{"result": {"query": ":facetid:toc:\"db/conf/date/date2002.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "184.93"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "229", "@dc": "229", "@oc": "229", "@id": "40541236", "text": ":facetid:toc:db/conf/date/date2002.bht"}}, "hits": {"@total": "229", "@computed": "229", "@sent": "229", "@first": "0", "hit": [{"@score": "1", "@id": "5886612", "info": {"authors": {"author": [{"@pid": "82/4856", "text": "Cristinel Ababei"}, {"@pid": "b/KiaBazargan", "text": "Kia Bazargan"}]}, "title": "Statistical Timing Driven Partitioning for VLSI Circuits.", "venue": "DATE", "pages": "1109", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/AbabeiB02", "doi": "10.1109/DATE.2002.998465", "ee": "https://doi.org/10.1109/DATE.2002.998465", "url": "https://dblp.org/rec/conf/date/AbabeiB02"}, "url": "URL#5886612"}, {"@score": "1", "@id": "5886613", "info": {"authors": {"author": [{"@pid": "04/7864", "text": "Joerg Abke"}, {"@pid": "03/4624", "text": "Erich Barke"}]}, "title": "A Direct Mapping System for Datapath Module and FSM Implementation into LUT-Based FPGAs .", "venue": "DATE", "pages": "1085", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/AbkeB02", "doi": "10.1109/DATE.2002.998441", "ee": "https://doi.org/10.1109/DATE.2002.998441", "url": "https://dblp.org/rec/conf/date/AbkeB02"}, "url": "URL#5886613"}, {"@score": "1", "@id": "5886614", "info": {"authors": {"author": [{"@pid": "96/4877", "text": "Emrah Acar"}, {"@pid": "47/2849", "text": "Sani R. Nassif"}, {"@pid": "p/LawrenceTPileggi", "text": "Lawrence T. Pileggi"}]}, "title": "A Linear-Centric Simulation Framework for Parametric Fluctuations.", "venue": "DATE", "pages": "568-575", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/AcarNP02", "doi": "10.1109/DATE.2002.998357", "ee": "https://doi.org/10.1109/DATE.2002.998357", "url": "https://dblp.org/rec/conf/date/AcarNP02"}, "url": "URL#5886614"}, {"@score": "1", "@id": "5886615", "info": {"authors": {"author": [{"@pid": "12/6943", "text": "Tanja Van Achteren"}, {"@pid": "d/GeertDeconinck", "text": "Geert Deconinck"}, {"@pid": "61/3302", "text": "Francky Catthoor"}, {"@pid": "55/5766", "text": "Rudy Lauwereins"}]}, "title": "Data Reuse Exploration Techniques for Loop-Dominated Application.", "venue": "DATE", "pages": "428-435", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/AchterenDCL02", "doi": "10.1109/DATE.2002.999206", "ee": "https://doi.org/10.1109/DATE.2002.999206", "url": "https://dblp.org/rec/conf/date/AchterenDCL02"}, "url": "URL#5886615"}, {"@score": "1", "@id": "5886616", "info": {"authors": {"author": [{"@pid": "20/4429", "text": "Yazdan Aghaghiri"}, {"@pid": "p/MassoudPedram", "text": "Massoud Pedram"}, {"@pid": "02/1886", "text": "Farzan Fallah"}]}, "title": "EZ Encoding: A Class of Irredundant Low Power Codes for Data Address and Multiplexed Address Buses.", "venue": "DATE", "pages": "1102", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/AghaghiriPF02", "doi": "10.1109/DATE.2002.998458", "ee": "https://doi.org/10.1109/DATE.2002.998458", "url": "https://dblp.org/rec/conf/date/AghaghiriPF02"}, "url": "URL#5886616"}, {"@score": "1", "@id": "5886617", "info": {"authors": {"author": [{"@pid": "30/4412", "text": "Zaid Al-Ars"}, {"@pid": "06/6388", "text": "Ad J. van de Goor"}]}, "title": "Modeling Techniques and Tests for Partial Faults in Memory Devices.", "venue": "DATE", "pages": "89-93", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Al-ArsG02", "doi": "10.1109/DATE.2002.998254", "ee": "https://doi.org/10.1109/DATE.2002.998254", "url": "https://dblp.org/rec/conf/date/Al-ArsG02"}, "url": "URL#5886617"}, {"@score": "1", "@id": "5886618", "info": {"authors": {"author": [{"@pid": "a/FAAloul", "text": "Fadi A. Aloul"}, {"@pid": "65/4819", "text": "Maher N. Mneimneh"}, {"@pid": "34/5374", "text": "Karem A. Sakallah"}]}, "title": "Search-Based SAT Using Zero-Suppressed BDDs.", "venue": "DATE", "pages": "1082", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/AloulMS02", "doi": "10.1109/DATE.2002.998438", "ee": "https://doi.org/10.1109/DATE.2002.998438", "url": "https://dblp.org/rec/conf/date/AloulMS02"}, "url": "URL#5886618"}, {"@score": "1", "@id": "5886619", "info": {"authors": {"author": [{"@pid": "16/6922", "text": "G. Arrigoni"}, {"@pid": "61/2781", "text": "L. Duchini"}, {"@pid": "31/6677", "text": "Claudio Passerone"}, {"@pid": "36/1134", "text": "Luciano Lavagno"}, {"@pid": "81/3685", "text": "Yosinori Watanabe"}]}, "title": "False Path Elimination in Quasi-Static Scheduling.", "venue": "DATE", "pages": "964-970", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ArrigoniDPLW02", "doi": "10.1109/DATE.2002.998416", "ee": "https://doi.org/10.1109/DATE.2002.998416", "url": "https://dblp.org/rec/conf/date/ArrigoniDPLW02"}, "url": "URL#5886619"}, {"@score": "1", "@id": "5886620", "info": {"authors": {"author": [{"@pid": "76/4255", "text": "Ana Azevedo"}, {"@pid": "57/1731", "text": "Ilya Issenin"}, {"@pid": "38/38", "text": "Radu Cornea"}, {"@pid": "213/9138-1", "text": "Rajesh Gupta 0001"}, {"@pid": "d/NikilDDutt", "text": "Nikil D. Dutt"}, {"@pid": "v/AlexanderVVeidenbaum", "text": "Alexander V. Veidenbaum"}, {"@pid": "n/AlexandruNicolau", "text": "Alexandru Nicolau"}]}, "title": "Profile-Based Dynamic Voltage Scheduling Using Program Checkpoints.", "venue": "DATE", "pages": "168-175", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/AzevedoICGDVN02", "doi": "10.1109/DATE.2002.998266", "ee": "https://doi.org/10.1109/DATE.2002.998266", "url": "https://dblp.org/rec/conf/date/AzevedoICGDVN02"}, "url": "URL#5886620"}, {"@score": "1", "@id": "5886621", "info": {"authors": {"author": [{"@pid": "64/1895", "text": "Andrea Baldini"}, {"@pid": "10/3139", "text": "Alfredo Benso"}, {"@pid": "60/3110", "text": "Paolo Prinetto"}, {"@pid": "69/2998", "text": "Sergio Mo"}, {"@pid": "05/1956", "text": "Andrea Taddei"}]}, "title": "Beyond UML to an End-of-Line Functional Test Engine.", "venue": "DATE", "pages": "499-503", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BaldiniBPMT02", "doi": "10.1109/DATE.2002.998347", "ee": "https://doi.org/10.1109/DATE.2002.998347", "url": "https://dblp.org/rec/conf/date/BaldiniBPMT02"}, "url": "URL#5886621"}, {"@score": "1", "@id": "5886622", "info": {"authors": {"author": [{"@pid": "12/5811", "text": "Ismet Bayraktaroglu"}, {"@pid": "o/AlexOrailoglu", "text": "Alex Orailoglu"}]}, "title": "Gate Level Fault Diagnosis in Scan-Based BIST.", "venue": "DATE", "pages": "376-381", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BayraktarogluO02", "doi": "10.1109/DATE.2002.998301", "ee": "https://doi.org/10.1109/DATE.2002.998301", "url": "https://dblp.org/rec/conf/date/BayraktarogluO02"}, "url": "URL#5886622"}, {"@score": "1", "@id": "5886623", "info": {"authors": {"author": [{"@pid": "06/6733", "text": "Murat R. Becer"}, {"@pid": "25/36", "text": "Vladimir Zolotov"}, {"@pid": "b/DBlaauw", "text": "David T. Blaauw"}, {"@pid": "49/6971", "text": "Rajendran Panda"}, {"@pid": "28/3945", "text": "Ibrahim N. Hajj"}]}, "title": "Analysis of Noise Avoidance Techniques in DSM Interconnects Using a Complete Crosstalk Noise Model .", "venue": "DATE", "pages": "456-463", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BecerZBPH02", "doi": "10.1109/DATE.2002.998313", "ee": "https://doi.org/10.1109/DATE.2002.998313", "url": "https://dblp.org/rec/conf/date/BecerZBPH02"}, "url": "URL#5886623"}, {"@score": "1", "@id": "5886624", "info": {"authors": {"author": [{"@pid": "b/LucaBenini", "text": "Luca Benini"}, {"@pid": "50/1267", "text": "Davide Bruni"}, {"@pid": "96/886", "text": "Alberto Macii"}, {"@pid": "97/6648", "text": "Enrico Macii"}]}, "title": "Hardware-Assisted Data Compression for Energy Minimization in Systems with Embedded Processors.", "venue": "DATE", "pages": "449-453", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BeniniBMM02", "doi": "10.1109/DATE.2002.998312", "ee": "https://doi.org/10.1109/DATE.2002.998312", "url": "https://dblp.org/rec/conf/date/BeniniBMM02"}, "url": "URL#5886624"}, {"@score": "1", "@id": "5886625", "info": {"authors": {"author": [{"@pid": "10/3139", "text": "Alfredo Benso"}, {"@pid": "78/1169", "text": "Stefano Di Carlo"}, {"@pid": "71/5847", "text": "Giorgio Di Natale"}, {"@pid": "60/3110", "text": "Paolo Prinetto"}]}, "title": "An Optimal Algorithm for the Automatic Generation of March Tests.", "venue": "DATE", "pages": "938-943", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BensoCNP02", "doi": "10.1109/DATE.2002.998412", "ee": "https://doi.org/10.1109/DATE.2002.998412", "url": "https://dblp.org/rec/conf/date/BensoCNP02"}, "url": "URL#5886625"}, {"@score": "1", "@id": "5886626", "info": {"authors": {"author": [{"@pid": "16/2130", "text": "Michel R. C. M. Berkelaar"}, {"@pid": "35/3781", "text": "Koen van Eijk"}]}, "title": "Efficient and Effective Redundancy Removal for Million-Gate Circuits.", "venue": "DATE", "pages": "1088", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BerkelaarE02", "doi": "10.1109/DATE.2002.998445", "ee": "https://doi.org/10.1109/DATE.2002.998445", "url": "https://dblp.org/rec/conf/date/BerkelaarE02"}, "url": "URL#5886626"}, {"@score": "1", "@id": "5886627", "info": {"authors": {"author": [{"@pid": "51/5772", "text": "Vincent Beroulle"}, {"@pid": "22/4520", "text": "Yves Bertrand"}, {"@pid": "77/668", "text": "Laurent Latorre"}, {"@pid": "02/455", "text": "Pascal Nouet"}]}, "title": "On the Use of an Oscillation-Based Test Methodology for CMOS Micro-Electro-Mechanical Systems.", "venue": "DATE", "pages": "1120", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BeroulleBLN02", "doi": "10.1109/DATE.2002.998476", "ee": "https://doi.org/10.1109/DATE.2002.998476", "url": "https://dblp.org/rec/conf/date/BeroulleBLN02"}, "url": "URL#5886627"}, {"@score": "1", "@id": "5886628", "info": {"authors": {"author": [{"@pid": "55/2054", "text": "Luis Berrojo"}, {"@pid": "26/4489", "text": "Isabel Gonz\u00e1lez"}, {"@pid": "59/2777", "text": "Fulvio Corno"}, {"@pid": "r/MatteoSonzaReorda", "text": "Matteo Sonza Reorda"}, {"@pid": "80/276", "text": "Giovanni Squillero"}, {"@pid": "e/LuisEntrena", "text": "Luis Entrena"}, {"@pid": "l/CeliaLopezOngil", "text": "Celia L\u00f3pez"}]}, "title": "New Techniques for Speeding-Up Fault-Injection Campaigns.", "venue": "DATE", "pages": "847-852", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BerrojoGCRSEL02", "doi": "10.1109/DATE.2002.998398", "ee": "https://doi.org/10.1109/DATE.2002.998398", "url": "https://dblp.org/rec/conf/date/BerrojoGCRSEL02"}, "url": "URL#5886628"}, {"@score": "1", "@id": "5886629", "info": {"authors": {"author": [{"@pid": "48/5390", "text": "Davide Bertozzi"}, {"@pid": "b/LucaBenini", "text": "Luca Benini"}, {"@pid": "d/GDeMicheli", "text": "Giovanni De Micheli"}]}, "title": "Low Power Error Resilient Encoding for On-Chip Data Buses.", "venue": "DATE", "pages": "102-109", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BertozziBM02", "doi": "10.1109/DATE.2002.998256", "ee": "https://doi.org/10.1109/DATE.2002.998256", "url": "https://dblp.org/rec/conf/date/BertozziBM02"}, "url": "URL#5886629"}, {"@score": "1", "@id": "5886630", "info": {"authors": {"author": [{"@pid": "75/4629", "text": "Swarup Bhunia"}, {"@pid": "r/KaushikRoy", "text": "Kaushik Roy 0001"}]}, "title": "Fault Detection and Diagnosis Using Wavelet Based Transient Current Analysis.", "venue": "DATE", "pages": "1118", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BhuniaR02", "doi": "10.1109/DATE.2002.998474", "ee": "https://doi.org/10.1109/DATE.2002.998474", "url": "https://dblp.org/rec/conf/date/BhuniaR02"}, "url": "URL#5886630"}, {"@score": "1", "@id": "5886631", "info": {"authors": {"author": [{"@pid": "04/2530", "text": "Dag Bj\u00f6rklund"}, {"@pid": "l/JLilius", "text": "Johan Lilius"}]}, "title": "Towards a Kernel Language for Heterogeneous Computing.", "venue": "DATE", "pages": "1136", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BjorklundL02", "doi": "10.1109/DATE.2002.998494", "ee": "https://doi.org/10.1109/DATE.2002.998494", "url": "https://dblp.org/rec/conf/date/BjorklundL02"}, "url": "URL#5886631"}, {"@score": "1", "@id": "5886632", "info": {"authors": {"author": [{"@pid": "33/5487", "text": "Joel Blasquez"}, {"@pid": "30/310", "text": "Marten van Hulst"}, {"@pid": "18/5875", "text": "Andrea Fedeli"}, {"@pid": "56/4616", "text": "Jean-Luc Lambert"}, {"@pid": "09/6684", "text": "Dominique Borrione"}, {"@pid": "51/5530", "text": "Coby Hanoch"}, {"@pid": "98/6756", "text": "Pierre Bricaud"}]}, "title": "Formal Verification Techniques: Industrial Status and Perspectives.", "venue": "DATE", "pages": "1050", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BlasquezHFLBHB02", "doi": "10.1109/DATE.2002.998430", "ee": "https://doi.org/10.1109/DATE.2002.998430", "url": "https://dblp.org/rec/conf/date/BlasquezHFLBHB02"}, "url": "URL#5886632"}, {"@score": "1", "@id": "5886633", "info": {"authors": {"author": [{"@pid": "09/3602", "text": "Andrea Bona"}, {"@pid": "06/1101", "text": "Mariagiovanna Sami"}, {"@pid": "31/1913", "text": "Donatella Sciuto"}, {"@pid": "82/5784", "text": "Vittorio Zaccaria"}, {"@pid": "86/903", "text": "Cristina Silvano"}, {"@pid": "94/5137", "text": "Roberto Zafalon"}]}, "title": "An Instruction-Level Methodology for Power Estimation and Optimization of Embedded VLIW Cores.", "venue": "DATE", "pages": "1128", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BonaSSZSZ02", "doi": "10.1109/DATE.2002.998484", "ee": "https://doi.org/10.1109/DATE.2002.998484", "url": "https://dblp.org/rec/conf/date/BonaSSZSZ02"}, "url": "URL#5886633"}, {"@score": "1", "@id": "5886634", "info": {"authors": {"author": [{"@pid": "64/6336", "text": "Gianluca Bontempi"}, {"@pid": "k/WidoKruijtzer", "text": "Wido Kruijtzer"}]}, "title": "A Data Analysis Method for Software Performance Prediction.", "venue": "DATE", "pages": "971-976", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BontempiK02", "doi": "10.1109/DATE.2002.998417", "ee": "https://doi.org/10.1109/DATE.2002.998417", "url": "https://dblp.org/rec/conf/date/BontempiK02"}, "url": "URL#5886634"}, {"@score": "1", "@id": "5886635", "info": {"authors": {"author": {"@pid": "80/5110", "text": "Joseph Borel"}}, "title": "European CAD from the 60&apos;s to the New Millenium.", "venue": "DATE", "pages": "992", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Borel02", "doi": "10.1109/DATE.2002.998420", "ee": "https://doi.org/10.1109/DATE.2002.998420", "url": "https://dblp.org/rec/conf/date/Borel02"}, "url": "URL#5886635"}, {"@score": "1", "@id": "5886636", "info": {"authors": {"author": [{"@pid": "80/5110", "text": "Joseph Borel"}, {"@pid": "266/1583", "text": "G\u00e9rard Matheron"}, {"@pid": "26/323", "text": "Ahmed Amine Jerraya"}, {"@pid": "11/5632", "text": "S. Resve"}, {"@pid": "57/4851", "text": "M. Rogers"}, {"@pid": "r/WRosenstiel", "text": "Wolfgang Rosenstiel"}, {"@pid": "21/578", "text": "Irmtraud Rugen-Herzig"}, {"@pid": "70/2780", "text": "F. Theewen"}]}, "title": "MEDEA+ and ITRS Roadmaps.", "venue": "DATE", "pages": "328", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BorelMJRRRRT02", "doi": "10.1109/DATE.2002.998293", "ee": "https://doi.org/10.1109/DATE.2002.998293", "url": "https://dblp.org/rec/conf/date/BorelMJRRRRT02"}, "url": "URL#5886636"}, {"@score": "1", "@id": "5886637", "info": {"authors": {"author": {"@pid": "04/4020", "text": "Soumitra Bose"}}, "title": "Automated Modeling of Custom Digital Circuits for Test.", "venue": "DATE", "pages": "954-961", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Bose02", "doi": "10.1109/DATE.2002.998415", "ee": "https://doi.org/10.1109/DATE.2002.998415", "url": "https://dblp.org/rec/conf/date/Bose02"}, "url": "URL#5886637"}, {"@score": "1", "@id": "5886638", "info": {"authors": {"author": [{"@pid": "69/3082", "text": "Hans Georg Brachtendorf"}, {"@pid": "145/6616", "text": "Siegmar Lampe"}, {"@pid": "94/6617", "text": "Rainer Laur"}, {"@pid": "16/5210", "text": "Robert C. Melville"}, {"@pid": "77/1553", "text": "Peter Feldmann"}]}, "title": "Steady State Calculation of Oscillators Using Continuation Methods.", "venue": "DATE", "pages": "1139", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BrachtendorfLLMF02", "doi": "10.1109/DATE.2002.998497", "ee": "https://doi.org/10.1109/DATE.2002.998497", "url": "https://dblp.org/rec/conf/date/BrachtendorfLLMF02"}, "url": "URL#5886638"}, {"@score": "1", "@id": "5886639", "info": {"authors": {"author": [{"@pid": "28/5186", "text": "Thomas Brandtner"}, {"@pid": "93/1816", "text": "Robert Weigel"}]}, "title": "Hierarchical Simulation of Substrate Coupling in Mixed-Signal ICs Considering the Power Supply Network.", "venue": "DATE", "pages": "1028-1032", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BrandtnerW02", "doi": "10.1109/DATE.2002.998426", "ee": "https://doi.org/10.1109/DATE.2002.998426", "url": "https://dblp.org/rec/conf/date/BrandtnerW02"}, "url": "URL#5886639"}, {"@score": "1", "@id": "5886640", "info": {"authors": {"author": {"@pid": "98/6756", "text": "Pierre Bricaud"}}, "title": "IP Day: How to Choose Semiconductor IP?", "venue": "DATE", "pages": "17", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Bricaud02", "doi": "10.1109/DATE.2002.998244", "ee": "https://doi.org/10.1109/DATE.2002.998244", "url": "https://dblp.org/rec/conf/date/Bricaud02"}, "url": "URL#5886640"}, {"@score": "1", "@id": "5886641", "info": {"authors": {"author": [{"@pid": "62/2752", "text": "K. Brock"}, {"@pid": "36/1146", "text": "C. Edwards"}, {"@pid": "52/2287", "text": "R. Lannoo"}, {"@pid": "07/6841", "text": "Ulf Schlichtmann"}, {"@pid": "05/968", "text": "Antun Domic"}, {"@pid": "46/5392", "text": "Jacques Benkoski"}, {"@pid": "56/2133", "text": "David Overhauser"}, {"@pid": "05/1918", "text": "M. Kliment"}]}, "title": "Power Crisis in SoC Design: Strategies for Constructing Low-Power, High-Performance SoC Designs.", "venue": "DATE", "pages": "538", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BrockELSDBOK02", "doi": "10.1109/DATE.2002.998352", "ee": "https://doi.org/10.1109/DATE.2002.998352", "url": "https://dblp.org/rec/conf/date/BrockELSDBOK02"}, "url": "URL#5886641"}, {"@score": "1", "@id": "5886642", "info": {"authors": {"author": [{"@pid": "80/2841", "text": "Francesco Bruschi"}, {"@pid": "80/3026", "text": "Michele Chiamenti"}, {"@pid": "93/6703", "text": "Fabrizio Ferrandi"}, {"@pid": "31/1913", "text": "Donatella Sciuto"}]}, "title": "Error Simulation Based on the SystemC Design Description Language.", "venue": "DATE", "pages": "1135", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BruschiCFS02", "doi": "10.1109/DATE.2002.998493", "ee": "https://doi.org/10.1109/DATE.2002.998493", "url": "https://dblp.org/rec/conf/date/BruschiCFS02"}, "url": "URL#5886642"}, {"@score": "1", "@id": "5886643", "info": {"authors": {"author": [{"@pid": "34/2480", "text": "Klaus Buchenrieder"}, {"@pid": "23/4465", "text": "Andreas Pyttel"}, {"@pid": "89/3012", "text": "Alexander Sedlmeier"}]}, "title": "A Powerful System Design Methodology Combining OCAPI and Handel-C for Concept Engineering.", "venue": "DATE", "pages": "870-874", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BuchenriederPS02", "doi": "10.1109/DATE.2002.998401", "ee": "https://doi.org/10.1109/DATE.2002.998401", "url": "https://dblp.org/rec/conf/date/BuchenriederPS02"}, "url": "URL#5886643"}, {"@score": "1", "@id": "5886644", "info": {"authors": {"author": [{"@pid": "26/8271", "text": "Alexandre V. Bystrov"}, {"@pid": "k/MaciejKoutny", "text": "Maciej Koutny"}, {"@pid": "83/4837", "text": "Alexandre Yakovlev"}]}, "title": "Visualization of Partial Order Models in VLSI Design Flow.", "venue": "DATE", "pages": "1089", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BystrovKY02", "doi": "10.1109/DATE.2002.998446", "ee": "https://doi.org/10.1109/DATE.2002.998446", "url": "https://dblp.org/rec/conf/date/BystrovKY02"}, "url": "URL#5886644"}, {"@score": "1", "@id": "5886645", "info": {"authors": {"author": [{"@pid": "70/2971", "text": "Gianpiero Cabodi"}, {"@pid": "12/149", "text": "Paolo Camurati"}, {"@pid": "58/6767", "text": "Stefano Quer"}]}, "title": "Dynamic Scheduling and Clustering in Symbolic Image Computation.", "venue": "DATE", "pages": "150-156", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CabodiCQ02", "doi": "10.1109/DATE.2002.998263", "ee": "https://doi.org/10.1109/DATE.2002.998263", "url": "https://dblp.org/rec/conf/date/CabodiCQ02"}, "url": "URL#5886645"}, {"@score": "1", "@id": "5886646", "info": {"authors": {"author": [{"@pid": "57/2845", "text": "Lukai Cai"}, {"@pid": "g/DanielDGajski", "text": "Daniel Gajski"}, {"@pid": "28/6306", "text": "Paul Kritzinger"}, {"@pid": "92/5355", "text": "Mike Olivarez"}]}, "title": "Top-Down System Level Design Methodology Using SpecC, VCC and SystemC.", "venue": "DATE", "pages": "1137", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CaiGKO02", "doi": "10.1109/DATE.2002.998495", "ee": "https://doi.org/10.1109/DATE.2002.998495", "url": "https://dblp.org/rec/conf/date/CaiGKO02"}, "url": "URL#5886646"}, {"@score": "1", "@id": "5886647", "info": {"authors": {"author": [{"@pid": "c/RicardoCarmonaGalan", "text": "Ricardo Carmona-Gal\u00e1n"}, {"@pid": "22/6844", "text": "Francisco Jim\u00e9nez-Garrido"}, {"@pid": "77/4200", "text": "Rafael Dom\u00ednguez-Castro"}, {"@pid": "81/405", "text": "Servando Espejo-Meana"}, {"@pid": "42/3988", "text": "\u00c1ngel Rodr\u00edguez-V\u00e1zquez"}]}, "title": "Bio-Inspired Analog VLSI Design Realizes Programmable Complex Spatio-Temporal Dynamics on a Single Chip.", "venue": "DATE", "pages": "362-366", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CarmonaJDER02", "doi": "10.1109/DATE.2002.998299", "ee": "https://doi.org/10.1109/DATE.2002.998299", "url": "https://dblp.org/rec/conf/date/CarmonaJDER02"}, "url": "URL#5886647"}, {"@score": "1", "@id": "5886648", "info": {"authors": {"author": [{"@pid": "90/1241", "text": "Andreia Cathelin"}, {"@pid": "135/2205", "text": "Daniel Saias"}, {"@pid": "11/3511", "text": "Didier Belot"}, {"@pid": "292/1286", "text": "Youri Leclercq"}, {"@pid": "292/1283", "text": "Francois Cl\u00e9ment"}]}, "title": "Substrate Parasitic Extraction for RF Integrated Circuits.", "venue": "DATE", "pages": "1107", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CathelinSBLC02", "doi": "10.1109/DATE.2002.998463", "ee": "https://doi.org/10.1109/DATE.2002.998463", "url": "https://dblp.org/rec/conf/date/CathelinSBLC02"}, "url": "URL#5886648"}, {"@score": "1", "@id": "5886649", "info": {"authors": {"author": [{"@pid": "68/3663", "text": "Anshuman Chandra"}, {"@pid": "c/KrishnenduChakrabarty", "text": "Krishnendu Chakrabarty"}]}, "title": "Test Resource Partitioning and Reduced Pin-Count Testing Based on Test Data Compression.", "venue": "DATE", "pages": "598-603", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ChandraC02", "doi": "10.1109/DATE.2002.998362", "ee": "https://doi.org/10.1109/DATE.2002.998362", "url": "https://dblp.org/rec/conf/date/ChandraC02"}, "url": "URL#5886649"}, {"@score": "1", "@id": "5886650", "info": {"authors": {"author": [{"@pid": "33/5391", "text": "Tiberiu Chelcea"}, {"@pid": "84/595", "text": "Steven M. Nowick"}, {"@pid": "49/190", "text": "Andrew Bardsley"}, {"@pid": "14/548", "text": "Doug A. Edwards"}]}, "title": "A Burst-Mode Oriented Back-End for the Balsa Synthesis System.", "venue": "DATE", "pages": "330-337", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ChelceaNBE02", "doi": "10.1109/DATE.2002.998294", "ee": "https://doi.org/10.1109/DATE.2002.998294", "url": "https://dblp.org/rec/conf/date/ChelceaNBE02"}, "url": "URL#5886650"}, {"@score": "1", "@id": "5886651", "info": {"authors": {"author": [{"@pid": "80/1641", "text": "Yiran Chen 0001"}, {"@pid": "51/2502", "text": "Venkataramanan Balakrishnan"}, {"@pid": "65/5850", "text": "Cheng-Kok Koh"}, {"@pid": "r/KaushikRoy", "text": "Kaushik Roy 0001"}]}, "title": "Model Reduction in the Time-Domain Using Laguerre Polynomials and Krylov Methods.", "venue": "DATE", "pages": "931-935", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ChenBKR02", "doi": "10.1109/DATE.2002.998411", "ee": "https://doi.org/10.1109/DATE.2002.998411", "url": "https://dblp.org/rec/conf/date/ChenBKR02"}, "url": "URL#5886651"}, {"@score": "1", "@id": "5886652", "info": {"authors": {"author": [{"@pid": "91/1650", "text": "Lauren Hui Chen"}, {"@pid": "05/1100", "text": "Malgorzata Marek-Sadowska"}]}, "title": "Closed-Form Crosstalk Noise Metrics for Physical Design Applications.", "venue": "DATE", "pages": "812-819", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ChenM02", "doi": "10.1109/DATE.2002.998392", "ee": "https://doi.org/10.1109/DATE.2002.998392", "url": "https://dblp.org/rec/conf/date/ChenM02"}, "url": "URL#5886652"}, {"@score": "1", "@id": "5886653", "info": {"authors": {"author": [{"@pid": "73/2998", "text": "Chunhong Chen"}, {"@pid": "s/MajidSarrafzadeh", "text": "Majid Sarrafzadeh"}]}, "title": "Power-Manageable Scheduling Technique for Control Dominated High-Level Synthesis.", "venue": "DATE", "pages": "1016-1020", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ChenS02", "doi": "10.1109/DATE.2002.998424", "ee": "https://doi.org/10.1109/DATE.2002.998424", "url": "https://dblp.org/rec/conf/date/ChenS02"}, "url": "URL#5886653"}, {"@score": "1", "@id": "5886654", "info": {"authors": {"author": [{"@pid": "c/ChrisCNChu", "text": "Chris C. N. Chu"}, {"@pid": "y/EFYYoung", "text": "Evangeline F. Y. Young"}]}, "title": "Non-Rectangular Shaping and Sizing of Soft Modules in Floorplan Design.", "venue": "DATE", "pages": "1101", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ChuY02", "doi": "10.1109/DATE.2002.998457", "ee": "https://doi.org/10.1109/DATE.2002.998457", "url": "https://dblp.org/rec/conf/date/ChuY02"}, "url": "URL#5886654"}, {"@score": "1", "@id": "5886655", "info": {"authors": {"author": [{"@pid": "c/MJCiesielski", "text": "Maciej J. Ciesielski"}, {"@pid": "20/4759", "text": "Priyank Kalla"}, {"@pid": "47/5451", "text": "Zhihong Zeng"}, {"@pid": "75/1130", "text": "Bruno Rouzeyre"}]}, "title": "Taylor Expansion Diagrams: A Compact, Canonical Representation with Applications to Symbolic Verification.", "venue": "DATE", "pages": "285-289", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CiesielskiKZR02", "doi": "10.1109/DATE.2002.998286", "ee": "https://doi.org/10.1109/DATE.2002.998286", "url": "https://dblp.org/rec/conf/date/CiesielskiKZR02"}, "url": "URL#5886655"}, {"@score": "1", "@id": "5886656", "info": {"authors": {"author": [{"@pid": "74/4778", "text": "Carlos P. Coelho"}, {"@pid": "s/LuisMiguelSilveira", "text": "Lu\u00eds Miguel Silveira"}, {"@pid": "82/4361", "text": "Joel R. Phillips"}]}, "title": "Passive Constrained Rational Approximation Algorithm Using Nevanlinna-Pick Interpolation.", "venue": "DATE", "pages": "923-930", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CoelhoSP02", "doi": "10.1109/DATE.2002.998410", "ee": "https://doi.org/10.1109/DATE.2002.998410", "url": "https://dblp.org/rec/conf/date/CoelhoSP02"}, "url": "URL#5886656"}, {"@score": "1", "@id": "5886657", "info": {"authors": {"author": [{"@pid": "c/ErikaFCota", "text": "\u00c9rika F. Cota"}, {"@pid": "25/5214", "text": "Luigi Carro"}, {"@pid": "22/680", "text": "Marcelo Lubaszewski"}, {"@pid": "o/AlexOrailoglu", "text": "Alex Orailoglu"}]}, "title": "Test Planning and Design Space Exploration in a Core-Based Environment.", "venue": "DATE", "pages": "478-485", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CotaCLO02", "doi": "10.1109/DATE.2002.998316", "ee": "https://doi.org/10.1109/DATE.2002.998316", "url": "https://dblp.org/rec/conf/date/CotaCLO02"}, "url": "URL#5886657"}, {"@score": "1", "@id": "5886658", "info": {"authors": {"author": [{"@pid": "28/5078", "text": "Walter Daems"}, {"@pid": "71/3189", "text": "Georges G. E. Gielen"}, {"@pid": "88/1200", "text": "Willy M. C. Sansen"}]}, "title": "A Fitting Approach to Generate Symbolic Expressions for Linear and Nonlinear Analog Circuit Performance Characteristics.", "venue": "DATE", "pages": "268-273", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DaemsGS02", "doi": "10.1109/DATE.2002.998283", "ee": "https://doi.org/10.1109/DATE.2002.998283", "url": "https://dblp.org/rec/conf/date/DaemsGS02"}, "url": "URL#5886658"}, {"@score": "1", "@id": "5886659", "info": {"authors": {"author": [{"@pid": "43/944", "text": "Mohamed Dessouky"}, {"@pid": "60/5841", "text": "DiaaEldin Sayed"}]}, "title": "Automatic Generation of Common-Centroid Capacitor Arrays with Arbitrary Capacitor Ratio.", "venue": "DATE", "pages": "576-580", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DessoukyS02", "doi": "10.1109/DATE.2002.998358", "ee": "https://doi.org/10.1109/DATE.2002.998358", "url": "https://dblp.org/rec/conf/date/DessoukyS02"}, "url": "URL#5886659"}, {"@score": "1", "@id": "5886660", "info": {"authors": {"author": [{"@pid": "83/5241", "text": "Li Ding 0002"}, {"@pid": "m/PinakiMazumder", "text": "Pinaki Mazumder"}]}, "title": "Optimal Transistor Tapering for High-Speed CMOS Circuits.", "venue": "DATE", "pages": "708-713", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DingM02", "doi": "10.1109/DATE.2002.998377", "ee": "https://doi.org/10.1109/DATE.2002.998377", "url": "https://dblp.org/rec/conf/date/DingM02"}, "url": "URL#5886660"}, {"@score": "1", "@id": "5886661", "info": {"authors": {"author": [{"@pid": "83/5241", "text": "Li Ding 0002"}, {"@pid": "m/PinakiMazumder", "text": "Pinaki Mazumder"}]}, "title": "Accurate Estimating Simultaneous Switching Noises by Using Application Specific Device Modeling.", "venue": "DATE", "pages": "1038-1043", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DingM02a", "doi": "10.1109/DATE.2002.998428", "ee": "https://doi.org/10.1109/DATE.2002.998428", "url": "https://dblp.org/rec/conf/date/DingM02a"}, "url": "URL#5886661"}, {"@score": "1", "@id": "5886662", "info": {"authors": {"author": [{"@pid": "d/AlexDoboli", "text": "Alex Doboli"}, {"@pid": "81/2940", "text": "Ranga Vemuri"}]}, "title": "A Functional Specification Notation for Co-Design of Mixed Analog-Digital Systems.", "venue": "DATE", "pages": "760-767", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DoboliV02", "doi": "10.1109/DATE.2002.998384", "ee": "https://doi.org/10.1109/DATE.2002.998384", "url": "https://dblp.org/rec/conf/date/DoboliV02"}, "url": "URL#5886662"}, {"@score": "1", "@id": "5886663", "info": {"authors": {"author": [{"@pid": "65/3943", "text": "Frederic Doucet"}, {"@pid": "s/SKShukla", "text": "Sandeep K. Shukla"}, {"@pid": "213/9138-1", "text": "Rajesh K. Gupta 0001"}, {"@pid": "74/4310", "text": "Masato Otsuka"}]}, "title": "An Environment for Dynamic Component Composition for Efficient Co-Design .", "venue": "DATE", "pages": "736-743", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DoucetSGO02", "doi": "10.1109/DATE.2002.998381", "ee": "https://doi.org/10.1109/DATE.2002.998381", "url": "https://dblp.org/rec/conf/date/DoucetSGO02"}, "url": "URL#5886663"}, {"@score": "1", "@id": "5886664", "info": {"authors": {"author": [{"@pid": "12/3873", "text": "Alexander V. Drozd"}, {"@pid": "84/694", "text": "M. V. Lobachev"}, {"@pid": "28/2469", "text": "J. V. Drozd"}]}, "title": "Efficient On-Line Testing Method for a Floating-Point Iterative Array Divider.", "venue": "DATE", "pages": "1127", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DrozdLD02", "doi": "10.1109/DATE.2002.998483", "ee": "https://doi.org/10.1109/DATE.2002.998483", "url": "https://dblp.org/rec/conf/date/DrozdLD02"}, "url": "URL#5886664"}, {"@score": "1", "@id": "5886665", "info": {"authors": {"author": [{"@pid": "76/1949", "text": "David Duarte"}, {"@pid": "v/NarayananVijaykrishnan", "text": "Narayanan Vijaykrishnan"}, {"@pid": "i/MaryJaneIrwin", "text": "Mary Jane Irwin"}]}, "title": "A Complete Phase-Locked Loop Power Consumption Model.", "venue": "DATE", "pages": "1108", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DuarteVI02", "doi": "10.1109/DATE.2002.998464", "ee": "https://doi.org/10.1109/DATE.2002.998464", "url": "https://dblp.org/rec/conf/date/DuarteVI02"}, "url": "URL#5886665"}, {"@score": "1", "@id": "5886666", "info": {"authors": {"author": {"@pid": "84/5856", "text": "Elena Dubrova"}}, "title": "Composition Trees in Finding Best Variable Orderings for ROBDDs.", "venue": "DATE", "pages": "1084", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Dubrova02", "doi": "10.1109/DATE.2002.998440", "ee": "https://doi.org/10.1109/DATE.2002.998440", "url": "https://dblp.org/rec/conf/date/Dubrova02"}, "url": "URL#5886666"}, {"@score": "1", "@id": "5886667", "info": {"authors": {"author": [{"@pid": "81/1208", "text": "Eric Dupont"}, {"@pid": "70/5855", "text": "Michael Nicolaidis"}, {"@pid": "52/2356", "text": "Peter Rohr"}]}, "title": "Embedded Robustness Ips.", "venue": "DATE", "pages": "244-245", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DupontNR02", "doi": "10.1109/DATE.2002.998279", "ee": "https://doi.org/10.1109/DATE.2002.998279", "url": "https://dblp.org/rec/conf/date/DupontNR02"}, "url": "URL#5886667"}, {"@score": "1", "@id": "5886668", "info": {"authors": {"author": [{"@pid": "18/275", "text": "M. D. Edwards"}, {"@pid": "40/1394", "text": "P. N. Green"}]}, "title": "The Modelling of Embedded Systems Using HASoC.", "venue": "DATE", "pages": "752-759", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/EdwardsG02", "doi": "10.1109/DATE.2002.998383", "ee": "https://doi.org/10.1109/DATE.2002.998383", "url": "https://dblp.org/rec/conf/date/EdwardsG02"}, "url": "URL#5886668"}, {"@score": "1", "@id": "5886669", "info": {"authors": {"author": {"@pid": "08/1997", "text": "Vernon P. Essi Jr."}}, "title": "IP is All About Implementation and Customer Satisfaction.", "venue": "DATE", "pages": "132", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Essi02", "doi": "10.1109/DATE.2002.998260", "ee": "https://doi.org/10.1109/DATE.2002.998260", "url": "https://dblp.org/rec/conf/date/Essi02"}, "url": "URL#5886669"}, {"@score": "1", "@id": "5886670", "info": {"authors": {"author": [{"@pid": "74/357", "text": "Michele Favalli"}, {"@pid": "88/5276", "text": "Marcello Dalpasso"}]}, "title": "An Evolutionary Approach to the Design of On-Chip Pseudorandom Test Pattern Generators.", "venue": "DATE", "pages": "1122", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/FavalliD02", "doi": "10.1109/DATE.2002.998478", "ee": "https://doi.org/10.1109/DATE.2002.998478", "url": "https://dblp.org/rec/conf/date/FavalliD02"}, "url": "URL#5886670"}, {"@score": "1", "@id": "5886671", "info": {"authors": {"author": [{"@pid": "74/357", "text": "Michele Favalli"}, {"@pid": "87/6317", "text": "Cecilia Metra"}]}, "title": "Problems Due to Open Faults in the Interconnections of Self-Checking Data-Paths.", "venue": "DATE", "pages": "612-617", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/FavalliM02", "doi": "10.1109/DATE.2002.998364", "ee": "https://doi.org/10.1109/DATE.2002.998364", "url": "https://dblp.org/rec/conf/date/FavalliM02"}, "url": "URL#5886671"}, {"@score": "1", "@id": "5886672", "info": {"authors": {"author": [{"@pid": "93/6703", "text": "Fabrizio Ferrandi"}, {"@pid": "28/4057", "text": "Michele Rendine"}, {"@pid": "31/1913", "text": "Donatella Sciuto"}]}, "title": "Functional Verification for SystemC Descriptions Using Constraint Solving.", "venue": "DATE", "pages": "744-751", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/FerrandiRS02", "doi": "10.1109/DATE.2002.998382", "ee": "https://doi.org/10.1109/DATE.2002.998382", "url": "https://dblp.org/rec/conf/date/FerrandiRS02"}, "url": "URL#5886672"}, {"@score": "1", "@id": "5886673", "info": {"authors": {"author": [{"@pid": "74/4464", "text": "Marcos Ferretti"}, {"@pid": "29/6330", "text": "Peter A. Beerel"}]}, "title": "Single-Track Asynchronous Pipeline Templates Using 1-of-N Encoding.", "venue": "DATE", "pages": "1008-1015", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/FerrettiB02", "doi": "10.1109/DATE.2002.998423", "ee": "https://doi.org/10.1109/DATE.2002.998423", "url": "https://dblp.org/rec/conf/date/FerrettiB02"}, "url": "URL#5886673"}, {"@score": "1", "@id": "5886674", "info": {"authors": {"author": [{"@pid": "23/6156", "text": "Marie-Lise Flottes"}, {"@pid": "51/1522", "text": "Julien Pouget"}, {"@pid": "75/1130", "text": "Bruno Rouzeyre"}]}, "title": "A Heuristic for Test Scheduling at System Level.", "venue": "DATE", "pages": "1124", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/FlottesPR02", "doi": "10.1109/DATE.2002.998480", "ee": "https://doi.org/10.1109/DATE.2002.998480", "url": "https://dblp.org/rec/conf/date/FlottesPR02"}, "url": "URL#5886674"}, {"@score": "1", "@id": "5886675", "info": {"authors": {"author": [{"@pid": "70/415", "text": "Kenneth Francken"}, {"@pid": "30/2921", "text": "Martin Vogels"}, {"@pid": "39/6779", "text": "Ewout Martens"}, {"@pid": "71/3189", "text": "Georges G. E. Gielen"}]}, "title": "DAISY-CT: A High-Level Simulation Tool for Continuous-Time Delta Sigma Modulators.", "venue": "DATE", "pages": "1110", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/FranckenVMG02", "doi": "10.1109/DATE.2002.998466", "ee": "https://doi.org/10.1109/DATE.2002.998466", "url": "https://dblp.org/rec/conf/date/FranckenVMG02"}, "url": "URL#5886675"}, {"@score": "1", "@id": "5886676", "info": {"authors": {"author": [{"@pid": "35/5604", "text": "Emad Gad"}, {"@pid": "56/4034", "text": "Michel S. Nakhla"}]}, "title": "Efficient Model Reduction of Linear Time-Varying Systems via Compressed Transient System Function.", "venue": "DATE", "pages": "916-922", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GadN02", "doi": "10.1109/DATE.2002.998409", "ee": "https://doi.org/10.1109/DATE.2002.998409", "url": "https://dblp.org/rec/conf/date/GadN02"}, "url": "URL#5886676"}, {"@score": "1", "@id": "5886677", "info": {"authors": {"author": [{"@pid": "25/2571", "text": "Manuel G. Gericota"}, {"@pid": "85/8230", "text": "Gustavo R. Alves"}, {"@pid": "98/3786", "text": "Miguel L. Silva"}, {"@pid": "43/4877", "text": "Jos\u00e9 M. Ferreira 0001"}]}, "title": "A Novel Methodology for the Concurrent Test of Partial and Dynamically Reconfigurable SRAM-Based FPGAs.", "venue": "DATE", "pages": "1126", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GericotaASF02", "doi": "10.1109/DATE.2002.998482", "ee": "https://doi.org/10.1109/DATE.2002.998482", "url": "https://dblp.org/rec/conf/date/GericotaASF02"}, "url": "URL#5886677"}, {"@score": "1", "@id": "5886678", "info": {"authors": {"author": [{"@pid": "70/6976", "text": "Vassilios Gerousis"}, {"@pid": "90/4012", "text": "Oz Levia"}, {"@pid": "25/6932", "text": "Pierre G. Paulin"}, {"@pid": "85/3779", "text": "Mark Pinto"}, {"@pid": "r/ChrisRowen", "text": "Chris Rowen"}, {"@pid": "70/5901", "text": "Gabriele Saucier"}]}, "title": "Who Owns the Platform?", "venue": "DATE", "pages": "238", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GerousisLPPRS02", "doi": "10.1109/DATE.2002.998276", "ee": "https://doi.org/10.1109/DATE.2002.998276", "url": "https://dblp.org/rec/conf/date/GerousisLPPRS02"}, "url": "URL#5886678"}, {"@score": "1", "@id": "5886679", "info": {"authors": {"author": [{"@pid": "60/1985", "text": "L. Ghanmi"}, {"@pid": "13/5230", "text": "A. Ghrab"}, {"@pid": "96/2144", "text": "M. Hamdoun"}, {"@pid": "66/3303", "text": "B. Missaoui"}, {"@pid": "91/3867", "text": "K. Skiba"}, {"@pid": "70/5901", "text": "Gabriele Saucier"}]}, "title": "E-Design Based on the Reuse Paradigm.", "venue": "DATE", "pages": "214-220", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GhanmiGHMSS02", "doi": "10.1109/DATE.2002.998272", "ee": "https://doi.org/10.1109/DATE.2002.998272", "url": "https://dblp.org/rec/conf/date/GhanmiGHMSS02"}, "url": "URL#5886679"}, {"@score": "1", "@id": "5886680", "info": {"authors": {"author": [{"@pid": "11/803", "text": "Antonio J. Gin\u00e9s"}, {"@pid": "67/2343", "text": "Eduardo J. Peral\u00edas"}, {"@pid": "82/5574", "text": "Adoraci\u00f3n Rueda"}, {"@pid": "s/RalfSeepold", "text": "Ralf Seepold"}, {"@pid": "64/3977", "text": "Natividad Mart\u00ednez Madrid"}]}, "title": "A Mixed-Signal Design Reuse Methodology Based on Parametric Behavioural Models with Non-Ideal Effects.", "venue": "DATE", "pages": "310-314", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GinesPRSM02", "doi": "10.1109/DATE.2002.998290", "ee": "https://doi.org/10.1109/DATE.2002.998290", "url": "https://dblp.org/rec/conf/date/GinesPRSM02"}, "url": "URL#5886680"}, {"@score": "1", "@id": "5886681", "info": {"authors": {"author": [{"@pid": "55/4438", "text": "Micha\u00ebl Goffioul"}, {"@pid": "70/2239", "text": "Piet Wambacq"}, {"@pid": "67/6142", "text": "Gerd Vandersteen"}, {"@pid": "82/2126", "text": "St\u00e9phane Donnay"}]}, "title": "Analysis of Nonlinearities in RF Front-End Architectures Using a Modified Volterra Series Approach .", "venue": "DATE", "pages": "352-356", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GoffioulWVD02", "doi": "10.1109/DATE.2002.998297", "ee": "https://doi.org/10.1109/DATE.2002.998297", "url": "https://dblp.org/rec/conf/date/GoffioulWVD02"}, "url": "URL#5886681"}, {"@score": "1", "@id": "5886682", "info": {"authors": {"author": [{"@pid": "g/EugeneGoldberg", "text": "Evguenii I. Goldberg"}, {"@pid": "25/5481", "text": "Yakov Novikov"}]}, "title": "BerkMin: A Fast and Robust Sat-Solver.", "venue": "DATE", "pages": "142-149", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GoldbergN02", "doi": "10.1109/DATE.2002.998262", "ee": "https://doi.org/10.1109/DATE.2002.998262", "url": "https://dblp.org/rec/conf/date/GoldbergN02"}, "url": "URL#5886682"}, {"@score": "1", "@id": "5886683", "info": {"authors": {"author": [{"@pid": "g/EugeneGoldberg", "text": "Evguenii I. Goldberg"}, {"@pid": "52/1173", "text": "Mukul R. Prasad"}, {"@pid": "b/RobertKBrayton", "text": "Robert K. Brayton"}]}, "title": "Using Problem Symmetry in Search Based Satisfiability Algorithms.", "venue": "DATE", "pages": "134-141", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GoldbergPB02", "doi": "10.1109/DATE.2002.998261", "ee": "https://doi.org/10.1109/DATE.2002.998261", "url": "https://dblp.org/rec/conf/date/GoldbergPB02"}, "url": "URL#5886683"}, {"@score": "1", "@id": "5886684", "info": {"authors": {"author": [{"@pid": "62/6680", "text": "Paul Theo Gonciari"}, {"@pid": "48/5139", "text": "Bashir M. Al-Hashimi"}, {"@pid": "20/5950", "text": "Nicola Nicolici"}]}, "title": "Improving Compression Ratio, Area Overhead, and Test Application Time for System-on-a-Chip Test Data Compression/Decompression.", "venue": "DATE", "pages": "604-611", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GonciariAN02", "doi": "10.1109/DATE.2002.998363", "ee": "https://doi.org/10.1109/DATE.2002.998363", "url": "https://dblp.org/rec/conf/date/GonciariAN02"}, "url": "URL#5886684"}, {"@score": "1", "@id": "5886685", "info": {"authors": {"author": [{"@pid": "06/6388", "text": "Ad J. van de Goor"}, {"@pid": "85/1962", "text": "Magdy S. Abadir"}, {"@pid": "71/446", "text": "Alan Carlin"}]}, "title": "Minimal Test for Coupling Faults in Word-Oriented Memories.", "venue": "DATE", "pages": "944-948", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GoorAC02", "doi": "10.1109/DATE.2002.998413", "ee": "https://doi.org/10.1109/DATE.2002.998413", "url": "https://dblp.org/rec/conf/date/GoorAC02"}, "url": "URL#5886685"}, {"@score": "1", "@id": "5886686", "info": {"authors": {"author": [{"@pid": "g/KeesGoossens", "text": "Kees Goossens"}, {"@pid": "28/4670", "text": "Paul Wielage"}, {"@pid": "96/586", "text": "Ad M. G. Peeters"}, {"@pid": "19/4446", "text": "Jef L. van Meerbergen"}]}, "title": "Networks on Silicon: Combining Best-Effort and Guaranteed Services.", "venue": "DATE", "pages": "423-425", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GoossensWPM02", "doi": "10.1109/DATE.2002.998309", "ee": "https://doi.org/10.1109/DATE.2002.998309", "url": "https://dblp.org/rec/conf/date/GoossensWPM02"}, "url": "URL#5886686"}, {"@score": "1", "@id": "5886687", "info": {"authors": {"author": [{"@pid": "30/3531", "text": "Sezer G\u00f6ren 0001"}, {"@pid": "03/375", "text": "F. Joel Ferguson"}]}, "title": "CHESMIN: A Heuristic for State Reduction in Incompletely Specified Finite State Machines.", "venue": "DATE", "pages": "248-254", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GorenF02", "doi": "10.1109/DATE.2002.998280", "ee": "https://doi.org/10.1109/DATE.2002.998280", "url": "https://dblp.org/rec/conf/date/GorenF02"}, "url": "URL#5886687"}, {"@score": "1", "@id": "5886688", "info": {"authors": {"author": [{"@pid": "92/4370", "text": "David Goren"}, {"@pid": "48/5996", "text": "Michael Zelikson"}, {"@pid": "99/843", "text": "Tiberiu C. Galambos"}, {"@pid": "06/3345", "text": "Rachel Gordin"}, {"@pid": "04/3782", "text": "Betty Livshitz"}, {"@pid": "31/241", "text": "Alon Amir"}, {"@pid": "73/5", "text": "Anatoly Sherman"}, {"@pid": "86/800", "text": "Israel A. Wagner"}]}, "title": "An Interconnect-Aware Methodology for Analog and Mixed Signal Design, Based on High Bandwidth (Over 40 Ghz) On-Chip Transmission Line Approach .", "venue": "DATE", "pages": "804-811", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GorenZGGLASW02", "doi": "10.1109/DATE.2002.998391", "ee": "https://doi.org/10.1109/DATE.2002.998391", "url": "https://dblp.org/rec/conf/date/GorenZGGLASW02"}, "url": "URL#5886688"}, {"@score": "1", "@id": "5886689", "info": {"authors": {"author": [{"@pid": "13/5789", "text": "Martin Grajcar"}, {"@pid": "91/3367", "text": "Werner Grass"}]}, "title": "Improved Constraints for Multiprocessor System Scheduling.", "venue": "DATE", "pages": "1096", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GrajcarG02", "doi": "10.1109/DATE.2002.998452", "ee": "https://doi.org/10.1109/DATE.2002.998452", "url": "https://dblp.org/rec/conf/date/GrajcarG02"}, "url": "URL#5886689"}, {"@score": "1", "@id": "5886690", "info": {"authors": {"author": [{"@pid": "30/4739", "text": "Peter Grun"}, {"@pid": "d/NikilDDutt", "text": "Nikil D. Dutt"}, {"@pid": "n/AlexandruNicolau", "text": "Alexandru Nicolau"}]}, "title": "Memory System Connectivity Exploration.", "venue": "DATE", "pages": "894-901", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GrunDN02", "doi": "10.1109/DATE.2002.998406", "ee": "https://doi.org/10.1109/DATE.2002.998406", "url": "https://dblp.org/rec/conf/date/GrunDN02"}, "url": "URL#5886690"}, {"@score": "1", "@id": "5886691", "info": {"authors": {"author": [{"@pid": "66/1970", "text": "Carlo Guardiani"}, {"@pid": "95/2716", "text": "Patrick McNamara"}, {"@pid": "84/692", "text": "Lidia Daldoss"}, {"@pid": "68/4559", "text": "Sharad Saxena"}, {"@pid": "73/4278", "text": "Stefano Zanella"}, {"@pid": "37/1682", "text": "Wei Xiang"}, {"@pid": "95/6052", "text": "Suli Liu"}]}, "title": "Analog IP Testing: Diagnosis and Optimization.", "venue": "DATE", "pages": "192-196", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GuardianiMDSZXL02", "doi": "10.1109/DATE.2002.998269", "ee": "https://doi.org/10.1109/DATE.2002.998269", "url": "https://dblp.org/rec/conf/date/GuardianiMDSZXL02"}, "url": "URL#5886691"}, {"@score": "1", "@id": "5886692", "info": {"authors": {"author": [{"@pid": "g/StevenAGuccione", "text": "Steve Guccione"}, {"@pid": "93/763", "text": "Diederik Verkest"}, {"@pid": "32/880", "text": "Ivo Bolsens"}]}, "title": "Design Technology for Networked Reconfigurable FPGA Platforms.", "venue": "DATE", "pages": "994-997", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GuccioneVB02", "doi": "10.1109/DATE.2002.998421", "ee": "https://doi.org/10.1109/DATE.2002.998421", "url": "https://dblp.org/rec/conf/date/GuccioneVB02"}, "url": "URL#5886692"}, {"@score": "1", "@id": "5886693", "info": {"authors": {"author": [{"@pid": "96/847", "text": "Ashok Halambi"}, {"@pid": "74/1669", "text": "Aviral Shrivastava"}, {"@pid": "56/6203", "text": "Partha Biswas"}, {"@pid": "d/NikilDDutt", "text": "Nikil D. Dutt"}, {"@pid": "n/AlexandruNicolau", "text": "Alexandru Nicolau"}]}, "title": "An Efficient Compiler Technique for Code Size Reduction Using Reduced Bit-Width ISAs.", "venue": "DATE", "pages": "402-408", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HalambiSBDN02", "doi": "10.1109/DATE.2002.998305", "ee": "https://doi.org/10.1109/DATE.2002.998305", "url": "https://dblp.org/rec/conf/date/HalambiSBDN02"}, "url": "URL#5886693"}, {"@score": "1", "@id": "5886694", "info": {"authors": {"author": [{"@pid": "65/1573", "text": "Walter Hartong"}, {"@pid": "50/392", "text": "Lars Hedrich"}, {"@pid": "03/4624", "text": "Erich Barke"}]}, "title": "An Approach to Model Checking for Nonlinear Analog Systems.", "venue": "DATE", "pages": "1080", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HartongHB02", "doi": "10.1109/DATE.2002.998436", "ee": "https://doi.org/10.1109/DATE.2002.998436", "url": "https://dblp.org/rec/conf/date/HartongHB02"}, "url": "URL#5886694"}, {"@score": "1", "@id": "5886695", "info": {"authors": {"author": [{"@pid": "66/10815", "text": "Arash Hassibi"}, {"@pid": "93/2578", "text": "Maria del Mar Hershenson"}]}, "title": "Automated Optimal Design of Switched-Capacitor Filters.", "venue": "DATE", "pages": "1111", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HassibiH02", "doi": "10.1109/DATE.2002.998499", "ee": "https://doi.org/10.1109/DATE.2002.998499", "url": "https://dblp.org/rec/conf/date/HassibiH02"}, "url": "URL#5886695"}, {"@score": "1", "@id": "5886696", "info": {"authors": {"author": [{"@pid": "82/450", "text": "Soha Hassoun"}, {"@pid": "00/1039", "text": "Eduardo H. Calvillo G\u00e1mez"}, {"@pid": "93/6874", "text": "Christopher Cromer"}]}, "title": "Verifying Clock Schedules in the Presence of Cross Talk.", "venue": "DATE", "pages": "346-350", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HassounCC02", "doi": "10.1109/DATE.2002.998296", "ee": "https://doi.org/10.1109/DATE.2002.998296", "url": "https://dblp.org/rec/conf/date/HassounCC02"}, "url": "URL#5886696"}, {"@score": "1", "@id": "5886697", "info": {"authors": {"author": [{"@pid": "37/6859", "text": "Christian Haubelt"}, {"@pid": "t/JurgenTeich", "text": "J\u00fcrgen Teich"}, {"@pid": "52/4092-1", "text": "Kai Richter 0001"}, {"@pid": "e/RolfErnst", "text": "Rolf Ernst"}]}, "title": "System Design for Flexibility.", "venue": "DATE", "pages": "854-861", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HaubeltTRE02", "doi": "10.1109/DATE.2002.998399", "ee": "https://doi.org/10.1109/DATE.2002.998399", "url": "https://dblp.org/rec/conf/date/HaubeltTRE02"}, "url": "URL#5886697"}, {"@score": "1", "@id": "5886698", "info": {"authors": {"author": {"@pid": "08/6021", "text": "Klaus Hering"}}, "title": "A Parallel LCC Simulation System.", "venue": "DATE", "pages": "1134", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Hering02", "doi": "10.1109/DATE.2002.998492", "ee": "https://doi.org/10.1109/DATE.2002.998492", "url": "https://dblp.org/rec/conf/date/Hering02"}, "url": "URL#5886698"}, {"@score": "1", "@id": "5886699", "info": {"authors": {"author": [{"@pid": "59/5507", "text": "Sambuddhi Hettiaratchi"}, {"@pid": "54/1029", "text": "Peter Y. K. Cheung"}, {"@pid": "25/3262", "text": "Thomas J. W. Clarke"}]}, "title": "Performance-Area Trade-Off of Address Generators for Address Decoder-Decoupled Memory.", "venue": "DATE", "pages": "902-908", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HettiaratchiCC02", "doi": "10.1109/DATE.2002.998407", "ee": "https://doi.org/10.1109/DATE.2002.998407", "url": "https://dblp.org/rec/conf/date/HettiaratchiCC02"}, "url": "URL#5886699"}, {"@score": "1", "@id": "5886700", "info": {"authors": {"author": {"@pid": "13/5920", "text": "Tran chi Hieu"}}, "title": "Optimization Techniques for Design of General and Feedback Linear Analog Amplifier with Symbolic Analysis.", "venue": "DATE", "pages": "1104", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Hieu02", "doi": "10.1109/DATE.2002.998460", "ee": "https://doi.org/10.1109/DATE.2002.998460", "url": "https://dblp.org/rec/conf/date/Hieu02"}, "url": "URL#5886700"}, {"@score": "1", "@id": "5886701", "info": {"authors": {"author": {"@pid": "78/509", "text": "Christoph Hoffmann"}}, "title": "A New Design Flow and Testability Measure for the Generation of a Structural Test and BIST for Analogue and Mixed-Signal Circuits.", "venue": "DATE", "pages": "197-204", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Hoffmann02", "doi": "10.1109/DATE.2002.998270", "ee": "https://doi.org/10.1109/DATE.2002.998270", "url": "https://dblp.org/rec/conf/date/Hoffmann02"}, "url": "URL#5886701"}, {"@score": "1", "@id": "5886702", "info": {"authors": {"author": {"@pid": "56/3227", "text": "Michael S. Hsiao"}}, "title": "Maximizing Impossibilities for Untestable Fault Identification.", "venue": "DATE", "pages": "949-953", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Hsiao02", "doi": "10.1109/DATE.2002.998414", "ee": "https://doi.org/10.1109/DATE.2002.998414", "url": "https://dblp.org/rec/conf/date/Hsiao02"}, "url": "URL#5886702"}, {"@score": "1", "@id": "5886703", "info": {"authors": {"author": [{"@pid": "16/3004", "text": "Jie S. Hu"}, {"@pid": "v/NarayananVijaykrishnan", "text": "Narayanan Vijaykrishnan"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}, {"@pid": "i/MaryJaneIrwin", "text": "Mary Jane Irwin"}]}, "title": "Power-Efficient Trace Caches.", "venue": "DATE", "pages": "1091", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HuVKI02", "doi": "10.1109/DATE.2002.999209", "ee": "https://doi.org/10.1109/DATE.2002.999209", "url": "https://dblp.org/rec/conf/date/HuVKI02"}, "url": "URL#5886703"}, {"@score": "1", "@id": "5886704", "info": {"authors": {"author": [{"@pid": "68/3541", "text": "Li-Da Huang"}, {"@pid": "71/5636", "text": "Minghorng Lai"}, {"@pid": "w/MartinDFWong", "text": "D. F. Wong 0001"}, {"@pid": "52/1597", "text": "Youxin Gao"}]}, "title": "Maze Routing with Buffer Insertion under Transition Time Constraints.", "venue": "DATE", "pages": "702-707", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HuangLWG02", "doi": "10.1109/DATE.2002.998376", "ee": "https://doi.org/10.1109/DATE.2002.998376", "url": "https://dblp.org/rec/conf/date/HuangLWG02"}, "url": "URL#5886704"}, {"@score": "1", "@id": "5886705", "info": {"authors": {"author": [{"@pid": "68/3541", "text": "Li-Da Huang"}, {"@pid": "72/6284", "text": "Xiaoping Tang"}, {"@pid": "90/1977-1", "text": "Hua Xiang 0001"}, {"@pid": "w/MartinDFWong", "text": "D. F. Wong 0001"}, {"@pid": "55/3257", "text": "I-Min Liu"}]}, "title": "A Polynomial Time Optimal Diode Insertion/Routing Algorithm for Fixing Antenna Problem.", "venue": "DATE", "pages": "470-475", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HuangTXWL02", "doi": "10.1109/DATE.2002.998315", "ee": "https://doi.org/10.1109/DATE.2002.998315", "url": "https://dblp.org/rec/conf/date/HuangTXWL02"}, "url": "URL#5886705"}, {"@score": "1", "@id": "5886706", "info": {"authors": {"author": [{"@pid": "i/LSIndrusiak", "text": "Leandro Soares Indrusiak"}, {"@pid": "g/ManfredGlesner", "text": "Manfred Glesner"}, {"@pid": "r/RAdaLuzReis", "text": "Ricardo Augusto da Luz Reis"}]}, "title": "Comparative Analysis and Application of Data Repository Infrastructure for Collaboration-Enabled Distributed Design Environments.", "venue": "DATE", "pages": "1130", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/IndrusiakGR02", "doi": "10.1109/DATE.2002.998486", "ee": "https://doi.org/10.1109/DATE.2002.998486", "url": "https://dblp.org/rec/conf/date/IndrusiakGR02"}, "url": "URL#5886706"}, {"@score": "1", "@id": "5886707", "info": {"authors": {"author": [{"@pid": "i/SandyIrani", "text": "Sandy Irani"}, {"@pid": "213/9138-1", "text": "Rajesh K. Gupta 0001"}, {"@pid": "s/SKShukla", "text": "Sandeep K. Shukla"}]}, "title": "Competitive Analysis of Dynamic Power Management Strategies for Systems with Multiple Power Savings States.", "venue": "DATE", "pages": "117-123", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/IraniGS02", "doi": "10.1109/DATE.2002.998258", "ee": "https://doi.org/10.1109/DATE.2002.998258", "url": "https://dblp.org/rec/conf/date/IraniGS02"}, "url": "URL#5886707"}, {"@score": "1", "@id": "5886708", "info": {"authors": {"author": [{"@pid": "16/1135", "text": "Vikram Iyengar"}, {"@pid": "c/KrishnenduChakrabarty", "text": "Krishnendu Chakrabarty"}, {"@pid": "11/4438", "text": "Erik Jan Marinissen"}]}, "title": "Efficient Wrapper/TAM Co-Optimization for Large SOCs.", "venue": "DATE", "pages": "491-498", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/IyengarCM02", "doi": "10.1109/DATE.2002.998318", "ee": "https://doi.org/10.1109/DATE.2002.998318", "url": "https://dblp.org/rec/conf/date/IyengarCM02"}, "url": "URL#5886708"}, {"@score": "1", "@id": "5886709", "info": {"authors": {"author": [{"@pid": "j/GoranJerke", "text": "Goeran Jerke"}, {"@pid": "53/2860", "text": "Jens Lienig"}]}, "title": "Hierarchical Current Density Verification for Electromigration Analysis in Arbitrary Shaped Metallization Patterns of Analog Circuits.", "venue": "DATE", "pages": "464-469", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/JerkeL02", "doi": "10.1109/DATE.2002.998314", "ee": "https://doi.org/10.1109/DATE.2002.998314", "url": "https://dblp.org/rec/conf/date/JerkeL02"}, "url": "URL#5886709"}, {"@score": "1", "@id": "5886710", "info": {"authors": {"author": {"@pid": "61/514", "text": "Gjalt G. de Jong"}}, "title": "A UML-Based Design Methodology for Real-Time and Embedded Systems.", "venue": "DATE", "pages": "776-779", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Jong02", "doi": "10.1109/DATE.2002.998387", "ee": "https://doi.org/10.1109/DATE.2002.998387", "url": "https://dblp.org/rec/conf/date/Jong02"}, "url": "URL#5886710"}, {"@score": "1", "@id": "5886711", "info": {"authors": {"author": [{"@pid": "67/1704", "text": "Seong-Ook Jung"}, {"@pid": "98/2787", "text": "Ki-Wook Kim"}, {"@pid": "57/2381", "text": "Sung-Mo Kang"}]}, "title": "Dual Threshold Voltage Domino Logic Synthesis for High Performance with Noise and Power Constrain.", "venue": "DATE", "pages": "260-265", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/JungKK02", "doi": "10.1109/DATE.2002.998282", "ee": "https://doi.org/10.1109/DATE.2002.998282", "url": "https://dblp.org/rec/conf/date/JungKK02"}, "url": "URL#5886711"}, {"@score": "1", "@id": "5886712", "info": {"authors": {"author": [{"@pid": "49/3168", "text": "Ismail Kadayif"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}, {"@pid": "v/NarayananVijaykrishnan", "text": "Narayanan Vijaykrishnan"}, {"@pid": "i/MaryJaneIrwin", "text": "Mary Jane Irwin"}, {"@pid": "72/3356", "text": "Anand Sivasubramaniam"}]}, "title": "EAC: A Compiler Framework for High-Level Energy Estimation and Optimization.", "venue": "DATE", "pages": "436-442", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KadayifKVIS02", "doi": "10.1109/DATE.2002.998310", "ee": "https://doi.org/10.1109/DATE.2002.998310", "url": "https://dblp.org/rec/conf/date/KadayifKVIS02"}, "url": "URL#5886712"}, {"@score": "1", "@id": "5886713", "info": {"authors": {"author": [{"@pid": "89/2962", "text": "Roope Kaivola"}, {"@pid": "96/514", "text": "Naren Narasimhan"}]}, "title": "Formal Verification of the Pentium \u00ae 4 Floating-Point Multiplier.", "venue": "DATE", "pages": "20-27", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KaivolaN02", "doi": "10.1109/DATE.2002.998245", "ee": "https://doi.org/10.1109/DATE.2002.998245", "url": "https://dblp.org/rec/conf/date/KaivolaN02"}, "url": "URL#5886713"}, {"@score": "1", "@id": "5886714", "info": {"authors": {"author": {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}}, "title": "A Compiler-Based Approach for Improving Intra-Iteration Data Reuse.", "venue": "DATE", "pages": "984-990", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Kandemir02", "doi": "10.1109/DATE.2002.998419", "ee": "https://doi.org/10.1109/DATE.2002.998419", "url": "https://dblp.org/rec/conf/date/Kandemir02"}, "url": "URL#5886714"}, {"@score": "1", "@id": "5886715", "info": {"authors": {"author": [{"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}, {"@pid": "98/2921", "text": "Ibrahim Kolcu"}]}, "title": "Reducing Cache Access Energy in Array-Intensive Application.", "venue": "DATE", "pages": "1092", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KandemirK02", "doi": "10.1109/DATE.2002.998448", "ee": "https://doi.org/10.1109/DATE.2002.998448", "url": "https://dblp.org/rec/conf/date/KandemirK02"}, "url": "URL#5886715"}, {"@score": "1", "@id": "5886716", "info": {"authors": {"author": {"@pid": "57/5167", "text": "Dariusz Kania"}}, "title": "Improved Technology Mapping for PAL-Based Devices Using a New Approach to Multi-Output Boolean Functions.", "venue": "DATE", "pages": "1087", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Kania02", "doi": "10.1109/DATE.2002.998444", "ee": "https://doi.org/10.1109/DATE.2002.998444", "url": "https://dblp.org/rec/conf/date/Kania02"}, "url": "URL#5886716"}, {"@score": "1", "@id": "5886717", "info": {"authors": {"author": [{"@pid": "96/2404", "text": "Rohit Kapur"}, {"@pid": "11/4264", "text": "Thomas W. Williams"}, {"@pid": "m/MRayMercer", "text": "M. Ray Mercer"}]}, "title": "Directed-Binary Search in Logic BIST Diagnostics.", "venue": "DATE", "pages": "1121", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KapurWM02", "doi": "10.1109/DATE.2002.998477", "ee": "https://doi.org/10.1109/DATE.2002.998477", "url": "https://dblp.org/rec/conf/date/KapurWM02"}, "url": "URL#5886717"}, {"@score": "1", "@id": "5886718", "info": {"authors": {"author": [{"@pid": "61/2295", "text": "Tom J. Kazmierski"}, {"@pid": "83/4442", "text": "Neil Clayton"}]}, "title": "A Two-Tier Distributed Electronic Design Framework.", "venue": "DATE", "pages": "227-231", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KazmierskiC02", "doi": "10.1109/DATE.2002.998274", "ee": "https://doi.org/10.1109/DATE.2002.998274", "url": "https://dblp.org/rec/conf/date/KazmierskiC02"}, "url": "URL#5886718"}, {"@score": "1", "@id": "5886719", "info": {"authors": {"author": [{"@pid": "35/4425", "text": "Roni Khazaka"}, {"@pid": "56/4034", "text": "Michel S. Nakhla"}]}, "title": "Compact Macromodel for Lossy Coupled Transmission Lines.", "venue": "DATE", "pages": "1114", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KhazakaN02", "doi": "10.1109/DATE.2002.998469", "ee": "https://doi.org/10.1109/DATE.2002.998469", "url": "https://dblp.org/rec/conf/date/KhazakaN02"}, "url": "URL#5886719"}, {"@score": "1", "@id": "5886720", "info": {"authors": {"author": [{"@pid": "25/3936", "text": "Victor Khomenko"}, {"@pid": "k/MaciejKoutny", "text": "Maciej Koutny"}, {"@pid": "83/4837", "text": "Alexandre Yakovlev"}]}, "title": "Detecting State Coding Conflicts in STGs Using Integer Programming.", "venue": "DATE", "pages": "338-345", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KhomenkoKY02", "doi": "10.1109/DATE.2002.998295", "ee": "https://doi.org/10.1109/DATE.2002.998295", "url": "https://dblp.org/rec/conf/date/KhomenkoKY02"}, "url": "URL#5886720"}, {"@score": "1", "@id": "5886721", "info": {"authors": {"author": [{"@pid": "67/6004", "text": "Woonseok Kim"}, {"@pid": "74/2683", "text": "Jihong Kim 0001"}, {"@pid": "34/5109", "text": "Sang Lyul Min"}]}, "title": "A Dynamic Voltage Scaling Algorithm for Dynamic-Priority Hard Real-Time Systems Using Slack Time Analysis.", "venue": "DATE", "pages": "788-794", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KimKM02", "doi": "10.1109/DATE.2002.998389", "ee": "https://doi.org/10.1109/DATE.2002.998389", "url": "https://dblp.org/rec/conf/date/KimKM02"}, "url": "URL#5886721"}, {"@score": "1", "@id": "5886722", "info": {"authors": {"author": [{"@pid": "31/4424", "text": "Chris H. Kim"}, {"@pid": "r/KaushikRoy", "text": "Kaushik Roy 0001"}]}, "title": "Dynamic VTH Scaling Scheme for Active Leakage Power Reduction.", "venue": "DATE", "pages": "163-167", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KimR02", "doi": "10.1109/DATE.2002.998265", "ee": "https://doi.org/10.1109/DATE.2002.998265", "url": "https://dblp.org/rec/conf/date/KimR02"}, "url": "URL#5886722"}, {"@score": "1", "@id": "5886723", "info": {"authors": {"author": [{"@pid": "81/6189", "text": "Sandeep Koranne"}, {"@pid": "87/2389", "text": "Vishal Suhas Choudhary"}]}, "title": "Formulation of SOC Test Scheduling as a Network Transportation Problem.", "venue": "DATE", "pages": "1125", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KoranneC02", "doi": "10.1109/DATE.2002.998481", "ee": "https://doi.org/10.1109/DATE.2002.998481", "url": "https://dblp.org/rec/conf/date/KoranneC02"}, "url": "URL#5886723"}, {"@score": "1", "@id": "5886724", "info": {"authors": {"author": [{"@pid": "60/6118", "text": "Nektarios Kranitis"}, {"@pid": "16/6466", "text": "Antonis M. Paschalis"}, {"@pid": "79/1691", "text": "Dimitris Gizopoulos"}, {"@pid": "08/3972", "text": "Yervant Zorian"}]}, "title": "Effective Software Self-Test Methodology for Processor Cores.", "venue": "DATE", "pages": "592-597", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KranitisPGZ02", "doi": "10.1109/DATE.2002.998361", "ee": "https://doi.org/10.1109/DATE.2002.998361", "url": "https://dblp.org/rec/conf/date/KranitisPGZ02"}, "url": "URL#5886724"}, {"@score": "1", "@id": "5886725", "info": {"authors": {"author": [{"@pid": "98/5069", "text": "Suriya Ashok Kumar"}, {"@pid": "03/5157", "text": "Rafic Z. Makki"}, {"@pid": "28/9850", "text": "David M. Binkley"}]}, "title": "IDDT Testing of Embedded CMOS SRAMs.", "venue": "DATE", "pages": "1117", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KumarMB02", "doi": "10.1109/DATE.2002.998473", "ee": "https://doi.org/10.1109/DATE.2002.998473", "url": "https://dblp.org/rec/conf/date/KumarMB02"}, "url": "URL#5886725"}, {"@score": "1", "@id": "5886726", "info": {"authors": {"author": [{"@pid": "90/3965", "text": "Thomas Kutzschebauch"}, {"@pid": "08/4571", "text": "Leon Stok"}]}, "title": "Layout Driven Decomposition with Congestion Consideration.", "venue": "DATE", "pages": "672-676", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KutzschebauchS02", "doi": "10.1109/DATE.2002.998371", "ee": "https://doi.org/10.1109/DATE.2002.998371", "url": "https://dblp.org/rec/conf/date/KutzschebauchS02"}, "url": "URL#5886726"}, {"@score": "1", "@id": "5886727", "info": {"authors": {"author": [{"@pid": "76/1791", "text": "S. Lampe"}, {"@pid": "30/5626", "text": "S. Laur"}]}, "title": "Global Optimization Applied to the Oscillator Problem.", "venue": "DATE", "pages": "322-326", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LampeL02", "doi": "10.1109/DATE.2002.998292", "ee": "https://doi.org/10.1109/DATE.2002.998292", "url": "https://dblp.org/rec/conf/date/LampeL02"}, "url": "URL#5886727"}, {"@score": "1", "@id": "5886728", "info": {"authors": {"author": [{"@pid": "88/5866", "text": "Yolanda Lechuga"}, {"@pid": "36/4272", "text": "Rom\u00e1n Mozuelos"}, {"@pid": "66/3891", "text": "Mar Mart\u00ednez"}, {"@pid": "46/274", "text": "Salvador Bracho"}]}, "title": "Built-In Dynamic Current Sensor for Hard-to-Detect Faults in Mixed-Signal Ics.", "venue": "DATE", "pages": "205-211", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LechugaMMB02", "doi": "10.1109/DATE.2002.998271", "ee": "https://doi.org/10.1109/DATE.2002.998271", "url": "https://dblp.org/rec/conf/date/LechugaMMB02"}, "url": "URL#5886728"}, {"@score": "1", "@id": "5886729", "info": {"authors": {"author": [{"@pid": "28/5170", "text": "Sooryong Lee"}, {"@pid": "05/4308", "text": "Brad Cobb"}, {"@pid": "d/JenniferDworak", "text": "Jennifer Dworak"}, {"@pid": "g/MichaelRGrimaila", "text": "Michael R. Grimaila"}, {"@pid": "m/MRayMercer", "text": "M. Ray Mercer"}]}, "title": "A New ATPG Algorithm to Limit Test Set Size and Achieve Multiple Detections of All Faults.", "venue": "DATE", "pages": "94-99", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LeeCDGM02", "doi": "10.1109/DATE.2002.998255", "ee": "https://doi.org/10.1109/DATE.2002.998255", "url": "https://dblp.org/rec/conf/date/LeeCDGM02"}, "url": "URL#5886729"}, {"@score": "1", "@id": "5886730", "info": {"authors": {"author": [{"@pid": "38/412", "text": "Chih-Hung Lee"}, {"@pid": "73/4455", "text": "Yu-Chung Lin"}, {"@pid": "83/2721", "text": "Wen-Yu Fu"}, {"@pid": "36/5700", "text": "Chung-Chiao Chang"}, {"@pid": "24/171", "text": "Tsai-Ming Hsieh"}]}, "title": "A New Formulation for SOC Floorplan Area Minimization Problem.", "venue": "DATE", "pages": "1100", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LeeLFCH02", "doi": "10.1109/DATE.2002.998456", "ee": "https://doi.org/10.1109/DATE.2002.998456", "url": "https://dblp.org/rec/conf/date/LeeLFCH02"}, "url": "URL#5886730"}, {"@score": "1", "@id": "5886731", "info": {"authors": {"author": [{"@pid": "21/772", "text": "Tin-Man Lee"}, {"@pid": "w/WayneWolf", "text": "Wayne H. Wolf"}, {"@pid": "h/JorgHenkel", "text": "J\u00f6rg Henkel"}]}, "title": "Dynamic Runtime Re-Scheduling Allowing Multiple Implementations of a Task for Platform-Based Designs.", "venue": "DATE", "pages": "296-301", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LeeWH02", "doi": "10.1109/DATE.2002.998288", "ee": "https://doi.org/10.1109/DATE.2002.998288", "url": "https://dblp.org/rec/conf/date/LeeWH02"}, "url": "URL#5886731"}, {"@score": "1", "@id": "5886732", "info": {"authors": {"author": [{"@pid": "88/2580", "text": "Jean-Luc Levant"}, {"@pid": "84/5249", "text": "Mohammed Ramdani"}]}, "title": "An EMC-Compliant Design Method of High-Density Integrated Circuits.", "venue": "DATE", "pages": "1115", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LevantR02", "doi": "10.1109/DATE.2002.998470", "ee": "https://doi.org/10.1109/DATE.2002.998470", "url": "https://dblp.org/rec/conf/date/LevantR02"}, "url": "URL#5886732"}, {"@score": "1", "@id": "5886733", "info": {"authors": {"author": {"@pid": "05/2696", "text": "R\u00e9gis Leveugle"}}, "title": "Automatic Modifications of High Level VHDL Descriptions for Fault Detection or Tolerance.", "venue": "DATE", "pages": "837-841", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Leveugle02", "doi": "10.1109/DATE.2002.998396", "ee": "https://doi.org/10.1109/DATE.2002.998396", "url": "https://dblp.org/rec/conf/date/Leveugle02"}, "url": "URL#5886733"}, {"@score": "1", "@id": "5886734", "info": {"authors": {"author": [{"@pid": "13/1131", "text": "J. Bryan Lewis"}, {"@pid": "32/880", "text": "Ivo Bolsens"}, {"@pid": "55/5766", "text": "Rudy Lauwereins"}, {"@pid": "68/2400", "text": "Chris Wheddon"}, {"@pid": "90/1076", "text": "Bhusan Gupta"}, {"@pid": "58/701", "text": "Yankin Tanurhan"}]}, "title": "Reconfigurable SoC - What Will it Look Like?", "venue": "DATE", "pages": "660-662", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LewisBLWGT02", "doi": "10.1109/DATE.2002.10018", "ee": "https://doi.ieeecomputersociety.org/10.1109/DATE.2002.10018", "url": "https://dblp.org/rec/conf/date/LewisBLWGT02"}, "url": "URL#5886734"}, {"@score": "1", "@id": "5886735", "info": {"authors": {"author": [{"@pid": "158/8925", "text": "Jin-Fu Li"}, {"@pid": "41/2936", "text": "Hsin-Jung Huang"}, {"@pid": "32/6725", "text": "Jeng-Bin Chen"}, {"@pid": "33/3734", "text": "Chih-Pin Su"}, {"@pid": "74/1000", "text": "Cheng-Wen Wu"}, {"@pid": "02/5693", "text": "Chuang Cheng"}, {"@pid": "22/2731", "text": "Shao-I Chen"}, {"@pid": "32/6489", "text": "Chi-Yi Hwang"}, {"@pid": "81/232", "text": "Hsiao-Ping Lin"}]}, "title": "A Hierarchical Test Scheme for System-On-Chip Designs.", "venue": "DATE", "pages": "486-490", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LiHCSWCCHL02", "doi": "10.1109/DATE.2002.998317", "ee": "https://doi.org/10.1109/DATE.2002.998317", "url": "https://dblp.org/rec/conf/date/LiHCSWCCHL02"}, "url": "URL#5886735"}, {"@score": "1", "@id": "5886736", "info": {"authors": {"author": [{"@pid": "83/6353-1", "text": "Peng Li 0001"}, {"@pid": "p/LawrenceTPileggi", "text": "Lawrence T. Pileggi"}]}, "title": "A Linear-Centric Modeling Approach to Harmonic Balance Analysis.", "venue": "DATE", "pages": "634-639", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LiP02", "doi": "10.1109/DATE.2002.998367", "ee": "https://doi.org/10.1109/DATE.2002.998367", "url": "https://dblp.org/rec/conf/date/LiP02"}, "url": "URL#5886736"}, {"@score": "1", "@id": "5886737", "info": {"authors": {"author": [{"@pid": "64/4492", "text": "Tao Lin"}, {"@pid": "98/5468", "text": "Michael W. Beattie"}, {"@pid": "p/LawrenceTPileggi", "text": "Lawrence T. Pileggi"}]}, "title": "On-Chip Inductance Models: 3D or Not 3D?", "venue": "DATE", "pages": "1112", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LinBP02", "doi": "10.1109/DATE.2002.998500", "ee": "https://doi.org/10.1109/DATE.2002.998500", "url": "https://dblp.org/rec/conf/date/LinBP02"}, "url": "URL#5886737"}, {"@score": "1", "@id": "5886738", "info": {"authors": {"author": [{"@pid": "80/1342", "text": "Jai-Ming Lin"}, {"@pid": "81/689", "text": "Hsin-Lung Chen"}, {"@pid": "c/YaoWenChang", "text": "Yao-Wen Chang"}]}, "title": "Arbitrary Convex and Concave Rectilinear Module Packing Using TCG.", "venue": "DATE", "pages": "69-75", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LinCC02", "doi": "10.1109/DATE.2002.998251", "ee": "https://doi.org/10.1109/DATE.2002.998251", "url": "https://dblp.org/rec/conf/date/LinCC02"}, "url": "URL#5886738"}, {"@score": "1", "@id": "5886739", "info": {"authors": {"author": [{"@pid": "15/4224", "text": "Jun-Weir Lin"}, {"@pid": "02/2695-1", "text": "Chung-Len Lee 0001"}, {"@pid": "09/2718", "text": "Jwu E. Chen"}]}, "title": "An Efficient Test and Diagnosis Scheme for the Feedback Type of Analog Circuits with Minimal Added Circuits.", "venue": "DATE", "pages": "1119", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LinLC02", "doi": "10.1109/DATE.2002.998475", "ee": "https://doi.org/10.1109/DATE.2002.998475", "url": "https://dblp.org/rec/conf/date/LinLC02"}, "url": "URL#5886739"}, {"@score": "1", "@id": "5886740", "info": {"authors": {"author": [{"@pid": "63/623", "text": "Chunsheng Liu"}, {"@pid": "c/KrishnenduChakrabarty", "text": "Krishnendu Chakrabarty"}, {"@pid": "70/3307", "text": "Michael G\u00f6ssel"}]}, "title": "An Interval-Based Diagnosis Scheme for Identifying Failing Vectors in a Scan-BIST Environment.", "venue": "DATE", "pages": "382-386", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LiuCG02", "doi": "10.1109/DATE.2002.998302", "ee": "https://doi.org/10.1109/DATE.2002.998302", "url": "https://dblp.org/rec/conf/date/LiuCG02"}, "url": "URL#5886740"}, {"@score": "1", "@id": "5886741", "info": {"authors": {"author": [{"@pid": "84/127", "text": "Nikolaos D. Liveris"}, {"@pid": "16/6108", "text": "Nikolaos D. Zervas"}, {"@pid": "s/DimitriosSoudris", "text": "Dimitrios Soudris"}, {"@pid": "g/CostasEGoutis", "text": "Constantinos E. Goutis"}]}, "title": "A Code Transformation-Based Methodology for Improving I-Cache Performance of DSP Applications.", "venue": "DATE", "pages": "977-983", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LiverisZSG02", "doi": "10.1109/DATE.2002.998418", "ee": "https://doi.org/10.1109/DATE.2002.998418", "url": "https://dblp.org/rec/conf/date/LiverisZSG02"}, "url": "URL#5886741"}, {"@score": "1", "@id": "5886742", "info": {"authors": {"author": [{"@pid": "25/5390", "text": "George Logothetis"}, {"@pid": "180/3233-1", "text": "Klaus Schneider 0001"}]}, "title": "Extending Synchronous Languages for Generating Abstract Real-Time Models.", "venue": "DATE", "pages": "795-802", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LogothetisS02", "doi": "10.1109/DATE.2002.998390", "ee": "https://doi.org/10.1109/DATE.2002.998390", "url": "https://dblp.org/rec/conf/date/LogothetisS02"}, "url": "URL#5886742"}, {"@score": "1", "@id": "5886743", "info": {"authors": {"author": [{"@pid": "18/6750", "text": "Ruibing Lu"}, {"@pid": "45/35", "text": "Guoan Zhong"}, {"@pid": "65/5850", "text": "Cheng-Kok Koh"}, {"@pid": "15/4123", "text": "Kai-Yuan Chao"}]}, "title": "Flip-Flop and Repeater Insertion for Early Interconnect Planning.", "venue": "DATE", "pages": "690-695", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LuZKC02", "doi": "10.1109/DATE.2002.998374", "ee": "https://doi.org/10.1109/DATE.2002.998374", "url": "https://dblp.org/rec/conf/date/LuZKC02"}, "url": "URL#5886743"}, {"@score": "1", "@id": "5886744", "info": {"authors": {"author": [{"@pid": "81/5260", "text": "Antonio Luchetta"}, {"@pid": "57/0", "text": "Stefano Manetti"}, {"@pid": "31/4725", "text": "Maria Cristina Piccirilli"}]}, "title": "Critical Comparison among Some Analog Fault Diagnosis Procedures Based on Symbolic Techniques.", "venue": "DATE", "pages": "1105", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LuchettaMP02", "doi": "10.1109/DATE.2002.998461", "ee": "https://doi.org/10.1109/DATE.2002.998461", "url": "https://dblp.org/rec/conf/date/LuchettaMP02"}, "url": "URL#5886744"}, {"@score": "1", "@id": "5886745", "info": {"authors": {"author": [{"@pid": "75/1184", "text": "Tiehan Lv"}, {"@pid": "w/WayneWolf", "text": "Wayne H. Wolf"}, {"@pid": "h/JorgHenkel", "text": "J\u00f6rg Henkel"}, {"@pid": "75/5187", "text": "Haris Lekatsas"}]}, "title": "An Adaptive Dictionary Encoding Scheme for SOC Data Buses.", "venue": "DATE", "pages": "1059-1064", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LvWHL02", "doi": "10.1109/DATE.2002.998433", "ee": "https://doi.org/10.1109/DATE.2002.998433", "url": "https://dblp.org/rec/conf/date/LvWHL02"}, "url": "URL#5886745"}, {"@score": "1", "@id": "5886746", "info": {"authors": {"author": [{"@pid": "05/5802", "text": "Luca Macchiarulo"}, {"@pid": "97/6648", "text": "Enrico Macii"}, {"@pid": "20/691", "text": "Massimo Poncino"}]}, "title": "Wire Placement for Crosstalk Energy Minimization in Address Buses.", "venue": "DATE", "pages": "158-162", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MacchiaruloMP02", "doi": "10.1109/DATE.2002.998264", "ee": "https://doi.org/10.1109/DATE.2002.998264", "url": "https://dblp.org/rec/conf/date/MacchiaruloMP02"}, "url": "URL#5886746"}, {"@score": "1", "@id": "5886747", "info": {"authors": {"author": {"@pid": "04/2377", "text": "Hugo De Man"}}, "title": "On Nanoscale Integration and Gigascale Complexity in the Post.Com World.", "venue": "DATE", "pages": "12", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Man02", "doi": "10.1109/DATE.2002.998239", "ee": "https://doi.org/10.1109/DATE.2002.998239", "url": "https://dblp.org/rec/conf/date/Man02"}, "url": "URL#5886747"}, {"@score": "1", "@id": "5886748", "info": {"authors": {"author": {"@pid": "43/2711", "text": "Grant Martin"}}, "title": "How to Choose Semiconductor IP: Embedded Software.", "venue": "DATE", "pages": "16", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Martin02", "doi": "10.1109/DATE.2002.998243", "ee": "https://doi.org/10.1109/DATE.2002.998243", "url": "https://dblp.org/rec/conf/date/Martin02"}, "url": "URL#5886748"}, {"@score": "1", "@id": "5886749", "info": {"authors": {"author": {"@pid": "43/2711", "text": "Grant Martin"}}, "title": "UML for Embedded Systems Specification and Design: Motivation and Overview.", "venue": "DATE", "pages": "773-775", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Martin02a", "doi": "10.1109/DATE.2002.998386", "ee": "https://doi.org/10.1109/DATE.2002.998386", "url": "https://dblp.org/rec/conf/date/Martin02a"}, "url": "URL#5886749"}, {"@score": "1", "@id": "5886750", "info": {"authors": {"author": [{"@pid": "73/424", "text": "Manuel Mart\u00ednez"}, {"@pid": "27/1853", "text": "Maria J. Avedillo"}, {"@pid": "14/279", "text": "Jos\u00e9 M. Quintana"}, {"@pid": "61/905", "text": "H. S\u00fc\u00df"}, {"@pid": "17/5655", "text": "Manfred Koegst"}]}, "title": "An Encoding Technique for Low Power CMOS Implementations of Controllers.", "venue": "DATE", "pages": "1083", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MartinezAQSK02", "doi": "10.1109/DATE.2002.998439", "ee": "https://doi.org/10.1109/DATE.2002.998439", "url": "https://dblp.org/rec/conf/date/MartinezAQSK02"}, "url": "URL#5886750"}, {"@score": "1", "@id": "5886751", "info": {"authors": {"author": [{"@pid": "14/1517", "text": "Daniel M\u00e9nard"}, {"@pid": "28/4014", "text": "Olivier Sentieys"}]}, "title": "Automatic Evaluation of the Accuracy of Fixed-Point Algorithms.", "venue": "DATE", "pages": "529-535", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MenardS02", "doi": "10.1109/DATE.2002.998351", "ee": "https://doi.org/10.1109/DATE.2002.998351", "url": "https://dblp.org/rec/conf/date/MenardS02"}, "url": "URL#5886751"}, {"@score": "1", "@id": "5886752", "info": {"authors": {"author": [{"@pid": "87/6317", "text": "Cecilia Metra"}, {"@pid": "74/6035", "text": "Luca Schiano"}, {"@pid": "75/170", "text": "Bruno Ricc\u00f2"}, {"@pid": "74/357", "text": "Michele Favalli"}]}, "title": "Self-Checking Scheme for the On-Line Testing of Power Supply Noise.", "venue": "DATE", "pages": "832-836", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MetraSRF02", "doi": "10.1109/DATE.2002.998395", "ee": "https://doi.org/10.1109/DATE.2002.998395", "url": "https://dblp.org/rec/conf/date/MetraSRF02"}, "url": "URL#5886752"}, {"@score": "1", "@id": "5886753", "info": {"authors": {"author": [{"@pid": "10/1422", "text": "Heiko Michel"}, {"@pid": "55/5144", "text": "Alexander Worm"}, {"@pid": "48/6980", "text": "Norbert Wehn"}, {"@pid": "73/739", "text": "Michael M\u00fcnch"}]}, "title": "Hardware/Software Trade-Offs for Advanced 3G Channel Coding.", "venue": "DATE", "pages": "396-401", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MichelWWM02", "doi": "10.1109/DATE.2002.998304", "ee": "https://doi.org/10.1109/DATE.2002.998304", "url": "https://dblp.org/rec/conf/date/MichelWWM02"}, "url": "URL#5886753"}, {"@score": "1", "@id": "5886754", "info": {"authors": {"author": [{"@pid": "d/GDeMicheli", "text": "Giovanni De Micheli"}, {"@pid": "b/LucaBenini", "text": "Luca Benini"}]}, "title": "Networks on Chip: A New Paradigm for Systems on Chip Design.", "venue": "DATE", "pages": "418-419", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MicheliB02", "doi": "10.1109/DATE.2002.998307", "ee": "https://doi.org/10.1109/DATE.2002.998307", "url": "https://dblp.org/rec/conf/date/MicheliB02"}, "url": "URL#5886754"}, {"@score": "1", "@id": "5886755", "info": {"authors": {"author": [{"@pid": "m/PrabhatMishra", "text": "Prabhat Mishra 0001"}, {"@pid": "d/NikilDDutt", "text": "Nikil D. Dutt"}, {"@pid": "n/AlexandruNicolau", "text": "Alexandru Nicolau"}, {"@pid": "68/1314", "text": "Hiroyuki Tomiyama"}]}, "title": "Automatic Verification of In-Order Execution In Microprocessors with Fragmented Pipelines and Multicycle Functional Units.", "venue": "DATE", "pages": "36-43", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MishraDNT02", "doi": "10.1109/DATE.2002.998247", "ee": "https://doi.org/10.1109/DATE.2002.998247", "url": "https://dblp.org/rec/conf/date/MishraDNT02"}, "url": "URL#5886755"}, {"@score": "1", "@id": "5886756", "info": {"authors": {"author": [{"@pid": "07/4220", "text": "Mar\u00eda C. Molina"}, {"@pid": "m/JoseManuelMendias", "text": "Jos\u00e9 M. Mend\u00edas"}, {"@pid": "17/3310", "text": "Rom\u00e1n Hermida"}]}, "title": "Multiple-Precision Circuits Allocation Independent of Data-Objects Length.", "venue": "DATE", "pages": "909-913", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MolinaMH02", "doi": "10.1109/DATE.2002.998408", "ee": "https://doi.org/10.1109/DATE.2002.998408", "url": "https://dblp.org/rec/conf/date/MolinaMH02"}, "url": "URL#5886756"}, {"@score": "1", "@id": "5886757", "info": {"authors": {"author": [{"@pid": "93/5356-1", "text": "Arindam Mukherjee 0001"}, {"@pid": "78/2022-11", "text": "Kai Wang 0011"}, {"@pid": "91/1650", "text": "Lauren Hui Chen"}, {"@pid": "05/1100", "text": "Malgorzata Marek-Sadowska"}]}, "title": "Sizing Power/Ground Meshes for Clocking and Computing Circuit Components.", "venue": "DATE", "pages": "176-183", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MukherjeeWCM02", "doi": "10.1109/DATE.2002.998267", "ee": "https://doi.org/10.1109/DATE.2002.998267", "url": "https://dblp.org/rec/conf/date/MukherjeeWCM02"}, "url": "URL#5886757"}, {"@score": "1", "@id": "5886758", "info": {"authors": {"author": [{"@pid": "15/3566", "text": "Ralf M\u00fcnzenberger"}, {"@pid": "23/3354", "text": "Matthias D\u00f6rfel"}, {"@pid": "60/4647", "text": "Frank Slomka"}, {"@pid": "96/613", "text": "Richard Hofmann"}]}, "title": "A New Time Model for the Specification, Design, Validation and Synthesis of Embedded Real-Time Systems.", "venue": "DATE", "pages": "1095", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MunzenbergerDSH02", "doi": "10.1109/DATE.2002.998451", "ee": "https://doi.org/10.1109/DATE.2002.998451", "url": "https://dblp.org/rec/conf/date/MunzenbergerDSH02"}, "url": "URL#5886758"}, {"@score": "1", "@id": "5886759", "info": {"authors": {"author": [{"@pid": "37/6215", "text": "Anshuman Nayak"}, {"@pid": "44/1326", "text": "Malay Haldar"}, {"@pid": "c/AlokNChoudhary", "text": "Alok N. Choudhary"}, {"@pid": "b/PrithvirajBanerjee", "text": "Prithviraj Banerjee"}]}, "title": "Accurate Area and Delay Estimators for FPGAs.", "venue": "DATE", "pages": "862-869", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NayakHCB02", "doi": "10.1109/DATE.2002.998400", "ee": "https://doi.org/10.1109/DATE.2002.998400", "url": "https://dblp.org/rec/conf/date/NayakHCB02"}, "url": "URL#5886759"}, {"@score": "1", "@id": "5886760", "info": {"authors": {"author": {"@pid": "70/5855", "text": "Michael Nicolaidis"}}, "title": "IP for Embedded Robustness.", "venue": "DATE", "pages": "240-241", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Nicolaidis02", "doi": "10.1109/DATE.2002.998277", "ee": "https://doi.org/10.1109/DATE.2002.998277", "url": "https://dblp.org/rec/conf/date/Nicolaidis02"}, "url": "URL#5886760"}, {"@score": "1", "@id": "5886761", "info": {"authors": {"author": [{"@pid": "65/1005", "text": "Carsten Nitsch"}, {"@pid": "82/439", "text": "Udo Kebschull"}]}, "title": "The Use of Runtime Configuration Capabilities for Networked Embedded Systems.", "venue": "DATE", "pages": "1093", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NitschK02", "doi": "10.1109/DATE.2002.998449", "ee": "https://doi.org/10.1109/DATE.2002.998449", "url": "https://dblp.org/rec/conf/date/NitschK02"}, "url": "URL#5886761"}, {"@score": "1", "@id": "5886762", "info": {"authors": {"author": [{"@pid": "80/3384", "text": "Alberto Garc\u00eda Ortiz"}, {"@pid": "75/267", "text": "Lukusa D. Kabulepa"}, {"@pid": "g/ManfredGlesner", "text": "Manfred Glesner"}]}, "title": "Estimation of Power Consumption in Encoded Data Buses.", "venue": "DATE", "pages": "1103", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/OrtizKG02", "doi": "10.1109/DATE.2002.998459", "ee": "https://doi.org/10.1109/DATE.2002.998459", "url": "https://dblp.org/rec/conf/date/OrtizKG02"}, "url": "URL#5886762"}, {"@score": "1", "@id": "5886763", "info": {"authors": {"author": [{"@pid": "01/1549", "text": "Ralph H. J. M. Otten"}, {"@pid": "51/1501", "text": "Raul Camposano"}, {"@pid": "39/6827", "text": "Patrick Groeneveld"}]}, "title": "Design Automation for Deepsubmicron: Present and Future.", "venue": "DATE", "pages": "650-657", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/OttenCG02", "doi": "10.1109/DATE.2002.10002", "ee": "https://doi.ieeecomputersociety.org/10.1109/DATE.2002.10002", "url": "https://dblp.org/rec/conf/date/OttenCG02"}, "url": "URL#5886763"}, {"@score": "1", "@id": "5886764", "info": {"authors": {"author": [{"@pid": "11/6152", "text": "Recep O. Ozdag"}, {"@pid": "29/6330", "text": "Peter A. Beerel"}, {"@pid": "94/5746", "text": "Montek Singh"}, {"@pid": "84/595", "text": "Steven M. Nowick"}]}, "title": "High-Speed Non-Linear Asynchronous Pipelines.", "venue": "DATE", "pages": "1000-1007", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/OzdagBSN02", "doi": "10.1109/DATE.2002.998422", "ee": "https://doi.org/10.1109/DATE.2002.998422", "url": "https://dblp.org/rec/conf/date/OzdagBSN02"}, "url": "URL#5886764"}, {"@score": "1", "@id": "5886765", "info": {"authors": {"author": [{"@pid": "64/4543", "text": "Saravanan Padmanaban"}, {"@pid": "70/5489", "text": "Spyros Tragoudas"}]}, "title": "Exact Grading of Multiple Path Delay Faults.", "venue": "DATE", "pages": "84-88", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PadmanabanT02", "doi": "10.1109/DATE.2002.998253", "ee": "https://doi.org/10.1109/DATE.2002.998253", "url": "https://dblp.org/rec/conf/date/PadmanabanT02"}, "url": "URL#5886765"}, {"@score": "1", "@id": "5886766", "info": {"authors": {"author": [{"@pid": "64/3233", "text": "Martin Palkovic"}, {"@pid": "99/7646", "text": "Miguel Miranda"}, {"@pid": "61/3302", "text": "Francky Catthoor"}]}, "title": "Systematic Power-Performance Trade-Off in MPEG-4 by Means of Selective Function Inlining Steered by Address Optimization Opportunities.", "venue": "DATE", "pages": "1072-1077", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PalkovicMC02", "doi": "10.1109/DATE.2002.998435", "ee": "https://doi.org/10.1109/DATE.2002.998435", "url": "https://dblp.org/rec/conf/date/PalkovicMC02"}, "url": "URL#5886766"}, {"@score": "1", "@id": "5886767", "info": {"authors": {"author": [{"@pid": "86/3888", "text": "Amit R. Pandey"}, {"@pid": "21/127", "text": "Janak H. Patel"}]}, "title": "An Incremental Algorithm for Test Generation in Illinois Scan Architecture Based Designs.", "venue": "DATE", "pages": "368-375", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PandeyP02", "doi": "10.1109/DATE.2002.998300", "ee": "https://doi.org/10.1109/DATE.2002.998300", "url": "https://dblp.org/rec/conf/date/PandeyP02"}, "url": "URL#5886767"}, {"@score": "1", "@id": "5886768", "info": {"authors": {"author": [{"@pid": "70/136", "text": "Davide Pandini"}, {"@pid": "p/LawrenceTPileggi", "text": "Lawrence T. Pileggi"}, {"@pid": "22/860", "text": "Andrzej J. Strojwas"}]}, "title": "Congestion-Aware Logic Synthesis.", "venue": "DATE", "pages": "664-671", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PandiniPS02", "doi": "10.1109/DATE.2002.998370", "ee": "https://doi.org/10.1109/DATE.2002.998370", "url": "https://dblp.org/rec/conf/date/PandiniPS02"}, "url": "URL#5886768"}, {"@score": "1", "@id": "5886769", "info": {"authors": {"author": [{"@pid": "30/6412", "text": "Robert Pasko"}, {"@pid": "23/2415", "text": "Serge Vernalde"}, {"@pid": "39/1269", "text": "Patrick Schaumont"}]}, "title": "Techniques to Evolve a C++ Based System Design Language.", "venue": "DATE", "pages": "302-309", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PaskoVS02", "doi": "10.1109/DATE.2002.998289", "ee": "https://doi.org/10.1109/DATE.2002.998289", "url": "https://dblp.org/rec/conf/date/PaskoVS02"}, "url": "URL#5886769"}, {"@score": "1", "@id": "5886770", "info": {"authors": {"author": {"@pid": "65/806", "text": "Stephen Pateras"}}, "title": "Embedded Diagnosis IP.", "venue": "DATE", "pages": "242-243", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Pateras02", "doi": "10.1109/DATE.2002.998278", "ee": "https://doi.org/10.1109/DATE.2002.998278", "url": "https://dblp.org/rec/conf/date/Pateras02"}, "url": "URL#5886770"}, {"@score": "1", "@id": "5886771", "info": {"authors": {"author": [{"@pid": "95/1655", "text": "JoAnn M. Paul"}, {"@pid": "t/DonaldEThomas", "text": "Donald E. Thomas"}]}, "title": "A Layered, Codesign Virtual Machine Approach to Modeling Computer Systems.", "venue": "DATE", "pages": "522-528", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PaulT02", "doi": "10.1109/DATE.2002.998350", "ee": "https://doi.org/10.1109/DATE.2002.998350", "url": "https://dblp.org/rec/conf/date/PaulT02"}, "url": "URL#5886771"}, {"@score": "1", "@id": "5886772", "info": {"authors": {"author": [{"@pid": "32/2546", "text": "Marco A. Pe\u00f1a"}, {"@pid": "98/290", "text": "Jordi Cortadella"}, {"@pid": "47/3916", "text": "Alexander B. Smirnov"}, {"@pid": "22/5116", "text": "Enric Pastor"}]}, "title": "A Case Study for the Verification of Complex Timed Circuits: IPCMOS.", "venue": "DATE", "pages": "44-51", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PenaCSP02", "doi": "10.1109/DATE.2002.998248", "ee": "https://doi.org/10.1109/DATE.2002.998248", "url": "https://dblp.org/rec/conf/date/PenaCSP02"}, "url": "URL#5886772"}, {"@score": "1", "@id": "5886773", "info": {"authors": {"author": [{"@pid": "67/1449", "text": "Olga Pe\u00f1alba"}, {"@pid": "m/JoseManuelMendias", "text": "Jos\u00e9 M. Mend\u00edas"}, {"@pid": "17/3310", "text": "Rom\u00e1n Hermida"}]}, "title": "Maximizing Conditonal Reuse by Pre-Synthesis Transformations.", "venue": "DATE", "pages": "1097", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PenalbaMH02", "doi": "10.1109/DATE.2002.998453", "ee": "https://doi.org/10.1109/DATE.2002.998453", "url": "https://dblp.org/rec/conf/date/PenalbaMH02"}, "url": "URL#5886773"}, {"@score": "1", "@id": "5886774", "info": {"authors": {"author": [{"@pid": "41/277", "text": "Paul I. P\u00e9nzes"}, {"@pid": "82/3175", "text": "Alain J. Martin"}]}, "title": "An Energy Estimation Method for Asynchronous Circuits with Application to an Asynchronous Microprocessor.", "venue": "DATE", "pages": "640-647", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PenzesM02", "doi": "10.1109/DATE.2002.999207", "ee": "https://doi.org/10.1109/DATE.2002.999207", "url": "https://dblp.org/rec/conf/date/PenzesM02"}, "url": "URL#5886774"}, {"@score": "1", "@id": "5886775", "info": {"authors": {"author": [{"@pid": "96/1532", "text": "Peter Petrov"}, {"@pid": "o/AlexOrailoglu", "text": "Alex Orailoglu"}]}, "title": "Power Efficient Embedded Processor Ip&apos;s through Application-Specific Tag Compression in Data Caches.", "venue": "DATE", "pages": "1065-1071", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PetrovO02", "doi": "10.1109/DATE.2002.998434", "ee": "https://doi.org/10.1109/DATE.2002.998434", "url": "https://dblp.org/rec/conf/date/PetrovO02"}, "url": "URL#5886775"}, {"@score": "1", "@id": "5886776", "info": {"authors": {"author": [{"@pid": "73/4073", "text": "Armita Peymandoust"}, {"@pid": "s/TajanaSimunic", "text": "Tajana Simunic"}, {"@pid": "d/GDeMicheli", "text": "Giovanni De Micheli"}]}, "title": "Low Power Embedded Software Optimization Using Symbolic Algebra.", "venue": "DATE", "pages": "1052-1058", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PeymandoustSM02", "doi": "10.1109/DATE.2002.998432", "ee": "https://doi.org/10.1109/DATE.2002.998432", "url": "https://dblp.org/rec/conf/date/PeymandoustSM02"}, "url": "URL#5886776"}, {"@score": "1", "@id": "5886777", "info": {"authors": {"author": [{"@pid": "46/4339", "text": "Olivier Peyran"}, {"@pid": "28/399", "text": "Wenjun Zhuang"}]}, "title": "Transforming Arbitrary Structures into Topologically Equivalent Slicing Structures.", "venue": "DATE", "pages": "1099", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PeyranZ02", "doi": "10.1109/DATE.2002.998455", "ee": "https://doi.org/10.1109/DATE.2002.998455", "url": "https://dblp.org/rec/conf/date/PeyranZ02"}, "url": "URL#5886777"}, {"@score": "1", "@id": "5886778", "info": {"authors": {"author": {"@pid": "79/6818", "text": "Ian Phillips"}}, "title": "How to Choose Semiconductor IP? - Embedded Processor.", "venue": "DATE", "pages": "14", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Phillips02", "doi": "10.1109/DATE.2002.998241", "ee": "https://doi.org/10.1109/DATE.2002.998241", "url": "https://dblp.org/rec/conf/date/Phillips02"}, "url": "URL#5886778"}, {"@score": "1", "@id": "5886779", "info": {"authors": {"author": [{"@pid": "33/1810", "text": "Slawomir Pilarski"}, {"@pid": "02/5506", "text": "Gracia Hu"}]}, "title": "Speeding up SAT for EDA.", "venue": "DATE", "pages": "1081", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PilarskiH02", "doi": "10.1109/DATE.2002.998437", "ee": "https://doi.org/10.1109/DATE.2002.998437", "url": "https://dblp.org/rec/conf/date/PilarskiH02"}, "url": "URL#5886779"}, {"@score": "1", "@id": "5886780", "info": {"authors": {"author": [{"@pid": "p/IrithPomeranz", "text": "Irith Pomeranz"}, {"@pid": "r/SudhakarMReddy", "text": "Sudhakar M. Reddy"}]}, "title": "Test Enrichment for Path Delay Faults Using Multiple Sets of Target Faults.", "venue": "DATE", "pages": "722-729", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PomeranzR02", "doi": "10.1109/DATE.2002.998379", "ee": "https://doi.org/10.1109/DATE.2002.998379", "url": "https://dblp.org/rec/conf/date/PomeranzR02"}, "url": "URL#5886780"}, {"@score": "1", "@id": "5886781", "info": {"authors": {"author": [{"@pid": "p/IrithPomeranz", "text": "Irith Pomeranz"}, {"@pid": "53/6555", "text": "Janusz Rajski"}, {"@pid": "r/SudhakarMReddy", "text": "Sudhakar M. Reddy"}]}, "title": "Finding a Common Fault Response for Diagnosis during Silicon Debug.", "venue": "DATE", "pages": "1116", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PomeranzRR02", "doi": "10.1109/DATE.2002.998471", "ee": "https://doi.org/10.1109/DATE.2002.998471", "url": "https://dblp.org/rec/conf/date/PomeranzRR02"}, "url": "URL#5886781"}, {"@score": "1", "@id": "5886782", "info": {"authors": {"author": [{"@pid": "p/IrithPomeranz", "text": "Irith Pomeranz"}, {"@pid": "08/3972", "text": "Yervant Zorian"}]}, "title": "Fault Isolation Using Tests for Non-Isolated Blocks.", "venue": "DATE", "pages": "1123", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PomeranzZ02", "doi": "10.1109/DATE.2002.998479", "ee": "https://doi.org/10.1109/DATE.2002.998479", "url": "https://dblp.org/rec/conf/date/PomeranzZ02"}, "url": "URL#5886782"}, {"@score": "1", "@id": "5886783", "info": {"authors": {"author": [{"@pid": "p/DmitryVPonomarev", "text": "Dmitry Ponomarev 0001"}, {"@pid": "k/GurhanKucuk", "text": "Gurhan Kucuk"}, {"@pid": "93/4616", "text": "Kanad Ghose"}]}, "title": "AccuPower: An Accurate Power Estimation Tool for Superscalar Microprocessors.", "venue": "DATE", "pages": "124-129", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PonomarevKG02", "doi": "10.1109/DATE.2002.998259", "ee": "https://doi.org/10.1109/DATE.2002.998259", "url": "https://dblp.org/rec/conf/date/PonomarevKG02"}, "url": "URL#5886783"}, {"@score": "1", "@id": "5886784", "info": {"authors": {"author": [{"@pid": "95/3325", "text": "Ralf Popp"}, {"@pid": "53/4495", "text": "Joerg Oehmen"}, {"@pid": "50/392", "text": "Lars Hedrich"}, {"@pid": "03/4624", "text": "Erich Barke"}]}, "title": "Parameter Controlled Automatic Symbolic Analysis of Nonlinear Analog Circuits.", "venue": "DATE", "pages": "274-278", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PoppOHB02", "doi": "10.1109/DATE.2002.998284", "ee": "https://doi.org/10.1109/DATE.2002.998284", "url": "https://dblp.org/rec/conf/date/PoppOHB02"}, "url": "URL#5886784"}, {"@score": "1", "@id": "5886785", "info": {"authors": {"author": [{"@pid": "p/LauraPozzi", "text": "Laura Pozzi"}, {"@pid": "90/1446", "text": "Miljan Vuletic"}, {"@pid": "i/PIenne", "text": "Paolo Ienne"}]}, "title": "Automatic Topology-Based Identification of Instruction-Set Extensions for Embedded Processors.", "venue": "DATE", "pages": "1138", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PozziVI02", "doi": "10.1109/DATE.2002.998496", "ee": "https://doi.org/10.1109/DATE.2002.998496", "url": "https://dblp.org/rec/conf/date/PozziVI02"}, "url": "URL#5886785"}, {"@score": "1", "@id": "5886786", "info": {"authors": {"author": [{"@pid": "17/1258", "text": "Michael Pronath"}, {"@pid": "44/608", "text": "Helmut E. Graeb"}, {"@pid": "a/KurtAntreich", "text": "Kurt Antreich"}]}, "title": "A Test Design Method for Floating Gate Defects (FGD) in Analog Integrated Circuits.", "venue": "DATE", "pages": "78-83", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PronathGA02", "doi": "10.1109/DATE.2002.998252", "ee": "https://doi.org/10.1109/DATE.2002.998252", "url": "https://dblp.org/rec/conf/date/PronathGA02"}, "url": "URL#5886786"}, {"@score": "1", "@id": "5886787", "info": {"authors": {"author": [{"@pid": "53/5678", "text": "Gang Quan"}, {"@pid": "h/XiaoboSharonHu", "text": "Xiaobo Hu 0001"}]}, "title": "Minimum Energy Fixed-Priority Scheduling for Variable Voltage Processor.", "venue": "DATE", "pages": "782-787", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/QuanH02", "doi": "10.1109/DATE.2002.998388", "ee": "https://doi.org/10.1109/DATE.2002.998388", "url": "https://dblp.org/rec/conf/date/QuanH02"}, "url": "URL#5886787"}, {"@score": "1", "@id": "5886788", "info": {"authors": {"author": [{"@pid": "81/10534", "text": "Wenceslas Rahajandraibe"}, {"@pid": "02/500", "text": "Christian Dufaza"}, {"@pid": "60/6663", "text": "Daniel Auvergne"}, {"@pid": "252/8308", "text": "Bruno Cialdella"}, {"@pid": "252/8464", "text": "Bernard Majoux"}, {"@pid": "252/8353", "text": "Vivek Chowdhury"}]}, "title": "Test Structure for IC(VBE) Parameter Determination of Low Voltage Applications.", "venue": "DATE", "pages": "316-321", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RahajandraibeDACMC02", "doi": "10.1109/DATE.2002.998291", "ee": "https://doi.org/10.1109/DATE.2002.998291", "url": "https://dblp.org/rec/conf/date/RahajandraibeDACMC02"}, "url": "URL#5886788"}, {"@score": "1", "@id": "5886789", "info": {"authors": {"author": {"@pid": "70/1440", "text": "Vincent Ratford"}}, "title": "Make Your SoC Design a Winner: Select the Right Memory IP.", "venue": "DATE", "pages": "15", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Ratford02", "doi": "10.1109/DATE.2002.998242", "ee": "https://doi.org/10.1109/DATE.2002.998242", "url": "https://dblp.org/rec/conf/date/Ratford02"}, "url": "URL#5886789"}, {"@score": "1", "@id": "5886790", "info": {"authors": {"author": [{"@pid": "11/6528", "text": "Sherief Reda"}, {"@pid": "o/AlexOrailoglu", "text": "Alex Orailoglu"}]}, "title": "Reducing Test Application Time Through Test Data Mutation Encoding.", "venue": "DATE", "pages": "387-393", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RedaO02", "doi": "10.1109/DATE.2002.998303", "ee": "https://doi.org/10.1109/DATE.2002.998303", "url": "https://dblp.org/rec/conf/date/RedaO02"}, "url": "URL#5886790"}, {"@score": "1", "@id": "5886791", "info": {"authors": {"author": [{"@pid": "56/6293", "text": "Achim Rettberg"}, {"@pid": "30/3200", "text": "Wolfgang Thronicke"}]}, "title": "Embedded System Design Based On Webservices.", "venue": "DATE", "pages": "232-236", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RettbergT02", "doi": "10.1109/DATE.2002.998275", "ee": "https://doi.org/10.1109/DATE.2002.998275", "url": "https://dblp.org/rec/conf/date/RettbergT02"}, "url": "URL#5886791"}, {"@score": "1", "@id": "5886792", "info": {"authors": {"author": [{"@pid": "23/2049", "text": "Peyman Rezvani"}, {"@pid": "p/MassoudPedram", "text": "Massoud Pedram"}]}, "title": "Concurrent and Selective Logic Extraction with Timing Consideration.", "venue": "DATE", "pages": "1086", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RezvaniP02", "doi": "10.1109/DATE.2002.998443", "ee": "https://doi.org/10.1109/DATE.2002.998443", "url": "https://dblp.org/rec/conf/date/RezvaniP02"}, "url": "URL#5886792"}, {"@score": "1", "@id": "5886793", "info": {"authors": {"author": [{"@pid": "52/4092-1", "text": "Kai Richter 0001"}, {"@pid": "e/RolfErnst", "text": "Rolf Ernst"}]}, "title": "Event Model Interfaces for Heterogeneous System Analysis.", "venue": "DATE", "pages": "506-513", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RichterE02", "doi": "10.1109/DATE.2002.998348", "ee": "https://doi.org/10.1109/DATE.2002.998348", "url": "https://dblp.org/rec/conf/date/RichterE02"}, "url": "URL#5886793"}, {"@score": "1", "@id": "5886794", "info": {"authors": {"author": [{"@pid": "04/2272", "text": "Jean-Baptiste Rigaud"}, {"@pid": "67/3243", "text": "Laurent Fesquet"}, {"@pid": "59/4092", "text": "Marc Renaudin"}, {"@pid": "24/2085", "text": "Jerome Quartana"}]}, "title": "High-Level Modeling and Design of Asynchronous Arbiters for On-Chip Communication Systems.", "venue": "DATE", "pages": "1090", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RigaudFRQ02", "doi": "10.1109/DATE.2002.998447", "ee": "https://doi.org/10.1109/DATE.2002.998447", "url": "https://dblp.org/rec/conf/date/RigaudFRQ02"}, "url": "URL#5886794"}, {"@score": "1", "@id": "5886795", "info": {"authors": {"author": [{"@pid": "28/2923", "text": "Davide Rizzo"}, {"@pid": "71/608", "text": "Osvaldo Colavin"}]}, "title": "A Video Compression Case Study on a Reconfigurable VLIW Architecture.", "venue": "DATE", "pages": "540-546", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RizzoC02", "doi": "10.1109/DATE.2002.998353", "ee": "https://doi.org/10.1109/DATE.2002.998353", "url": "https://dblp.org/rec/conf/date/RizzoC02"}, "url": "URL#5886795"}, {"@score": "1", "@id": "5886796", "info": {"authors": {"author": [{"@pid": "51/1350", "text": "Marcos S\u00e1nchez-\u00c9lez"}, {"@pid": "97/3623", "text": "Milagros Fern\u00e1ndez"}, {"@pid": "08/210", "text": "Rafael Maestre"}, {"@pid": "17/3310", "text": "Rom\u00e1n Hermida"}, {"@pid": "27/6919", "text": "Nader Bagherzadeh"}, {"@pid": "19/5115", "text": "Fadi J. Kurdahi"}]}, "title": "A Complete Data Scheduler for Multi-Context Reconfigurable Architectures.", "venue": "DATE", "pages": "547-552", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Sanchez-ElezFMMKHB02", "doi": "10.1109/DATE.2002.998354", "ee": "https://doi.org/10.1109/DATE.2002.998354", "url": "https://dblp.org/rec/conf/date/Sanchez-ElezFMMKHB02"}, "url": "URL#5886796"}, {"@score": "1", "@id": "5886797", "info": {"authors": {"author": [{"@pid": "88/5014", "text": "Gilles Sassatelli"}, {"@pid": "64/6964", "text": "Lionel Torres"}, {"@pid": "99/1313", "text": "Pascal Benoit"}, {"@pid": "68/4928", "text": "Thierry Gil"}, {"@pid": "23/4252", "text": "Camille Diou"}, {"@pid": "75/5654", "text": "Gaston Cambon"}, {"@pid": "37/1857", "text": "J\u00e9r\u00f4me Galy"}]}, "title": "Highly Scalable Dynamically Reconfigurable Systolic Ring-Architecture for DSP Applications.", "venue": "DATE", "pages": "553-558", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SassatelliTBGDCG02", "doi": "10.1109/DATE.2002.998355", "ee": "https://doi.org/10.1109/DATE.2002.998355", "url": "https://dblp.org/rec/conf/date/SassatelliTBGDCG02"}, "url": "URL#5886797"}, {"@score": "1", "@id": "5886798", "info": {"authors": {"author": [{"@pid": "30/5014", "text": "Anton Sauer"}, {"@pid": "96/5578", "text": "G\u00fcnter Elst"}, {"@pid": "54/2859", "text": "Ludger Krahn"}, {"@pid": "29/380", "text": "Werner John"}]}, "title": "The Fraunhofer Knowledge Network (FKN) for Training in Critical Design Disciplines.", "venue": "DATE", "pages": "1129", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SauerEKJ02", "doi": "10.1109/DATE.2002.998485", "ee": "https://doi.org/10.1109/DATE.2002.998485", "url": "https://dblp.org/rec/conf/date/SauerEKJ02"}, "url": "URL#5886798"}, {"@score": "1", "@id": "5886799", "info": {"authors": {"author": [{"@pid": "s/NicolaeSavoiu", "text": "Nick Savoiu"}, {"@pid": "s/SKShukla", "text": "Sandeep K. Shukla"}, {"@pid": "213/9138-1", "text": "Rajesh K. Gupta 0001"}]}, "title": "Automated Concurrency Re-Assignment in High Level System Models for Efficient System-Level Simulation.", "venue": "DATE", "pages": "875-881", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SavoiuSG02", "doi": "10.1109/DATE.2002.998404", "ee": "https://doi.org/10.1109/DATE.2002.998404", "url": "https://dblp.org/rec/conf/date/SavoiuSG02"}, "url": "URL#5886799"}, {"@score": "1", "@id": "5886800", "info": {"authors": {"author": {"@pid": "35/1159", "text": "Taylor Scanlon"}}, "title": "Global Responsibilities in SOC Design.", "venue": "DATE", "pages": "12", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Scanlon02", "doi": "10.1109/DATE.2002.998240", "ee": "https://doi.org/10.1109/DATE.2002.998240", "url": "https://dblp.org/rec/conf/date/Scanlon02"}, "url": "URL#5886800"}, {"@score": "1", "@id": "5886801", "info": {"authors": {"author": [{"@pid": "30/5482", "text": "Marcus T. Schmitz"}, {"@pid": "48/5139", "text": "Bashir M. Al-Hashimi"}, {"@pid": "e/PetruEles", "text": "Petru Eles"}]}, "title": "Energy-Efficient Mapping and Scheduling for DVS Enabled Distributed Embedded Systems.", "venue": "DATE", "pages": "514-521", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SchmitzAE02", "doi": "10.1109/DATE.2002.998349", "ee": "https://doi.org/10.1109/DATE.2002.998349", "url": "https://dblp.org/rec/conf/date/SchmitzAE02"}, "url": "URL#5886801"}, {"@score": "1", "@id": "5886802", "info": {"authors": {"author": [{"@pid": "78/240", "text": "Andr\u00e9 Schneider"}, {"@pid": "13/2654", "text": "Karl-Heinz Diener"}, {"@pid": "40/5572", "text": "Eero Ivask"}, {"@pid": "55/6283", "text": "Jaan Raik"}, {"@pid": "33/530", "text": "Raimund Ubar"}, {"@pid": "41/5772", "text": "P. Miklos"}, {"@pid": "86/267", "text": "T. Cib\u00e1kov\u00e1"}, {"@pid": "31/3211", "text": "Elena Gramatov\u00e1"}]}, "title": "Internet-Based Collaborative Test Generation with MOSCITO.", "venue": "DATE", "pages": "221-226", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SchneiderDIRUMCG02", "doi": "10.1109/DATE.2002.998273", "ee": "https://doi.org/10.1109/DATE.2002.998273", "url": "https://dblp.org/rec/conf/date/SchneiderDIRUMCG02"}, "url": "URL#5886802"}, {"@score": "1", "@id": "5886803", "info": {"authors": {"author": [{"@pid": "11/2930", "text": "Robert Schwencker"}, {"@pid": "76/2543", "text": "Frank Schenkel"}, {"@pid": "17/1258", "text": "Michael Pronath"}, {"@pid": "44/608", "text": "Helmut E. Graeb"}]}, "title": "Analog Circuit Sizing Using Adaptive Worst-Case Parameter Sets.", "venue": "DATE", "pages": "581-585", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SchwenckerSPG02", "doi": "10.1109/DATE.2002.998359", "ee": "https://doi.org/10.1109/DATE.2002.998359", "url": "https://dblp.org/rec/conf/date/SchwenckerSPG02"}, "url": "URL#5886803"}, {"@score": "1", "@id": "5886804", "info": {"authors": {"author": {"@pid": "74/3493", "text": "Bran Selic"}}, "title": "The Real-Time UML Standard: Definition and Application.", "venue": "DATE", "pages": "770-772", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Selic02", "doi": "10.1109/DATE.2002.998385", "ee": "https://doi.org/10.1109/DATE.2002.998385", "url": "https://dblp.org/rec/conf/date/Selic02"}, "url": "URL#5886804"}, {"@score": "1", "@id": "5886805", "info": {"authors": {"author": {"@pid": "28/5146", "text": "Bernard N. Sheehan"}}, "title": "Library Compatible Ceff for Gate-Level Timing.", "venue": "DATE", "pages": "826-830", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Sheehan02", "doi": "10.1109/DATE.2002.998394", "ee": "https://doi.org/10.1109/DATE.2002.998394", "url": "https://dblp.org/rec/conf/date/Sheehan02"}, "url": "URL#5886805"}, {"@score": "1", "@id": "5886806", "info": {"authors": {"author": [{"@pid": "s/TajanaSimunic", "text": "Tajana Simunic"}, {"@pid": "b/SPBoyd", "text": "Stephen P. Boyd"}]}, "title": "Managing Power Consumption in Networks on Chip.", "venue": "DATE", "pages": "110-116", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SimunicB02", "doi": "10.1109/DATE.2002.998257", "ee": "https://doi.org/10.1109/DATE.2002.998257", "url": "https://dblp.org/rec/conf/date/SimunicB02"}, "url": "URL#5886806"}, {"@score": "1", "@id": "5886807", "info": {"authors": {"author": [{"@pid": "43/100", "text": "Iouliia Skliarova"}, {"@pid": "07/4533", "text": "Ant\u00f3nio de Brito Ferrari"}]}, "title": "A SAT Solver Using Software and Reconfigurable Hardware.", "venue": "DATE", "pages": "1094", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SkliarovaF02", "doi": "10.1109/DATE.2002.998450", "ee": "https://doi.org/10.1109/DATE.2002.998450", "url": "https://dblp.org/rec/conf/date/SkliarovaF02"}, "url": "URL#5886807"}, {"@score": "1", "@id": "5886808", "info": {"authors": {"author": [{"@pid": "12/2318", "text": "Juha-Pekka Soininen"}, {"@pid": "50/1076", "text": "Jari Kreku"}, {"@pid": "08/2613", "text": "Yang Qu"}]}, "title": "Mappability Estimation of Architecture and Algorithm.", "venue": "DATE", "pages": "1132", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SoininenKQ02", "doi": "10.1109/DATE.2002.998488", "ee": "https://doi.org/10.1109/DATE.2002.998488", "url": "https://dblp.org/rec/conf/date/SoininenKQ02"}, "url": "URL#5886808"}, {"@score": "1", "@id": "5886809", "info": {"authors": {"author": [{"@pid": "33/3376", "text": "Ralf Sommer"}, {"@pid": "21/578", "text": "Irmtraud Rugen-Herzig"}, {"@pid": "79/1367", "text": "Eckhard Hennig"}, {"@pid": "17/1612", "text": "Umberto Gatti"}, {"@pid": "81/3724", "text": "Piero Malcovati"}, {"@pid": "21/4968", "text": "Franco Maloberti"}, {"@pid": "07/4700", "text": "Karsten Einwich"}, {"@pid": "50/5963", "text": "Christoph Clau\u00df"}, {"@pid": "35/316", "text": "Peter Schwarz"}, {"@pid": "02/1609", "text": "G. Noessing"}]}, "title": "From System Specification To Layout: Seamless Top-Down Design Methods for Analog and Mixed-Signal Applications.", "venue": "DATE", "pages": "884-891", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SommerRHGMMECSN02", "doi": "10.1109/DATE.2002.998405", "ee": "https://doi.org/10.1109/DATE.2002.998405", "url": "https://dblp.org/rec/conf/date/SommerRHGMMECSN02"}, "url": "URL#5886809"}, {"@score": "1", "@id": "5886810", "info": {"authors": {"author": [{"@pid": "s/MirceaRStan", "text": "Mircea R. Stan"}, {"@pid": "10/4417", "text": "Avishek Panigrahi"}]}, "title": "The Selective Pull-Up (SP) Noise Immunity Scheme for Dynamic Circuits.", "venue": "DATE", "pages": "1106", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/StanP02", "doi": "10.1109/DATE.2002.998462", "ee": "https://doi.org/10.1109/DATE.2002.998462", "url": "https://dblp.org/rec/conf/date/StanP02"}, "url": "URL#5886810"}, {"@score": "1", "@id": "5886811", "info": {"authors": {"author": [{"@pid": "64/3608", "text": "Stefan Steinke"}, {"@pid": "81/3869", "text": "Lars Wehmeyer"}, {"@pid": "12/5494", "text": "Bo-Sik Lee"}, {"@pid": "m/PeterMarwedel", "text": "Peter Marwedel"}]}, "title": "Assigning Program and Data Objects to Scratchpad for Energy Reduction.", "venue": "DATE", "pages": "409-415", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SteinkeWLM02", "doi": "10.1109/DATE.2002.998306", "ee": "https://doi.org/10.1109/DATE.2002.998306", "url": "https://dblp.org/rec/conf/date/SteinkeWLM02"}, "url": "URL#5886811"}, {"@score": "1", "@id": "5886812", "info": {"authors": {"author": [{"@pid": "39/2648", "text": "Igor S. Stievano"}, {"@pid": "88/2495", "text": "Flavio G. Canavero"}, {"@pid": "73/2556", "text": "Ivan A. Maio"}, {"@pid": "85/2161", "text": "Z. Chen"}, {"@pid": "234/2624", "text": "Wiren Dale Becker"}, {"@pid": "35/6669", "text": "George A. Katopis"}]}, "title": "Macromodeling of Digital I/O Ports for System EMC Assessment .", "venue": "DATE", "pages": "1044-1048", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/StievanoCMCBK02", "doi": "10.1109/DATE.2002.998429", "ee": "https://doi.org/10.1109/DATE.2002.998429", "url": "https://dblp.org/rec/conf/date/StievanoCMCBK02"}, "url": "URL#5886812"}, {"@score": "1", "@id": "5886813", "info": {"authors": {"author": [{"@pid": "39/5731", "text": "Bernd St\u00f6hr"}, {"@pid": "16/4161", "text": "Michael Simmons"}, {"@pid": "84/5202", "text": "Joachim Geishauser"}]}, "title": "FlexBench: Reuse of Verification IP to Increase Productivity.", "venue": "DATE", "pages": "1131", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/StohrSG02", "doi": "10.1109/DATE.2002.998487", "ee": "https://doi.org/10.1109/DATE.2002.998487", "url": "https://dblp.org/rec/conf/date/StohrSG02"}, "url": "URL#5886813"}, {"@score": "1", "@id": "5886814", "info": {"authors": {"author": [{"@pid": "88/1433", "text": "Kolja Sulimma"}, {"@pid": "69/4734", "text": "Wolfgang Kunz"}, {"@pid": "24/6625", "text": "Ingmar Neumann"}, {"@pid": "36/2846", "text": "Lukas P. P. P. van Ginneken"}]}, "title": "Improving Placement under the Constant Delay Model.", "venue": "DATE", "pages": "677-682", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SulimmaKNV02", "doi": "10.1109/DATE.2002.998372", "ee": "https://doi.org/10.1109/DATE.2002.998372", "url": "https://dblp.org/rec/conf/date/SulimmaKNV02"}, "url": "URL#5886814"}, {"@score": "1", "@id": "5886815", "info": {"authors": {"author": [{"@pid": "74/2813", "text": "Weiyu Tang"}, {"@pid": "213/9138-1", "text": "Rajesh K. Gupta 0001"}, {"@pid": "n/AlexandruNicolau", "text": "Alexandru Nicolau"}]}, "title": "Power Savings in Embedded Processors through Decode Filer Cache.", "venue": "DATE", "pages": "443-448", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/TangGN02", "doi": "10.1109/DATE.2002.998311", "ee": "https://doi.org/10.1109/DATE.2002.998311", "url": "https://dblp.org/rec/conf/date/TangGN02"}, "url": "URL#5886815"}, {"@score": "1", "@id": "5886816", "info": {"authors": {"author": [{"@pid": "t/JurgenTeich", "text": "J\u00fcrgen Teich"}, {"@pid": "k/MKoester", "text": "Markus K\u00f6ster"}]}, "title": "(Self-)reconfigurable Finite State Machines: Theory and Implementation.", "venue": "DATE", "pages": "559-566", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/TeichK02", "doi": "10.1109/DATE.2002.998356", "ee": "https://doi.org/10.1109/DATE.2002.998356", "url": "https://dblp.org/rec/conf/date/TeichK02"}, "url": "URL#5886816"}, {"@score": "1", "@id": "5886817", "info": {"authors": {"author": [{"@pid": "55/3393", "text": "B. L. A. Van Thielen"}, {"@pid": "27/10712", "text": "Guy A. E. Vandenbosch"}]}, "title": "Fast Method to Include Parasitic Coupling in Circuit Simulations.", "venue": "DATE", "pages": "1033-1037", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ThielenV02", "doi": "10.1109/DATE.2002.998427", "ee": "https://doi.org/10.1109/DATE.2002.998427", "url": "https://dblp.org/rec/conf/date/ThielenV02"}, "url": "URL#5886817"}, {"@score": "1", "@id": "5886818", "info": {"authors": {"author": [{"@pid": "t/MitchellAThornton", "text": "Mitchell A. Thornton"}, {"@pid": "43/3360", "text": "Kenneth Fazel"}, {"@pid": "09/4393", "text": "Robert B. Reese"}, {"@pid": "36/4084", "text": "Cherrice Traver"}]}, "title": "Generalized Early Evaluation in Self-Timed Circuits.", "venue": "DATE", "pages": "255-259", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ThorntonFRT02", "doi": "10.1109/DATE.2002.998281", "ee": "https://doi.org/10.1109/DATE.2002.998281", "url": "https://dblp.org/rec/conf/date/ThorntonFRT02"}, "url": "URL#5886818"}, {"@score": "1", "@id": "5886819", "info": {"authors": {"author": [{"@pid": "86/1324", "text": "Tzyy-Kuen Tien"}, {"@pid": "45/2250", "text": "Tong-Kai Tsai"}, {"@pid": "57/2331", "text": "Shih-Chieh Chang"}]}, "title": "Crosstalk Alleviation for Dynamic PLAs.", "venue": "DATE", "pages": "683-687", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/TienTC02", "doi": "10.1109/DATE.2002.998373", "ee": "https://doi.org/10.1109/DATE.2002.998373", "url": "https://dblp.org/rec/conf/date/TienTC02"}, "url": "URL#5886819"}, {"@score": "1", "@id": "5886820", "info": {"authors": {"author": [{"@pid": "89/839", "text": "Sunan Tugsinavisut"}, {"@pid": "29/6330", "text": "Peter A. Beerel"}]}, "title": "Control Circuit Templates for Asynchronous Bundled-Data Pipelines.", "venue": "DATE", "pages": "1098", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/TugsinavisutB02", "doi": "10.1109/DATE.2002.998454", "ee": "https://doi.org/10.1109/DATE.2002.998454", "url": "https://dblp.org/rec/conf/date/TugsinavisutB02"}, "url": "URL#5886820"}, {"@score": "1", "@id": "5886821", "info": {"authors": {"author": [{"@pid": "29/4740", "text": "Piet Vanassche"}, {"@pid": "71/3189", "text": "Georges G. E. Gielen"}, {"@pid": "88/1200", "text": "Willy M. C. Sansen"}]}, "title": "Constructing Symbolic Models for the Input/Output Behavior of Periodically Time-Varying Systems Using Harmonic Transfer Matrices.", "venue": "DATE", "pages": "279-284", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/VanasscheGS02", "doi": "10.1109/DATE.2002.998285", "ee": "https://doi.org/10.1109/DATE.2002.998285", "url": "https://dblp.org/rec/conf/date/VanasscheGS02"}, "url": "URL#5886821"}, {"@score": "1", "@id": "5886822", "info": {"authors": {"author": [{"@pid": "37/4275", "text": "Jan Vandenbussche"}, {"@pid": "29/4937", "text": "Erik Lauwers"}, {"@pid": "43/366", "text": "Koen Uyttenhove"}, {"@pid": "28/4780", "text": "Michiel Steyaert"}, {"@pid": "71/3189", "text": "Georges G. E. Gielen"}]}, "title": "Systematic Design of a 200 Ms/S 8-bit Interpolating A/D Converter.", "venue": "DATE", "pages": "357-361", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/VandenbusscheLUSG02", "doi": "10.1109/DATE.2002.998298", "ee": "https://doi.org/10.1109/DATE.2002.998298", "url": "https://dblp.org/rec/conf/date/VandenbusscheLUSG02"}, "url": "URL#5886822"}, {"@score": "1", "@id": "5886823", "info": {"authors": {"author": [{"@pid": "67/6142", "text": "Gerd Vandersteen"}, {"@pid": "70/2239", "text": "Piet Wambacq"}, {"@pid": "82/2126", "text": "St\u00e9phane Donnay"}, {"@pid": "47/114", "text": "Frans Verbeyst"}]}, "title": "High-Frequency Nonlinear Amplifier Model for the Efficient Evaluation of Inband Distortion Under Nonlinear Load-Pull Conditions.", "venue": "DATE", "pages": "586-590", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/VandersteenWDV02", "doi": "10.1109/DATE.2002.998360", "ee": "https://doi.org/10.1109/DATE.2002.998360", "url": "https://dblp.org/rec/conf/date/VandersteenWDV02"}, "url": "URL#5886823"}, {"@score": "1", "@id": "5886824", "info": {"authors": {"author": [{"@pid": "19/1429", "text": "Vivekananda M. Vedula"}, {"@pid": "a/JacobAAbraham", "text": "Jacob A. Abraham"}]}, "title": "FACTOR: A Hierarchical Methodology for Functional Test Generation and Testability Analysis.", "venue": "DATE", "pages": "730-734", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/VedulaA02", "doi": "10.1109/DATE.2002.998380", "ee": "https://doi.org/10.1109/DATE.2002.998380", "url": "https://dblp.org/rec/conf/date/VedulaA02"}, "url": "URL#5886824"}, {"@score": "1", "@id": "5886825", "info": {"authors": {"author": {"@pid": "v/MiroslavNVelev", "text": "Miroslav N. Velev"}}, "title": "Using Rewriting Rules and Positive Equality to Formally Verify Wide-Issue Out-of-Order Microprocessors with a Reorder Buffer.", "venue": "DATE", "pages": "28-35", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Velev02", "doi": "10.1109/DATE.2002.998246", "ee": "https://doi.org/10.1109/DATE.2002.998246", "url": "https://dblp.org/rec/conf/date/Velev02"}, "url": "URL#5886825"}, {"@score": "1", "@id": "5886826", "info": {"authors": {"author": [{"@pid": "v/AndreasGVeneris", "text": "Andreas G. Veneris"}, {"@pid": "03/5496", "text": "Jiang Brandon Liu"}, {"@pid": "25/3423", "text": "Mandana Amiri"}, {"@pid": "85/1962", "text": "Magdy S. Abadir"}]}, "title": "Incremental Diagnosis and Correction of Multiple Faults and Errors.", "venue": "DATE", "pages": "716-721", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/VenerisLAA02", "doi": "10.1109/DATE.2002.998378", "ee": "https://doi.org/10.1109/DATE.2002.998378", "url": "https://dblp.org/rec/conf/date/VenerisLAA02"}, "url": "URL#5886826"}, {"@score": "1", "@id": "5886827", "info": {"authors": {"author": [{"@pid": "37/2587", "text": "Juan de Vicente"}, {"@pid": "49/4412", "text": "Juan Lanchares"}, {"@pid": "17/3310", "text": "Rom\u00e1n Hermida"}]}, "title": "FPGA Placement by Thermodynamic Combinatorial Optimization.", "venue": "DATE", "pages": "54-60", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/VicenteLH02", "doi": "10.1109/DATE.2002.998249", "ee": "https://doi.org/10.1109/DATE.2002.998249", "url": "https://dblp.org/rec/conf/date/VicenteLH02"}, "url": "URL#5886827"}, {"@score": "1", "@id": "5886828", "info": {"authors": {"author": [{"@pid": "68/536", "text": "Ramakrishna Voorakaranam"}, {"@pid": "04/2770", "text": "Sasikumar Cherubal"}, {"@pid": "31/928", "text": "Abhijit Chatterjee"}]}, "title": "A Signature Test Framework for Rapid Production Testing of RF Circuits.", "venue": "DATE", "pages": "186-191", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/VoorakaranamCC02", "doi": "10.1109/DATE.2002.998268", "ee": "https://doi.org/10.1109/DATE.2002.998268", "url": "https://dblp.org/rec/conf/date/VoorakaranamCC02"}, "url": "URL#5886828"}, {"@score": "1", "@id": "5886829", "info": {"authors": {"author": [{"@pid": "38/5402", "text": "Joseph Williams"}, {"@pid": "h/NevinHeintze", "text": "Nevin Heintze"}, {"@pid": "10/1507", "text": "Bryan D. Ackland"}]}, "title": "Communication Mechanisms for Parallel DSP Systems on a Chip.", "venue": "DATE", "pages": "420-422", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/WilliamsHA02", "doi": "10.1109/DATE.2002.998308", "ee": "https://doi.org/10.1109/DATE.2002.998308", "url": "https://dblp.org/rec/conf/date/WilliamsHA02"}, "url": "URL#5886829"}, {"@score": "1", "@id": "5886830", "info": {"authors": {"author": [{"@pid": "92/1201", "text": "Peter R. Wilson"}, {"@pid": "00/4667", "text": "J. Neil Ross"}, {"@pid": "99/2370", "text": "Mark Zwolinski"}, {"@pid": "44/5980", "text": "Andrew D. Brown"}, {"@pid": "61/4201", "text": "Yavuz Kili\u00e7"}]}, "title": "Behavioural Modelling of Operational Amplifier Faults Using VHDL-AMS.", "venue": "DATE", "pages": "1133", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/WilsonRZBK02", "doi": "10.1109/DATE.2002.998491", "ee": "https://doi.org/10.1109/DATE.2002.998491", "url": "https://dblp.org/rec/conf/date/WilsonRZBK02"}, "url": "URL#5886830"}, {"@score": "1", "@id": "5886831", "info": {"authors": {"author": [{"@pid": "07/803", "text": "Wai-Chiu Wong"}, {"@pid": "74/6729", "text": "Chiu-Wing Sham"}, {"@pid": "y/EFYYoung", "text": "Evangeline F. Y. Young"}]}, "title": "Congestion Estimation with Buffer Planning in Floorplan Design.", "venue": "DATE", "pages": "696-701", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/WongSY02", "doi": "10.1109/DATE.2002.998375", "ee": "https://doi.org/10.1109/DATE.2002.998375", "url": "https://dblp.org/rec/conf/date/WongSY02"}, "url": "URL#5886831"}, {"@score": "1", "@id": "5886832", "info": {"authors": {"author": [{"@pid": "72/6531", "text": "Kaijie Wu 0001"}, {"@pid": "26/1589", "text": "Ramesh Karri"}]}, "title": "Exploiting Idle Cycles for Algorithm Level Re-Computing.", "venue": "DATE", "pages": "842-846", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/WuK02", "doi": "10.1109/DATE.2002.998397", "ee": "https://doi.org/10.1109/DATE.2002.998397", "url": "https://dblp.org/rec/conf/date/WuK02"}, "url": "URL#5886832"}, {"@score": "1", "@id": "5886833", "info": {"title": "EDA Tools for RF: Myth or Reality?", "venue": "DATE", "pages": "292-293", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/X02", "doi": "10.1109/DATE.2002.998287", "ee": "https://doi.org/10.1109/DATE.2002.998287", "url": "https://dblp.org/rec/conf/date/X02"}, "url": "URL#5886833"}, {"@score": "1", "@id": "5886834", "info": {"authors": {"author": [{"@pid": "99/4526", "text": "Qinwei Xu"}, {"@pid": "m/PinakiMazumder", "text": "Pinaki Mazumder"}]}, "title": "Formulation of Low-Order Dominant Poles for Y-Matrix of Interconnects.", "venue": "DATE", "pages": "820-825", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/XuM02", "doi": "10.1109/DATE.2002.998393", "ee": "https://doi.org/10.1109/DATE.2002.998393", "url": "https://dblp.org/rec/conf/date/XuM02"}, "url": "URL#5886834"}, {"@score": "1", "@id": "5886835", "info": {"authors": {"author": [{"@pid": "23/4735", "text": "Hasan Ymeri"}, {"@pid": "59/1465", "text": "Bart Nauwelaers"}, {"@pid": "19/6151", "text": "Karen Maex"}, {"@pid": "89/1023", "text": "David De Roest"}, {"@pid": "80/6007", "text": "Michele Stucchi"}, {"@pid": "70/4042", "text": "Servaas Vandenberghe"}]}, "title": "Simple and Efficient Approach for Shunt Admittance Parameters Calculations of VLSI On-Chip Interconnects on Semiconducting Substrate.", "venue": "DATE", "pages": "1113", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/YmeriNMRSV02", "doi": "10.1109/DATE.2002.998468", "ee": "https://doi.org/10.1109/DATE.2002.998468", "url": "https://dblp.org/rec/conf/date/YmeriNMRSV02"}, "url": "URL#5886835"}, {"@score": "1", "@id": "5886836", "info": {"authors": {"author": [{"@pid": "82/6218", "text": "Sungjoo Yoo"}, {"@pid": "39/1586", "text": "Gabriela Nicolescu"}, {"@pid": "84/2881", "text": "Lovic Gauthier"}, {"@pid": "26/323", "text": "Ahmed Amine Jerraya"}]}, "title": "Automatic Generation of Fast Timed Simulation Models for Operating Systems in SoC Design.", "venue": "DATE", "pages": "620-627", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/YooNGJ02", "doi": "10.1109/DATE.2002.998365", "ee": "https://doi.org/10.1109/DATE.2002.998365", "url": "https://dblp.org/rec/conf/date/YooNGJ02"}, "url": "URL#5886836"}, {"@score": "1", "@id": "5886837", "info": {"authors": {"author": [{"@pid": "23/3463", "text": "Qin Zhao"}, {"@pid": "74/5612", "text": "Bart Mesman"}, {"@pid": "b/TwanBasten", "text": "Twan Basten"}]}, "title": "Practical Instruction Set Design and Compiler Retargetability Using Static Resource Models.", "venue": "DATE", "pages": "1021-1026", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ZhaoMB02", "doi": "10.1109/DATE.2002.998425", "ee": "https://doi.org/10.1109/DATE.2002.998425", "url": "https://dblp.org/rec/conf/date/ZhaoMB02"}, "url": "URL#5886837"}, {"@score": "1", "@id": "5886838", "info": {"authors": {"author": [{"@pid": "23/2274", "text": "Hui Zheng"}, {"@pid": "p/LawrenceTPileggi", "text": "Lawrence T. Pileggi"}, {"@pid": "98/5468", "text": "Michael W. Beattie"}, {"@pid": "92/941", "text": "Byron Krauter"}]}, "title": "Window-Based Susceptance Models for Large-Scale RLC Circuit Analyses.", "venue": "DATE", "pages": "628-633", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ZhengPBK02", "doi": "10.1109/DATE.2002.998366", "ee": "https://doi.org/10.1109/DATE.2002.998366", "url": "https://dblp.org/rec/conf/date/ZhengPBK02"}, "url": "URL#5886838"}, {"@score": "1", "@id": "5886839", "info": {"authors": {"author": [{"@pid": "77/6611", "text": "Changwen Zhuang"}, {"@pid": "01/323", "text": "Yoji Kajitani"}, {"@pid": "69/6430", "text": "Keishi Sakanushi"}, {"@pid": "58/5544", "text": "Liyan Jin"}]}, "title": "An Enhanced Q-Sequence Augmented with Empty-Room-Insertion and Parenthesis Trees.", "venue": "DATE", "pages": "61-68", "year": "2002", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ZhuangKSJ02", "doi": "10.1109/DATE.2002.998250", "ee": "https://doi.org/10.1109/DATE.2002.998250", "url": "https://dblp.org/rec/conf/date/ZhuangKSJ02"}, "url": "URL#5886839"}, {"@score": "1", "@id": "5931637", "info": {"title": "2002 Design, Automation and Test in Europe Conference and Exposition (DATE 2002), 4-8 March 2002, Paris, France", "venue": "DATE", "publisher": "IEEE Computer Society", "year": "2002", "type": "Editorship", "key": "conf/date/2002", "ee": "https://ieeexplore.ieee.org/xpl/conhome/7834/proceeding", "url": "https://dblp.org/rec/conf/date/2002"}, "url": "URL#5931637"}]}}}