# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# Reading C:/Users/marie/modelsim.tcl
# do FIFO_TEST_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST {C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST/FIFO_DC_i4o4_8d.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:03:02 on Aug 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST" C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST/FIFO_DC_i4o4_8d.v 
# -- Compiling module FIFO_DC_i4o4_8d
# 
# Top level modules:
# 	FIFO_DC_i4o4_8d
# End time: 04:03:02 on Aug 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST {C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST/FIFO_DC_i4o4_8d_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:03:02 on Aug 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST" C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST/FIFO_DC_i4o4_8d_TB.v 
# -- Compiling module FIFO_DC_i4o4_8d_TB
# 
# Top level modules:
# 	FIFO_DC_i4o4_8d_TB
# End time: 04:03:02 on Aug 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  FIFO_DC_i4o4_8d_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" FIFO_DC_i4o4_8d_TB 
# Start time: 04:03:02 on Aug 10,2023
# Loading work.FIFO_DC_i4o4_8d_TB
# Loading work.FIFO_DC_i4o4_8d
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_DC_i4o4_8d_TB/DUT/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# do C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST/../ELEC5566M-Resources/simulation/load_sim.tcl
# ** Error: Cannot open macro file: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST/../ELEC5566M-Resources/simulation/load_sim.tcl
# Error in macro ./FIFO_TEST_run_msim_rtl_verilog.do line 14
# Cannot open macro file: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST/../ELEC5566M-Resources/simulation/load_sim.tcl
#     while executing
# "do C:/Users/marie/Workspace/MPEG_TS_RECORDER/TestProjects/FIFO_TEST/../ELEC5566M-Resources/simulation/load_sim.tcl"
# End time: 04:03:36 on Aug 10,2023, Elapsed time: 0:00:34
# Errors: 3, Warnings: 2
