
module blk_mem_gen_0(clka,wea,addra,dina,clkb,addrb,doutb);

  input  clka;
  input  wea;
  input  [18:0] addra;
  input  [3:0] dina;
  input  clkb;
  input  [18:0] addrb;
  output [3:0] doutb;


endmodule

