SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE flowvendor Foundation_ISE
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE formalverification false
SET_PREFERENCE subworkingdirectory ./tmp/_cg/
SET_PREFERENCE speedgrade -3
SET_PREFERENCE asysymbol true
SET_PREFERENCE addpads false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE device xc6slx45t
SET_PREFERENCE projectname pcie
SET_PREFERENCE foundationsym false
SET_PREFERENCE devicefamily spartan6
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE package csg324
SET_PREFERENCE createndf false
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE outputdirectory ./
SET_PREFERENCE designentry Verilog
SET_PREFERENCE workingdirectory .\tmp\
SET_PREFERENCE removerpms false
SET_PARAMETER component_name pcie
SET_PARAMETER perf_level Good
SET_PARAMETER gt_channel Channel_0
SET_PARAMETER bar2_type N/A
SET_PARAMETER bar5_enabled false
SET_PARAMETER d2_power_dissipated 0
SET_PARAMETER bar4_enabled false
SET_PARAMETER bar4_prefetchable false
SET_PARAMETER bar1_prefetchable false
SET_PARAMETER bar3_enabled false
SET_PARAMETER d0_power_dissipated_factor 0
SET_PARAMETER d0_pme_support false
SET_PARAMETER bar2_enabled false
SET_PARAMETER bar5_size 1
SET_PARAMETER d2_support false
SET_PARAMETER d2_power_consumed 0
SET_PARAMETER subsystem_id EBEB
SET_PARAMETER bar1_enabled false
SET_PARAMETER bar0_size 128
SET_PARAMETER d1_support false
SET_PARAMETER d3_power_consumed_factor 0
SET_PARAMETER device_id EBEB
SET_PARAMETER vendor_id 10EE
SET_PARAMETER xlnx_ref_board None
SET_PARAMETER bar0_enabled true
SET_PARAMETER bar3_type N/A
SET_PARAMETER d2_power_consumed_factor 0
SET_PARAMETER multiple_message_capable 1_vector
SET_PARAMETER d1_power_consumed_factor 0
SET_PARAMETER d0_power_consumed 0
SET_PARAMETER gt_loc X0Y0
SET_PARAMETER d0_power_consumed_factor 0
SET_PARAMETER d3_power_dissipated 0
SET_PARAMETER enable_slot_clock_cfg false
SET_PARAMETER extended_tag_field false
SET_PARAMETER d1_power_dissipated_factor 0
SET_PARAMETER expansion_rom_enabled false
SET_PARAMETER dsn_enabled false
SET_PARAMETER bar1_size 1
SET_PARAMETER bar3_prefetchable false
SET_PARAMETER bar4_type N/A
SET_PARAMETER bar0_prefetchable false
SET_PARAMETER d1_pme_support true
SET_PARAMETER bar5_scale Kilobytes
SET_PARAMETER d3hot_pme_support true
SET_PARAMETER device_port_type PCI_Express_Endpoint_device
SET_PARAMETER expose_unused_transceiver_ports false
SET_PARAMETER d0_power_dissipated 0
SET_PARAMETER bar4_scale Bytes
SET_PARAMETER trans_buf_pipeline None
SET_PARAMETER ext_pci_cfg_space false
SET_PARAMETER bar3_scale Bytes
SET_PARAMETER d2_power_dissipated_factor 0
SET_PARAMETER bar2_size 128
SET_PARAMETER cpl_finite false
SET_PARAMETER bar2_scale Bytes
SET_PARAMETER bar5_type N/A
SET_PARAMETER trim_tlp_digest false
SET_PARAMETER d3_power_consumed 0
SET_PARAMETER bar1_scale Bytes
SET_PARAMETER class_code_interface 00
SET_PARAMETER pci_cfg_space false
SET_PARAMETER subsystem_vendor_id 10EE
SET_PARAMETER bar0_type Memory
SET_PARAMETER bar4_64bit false
SET_PARAMETER class_code_sub 00
SET_PARAMETER max_payload_size 512_bytes
SET_PARAMETER bar0_scale Bytes
SET_PARAMETER expansion_rom_scale Kilobytes
SET_PARAMETER bar3_64bit false
SET_PARAMETER d1_power_consumed 0
SET_PARAMETER legacy_interrupt None
SET_PARAMETER bar5_prefetchable false
SET_PARAMETER bar2_64bit false
SET_PARAMETER bar2_prefetchable false
SET_PARAMETER override_low_latency false
SET_PARAMETER bar3_size 1
SET_PARAMETER d1_power_dissipated 0
SET_PARAMETER enable_aspm_l1_support false
SET_PARAMETER d3_power_dissipated_factor 0
SET_PARAMETER bar1_64bit false
SET_PARAMETER expansion_rom_size 2
SET_PARAMETER ref_clk_freq 100_MHz
SET_PARAMETER d2_pme_support true
SET_PARAMETER cardbus_cis_pointer 00000000
SET_PARAMETER bar0_64bit false
SET_PARAMETER device_specific_initialization false
SET_PARAMETER bar1_type N/A
SET_PARAMETER revision_id 00
SET_PARAMETER class_code_base FF
SET_PARAMETER force_no_scrambling false
SET_PARAMETER acceptable_l1_latency Maximum_of_64_ns
SET_PARAMETER phantom_functions No_function_number_bits_used
SET_PARAMETER acceptable_l0_latency Maximum_of_64_ns
SET_PARAMETER bar4_size 1
SET_CORE_CLASS com.xilinx.ip.s6_pcie_v1_3.s6_pcie_v1_3
SET_CORE_PATH C:\Xilinx\13.4\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6_pcie_v1_3\
SET_CORE_GUIPATH C:\Xilinx\13.4\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6_pcie_v1_3\gui\s6_pcie_v1_3.tcl
SET_CORE_NAME Spartan-6 Integrated Block for PCI Express
SET_CORE_VERSION 1.3
SET_CORE_VLNV xilinx.com:ip:s6_pcie:1.3
SET_CORE_DATASHEET C:\Xilinx\13.4\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6_pcie_v1_3\doc\s6_pcie_ds718.pdf
ADD_CORE_DOCUMENT <C:\Xilinx\13.4\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6_pcie_v1_3\doc\s6_pcie_ds718.pdf><Data Sheet>
ADD_CORE_DOCUMENT <C:\Xilinx\13.4\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\s6_pcie_v1_3\doc\s6_pcie_v1_3_vinfo.html><Version Information>
