<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/impl/gwsynthesis/picorv32.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/nono/Documents/Cours/M2/S1/sysEmb/VHDL/space-invader-fpga/gowin_fpga_project/src/picorv32.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Jan 27 12:26:28 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>20740</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>9495</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>224</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>118</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>24.691</td>
<td>40.500
<td>0.000</td>
<td>12.346</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>4</td>
<td>pll_40m_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>24.691</td>
<td>40.500
<td>0.000</td>
<td>12.346</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>5</td>
<td>pll_40m_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>49.383</td>
<td>20.250
<td>0.000</td>
<td>24.691</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>6</td>
<td>pll_40m_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td style="color: #FF0000;" class = "error">21.075(MHz)</td>
<td>24</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>99.922(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>40.500(MHz)</td>
<td>119.086(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of pll_40m_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_40m_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_40m_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-386.401</td>
<td>42</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_40m_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_40m_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_40m_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_40m_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_40m_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_40m_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-49.891</td>
<td>lcd_ctrl_inst/hcnt_9_s0/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_5_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>60.568</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-49.891</td>
<td>lcd_ctrl_inst/hcnt_9_s0/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_6_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>60.568</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-49.891</td>
<td>lcd_ctrl_inst/hcnt_9_s0/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_7_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>60.568</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-49.891</td>
<td>lcd_ctrl_inst/hcnt_9_s0/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_8_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>60.568</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-49.377</td>
<td>lcd_ctrl_inst/hcnt_9_s0/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_0_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>60.054</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-49.377</td>
<td>lcd_ctrl_inst/hcnt_9_s0/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_1_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>60.054</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-49.377</td>
<td>lcd_ctrl_inst/hcnt_9_s0/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_2_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>60.054</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-49.377</td>
<td>lcd_ctrl_inst/hcnt_9_s0/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_3_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>60.054</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-49.377</td>
<td>lcd_ctrl_inst/hcnt_9_s0/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_4_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>60.054</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-49.377</td>
<td>lcd_ctrl_inst/hcnt_9_s0/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_5_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>60.054</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-49.377</td>
<td>lcd_ctrl_inst/hcnt_9_s0/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_6_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>60.054</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-49.377</td>
<td>lcd_ctrl_inst/hcnt_9_s0/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_7_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>60.054</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-49.377</td>
<td>lcd_ctrl_inst/hcnt_9_s0/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_8_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>60.054</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-49.377</td>
<td>lcd_ctrl_inst/hcnt_9_s0/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_0_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>60.054</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-49.377</td>
<td>lcd_ctrl_inst/hcnt_9_s0/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_1_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>60.054</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-49.377</td>
<td>lcd_ctrl_inst/hcnt_9_s0/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_2_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>60.054</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-49.377</td>
<td>lcd_ctrl_inst/hcnt_9_s0/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_3_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>60.054</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-49.377</td>
<td>lcd_ctrl_inst/hcnt_9_s0/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_4_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>60.054</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-49.005</td>
<td>lcd_ctrl_inst/hcnt_9_s0/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_9_s1/CE</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>59.681</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-48.305</td>
<td>lcd_ctrl_inst/hcnt_9_s0/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_0_s1/D</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>58.982</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-48.305</td>
<td>lcd_ctrl_inst/hcnt_9_s0/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_4_s1/D</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>58.982</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-48.305</td>
<td>lcd_ctrl_inst/hcnt_9_s0/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_6_s1/D</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>58.982</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-48.305</td>
<td>lcd_ctrl_inst/hcnt_9_s0/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_8_s1/D</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>58.982</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-48.259</td>
<td>lcd_ctrl_inst/hcnt_9_s0/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_7_s1/D</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>58.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-48.259</td>
<td>lcd_ctrl_inst/hcnt_9_s0/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_8_s1/D</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>12.346</td>
<td>1.599</td>
<td>58.936</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.310</td>
<td>soc_score/data_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_106_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.321</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.179</td>
<td>soc_score/data_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_96_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.452</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.179</td>
<td>soc_score/data_4_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_99_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.452</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.178</td>
<td>lcd_data_wrap_inst/computed_score_9_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_89_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.454</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.176</td>
<td>lcd_data_wrap_inst/computed_score_13_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_93_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.455</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.070</td>
<td>soc_score/data_3_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_98_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.561</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.041</td>
<td>lcd_data_wrap_inst/computed_score_10_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_90_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.590</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.040</td>
<td>lcd_data_wrap_inst/computed_score_12_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_92_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.592</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.944</td>
<td>soc_score/data_12_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_107_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.687</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.895</td>
<td>lcd_data_wrap_inst/computed_score_7_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_87_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.736</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.878</td>
<td>lcd_data_wrap_inst/is_game_over_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_63_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.753</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.878</td>
<td>lcd_data_wrap_inst/is_game_over_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_64_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.753</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.877</td>
<td>soc_high_score/data_5_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_71_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.754</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.870</td>
<td>cpu/mem_wstrb_1_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.770</td>
<td>cpu/mem_wdata_13_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_62_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.862</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.768</td>
<td>soc_high_score/data_13_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_30_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.863</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.754</td>
<td>soc_high_score/data_9_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_75_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.877</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.742</td>
<td>cpu/mem_wdata_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_55_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.889</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.735</td>
<td>cpu/mem_wdata_11_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_60_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.684</td>
<td>lcd_data_wrap_inst/computed_score_6_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_86_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.947</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.655</td>
<td>lcd_data_wrap_inst/computed_score_8_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_88_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.976</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.633</td>
<td>soc_high_score/data_7_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_24_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>0.998</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.622</td>
<td>soc_score/data_2_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_97_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.009</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.620</td>
<td>soc_high_score/data_0_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_66_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.011</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.616</td>
<td>soc_high_score/data_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_23_s0/D</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.015</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>10.472</td>
<td>reset_controller/reset_count_3_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>3.402</td>
</tr>
<tr>
<td>2</td>
<td>10.472</td>
<td>reset_controller/reset_count_3_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>3.402</td>
</tr>
<tr>
<td>3</td>
<td>10.472</td>
<td>reset_controller/reset_count_3_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_10_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>3.402</td>
</tr>
<tr>
<td>4</td>
<td>10.472</td>
<td>reset_controller/reset_count_3_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_11_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>3.402</td>
</tr>
<tr>
<td>5</td>
<td>10.480</td>
<td>reset_controller/reset_count_3_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>3.394</td>
</tr>
<tr>
<td>6</td>
<td>10.480</td>
<td>reset_controller/reset_count_3_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>3.394</td>
</tr>
<tr>
<td>7</td>
<td>10.480</td>
<td>reset_controller/reset_count_3_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>3.394</td>
</tr>
<tr>
<td>8</td>
<td>10.480</td>
<td>reset_controller/reset_count_3_s0/Q</td>
<td>lcd_ctrl_inst/hcnt_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>3.394</td>
</tr>
<tr>
<td>9</td>
<td>10.480</td>
<td>reset_controller/reset_count_3_s0/Q</td>
<td>lcd_ctrl_inst/hcnt_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>3.394</td>
</tr>
<tr>
<td>10</td>
<td>10.480</td>
<td>reset_controller/reset_count_3_s0/Q</td>
<td>lcd_ctrl_inst/hcnt_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>3.394</td>
</tr>
<tr>
<td>11</td>
<td>10.480</td>
<td>reset_controller/reset_count_3_s0/Q</td>
<td>lcd_ctrl_inst/hcnt_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>3.394</td>
</tr>
<tr>
<td>12</td>
<td>10.480</td>
<td>reset_controller/reset_count_3_s0/Q</td>
<td>lcd_ctrl_inst/hcnt_9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>3.394</td>
</tr>
<tr>
<td>13</td>
<td>10.480</td>
<td>reset_controller/reset_count_3_s0/Q</td>
<td>lcd_ctrl_inst/hcnt_10_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>3.394</td>
</tr>
<tr>
<td>14</td>
<td>10.488</td>
<td>reset_controller/reset_count_3_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>3.386</td>
</tr>
<tr>
<td>15</td>
<td>10.488</td>
<td>reset_controller/reset_count_3_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>3.386</td>
</tr>
<tr>
<td>16</td>
<td>10.488</td>
<td>reset_controller/reset_count_3_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>3.386</td>
</tr>
<tr>
<td>17</td>
<td>10.488</td>
<td>reset_controller/reset_count_3_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>-1.599</td>
<td>3.386</td>
</tr>
<tr>
<td>18</td>
<td>9.054</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0/CLEAR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.003</td>
<td>3.253</td>
</tr>
<tr>
<td>19</td>
<td>9.390</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.003</td>
<td>2.918</td>
</tr>
<tr>
<td>20</td>
<td>9.873</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.003</td>
<td>2.435</td>
</tr>
<tr>
<td>21</td>
<td>9.873</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.003</td>
<td>2.435</td>
</tr>
<tr>
<td>22</td>
<td>10.364</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.003</td>
<td>1.943</td>
</tr>
<tr>
<td>23</td>
<td>10.364</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.003</td>
<td>1.943</td>
</tr>
<tr>
<td>24</td>
<td>10.364</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.003</td>
<td>1.943</td>
</tr>
<tr>
<td>25</td>
<td>10.364</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.003</td>
<td>1.943</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.906</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.725</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.906</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.725</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.906</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.725</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.906</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.725</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.906</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.725</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.906</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/hcnt_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.725</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.906</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/hcnt_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.725</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.906</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/hcnt_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.725</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.906</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/hcnt_7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.725</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.906</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/hcnt_8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.725</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.901</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.730</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.901</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.730</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.901</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.730</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.901</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/hcnt_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.730</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.901</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/hcnt_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.730</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.901</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/hcnt_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.730</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.901</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/hcnt_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.730</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.901</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/hcnt_9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.730</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.901</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/hcnt_10_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.730</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.896</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.735</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.896</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.735</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.896</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_10_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.735</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.896</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_ctrl_inst/vcnt_11_s0/CLEAR</td>
<td>clk:[R]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.585</td>
<td>1.735</td>
</tr>
<tr>
<td>24</td>
<td>1.714</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>cdt/counter_18_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.725</td>
</tr>
<tr>
<td>25</td>
<td>1.714</td>
<td>reset_controller/reset_count_2_s0/Q</td>
<td>lcd_data_wrap_inst/lcd_data_inst/enemy_pixel_inst_0/explosion_pixel_inst/frame_counter_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.725</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>10.583</td>
<td>11.583</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>10.583</td>
<td>11.583</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>10.583</td>
<td>11.583</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>10.583</td>
<td>11.583</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_101_s0</td>
</tr>
<tr>
<td>5</td>
<td>10.583</td>
<td>11.583</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td>6</td>
<td>10.583</td>
<td>11.583</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td>7</td>
<td>10.583</td>
<td>11.583</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>lcd_ctrl_inst/vcnt_8_s0</td>
</tr>
<tr>
<td>8</td>
<td>10.583</td>
<td>11.583</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>lcd_ctrl_inst/vcnt_7_s0</td>
</tr>
<tr>
<td>9</td>
<td>10.583</td>
<td>11.583</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>lcd_ctrl_inst/vcnt_0_s1</td>
</tr>
<tr>
<td>10</td>
<td>10.583</td>
<td>11.583</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.891</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>92.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/hcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[1][A]</td>
<td>lcd_ctrl_inst/hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R31C48[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_9_s0/Q</td>
</tr>
<tr>
<td>36.132</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_0_s7/I2</td>
</tr>
<tr>
<td>36.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_0_s7/F</td>
</tr>
<tr>
<td>40.310</td>
<td>3.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[2][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_2_s1/I3</td>
</tr>
<tr>
<td>40.763</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>207</td>
<td>R29C46[2][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_2_s1/F</td>
</tr>
<tr>
<td>46.151</td>
<td>5.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s0/I3</td>
</tr>
<tr>
<td>46.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R2C5[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s0/F</td>
</tr>
<tr>
<td>47.134</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s3/I0</td>
</tr>
<tr>
<td>47.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>134</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s3/F</td>
</tr>
<tr>
<td>51.554</td>
<td>3.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/I1</td>
</tr>
<tr>
<td>51.925</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/F</td>
</tr>
<tr>
<td>51.929</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/I2</td>
</tr>
<tr>
<td>52.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/F</td>
</tr>
<tr>
<td>58.932</td>
<td>6.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/I3</td>
</tr>
<tr>
<td>59.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/F</td>
</tr>
<tr>
<td>59.308</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/I1</td>
</tr>
<tr>
<td>59.679</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/F</td>
</tr>
<tr>
<td>59.683</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/I3</td>
</tr>
<tr>
<td>60.136</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/F</td>
</tr>
<tr>
<td>60.902</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/I1</td>
</tr>
<tr>
<td>61.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C26[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/F</td>
</tr>
<tr>
<td>64.333</td>
<td>2.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/I0</td>
</tr>
<tr>
<td>64.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R18C38[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/F</td>
</tr>
<tr>
<td>65.649</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/I3</td>
</tr>
<tr>
<td>66.102</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R18C44[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/F</td>
</tr>
<tr>
<td>67.513</td>
<td>1.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/I1</td>
</tr>
<tr>
<td>68.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/F</td>
</tr>
<tr>
<td>69.101</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/I0</td>
</tr>
<tr>
<td>69.472</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/F</td>
</tr>
<tr>
<td>74.421</td>
<td>4.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s121/I3</td>
</tr>
<tr>
<td>74.938</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s121/F</td>
</tr>
<tr>
<td>75.893</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s90/I2</td>
</tr>
<tr>
<td>76.410</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s90/F</td>
</tr>
<tr>
<td>77.250</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/I2</td>
</tr>
<tr>
<td>77.767</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C45[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/F</td>
</tr>
<tr>
<td>78.826</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C47[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/I0</td>
</tr>
<tr>
<td>79.342</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R31C47[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/F</td>
</tr>
<tr>
<td>81.116</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][B]</td>
<td>lcd_ctrl_inst/lcd_b_d_0_s62/I1</td>
</tr>
<tr>
<td>81.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R41C51[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_0_s62/F</td>
</tr>
<tr>
<td>83.237</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/I2</td>
</tr>
<tr>
<td>83.754</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C47[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/F</td>
</tr>
<tr>
<td>84.182</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/I0</td>
</tr>
<tr>
<td>84.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/F</td>
</tr>
<tr>
<td>85.242</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/I0</td>
</tr>
<tr>
<td>85.695</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/F</td>
</tr>
<tr>
<td>86.709</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C48[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I2</td>
</tr>
<tr>
<td>87.226</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R39C48[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.221</td>
<td>1.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>89.770</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C43[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>89.774</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.323</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>92.187</td>
<td>1.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_5_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.989, 19.794%; route: 48.347, 79.823%; tC2Q: 0.232, 0.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.891</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>92.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/hcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[1][A]</td>
<td>lcd_ctrl_inst/hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R31C48[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_9_s0/Q</td>
</tr>
<tr>
<td>36.132</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_0_s7/I2</td>
</tr>
<tr>
<td>36.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_0_s7/F</td>
</tr>
<tr>
<td>40.310</td>
<td>3.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[2][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_2_s1/I3</td>
</tr>
<tr>
<td>40.763</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>207</td>
<td>R29C46[2][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_2_s1/F</td>
</tr>
<tr>
<td>46.151</td>
<td>5.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s0/I3</td>
</tr>
<tr>
<td>46.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R2C5[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s0/F</td>
</tr>
<tr>
<td>47.134</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s3/I0</td>
</tr>
<tr>
<td>47.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>134</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s3/F</td>
</tr>
<tr>
<td>51.554</td>
<td>3.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/I1</td>
</tr>
<tr>
<td>51.925</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/F</td>
</tr>
<tr>
<td>51.929</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/I2</td>
</tr>
<tr>
<td>52.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/F</td>
</tr>
<tr>
<td>58.932</td>
<td>6.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/I3</td>
</tr>
<tr>
<td>59.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/F</td>
</tr>
<tr>
<td>59.308</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/I1</td>
</tr>
<tr>
<td>59.679</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/F</td>
</tr>
<tr>
<td>59.683</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/I3</td>
</tr>
<tr>
<td>60.136</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/F</td>
</tr>
<tr>
<td>60.902</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/I1</td>
</tr>
<tr>
<td>61.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C26[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/F</td>
</tr>
<tr>
<td>64.333</td>
<td>2.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/I0</td>
</tr>
<tr>
<td>64.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R18C38[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/F</td>
</tr>
<tr>
<td>65.649</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/I3</td>
</tr>
<tr>
<td>66.102</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R18C44[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/F</td>
</tr>
<tr>
<td>67.513</td>
<td>1.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/I1</td>
</tr>
<tr>
<td>68.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/F</td>
</tr>
<tr>
<td>69.101</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/I0</td>
</tr>
<tr>
<td>69.472</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/F</td>
</tr>
<tr>
<td>74.421</td>
<td>4.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s121/I3</td>
</tr>
<tr>
<td>74.938</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s121/F</td>
</tr>
<tr>
<td>75.893</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s90/I2</td>
</tr>
<tr>
<td>76.410</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s90/F</td>
</tr>
<tr>
<td>77.250</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/I2</td>
</tr>
<tr>
<td>77.767</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C45[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/F</td>
</tr>
<tr>
<td>78.826</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C47[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/I0</td>
</tr>
<tr>
<td>79.342</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R31C47[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/F</td>
</tr>
<tr>
<td>81.116</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][B]</td>
<td>lcd_ctrl_inst/lcd_b_d_0_s62/I1</td>
</tr>
<tr>
<td>81.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R41C51[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_0_s62/F</td>
</tr>
<tr>
<td>83.237</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/I2</td>
</tr>
<tr>
<td>83.754</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C47[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/F</td>
</tr>
<tr>
<td>84.182</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/I0</td>
</tr>
<tr>
<td>84.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/F</td>
</tr>
<tr>
<td>85.242</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/I0</td>
</tr>
<tr>
<td>85.695</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/F</td>
</tr>
<tr>
<td>86.709</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C48[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I2</td>
</tr>
<tr>
<td>87.226</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R39C48[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.221</td>
<td>1.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>89.770</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C43[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>89.774</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.323</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>92.187</td>
<td>1.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_6_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.989, 19.794%; route: 48.347, 79.823%; tC2Q: 0.232, 0.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.891</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>92.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/hcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[1][A]</td>
<td>lcd_ctrl_inst/hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R31C48[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_9_s0/Q</td>
</tr>
<tr>
<td>36.132</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_0_s7/I2</td>
</tr>
<tr>
<td>36.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_0_s7/F</td>
</tr>
<tr>
<td>40.310</td>
<td>3.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[2][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_2_s1/I3</td>
</tr>
<tr>
<td>40.763</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>207</td>
<td>R29C46[2][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_2_s1/F</td>
</tr>
<tr>
<td>46.151</td>
<td>5.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s0/I3</td>
</tr>
<tr>
<td>46.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R2C5[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s0/F</td>
</tr>
<tr>
<td>47.134</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s3/I0</td>
</tr>
<tr>
<td>47.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>134</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s3/F</td>
</tr>
<tr>
<td>51.554</td>
<td>3.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/I1</td>
</tr>
<tr>
<td>51.925</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/F</td>
</tr>
<tr>
<td>51.929</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/I2</td>
</tr>
<tr>
<td>52.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/F</td>
</tr>
<tr>
<td>58.932</td>
<td>6.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/I3</td>
</tr>
<tr>
<td>59.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/F</td>
</tr>
<tr>
<td>59.308</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/I1</td>
</tr>
<tr>
<td>59.679</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/F</td>
</tr>
<tr>
<td>59.683</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/I3</td>
</tr>
<tr>
<td>60.136</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/F</td>
</tr>
<tr>
<td>60.902</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/I1</td>
</tr>
<tr>
<td>61.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C26[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/F</td>
</tr>
<tr>
<td>64.333</td>
<td>2.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/I0</td>
</tr>
<tr>
<td>64.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R18C38[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/F</td>
</tr>
<tr>
<td>65.649</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/I3</td>
</tr>
<tr>
<td>66.102</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R18C44[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/F</td>
</tr>
<tr>
<td>67.513</td>
<td>1.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/I1</td>
</tr>
<tr>
<td>68.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/F</td>
</tr>
<tr>
<td>69.101</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/I0</td>
</tr>
<tr>
<td>69.472</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/F</td>
</tr>
<tr>
<td>74.421</td>
<td>4.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s121/I3</td>
</tr>
<tr>
<td>74.938</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s121/F</td>
</tr>
<tr>
<td>75.893</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s90/I2</td>
</tr>
<tr>
<td>76.410</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s90/F</td>
</tr>
<tr>
<td>77.250</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/I2</td>
</tr>
<tr>
<td>77.767</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C45[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/F</td>
</tr>
<tr>
<td>78.826</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C47[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/I0</td>
</tr>
<tr>
<td>79.342</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R31C47[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/F</td>
</tr>
<tr>
<td>81.116</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][B]</td>
<td>lcd_ctrl_inst/lcd_b_d_0_s62/I1</td>
</tr>
<tr>
<td>81.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R41C51[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_0_s62/F</td>
</tr>
<tr>
<td>83.237</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/I2</td>
</tr>
<tr>
<td>83.754</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C47[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/F</td>
</tr>
<tr>
<td>84.182</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/I0</td>
</tr>
<tr>
<td>84.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/F</td>
</tr>
<tr>
<td>85.242</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/I0</td>
</tr>
<tr>
<td>85.695</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/F</td>
</tr>
<tr>
<td>86.709</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C48[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I2</td>
</tr>
<tr>
<td>87.226</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R39C48[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.221</td>
<td>1.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>89.770</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C43[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>89.774</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.323</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>92.187</td>
<td>1.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_7_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.989, 19.794%; route: 48.347, 79.823%; tC2Q: 0.232, 0.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.891</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>92.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/hcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[1][A]</td>
<td>lcd_ctrl_inst/hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R31C48[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_9_s0/Q</td>
</tr>
<tr>
<td>36.132</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_0_s7/I2</td>
</tr>
<tr>
<td>36.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_0_s7/F</td>
</tr>
<tr>
<td>40.310</td>
<td>3.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[2][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_2_s1/I3</td>
</tr>
<tr>
<td>40.763</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>207</td>
<td>R29C46[2][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_2_s1/F</td>
</tr>
<tr>
<td>46.151</td>
<td>5.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s0/I3</td>
</tr>
<tr>
<td>46.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R2C5[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s0/F</td>
</tr>
<tr>
<td>47.134</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s3/I0</td>
</tr>
<tr>
<td>47.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>134</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s3/F</td>
</tr>
<tr>
<td>51.554</td>
<td>3.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/I1</td>
</tr>
<tr>
<td>51.925</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/F</td>
</tr>
<tr>
<td>51.929</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/I2</td>
</tr>
<tr>
<td>52.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/F</td>
</tr>
<tr>
<td>58.932</td>
<td>6.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/I3</td>
</tr>
<tr>
<td>59.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/F</td>
</tr>
<tr>
<td>59.308</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/I1</td>
</tr>
<tr>
<td>59.679</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/F</td>
</tr>
<tr>
<td>59.683</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/I3</td>
</tr>
<tr>
<td>60.136</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/F</td>
</tr>
<tr>
<td>60.902</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/I1</td>
</tr>
<tr>
<td>61.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C26[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/F</td>
</tr>
<tr>
<td>64.333</td>
<td>2.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/I0</td>
</tr>
<tr>
<td>64.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R18C38[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/F</td>
</tr>
<tr>
<td>65.649</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/I3</td>
</tr>
<tr>
<td>66.102</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R18C44[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/F</td>
</tr>
<tr>
<td>67.513</td>
<td>1.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/I1</td>
</tr>
<tr>
<td>68.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/F</td>
</tr>
<tr>
<td>69.101</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/I0</td>
</tr>
<tr>
<td>69.472</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/F</td>
</tr>
<tr>
<td>74.421</td>
<td>4.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s121/I3</td>
</tr>
<tr>
<td>74.938</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s121/F</td>
</tr>
<tr>
<td>75.893</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s90/I2</td>
</tr>
<tr>
<td>76.410</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s90/F</td>
</tr>
<tr>
<td>77.250</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/I2</td>
</tr>
<tr>
<td>77.767</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C45[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/F</td>
</tr>
<tr>
<td>78.826</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C47[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/I0</td>
</tr>
<tr>
<td>79.342</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R31C47[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/F</td>
</tr>
<tr>
<td>81.116</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][B]</td>
<td>lcd_ctrl_inst/lcd_b_d_0_s62/I1</td>
</tr>
<tr>
<td>81.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R41C51[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_0_s62/F</td>
</tr>
<tr>
<td>83.237</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/I2</td>
</tr>
<tr>
<td>83.754</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C47[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/F</td>
</tr>
<tr>
<td>84.182</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/I0</td>
</tr>
<tr>
<td>84.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/F</td>
</tr>
<tr>
<td>85.242</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/I0</td>
</tr>
<tr>
<td>85.695</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/F</td>
</tr>
<tr>
<td>86.709</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C48[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I2</td>
</tr>
<tr>
<td>87.226</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R39C48[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.221</td>
<td>1.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>89.770</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C43[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>89.774</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.323</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>92.187</td>
<td>1.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_8_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C6[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.989, 19.794%; route: 48.347, 79.823%; tC2Q: 0.232, 0.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/hcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[1][A]</td>
<td>lcd_ctrl_inst/hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R31C48[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_9_s0/Q</td>
</tr>
<tr>
<td>36.132</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_0_s7/I2</td>
</tr>
<tr>
<td>36.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_0_s7/F</td>
</tr>
<tr>
<td>40.310</td>
<td>3.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[2][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_2_s1/I3</td>
</tr>
<tr>
<td>40.763</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>207</td>
<td>R29C46[2][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_2_s1/F</td>
</tr>
<tr>
<td>46.151</td>
<td>5.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s0/I3</td>
</tr>
<tr>
<td>46.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R2C5[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s0/F</td>
</tr>
<tr>
<td>47.134</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s3/I0</td>
</tr>
<tr>
<td>47.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>134</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s3/F</td>
</tr>
<tr>
<td>51.554</td>
<td>3.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/I1</td>
</tr>
<tr>
<td>51.925</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/F</td>
</tr>
<tr>
<td>51.929</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/I2</td>
</tr>
<tr>
<td>52.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/F</td>
</tr>
<tr>
<td>58.932</td>
<td>6.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/I3</td>
</tr>
<tr>
<td>59.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/F</td>
</tr>
<tr>
<td>59.308</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/I1</td>
</tr>
<tr>
<td>59.679</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/F</td>
</tr>
<tr>
<td>59.683</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/I3</td>
</tr>
<tr>
<td>60.136</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/F</td>
</tr>
<tr>
<td>60.902</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/I1</td>
</tr>
<tr>
<td>61.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C26[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/F</td>
</tr>
<tr>
<td>64.333</td>
<td>2.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/I0</td>
</tr>
<tr>
<td>64.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R18C38[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/F</td>
</tr>
<tr>
<td>65.649</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/I3</td>
</tr>
<tr>
<td>66.102</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R18C44[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/F</td>
</tr>
<tr>
<td>67.513</td>
<td>1.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/I1</td>
</tr>
<tr>
<td>68.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/F</td>
</tr>
<tr>
<td>69.101</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/I0</td>
</tr>
<tr>
<td>69.472</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/F</td>
</tr>
<tr>
<td>74.421</td>
<td>4.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s121/I3</td>
</tr>
<tr>
<td>74.938</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s121/F</td>
</tr>
<tr>
<td>75.893</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s90/I2</td>
</tr>
<tr>
<td>76.410</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s90/F</td>
</tr>
<tr>
<td>77.250</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/I2</td>
</tr>
<tr>
<td>77.767</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C45[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/F</td>
</tr>
<tr>
<td>78.826</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C47[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/I0</td>
</tr>
<tr>
<td>79.342</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R31C47[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/F</td>
</tr>
<tr>
<td>81.116</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][B]</td>
<td>lcd_ctrl_inst/lcd_b_d_0_s62/I1</td>
</tr>
<tr>
<td>81.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R41C51[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_0_s62/F</td>
</tr>
<tr>
<td>83.237</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/I2</td>
</tr>
<tr>
<td>83.754</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C47[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/F</td>
</tr>
<tr>
<td>84.182</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/I0</td>
</tr>
<tr>
<td>84.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/F</td>
</tr>
<tr>
<td>85.242</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/I0</td>
</tr>
<tr>
<td>85.695</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/F</td>
</tr>
<tr>
<td>86.709</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C48[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I2</td>
</tr>
<tr>
<td>87.226</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R39C48[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.221</td>
<td>1.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>89.770</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C43[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>89.774</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.323</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>91.673</td>
<td>1.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_0_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.989, 19.964%; route: 47.833, 79.650%; tC2Q: 0.232, 0.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/hcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[1][A]</td>
<td>lcd_ctrl_inst/hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R31C48[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_9_s0/Q</td>
</tr>
<tr>
<td>36.132</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_0_s7/I2</td>
</tr>
<tr>
<td>36.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_0_s7/F</td>
</tr>
<tr>
<td>40.310</td>
<td>3.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[2][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_2_s1/I3</td>
</tr>
<tr>
<td>40.763</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>207</td>
<td>R29C46[2][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_2_s1/F</td>
</tr>
<tr>
<td>46.151</td>
<td>5.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s0/I3</td>
</tr>
<tr>
<td>46.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R2C5[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s0/F</td>
</tr>
<tr>
<td>47.134</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s3/I0</td>
</tr>
<tr>
<td>47.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>134</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s3/F</td>
</tr>
<tr>
<td>51.554</td>
<td>3.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/I1</td>
</tr>
<tr>
<td>51.925</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/F</td>
</tr>
<tr>
<td>51.929</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/I2</td>
</tr>
<tr>
<td>52.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/F</td>
</tr>
<tr>
<td>58.932</td>
<td>6.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/I3</td>
</tr>
<tr>
<td>59.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/F</td>
</tr>
<tr>
<td>59.308</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/I1</td>
</tr>
<tr>
<td>59.679</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/F</td>
</tr>
<tr>
<td>59.683</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/I3</td>
</tr>
<tr>
<td>60.136</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/F</td>
</tr>
<tr>
<td>60.902</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/I1</td>
</tr>
<tr>
<td>61.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C26[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/F</td>
</tr>
<tr>
<td>64.333</td>
<td>2.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/I0</td>
</tr>
<tr>
<td>64.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R18C38[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/F</td>
</tr>
<tr>
<td>65.649</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/I3</td>
</tr>
<tr>
<td>66.102</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R18C44[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/F</td>
</tr>
<tr>
<td>67.513</td>
<td>1.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/I1</td>
</tr>
<tr>
<td>68.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/F</td>
</tr>
<tr>
<td>69.101</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/I0</td>
</tr>
<tr>
<td>69.472</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/F</td>
</tr>
<tr>
<td>74.421</td>
<td>4.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s121/I3</td>
</tr>
<tr>
<td>74.938</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s121/F</td>
</tr>
<tr>
<td>75.893</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s90/I2</td>
</tr>
<tr>
<td>76.410</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s90/F</td>
</tr>
<tr>
<td>77.250</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/I2</td>
</tr>
<tr>
<td>77.767</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C45[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/F</td>
</tr>
<tr>
<td>78.826</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C47[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/I0</td>
</tr>
<tr>
<td>79.342</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R31C47[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/F</td>
</tr>
<tr>
<td>81.116</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][B]</td>
<td>lcd_ctrl_inst/lcd_b_d_0_s62/I1</td>
</tr>
<tr>
<td>81.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R41C51[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_0_s62/F</td>
</tr>
<tr>
<td>83.237</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/I2</td>
</tr>
<tr>
<td>83.754</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C47[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/F</td>
</tr>
<tr>
<td>84.182</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/I0</td>
</tr>
<tr>
<td>84.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/F</td>
</tr>
<tr>
<td>85.242</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/I0</td>
</tr>
<tr>
<td>85.695</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/F</td>
</tr>
<tr>
<td>86.709</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C48[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I2</td>
</tr>
<tr>
<td>87.226</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R39C48[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.221</td>
<td>1.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>89.770</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C43[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>89.774</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.323</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>91.673</td>
<td>1.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_1_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.989, 19.964%; route: 47.833, 79.650%; tC2Q: 0.232, 0.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/hcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[1][A]</td>
<td>lcd_ctrl_inst/hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R31C48[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_9_s0/Q</td>
</tr>
<tr>
<td>36.132</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_0_s7/I2</td>
</tr>
<tr>
<td>36.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_0_s7/F</td>
</tr>
<tr>
<td>40.310</td>
<td>3.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[2][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_2_s1/I3</td>
</tr>
<tr>
<td>40.763</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>207</td>
<td>R29C46[2][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_2_s1/F</td>
</tr>
<tr>
<td>46.151</td>
<td>5.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s0/I3</td>
</tr>
<tr>
<td>46.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R2C5[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s0/F</td>
</tr>
<tr>
<td>47.134</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s3/I0</td>
</tr>
<tr>
<td>47.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>134</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s3/F</td>
</tr>
<tr>
<td>51.554</td>
<td>3.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/I1</td>
</tr>
<tr>
<td>51.925</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/F</td>
</tr>
<tr>
<td>51.929</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/I2</td>
</tr>
<tr>
<td>52.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/F</td>
</tr>
<tr>
<td>58.932</td>
<td>6.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/I3</td>
</tr>
<tr>
<td>59.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/F</td>
</tr>
<tr>
<td>59.308</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/I1</td>
</tr>
<tr>
<td>59.679</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/F</td>
</tr>
<tr>
<td>59.683</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/I3</td>
</tr>
<tr>
<td>60.136</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/F</td>
</tr>
<tr>
<td>60.902</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/I1</td>
</tr>
<tr>
<td>61.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C26[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/F</td>
</tr>
<tr>
<td>64.333</td>
<td>2.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/I0</td>
</tr>
<tr>
<td>64.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R18C38[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/F</td>
</tr>
<tr>
<td>65.649</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/I3</td>
</tr>
<tr>
<td>66.102</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R18C44[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/F</td>
</tr>
<tr>
<td>67.513</td>
<td>1.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/I1</td>
</tr>
<tr>
<td>68.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/F</td>
</tr>
<tr>
<td>69.101</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/I0</td>
</tr>
<tr>
<td>69.472</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/F</td>
</tr>
<tr>
<td>74.421</td>
<td>4.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s121/I3</td>
</tr>
<tr>
<td>74.938</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s121/F</td>
</tr>
<tr>
<td>75.893</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s90/I2</td>
</tr>
<tr>
<td>76.410</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s90/F</td>
</tr>
<tr>
<td>77.250</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/I2</td>
</tr>
<tr>
<td>77.767</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C45[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/F</td>
</tr>
<tr>
<td>78.826</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C47[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/I0</td>
</tr>
<tr>
<td>79.342</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R31C47[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/F</td>
</tr>
<tr>
<td>81.116</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][B]</td>
<td>lcd_ctrl_inst/lcd_b_d_0_s62/I1</td>
</tr>
<tr>
<td>81.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R41C51[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_0_s62/F</td>
</tr>
<tr>
<td>83.237</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/I2</td>
</tr>
<tr>
<td>83.754</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C47[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/F</td>
</tr>
<tr>
<td>84.182</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/I0</td>
</tr>
<tr>
<td>84.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/F</td>
</tr>
<tr>
<td>85.242</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/I0</td>
</tr>
<tr>
<td>85.695</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/F</td>
</tr>
<tr>
<td>86.709</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C48[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I2</td>
</tr>
<tr>
<td>87.226</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R39C48[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.221</td>
<td>1.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>89.770</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C43[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>89.774</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.323</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>91.673</td>
<td>1.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_2_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.989, 19.964%; route: 47.833, 79.650%; tC2Q: 0.232, 0.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/hcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[1][A]</td>
<td>lcd_ctrl_inst/hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R31C48[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_9_s0/Q</td>
</tr>
<tr>
<td>36.132</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_0_s7/I2</td>
</tr>
<tr>
<td>36.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_0_s7/F</td>
</tr>
<tr>
<td>40.310</td>
<td>3.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[2][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_2_s1/I3</td>
</tr>
<tr>
<td>40.763</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>207</td>
<td>R29C46[2][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_2_s1/F</td>
</tr>
<tr>
<td>46.151</td>
<td>5.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s0/I3</td>
</tr>
<tr>
<td>46.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R2C5[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s0/F</td>
</tr>
<tr>
<td>47.134</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s3/I0</td>
</tr>
<tr>
<td>47.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>134</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s3/F</td>
</tr>
<tr>
<td>51.554</td>
<td>3.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/I1</td>
</tr>
<tr>
<td>51.925</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/F</td>
</tr>
<tr>
<td>51.929</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/I2</td>
</tr>
<tr>
<td>52.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/F</td>
</tr>
<tr>
<td>58.932</td>
<td>6.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/I3</td>
</tr>
<tr>
<td>59.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/F</td>
</tr>
<tr>
<td>59.308</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/I1</td>
</tr>
<tr>
<td>59.679</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/F</td>
</tr>
<tr>
<td>59.683</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/I3</td>
</tr>
<tr>
<td>60.136</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/F</td>
</tr>
<tr>
<td>60.902</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/I1</td>
</tr>
<tr>
<td>61.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C26[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/F</td>
</tr>
<tr>
<td>64.333</td>
<td>2.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/I0</td>
</tr>
<tr>
<td>64.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R18C38[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/F</td>
</tr>
<tr>
<td>65.649</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/I3</td>
</tr>
<tr>
<td>66.102</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R18C44[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/F</td>
</tr>
<tr>
<td>67.513</td>
<td>1.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/I1</td>
</tr>
<tr>
<td>68.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/F</td>
</tr>
<tr>
<td>69.101</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/I0</td>
</tr>
<tr>
<td>69.472</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/F</td>
</tr>
<tr>
<td>74.421</td>
<td>4.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s121/I3</td>
</tr>
<tr>
<td>74.938</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s121/F</td>
</tr>
<tr>
<td>75.893</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s90/I2</td>
</tr>
<tr>
<td>76.410</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s90/F</td>
</tr>
<tr>
<td>77.250</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/I2</td>
</tr>
<tr>
<td>77.767</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C45[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/F</td>
</tr>
<tr>
<td>78.826</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C47[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/I0</td>
</tr>
<tr>
<td>79.342</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R31C47[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/F</td>
</tr>
<tr>
<td>81.116</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][B]</td>
<td>lcd_ctrl_inst/lcd_b_d_0_s62/I1</td>
</tr>
<tr>
<td>81.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R41C51[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_0_s62/F</td>
</tr>
<tr>
<td>83.237</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/I2</td>
</tr>
<tr>
<td>83.754</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C47[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/F</td>
</tr>
<tr>
<td>84.182</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/I0</td>
</tr>
<tr>
<td>84.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/F</td>
</tr>
<tr>
<td>85.242</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/I0</td>
</tr>
<tr>
<td>85.695</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/F</td>
</tr>
<tr>
<td>86.709</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C48[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I2</td>
</tr>
<tr>
<td>87.226</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R39C48[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.221</td>
<td>1.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>89.770</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C43[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>89.774</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.323</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>91.673</td>
<td>1.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_3_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.989, 19.964%; route: 47.833, 79.650%; tC2Q: 0.232, 0.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/hcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[1][A]</td>
<td>lcd_ctrl_inst/hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R31C48[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_9_s0/Q</td>
</tr>
<tr>
<td>36.132</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_0_s7/I2</td>
</tr>
<tr>
<td>36.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_0_s7/F</td>
</tr>
<tr>
<td>40.310</td>
<td>3.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[2][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_2_s1/I3</td>
</tr>
<tr>
<td>40.763</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>207</td>
<td>R29C46[2][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_2_s1/F</td>
</tr>
<tr>
<td>46.151</td>
<td>5.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s0/I3</td>
</tr>
<tr>
<td>46.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R2C5[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s0/F</td>
</tr>
<tr>
<td>47.134</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s3/I0</td>
</tr>
<tr>
<td>47.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>134</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s3/F</td>
</tr>
<tr>
<td>51.554</td>
<td>3.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/I1</td>
</tr>
<tr>
<td>51.925</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/F</td>
</tr>
<tr>
<td>51.929</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/I2</td>
</tr>
<tr>
<td>52.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/F</td>
</tr>
<tr>
<td>58.932</td>
<td>6.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/I3</td>
</tr>
<tr>
<td>59.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/F</td>
</tr>
<tr>
<td>59.308</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/I1</td>
</tr>
<tr>
<td>59.679</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/F</td>
</tr>
<tr>
<td>59.683</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/I3</td>
</tr>
<tr>
<td>60.136</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/F</td>
</tr>
<tr>
<td>60.902</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/I1</td>
</tr>
<tr>
<td>61.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C26[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/F</td>
</tr>
<tr>
<td>64.333</td>
<td>2.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/I0</td>
</tr>
<tr>
<td>64.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R18C38[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/F</td>
</tr>
<tr>
<td>65.649</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/I3</td>
</tr>
<tr>
<td>66.102</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R18C44[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/F</td>
</tr>
<tr>
<td>67.513</td>
<td>1.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/I1</td>
</tr>
<tr>
<td>68.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/F</td>
</tr>
<tr>
<td>69.101</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/I0</td>
</tr>
<tr>
<td>69.472</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/F</td>
</tr>
<tr>
<td>74.421</td>
<td>4.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s121/I3</td>
</tr>
<tr>
<td>74.938</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s121/F</td>
</tr>
<tr>
<td>75.893</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s90/I2</td>
</tr>
<tr>
<td>76.410</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s90/F</td>
</tr>
<tr>
<td>77.250</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/I2</td>
</tr>
<tr>
<td>77.767</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C45[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/F</td>
</tr>
<tr>
<td>78.826</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C47[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/I0</td>
</tr>
<tr>
<td>79.342</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R31C47[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/F</td>
</tr>
<tr>
<td>81.116</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][B]</td>
<td>lcd_ctrl_inst/lcd_b_d_0_s62/I1</td>
</tr>
<tr>
<td>81.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R41C51[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_0_s62/F</td>
</tr>
<tr>
<td>83.237</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/I2</td>
</tr>
<tr>
<td>83.754</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C47[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/F</td>
</tr>
<tr>
<td>84.182</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/I0</td>
</tr>
<tr>
<td>84.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/F</td>
</tr>
<tr>
<td>85.242</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/I0</td>
</tr>
<tr>
<td>85.695</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/F</td>
</tr>
<tr>
<td>86.709</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C48[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I2</td>
</tr>
<tr>
<td>87.226</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R39C48[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.221</td>
<td>1.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>89.770</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C43[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>89.774</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.323</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>91.673</td>
<td>1.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_4_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.989, 19.964%; route: 47.833, 79.650%; tC2Q: 0.232, 0.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/hcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[1][A]</td>
<td>lcd_ctrl_inst/hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R31C48[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_9_s0/Q</td>
</tr>
<tr>
<td>36.132</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_0_s7/I2</td>
</tr>
<tr>
<td>36.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_0_s7/F</td>
</tr>
<tr>
<td>40.310</td>
<td>3.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[2][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_2_s1/I3</td>
</tr>
<tr>
<td>40.763</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>207</td>
<td>R29C46[2][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_2_s1/F</td>
</tr>
<tr>
<td>46.151</td>
<td>5.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s0/I3</td>
</tr>
<tr>
<td>46.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R2C5[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s0/F</td>
</tr>
<tr>
<td>47.134</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s3/I0</td>
</tr>
<tr>
<td>47.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>134</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s3/F</td>
</tr>
<tr>
<td>51.554</td>
<td>3.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/I1</td>
</tr>
<tr>
<td>51.925</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/F</td>
</tr>
<tr>
<td>51.929</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/I2</td>
</tr>
<tr>
<td>52.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/F</td>
</tr>
<tr>
<td>58.932</td>
<td>6.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/I3</td>
</tr>
<tr>
<td>59.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/F</td>
</tr>
<tr>
<td>59.308</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/I1</td>
</tr>
<tr>
<td>59.679</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/F</td>
</tr>
<tr>
<td>59.683</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/I3</td>
</tr>
<tr>
<td>60.136</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/F</td>
</tr>
<tr>
<td>60.902</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/I1</td>
</tr>
<tr>
<td>61.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C26[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/F</td>
</tr>
<tr>
<td>64.333</td>
<td>2.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/I0</td>
</tr>
<tr>
<td>64.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R18C38[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/F</td>
</tr>
<tr>
<td>65.649</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/I3</td>
</tr>
<tr>
<td>66.102</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R18C44[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/F</td>
</tr>
<tr>
<td>67.513</td>
<td>1.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/I1</td>
</tr>
<tr>
<td>68.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/F</td>
</tr>
<tr>
<td>69.101</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/I0</td>
</tr>
<tr>
<td>69.472</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/F</td>
</tr>
<tr>
<td>74.421</td>
<td>4.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s121/I3</td>
</tr>
<tr>
<td>74.938</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s121/F</td>
</tr>
<tr>
<td>75.893</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s90/I2</td>
</tr>
<tr>
<td>76.410</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s90/F</td>
</tr>
<tr>
<td>77.250</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/I2</td>
</tr>
<tr>
<td>77.767</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C45[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/F</td>
</tr>
<tr>
<td>78.826</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C47[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/I0</td>
</tr>
<tr>
<td>79.342</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R31C47[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/F</td>
</tr>
<tr>
<td>81.116</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][B]</td>
<td>lcd_ctrl_inst/lcd_b_d_0_s62/I1</td>
</tr>
<tr>
<td>81.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R41C51[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_0_s62/F</td>
</tr>
<tr>
<td>83.237</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/I2</td>
</tr>
<tr>
<td>83.754</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C47[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/F</td>
</tr>
<tr>
<td>84.182</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/I0</td>
</tr>
<tr>
<td>84.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/F</td>
</tr>
<tr>
<td>85.242</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/I0</td>
</tr>
<tr>
<td>85.695</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/F</td>
</tr>
<tr>
<td>86.709</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C48[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I2</td>
</tr>
<tr>
<td>87.226</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R39C48[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.221</td>
<td>1.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>89.770</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C43[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>89.774</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.323</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>91.673</td>
<td>1.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_5_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.989, 19.964%; route: 47.833, 79.650%; tC2Q: 0.232, 0.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/hcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[1][A]</td>
<td>lcd_ctrl_inst/hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R31C48[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_9_s0/Q</td>
</tr>
<tr>
<td>36.132</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_0_s7/I2</td>
</tr>
<tr>
<td>36.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_0_s7/F</td>
</tr>
<tr>
<td>40.310</td>
<td>3.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[2][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_2_s1/I3</td>
</tr>
<tr>
<td>40.763</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>207</td>
<td>R29C46[2][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_2_s1/F</td>
</tr>
<tr>
<td>46.151</td>
<td>5.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s0/I3</td>
</tr>
<tr>
<td>46.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R2C5[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s0/F</td>
</tr>
<tr>
<td>47.134</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s3/I0</td>
</tr>
<tr>
<td>47.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>134</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s3/F</td>
</tr>
<tr>
<td>51.554</td>
<td>3.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/I1</td>
</tr>
<tr>
<td>51.925</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/F</td>
</tr>
<tr>
<td>51.929</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/I2</td>
</tr>
<tr>
<td>52.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/F</td>
</tr>
<tr>
<td>58.932</td>
<td>6.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/I3</td>
</tr>
<tr>
<td>59.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/F</td>
</tr>
<tr>
<td>59.308</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/I1</td>
</tr>
<tr>
<td>59.679</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/F</td>
</tr>
<tr>
<td>59.683</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/I3</td>
</tr>
<tr>
<td>60.136</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/F</td>
</tr>
<tr>
<td>60.902</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/I1</td>
</tr>
<tr>
<td>61.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C26[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/F</td>
</tr>
<tr>
<td>64.333</td>
<td>2.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/I0</td>
</tr>
<tr>
<td>64.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R18C38[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/F</td>
</tr>
<tr>
<td>65.649</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/I3</td>
</tr>
<tr>
<td>66.102</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R18C44[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/F</td>
</tr>
<tr>
<td>67.513</td>
<td>1.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/I1</td>
</tr>
<tr>
<td>68.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/F</td>
</tr>
<tr>
<td>69.101</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/I0</td>
</tr>
<tr>
<td>69.472</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/F</td>
</tr>
<tr>
<td>74.421</td>
<td>4.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s121/I3</td>
</tr>
<tr>
<td>74.938</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s121/F</td>
</tr>
<tr>
<td>75.893</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s90/I2</td>
</tr>
<tr>
<td>76.410</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s90/F</td>
</tr>
<tr>
<td>77.250</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/I2</td>
</tr>
<tr>
<td>77.767</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C45[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/F</td>
</tr>
<tr>
<td>78.826</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C47[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/I0</td>
</tr>
<tr>
<td>79.342</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R31C47[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/F</td>
</tr>
<tr>
<td>81.116</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][B]</td>
<td>lcd_ctrl_inst/lcd_b_d_0_s62/I1</td>
</tr>
<tr>
<td>81.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R41C51[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_0_s62/F</td>
</tr>
<tr>
<td>83.237</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/I2</td>
</tr>
<tr>
<td>83.754</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C47[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/F</td>
</tr>
<tr>
<td>84.182</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/I0</td>
</tr>
<tr>
<td>84.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/F</td>
</tr>
<tr>
<td>85.242</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/I0</td>
</tr>
<tr>
<td>85.695</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/F</td>
</tr>
<tr>
<td>86.709</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C48[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I2</td>
</tr>
<tr>
<td>87.226</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R39C48[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.221</td>
<td>1.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>89.770</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C43[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>89.774</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.323</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>91.673</td>
<td>1.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_6_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.989, 19.964%; route: 47.833, 79.650%; tC2Q: 0.232, 0.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/hcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[1][A]</td>
<td>lcd_ctrl_inst/hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R31C48[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_9_s0/Q</td>
</tr>
<tr>
<td>36.132</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_0_s7/I2</td>
</tr>
<tr>
<td>36.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_0_s7/F</td>
</tr>
<tr>
<td>40.310</td>
<td>3.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[2][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_2_s1/I3</td>
</tr>
<tr>
<td>40.763</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>207</td>
<td>R29C46[2][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_2_s1/F</td>
</tr>
<tr>
<td>46.151</td>
<td>5.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s0/I3</td>
</tr>
<tr>
<td>46.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R2C5[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s0/F</td>
</tr>
<tr>
<td>47.134</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s3/I0</td>
</tr>
<tr>
<td>47.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>134</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s3/F</td>
</tr>
<tr>
<td>51.554</td>
<td>3.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/I1</td>
</tr>
<tr>
<td>51.925</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/F</td>
</tr>
<tr>
<td>51.929</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/I2</td>
</tr>
<tr>
<td>52.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/F</td>
</tr>
<tr>
<td>58.932</td>
<td>6.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/I3</td>
</tr>
<tr>
<td>59.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/F</td>
</tr>
<tr>
<td>59.308</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/I1</td>
</tr>
<tr>
<td>59.679</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/F</td>
</tr>
<tr>
<td>59.683</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/I3</td>
</tr>
<tr>
<td>60.136</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/F</td>
</tr>
<tr>
<td>60.902</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/I1</td>
</tr>
<tr>
<td>61.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C26[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/F</td>
</tr>
<tr>
<td>64.333</td>
<td>2.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/I0</td>
</tr>
<tr>
<td>64.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R18C38[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/F</td>
</tr>
<tr>
<td>65.649</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/I3</td>
</tr>
<tr>
<td>66.102</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R18C44[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/F</td>
</tr>
<tr>
<td>67.513</td>
<td>1.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/I1</td>
</tr>
<tr>
<td>68.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/F</td>
</tr>
<tr>
<td>69.101</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/I0</td>
</tr>
<tr>
<td>69.472</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/F</td>
</tr>
<tr>
<td>74.421</td>
<td>4.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s121/I3</td>
</tr>
<tr>
<td>74.938</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s121/F</td>
</tr>
<tr>
<td>75.893</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s90/I2</td>
</tr>
<tr>
<td>76.410</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s90/F</td>
</tr>
<tr>
<td>77.250</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/I2</td>
</tr>
<tr>
<td>77.767</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C45[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/F</td>
</tr>
<tr>
<td>78.826</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C47[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/I0</td>
</tr>
<tr>
<td>79.342</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R31C47[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/F</td>
</tr>
<tr>
<td>81.116</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][B]</td>
<td>lcd_ctrl_inst/lcd_b_d_0_s62/I1</td>
</tr>
<tr>
<td>81.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R41C51[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_0_s62/F</td>
</tr>
<tr>
<td>83.237</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/I2</td>
</tr>
<tr>
<td>83.754</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C47[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/F</td>
</tr>
<tr>
<td>84.182</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/I0</td>
</tr>
<tr>
<td>84.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/F</td>
</tr>
<tr>
<td>85.242</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/I0</td>
</tr>
<tr>
<td>85.695</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/F</td>
</tr>
<tr>
<td>86.709</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C48[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I2</td>
</tr>
<tr>
<td>87.226</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R39C48[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.221</td>
<td>1.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>89.770</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C43[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>89.774</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.323</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>91.673</td>
<td>1.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_7_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.989, 19.964%; route: 47.833, 79.650%; tC2Q: 0.232, 0.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/hcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[1][A]</td>
<td>lcd_ctrl_inst/hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R31C48[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_9_s0/Q</td>
</tr>
<tr>
<td>36.132</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_0_s7/I2</td>
</tr>
<tr>
<td>36.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_0_s7/F</td>
</tr>
<tr>
<td>40.310</td>
<td>3.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[2][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_2_s1/I3</td>
</tr>
<tr>
<td>40.763</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>207</td>
<td>R29C46[2][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_2_s1/F</td>
</tr>
<tr>
<td>46.151</td>
<td>5.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s0/I3</td>
</tr>
<tr>
<td>46.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R2C5[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s0/F</td>
</tr>
<tr>
<td>47.134</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s3/I0</td>
</tr>
<tr>
<td>47.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>134</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s3/F</td>
</tr>
<tr>
<td>51.554</td>
<td>3.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/I1</td>
</tr>
<tr>
<td>51.925</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/F</td>
</tr>
<tr>
<td>51.929</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/I2</td>
</tr>
<tr>
<td>52.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/F</td>
</tr>
<tr>
<td>58.932</td>
<td>6.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/I3</td>
</tr>
<tr>
<td>59.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/F</td>
</tr>
<tr>
<td>59.308</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/I1</td>
</tr>
<tr>
<td>59.679</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/F</td>
</tr>
<tr>
<td>59.683</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/I3</td>
</tr>
<tr>
<td>60.136</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/F</td>
</tr>
<tr>
<td>60.902</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/I1</td>
</tr>
<tr>
<td>61.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C26[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/F</td>
</tr>
<tr>
<td>64.333</td>
<td>2.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/I0</td>
</tr>
<tr>
<td>64.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R18C38[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/F</td>
</tr>
<tr>
<td>65.649</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/I3</td>
</tr>
<tr>
<td>66.102</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R18C44[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/F</td>
</tr>
<tr>
<td>67.513</td>
<td>1.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/I1</td>
</tr>
<tr>
<td>68.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/F</td>
</tr>
<tr>
<td>69.101</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/I0</td>
</tr>
<tr>
<td>69.472</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/F</td>
</tr>
<tr>
<td>74.421</td>
<td>4.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s121/I3</td>
</tr>
<tr>
<td>74.938</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s121/F</td>
</tr>
<tr>
<td>75.893</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s90/I2</td>
</tr>
<tr>
<td>76.410</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s90/F</td>
</tr>
<tr>
<td>77.250</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/I2</td>
</tr>
<tr>
<td>77.767</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C45[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/F</td>
</tr>
<tr>
<td>78.826</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C47[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/I0</td>
</tr>
<tr>
<td>79.342</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R31C47[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/F</td>
</tr>
<tr>
<td>81.116</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][B]</td>
<td>lcd_ctrl_inst/lcd_b_d_0_s62/I1</td>
</tr>
<tr>
<td>81.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R41C51[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_0_s62/F</td>
</tr>
<tr>
<td>83.237</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/I2</td>
</tr>
<tr>
<td>83.754</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C47[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/F</td>
</tr>
<tr>
<td>84.182</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/I0</td>
</tr>
<tr>
<td>84.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/F</td>
</tr>
<tr>
<td>85.242</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/I0</td>
</tr>
<tr>
<td>85.695</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/F</td>
</tr>
<tr>
<td>86.709</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C48[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I2</td>
</tr>
<tr>
<td>87.226</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R39C48[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.221</td>
<td>1.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>89.770</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C43[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>89.774</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.323</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>91.673</td>
<td>1.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_8_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.989, 19.964%; route: 47.833, 79.650%; tC2Q: 0.232, 0.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/hcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[1][A]</td>
<td>lcd_ctrl_inst/hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R31C48[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_9_s0/Q</td>
</tr>
<tr>
<td>36.132</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_0_s7/I2</td>
</tr>
<tr>
<td>36.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_0_s7/F</td>
</tr>
<tr>
<td>40.310</td>
<td>3.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[2][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_2_s1/I3</td>
</tr>
<tr>
<td>40.763</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>207</td>
<td>R29C46[2][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_2_s1/F</td>
</tr>
<tr>
<td>46.151</td>
<td>5.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s0/I3</td>
</tr>
<tr>
<td>46.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R2C5[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s0/F</td>
</tr>
<tr>
<td>47.134</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s3/I0</td>
</tr>
<tr>
<td>47.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>134</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s3/F</td>
</tr>
<tr>
<td>51.554</td>
<td>3.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/I1</td>
</tr>
<tr>
<td>51.925</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/F</td>
</tr>
<tr>
<td>51.929</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/I2</td>
</tr>
<tr>
<td>52.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/F</td>
</tr>
<tr>
<td>58.932</td>
<td>6.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/I3</td>
</tr>
<tr>
<td>59.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/F</td>
</tr>
<tr>
<td>59.308</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/I1</td>
</tr>
<tr>
<td>59.679</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/F</td>
</tr>
<tr>
<td>59.683</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/I3</td>
</tr>
<tr>
<td>60.136</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/F</td>
</tr>
<tr>
<td>60.902</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/I1</td>
</tr>
<tr>
<td>61.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C26[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/F</td>
</tr>
<tr>
<td>64.333</td>
<td>2.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/I0</td>
</tr>
<tr>
<td>64.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R18C38[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/F</td>
</tr>
<tr>
<td>65.649</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/I3</td>
</tr>
<tr>
<td>66.102</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R18C44[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/F</td>
</tr>
<tr>
<td>67.513</td>
<td>1.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/I1</td>
</tr>
<tr>
<td>68.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/F</td>
</tr>
<tr>
<td>69.101</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/I0</td>
</tr>
<tr>
<td>69.472</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/F</td>
</tr>
<tr>
<td>74.421</td>
<td>4.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s121/I3</td>
</tr>
<tr>
<td>74.938</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s121/F</td>
</tr>
<tr>
<td>75.893</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s90/I2</td>
</tr>
<tr>
<td>76.410</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s90/F</td>
</tr>
<tr>
<td>77.250</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/I2</td>
</tr>
<tr>
<td>77.767</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C45[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/F</td>
</tr>
<tr>
<td>78.826</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C47[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/I0</td>
</tr>
<tr>
<td>79.342</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R31C47[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/F</td>
</tr>
<tr>
<td>81.116</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][B]</td>
<td>lcd_ctrl_inst/lcd_b_d_0_s62/I1</td>
</tr>
<tr>
<td>81.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R41C51[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_0_s62/F</td>
</tr>
<tr>
<td>83.237</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/I2</td>
</tr>
<tr>
<td>83.754</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C47[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/F</td>
</tr>
<tr>
<td>84.182</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/I0</td>
</tr>
<tr>
<td>84.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/F</td>
</tr>
<tr>
<td>85.242</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/I0</td>
</tr>
<tr>
<td>85.695</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/F</td>
</tr>
<tr>
<td>86.709</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C48[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I2</td>
</tr>
<tr>
<td>87.226</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R39C48[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.221</td>
<td>1.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>89.770</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C43[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>89.774</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.323</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>91.673</td>
<td>1.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_0_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.989, 19.964%; route: 47.833, 79.650%; tC2Q: 0.232, 0.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/hcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[1][A]</td>
<td>lcd_ctrl_inst/hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R31C48[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_9_s0/Q</td>
</tr>
<tr>
<td>36.132</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_0_s7/I2</td>
</tr>
<tr>
<td>36.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_0_s7/F</td>
</tr>
<tr>
<td>40.310</td>
<td>3.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[2][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_2_s1/I3</td>
</tr>
<tr>
<td>40.763</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>207</td>
<td>R29C46[2][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_2_s1/F</td>
</tr>
<tr>
<td>46.151</td>
<td>5.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s0/I3</td>
</tr>
<tr>
<td>46.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R2C5[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s0/F</td>
</tr>
<tr>
<td>47.134</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s3/I0</td>
</tr>
<tr>
<td>47.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>134</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s3/F</td>
</tr>
<tr>
<td>51.554</td>
<td>3.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/I1</td>
</tr>
<tr>
<td>51.925</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/F</td>
</tr>
<tr>
<td>51.929</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/I2</td>
</tr>
<tr>
<td>52.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/F</td>
</tr>
<tr>
<td>58.932</td>
<td>6.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/I3</td>
</tr>
<tr>
<td>59.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/F</td>
</tr>
<tr>
<td>59.308</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/I1</td>
</tr>
<tr>
<td>59.679</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/F</td>
</tr>
<tr>
<td>59.683</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/I3</td>
</tr>
<tr>
<td>60.136</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/F</td>
</tr>
<tr>
<td>60.902</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/I1</td>
</tr>
<tr>
<td>61.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C26[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/F</td>
</tr>
<tr>
<td>64.333</td>
<td>2.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/I0</td>
</tr>
<tr>
<td>64.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R18C38[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/F</td>
</tr>
<tr>
<td>65.649</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/I3</td>
</tr>
<tr>
<td>66.102</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R18C44[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/F</td>
</tr>
<tr>
<td>67.513</td>
<td>1.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/I1</td>
</tr>
<tr>
<td>68.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/F</td>
</tr>
<tr>
<td>69.101</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/I0</td>
</tr>
<tr>
<td>69.472</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/F</td>
</tr>
<tr>
<td>74.421</td>
<td>4.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s121/I3</td>
</tr>
<tr>
<td>74.938</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s121/F</td>
</tr>
<tr>
<td>75.893</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s90/I2</td>
</tr>
<tr>
<td>76.410</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s90/F</td>
</tr>
<tr>
<td>77.250</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/I2</td>
</tr>
<tr>
<td>77.767</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C45[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/F</td>
</tr>
<tr>
<td>78.826</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C47[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/I0</td>
</tr>
<tr>
<td>79.342</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R31C47[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/F</td>
</tr>
<tr>
<td>81.116</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][B]</td>
<td>lcd_ctrl_inst/lcd_b_d_0_s62/I1</td>
</tr>
<tr>
<td>81.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R41C51[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_0_s62/F</td>
</tr>
<tr>
<td>83.237</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/I2</td>
</tr>
<tr>
<td>83.754</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C47[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/F</td>
</tr>
<tr>
<td>84.182</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/I0</td>
</tr>
<tr>
<td>84.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/F</td>
</tr>
<tr>
<td>85.242</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/I0</td>
</tr>
<tr>
<td>85.695</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/F</td>
</tr>
<tr>
<td>86.709</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C48[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I2</td>
</tr>
<tr>
<td>87.226</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R39C48[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.221</td>
<td>1.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>89.770</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C43[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>89.774</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.323</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>91.673</td>
<td>1.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_1_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.989, 19.964%; route: 47.833, 79.650%; tC2Q: 0.232, 0.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/hcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[1][A]</td>
<td>lcd_ctrl_inst/hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R31C48[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_9_s0/Q</td>
</tr>
<tr>
<td>36.132</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_0_s7/I2</td>
</tr>
<tr>
<td>36.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_0_s7/F</td>
</tr>
<tr>
<td>40.310</td>
<td>3.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[2][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_2_s1/I3</td>
</tr>
<tr>
<td>40.763</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>207</td>
<td>R29C46[2][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_2_s1/F</td>
</tr>
<tr>
<td>46.151</td>
<td>5.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s0/I3</td>
</tr>
<tr>
<td>46.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R2C5[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s0/F</td>
</tr>
<tr>
<td>47.134</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s3/I0</td>
</tr>
<tr>
<td>47.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>134</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s3/F</td>
</tr>
<tr>
<td>51.554</td>
<td>3.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/I1</td>
</tr>
<tr>
<td>51.925</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/F</td>
</tr>
<tr>
<td>51.929</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/I2</td>
</tr>
<tr>
<td>52.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/F</td>
</tr>
<tr>
<td>58.932</td>
<td>6.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/I3</td>
</tr>
<tr>
<td>59.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/F</td>
</tr>
<tr>
<td>59.308</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/I1</td>
</tr>
<tr>
<td>59.679</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/F</td>
</tr>
<tr>
<td>59.683</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/I3</td>
</tr>
<tr>
<td>60.136</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/F</td>
</tr>
<tr>
<td>60.902</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/I1</td>
</tr>
<tr>
<td>61.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C26[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/F</td>
</tr>
<tr>
<td>64.333</td>
<td>2.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/I0</td>
</tr>
<tr>
<td>64.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R18C38[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/F</td>
</tr>
<tr>
<td>65.649</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/I3</td>
</tr>
<tr>
<td>66.102</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R18C44[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/F</td>
</tr>
<tr>
<td>67.513</td>
<td>1.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/I1</td>
</tr>
<tr>
<td>68.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/F</td>
</tr>
<tr>
<td>69.101</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/I0</td>
</tr>
<tr>
<td>69.472</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/F</td>
</tr>
<tr>
<td>74.421</td>
<td>4.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s121/I3</td>
</tr>
<tr>
<td>74.938</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s121/F</td>
</tr>
<tr>
<td>75.893</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s90/I2</td>
</tr>
<tr>
<td>76.410</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s90/F</td>
</tr>
<tr>
<td>77.250</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/I2</td>
</tr>
<tr>
<td>77.767</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C45[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/F</td>
</tr>
<tr>
<td>78.826</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C47[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/I0</td>
</tr>
<tr>
<td>79.342</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R31C47[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/F</td>
</tr>
<tr>
<td>81.116</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][B]</td>
<td>lcd_ctrl_inst/lcd_b_d_0_s62/I1</td>
</tr>
<tr>
<td>81.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R41C51[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_0_s62/F</td>
</tr>
<tr>
<td>83.237</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/I2</td>
</tr>
<tr>
<td>83.754</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C47[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/F</td>
</tr>
<tr>
<td>84.182</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/I0</td>
</tr>
<tr>
<td>84.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/F</td>
</tr>
<tr>
<td>85.242</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/I0</td>
</tr>
<tr>
<td>85.695</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/F</td>
</tr>
<tr>
<td>86.709</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C48[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I2</td>
</tr>
<tr>
<td>87.226</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R39C48[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.221</td>
<td>1.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>89.770</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C43[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>89.774</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.323</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>91.673</td>
<td>1.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_2_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.989, 19.964%; route: 47.833, 79.650%; tC2Q: 0.232, 0.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/hcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[1][A]</td>
<td>lcd_ctrl_inst/hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R31C48[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_9_s0/Q</td>
</tr>
<tr>
<td>36.132</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_0_s7/I2</td>
</tr>
<tr>
<td>36.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_0_s7/F</td>
</tr>
<tr>
<td>40.310</td>
<td>3.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[2][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_2_s1/I3</td>
</tr>
<tr>
<td>40.763</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>207</td>
<td>R29C46[2][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_2_s1/F</td>
</tr>
<tr>
<td>46.151</td>
<td>5.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s0/I3</td>
</tr>
<tr>
<td>46.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R2C5[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s0/F</td>
</tr>
<tr>
<td>47.134</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s3/I0</td>
</tr>
<tr>
<td>47.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>134</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s3/F</td>
</tr>
<tr>
<td>51.554</td>
<td>3.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/I1</td>
</tr>
<tr>
<td>51.925</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/F</td>
</tr>
<tr>
<td>51.929</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/I2</td>
</tr>
<tr>
<td>52.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/F</td>
</tr>
<tr>
<td>58.932</td>
<td>6.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/I3</td>
</tr>
<tr>
<td>59.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/F</td>
</tr>
<tr>
<td>59.308</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/I1</td>
</tr>
<tr>
<td>59.679</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/F</td>
</tr>
<tr>
<td>59.683</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/I3</td>
</tr>
<tr>
<td>60.136</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/F</td>
</tr>
<tr>
<td>60.902</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/I1</td>
</tr>
<tr>
<td>61.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C26[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/F</td>
</tr>
<tr>
<td>64.333</td>
<td>2.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/I0</td>
</tr>
<tr>
<td>64.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R18C38[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/F</td>
</tr>
<tr>
<td>65.649</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/I3</td>
</tr>
<tr>
<td>66.102</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R18C44[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/F</td>
</tr>
<tr>
<td>67.513</td>
<td>1.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/I1</td>
</tr>
<tr>
<td>68.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/F</td>
</tr>
<tr>
<td>69.101</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/I0</td>
</tr>
<tr>
<td>69.472</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/F</td>
</tr>
<tr>
<td>74.421</td>
<td>4.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s121/I3</td>
</tr>
<tr>
<td>74.938</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s121/F</td>
</tr>
<tr>
<td>75.893</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s90/I2</td>
</tr>
<tr>
<td>76.410</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s90/F</td>
</tr>
<tr>
<td>77.250</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/I2</td>
</tr>
<tr>
<td>77.767</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C45[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/F</td>
</tr>
<tr>
<td>78.826</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C47[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/I0</td>
</tr>
<tr>
<td>79.342</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R31C47[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/F</td>
</tr>
<tr>
<td>81.116</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][B]</td>
<td>lcd_ctrl_inst/lcd_b_d_0_s62/I1</td>
</tr>
<tr>
<td>81.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R41C51[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_0_s62/F</td>
</tr>
<tr>
<td>83.237</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/I2</td>
</tr>
<tr>
<td>83.754</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C47[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/F</td>
</tr>
<tr>
<td>84.182</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/I0</td>
</tr>
<tr>
<td>84.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/F</td>
</tr>
<tr>
<td>85.242</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/I0</td>
</tr>
<tr>
<td>85.695</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/F</td>
</tr>
<tr>
<td>86.709</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C48[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I2</td>
</tr>
<tr>
<td>87.226</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R39C48[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.221</td>
<td>1.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>89.770</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C43[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>89.774</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.323</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>91.673</td>
<td>1.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_3_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[2][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.989, 19.964%; route: 47.833, 79.650%; tC2Q: 0.232, 0.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/hcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[1][A]</td>
<td>lcd_ctrl_inst/hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R31C48[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_9_s0/Q</td>
</tr>
<tr>
<td>36.132</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_0_s7/I2</td>
</tr>
<tr>
<td>36.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_0_s7/F</td>
</tr>
<tr>
<td>40.310</td>
<td>3.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[2][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_2_s1/I3</td>
</tr>
<tr>
<td>40.763</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>207</td>
<td>R29C46[2][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_2_s1/F</td>
</tr>
<tr>
<td>46.151</td>
<td>5.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s0/I3</td>
</tr>
<tr>
<td>46.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R2C5[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s0/F</td>
</tr>
<tr>
<td>47.134</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s3/I0</td>
</tr>
<tr>
<td>47.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>134</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s3/F</td>
</tr>
<tr>
<td>51.554</td>
<td>3.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/I1</td>
</tr>
<tr>
<td>51.925</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/F</td>
</tr>
<tr>
<td>51.929</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/I2</td>
</tr>
<tr>
<td>52.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/F</td>
</tr>
<tr>
<td>58.932</td>
<td>6.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/I3</td>
</tr>
<tr>
<td>59.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/F</td>
</tr>
<tr>
<td>59.308</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/I1</td>
</tr>
<tr>
<td>59.679</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/F</td>
</tr>
<tr>
<td>59.683</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/I3</td>
</tr>
<tr>
<td>60.136</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/F</td>
</tr>
<tr>
<td>60.902</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/I1</td>
</tr>
<tr>
<td>61.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C26[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/F</td>
</tr>
<tr>
<td>64.333</td>
<td>2.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/I0</td>
</tr>
<tr>
<td>64.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R18C38[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/F</td>
</tr>
<tr>
<td>65.649</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/I3</td>
</tr>
<tr>
<td>66.102</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R18C44[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/F</td>
</tr>
<tr>
<td>67.513</td>
<td>1.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/I1</td>
</tr>
<tr>
<td>68.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/F</td>
</tr>
<tr>
<td>69.101</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/I0</td>
</tr>
<tr>
<td>69.472</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/F</td>
</tr>
<tr>
<td>74.421</td>
<td>4.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s121/I3</td>
</tr>
<tr>
<td>74.938</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s121/F</td>
</tr>
<tr>
<td>75.893</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s90/I2</td>
</tr>
<tr>
<td>76.410</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s90/F</td>
</tr>
<tr>
<td>77.250</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/I2</td>
</tr>
<tr>
<td>77.767</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C45[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/F</td>
</tr>
<tr>
<td>78.826</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C47[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/I0</td>
</tr>
<tr>
<td>79.342</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R31C47[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/F</td>
</tr>
<tr>
<td>81.116</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][B]</td>
<td>lcd_ctrl_inst/lcd_b_d_0_s62/I1</td>
</tr>
<tr>
<td>81.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R41C51[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_0_s62/F</td>
</tr>
<tr>
<td>83.237</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/I2</td>
</tr>
<tr>
<td>83.754</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C47[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/F</td>
</tr>
<tr>
<td>84.182</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/I0</td>
</tr>
<tr>
<td>84.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/F</td>
</tr>
<tr>
<td>85.242</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/I0</td>
</tr>
<tr>
<td>85.695</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/F</td>
</tr>
<tr>
<td>86.709</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C48[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I2</td>
</tr>
<tr>
<td>87.226</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R39C48[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.221</td>
<td>1.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>89.770</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C43[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>89.774</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.323</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>91.673</td>
<td>1.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_4_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.989, 19.964%; route: 47.833, 79.650%; tC2Q: 0.232, 0.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/hcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[1][A]</td>
<td>lcd_ctrl_inst/hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R31C48[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_9_s0/Q</td>
</tr>
<tr>
<td>36.132</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_0_s7/I2</td>
</tr>
<tr>
<td>36.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_0_s7/F</td>
</tr>
<tr>
<td>40.310</td>
<td>3.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[2][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_2_s1/I3</td>
</tr>
<tr>
<td>40.763</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>207</td>
<td>R29C46[2][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_2_s1/F</td>
</tr>
<tr>
<td>46.151</td>
<td>5.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s0/I3</td>
</tr>
<tr>
<td>46.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R2C5[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s0/F</td>
</tr>
<tr>
<td>47.134</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s3/I0</td>
</tr>
<tr>
<td>47.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>134</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s3/F</td>
</tr>
<tr>
<td>51.554</td>
<td>3.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/I1</td>
</tr>
<tr>
<td>51.925</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/F</td>
</tr>
<tr>
<td>51.929</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/I2</td>
</tr>
<tr>
<td>52.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/F</td>
</tr>
<tr>
<td>58.932</td>
<td>6.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/I3</td>
</tr>
<tr>
<td>59.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/F</td>
</tr>
<tr>
<td>59.308</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/I1</td>
</tr>
<tr>
<td>59.679</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/F</td>
</tr>
<tr>
<td>59.683</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/I3</td>
</tr>
<tr>
<td>60.136</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/F</td>
</tr>
<tr>
<td>60.902</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/I1</td>
</tr>
<tr>
<td>61.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C26[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/F</td>
</tr>
<tr>
<td>64.333</td>
<td>2.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/I0</td>
</tr>
<tr>
<td>64.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R18C38[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/F</td>
</tr>
<tr>
<td>65.649</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/I3</td>
</tr>
<tr>
<td>66.102</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R18C44[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/F</td>
</tr>
<tr>
<td>67.513</td>
<td>1.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/I1</td>
</tr>
<tr>
<td>68.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/F</td>
</tr>
<tr>
<td>69.101</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/I0</td>
</tr>
<tr>
<td>69.472</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/F</td>
</tr>
<tr>
<td>74.421</td>
<td>4.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s121/I3</td>
</tr>
<tr>
<td>74.938</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s121/F</td>
</tr>
<tr>
<td>75.893</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s90/I2</td>
</tr>
<tr>
<td>76.410</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s90/F</td>
</tr>
<tr>
<td>77.250</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/I2</td>
</tr>
<tr>
<td>77.767</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C45[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/F</td>
</tr>
<tr>
<td>78.826</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C47[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/I0</td>
</tr>
<tr>
<td>79.342</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R31C47[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/F</td>
</tr>
<tr>
<td>81.116</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][B]</td>
<td>lcd_ctrl_inst/lcd_b_d_0_s62/I1</td>
</tr>
<tr>
<td>81.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R41C51[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_0_s62/F</td>
</tr>
<tr>
<td>83.237</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/I2</td>
</tr>
<tr>
<td>83.754</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C47[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/F</td>
</tr>
<tr>
<td>84.182</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/I0</td>
</tr>
<tr>
<td>84.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/F</td>
</tr>
<tr>
<td>85.242</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/I0</td>
</tr>
<tr>
<td>85.695</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/F</td>
</tr>
<tr>
<td>86.709</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C48[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I2</td>
</tr>
<tr>
<td>87.226</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R39C48[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>89.221</td>
<td>1.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/I0</td>
</tr>
<tr>
<td>89.770</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R17C43[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s4/F</td>
</tr>
<tr>
<td>89.774</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/I3</td>
</tr>
<tr>
<td>90.323</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3/F</td>
</tr>
<tr>
<td>91.301</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[1][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_9_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_9_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C27[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.989, 20.088%; route: 47.460, 79.523%; tC2Q: 0.232, 0.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>90.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/hcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[1][A]</td>
<td>lcd_ctrl_inst/hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R31C48[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_9_s0/Q</td>
</tr>
<tr>
<td>36.132</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_0_s7/I2</td>
</tr>
<tr>
<td>36.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_0_s7/F</td>
</tr>
<tr>
<td>40.310</td>
<td>3.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[2][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_2_s1/I3</td>
</tr>
<tr>
<td>40.763</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>207</td>
<td>R29C46[2][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_2_s1/F</td>
</tr>
<tr>
<td>46.151</td>
<td>5.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s0/I3</td>
</tr>
<tr>
<td>46.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R2C5[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s0/F</td>
</tr>
<tr>
<td>47.134</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s3/I0</td>
</tr>
<tr>
<td>47.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>134</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s3/F</td>
</tr>
<tr>
<td>51.554</td>
<td>3.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/I1</td>
</tr>
<tr>
<td>51.925</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/F</td>
</tr>
<tr>
<td>51.929</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/I2</td>
</tr>
<tr>
<td>52.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/F</td>
</tr>
<tr>
<td>58.932</td>
<td>6.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/I3</td>
</tr>
<tr>
<td>59.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/F</td>
</tr>
<tr>
<td>59.308</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/I1</td>
</tr>
<tr>
<td>59.679</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/F</td>
</tr>
<tr>
<td>59.683</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/I3</td>
</tr>
<tr>
<td>60.136</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/F</td>
</tr>
<tr>
<td>60.902</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/I1</td>
</tr>
<tr>
<td>61.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C26[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/F</td>
</tr>
<tr>
<td>64.333</td>
<td>2.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/I0</td>
</tr>
<tr>
<td>64.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R18C38[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/F</td>
</tr>
<tr>
<td>65.649</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/I3</td>
</tr>
<tr>
<td>66.102</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R18C44[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/F</td>
</tr>
<tr>
<td>67.513</td>
<td>1.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/I1</td>
</tr>
<tr>
<td>68.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/F</td>
</tr>
<tr>
<td>69.101</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/I0</td>
</tr>
<tr>
<td>69.472</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/F</td>
</tr>
<tr>
<td>74.421</td>
<td>4.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s121/I3</td>
</tr>
<tr>
<td>74.938</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s121/F</td>
</tr>
<tr>
<td>75.893</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s90/I2</td>
</tr>
<tr>
<td>76.410</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s90/F</td>
</tr>
<tr>
<td>77.250</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/I2</td>
</tr>
<tr>
<td>77.767</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C45[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/F</td>
</tr>
<tr>
<td>78.826</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C47[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/I0</td>
</tr>
<tr>
<td>79.342</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R31C47[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/F</td>
</tr>
<tr>
<td>81.116</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][B]</td>
<td>lcd_ctrl_inst/lcd_b_d_0_s62/I1</td>
</tr>
<tr>
<td>81.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R41C51[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_0_s62/F</td>
</tr>
<tr>
<td>83.237</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/I2</td>
</tr>
<tr>
<td>83.754</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C47[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/F</td>
</tr>
<tr>
<td>84.182</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/I0</td>
</tr>
<tr>
<td>84.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/F</td>
</tr>
<tr>
<td>85.242</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/I0</td>
</tr>
<tr>
<td>85.695</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/F</td>
</tr>
<tr>
<td>86.709</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C48[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I2</td>
</tr>
<tr>
<td>87.226</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R39C48[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>90.230</td>
<td>3.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/n228_s2/I1</td>
</tr>
<tr>
<td>90.601</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/n228_s2/F</td>
</tr>
<tr>
<td>90.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_0_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.262, 19.094%; route: 47.488, 80.513%; tC2Q: 0.232, 0.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>90.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/hcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[1][A]</td>
<td>lcd_ctrl_inst/hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R31C48[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_9_s0/Q</td>
</tr>
<tr>
<td>36.132</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_0_s7/I2</td>
</tr>
<tr>
<td>36.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_0_s7/F</td>
</tr>
<tr>
<td>40.310</td>
<td>3.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[2][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_2_s1/I3</td>
</tr>
<tr>
<td>40.763</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>207</td>
<td>R29C46[2][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_2_s1/F</td>
</tr>
<tr>
<td>46.151</td>
<td>5.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s0/I3</td>
</tr>
<tr>
<td>46.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R2C5[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s0/F</td>
</tr>
<tr>
<td>47.134</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s3/I0</td>
</tr>
<tr>
<td>47.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>134</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s3/F</td>
</tr>
<tr>
<td>51.554</td>
<td>3.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/I1</td>
</tr>
<tr>
<td>51.925</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/F</td>
</tr>
<tr>
<td>51.929</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/I2</td>
</tr>
<tr>
<td>52.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/F</td>
</tr>
<tr>
<td>58.932</td>
<td>6.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/I3</td>
</tr>
<tr>
<td>59.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/F</td>
</tr>
<tr>
<td>59.308</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/I1</td>
</tr>
<tr>
<td>59.679</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/F</td>
</tr>
<tr>
<td>59.683</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/I3</td>
</tr>
<tr>
<td>60.136</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/F</td>
</tr>
<tr>
<td>60.902</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/I1</td>
</tr>
<tr>
<td>61.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C26[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/F</td>
</tr>
<tr>
<td>64.333</td>
<td>2.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/I0</td>
</tr>
<tr>
<td>64.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R18C38[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/F</td>
</tr>
<tr>
<td>65.649</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/I3</td>
</tr>
<tr>
<td>66.102</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R18C44[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/F</td>
</tr>
<tr>
<td>67.513</td>
<td>1.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/I1</td>
</tr>
<tr>
<td>68.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/F</td>
</tr>
<tr>
<td>69.101</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/I0</td>
</tr>
<tr>
<td>69.472</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/F</td>
</tr>
<tr>
<td>74.421</td>
<td>4.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s121/I3</td>
</tr>
<tr>
<td>74.938</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s121/F</td>
</tr>
<tr>
<td>75.893</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s90/I2</td>
</tr>
<tr>
<td>76.410</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s90/F</td>
</tr>
<tr>
<td>77.250</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/I2</td>
</tr>
<tr>
<td>77.767</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C45[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/F</td>
</tr>
<tr>
<td>78.826</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C47[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/I0</td>
</tr>
<tr>
<td>79.342</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R31C47[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/F</td>
</tr>
<tr>
<td>81.116</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][B]</td>
<td>lcd_ctrl_inst/lcd_b_d_0_s62/I1</td>
</tr>
<tr>
<td>81.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R41C51[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_0_s62/F</td>
</tr>
<tr>
<td>83.237</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/I2</td>
</tr>
<tr>
<td>83.754</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C47[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/F</td>
</tr>
<tr>
<td>84.182</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/I0</td>
</tr>
<tr>
<td>84.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/F</td>
</tr>
<tr>
<td>85.242</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/I0</td>
</tr>
<tr>
<td>85.695</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/F</td>
</tr>
<tr>
<td>86.709</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C48[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I2</td>
</tr>
<tr>
<td>87.226</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R39C48[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>90.230</td>
<td>3.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/n224_s2/I1</td>
</tr>
<tr>
<td>90.601</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/n224_s2/F</td>
</tr>
<tr>
<td>90.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_4_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.262, 19.094%; route: 47.488, 80.513%; tC2Q: 0.232, 0.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>90.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/hcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[1][A]</td>
<td>lcd_ctrl_inst/hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R31C48[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_9_s0/Q</td>
</tr>
<tr>
<td>36.132</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_0_s7/I2</td>
</tr>
<tr>
<td>36.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_0_s7/F</td>
</tr>
<tr>
<td>40.310</td>
<td>3.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[2][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_2_s1/I3</td>
</tr>
<tr>
<td>40.763</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>207</td>
<td>R29C46[2][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_2_s1/F</td>
</tr>
<tr>
<td>46.151</td>
<td>5.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s0/I3</td>
</tr>
<tr>
<td>46.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R2C5[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s0/F</td>
</tr>
<tr>
<td>47.134</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s3/I0</td>
</tr>
<tr>
<td>47.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>134</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s3/F</td>
</tr>
<tr>
<td>51.554</td>
<td>3.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/I1</td>
</tr>
<tr>
<td>51.925</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/F</td>
</tr>
<tr>
<td>51.929</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/I2</td>
</tr>
<tr>
<td>52.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/F</td>
</tr>
<tr>
<td>58.932</td>
<td>6.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/I3</td>
</tr>
<tr>
<td>59.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/F</td>
</tr>
<tr>
<td>59.308</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/I1</td>
</tr>
<tr>
<td>59.679</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/F</td>
</tr>
<tr>
<td>59.683</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/I3</td>
</tr>
<tr>
<td>60.136</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/F</td>
</tr>
<tr>
<td>60.902</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/I1</td>
</tr>
<tr>
<td>61.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C26[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/F</td>
</tr>
<tr>
<td>64.333</td>
<td>2.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/I0</td>
</tr>
<tr>
<td>64.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R18C38[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/F</td>
</tr>
<tr>
<td>65.649</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/I3</td>
</tr>
<tr>
<td>66.102</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R18C44[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/F</td>
</tr>
<tr>
<td>67.513</td>
<td>1.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/I1</td>
</tr>
<tr>
<td>68.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/F</td>
</tr>
<tr>
<td>69.101</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/I0</td>
</tr>
<tr>
<td>69.472</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/F</td>
</tr>
<tr>
<td>74.421</td>
<td>4.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s121/I3</td>
</tr>
<tr>
<td>74.938</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s121/F</td>
</tr>
<tr>
<td>75.893</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s90/I2</td>
</tr>
<tr>
<td>76.410</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s90/F</td>
</tr>
<tr>
<td>77.250</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/I2</td>
</tr>
<tr>
<td>77.767</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C45[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/F</td>
</tr>
<tr>
<td>78.826</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C47[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/I0</td>
</tr>
<tr>
<td>79.342</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R31C47[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/F</td>
</tr>
<tr>
<td>81.116</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][B]</td>
<td>lcd_ctrl_inst/lcd_b_d_0_s62/I1</td>
</tr>
<tr>
<td>81.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R41C51[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_0_s62/F</td>
</tr>
<tr>
<td>83.237</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/I2</td>
</tr>
<tr>
<td>83.754</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C47[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/F</td>
</tr>
<tr>
<td>84.182</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/I0</td>
</tr>
<tr>
<td>84.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/F</td>
</tr>
<tr>
<td>85.242</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/I0</td>
</tr>
<tr>
<td>85.695</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/F</td>
</tr>
<tr>
<td>86.709</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C48[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I2</td>
</tr>
<tr>
<td>87.226</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R39C48[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>90.230</td>
<td>3.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/n222_s2/I1</td>
</tr>
<tr>
<td>90.601</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/n222_s2/F</td>
</tr>
<tr>
<td>90.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_6_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.262, 19.094%; route: 47.488, 80.513%; tC2Q: 0.232, 0.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>90.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/hcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[1][A]</td>
<td>lcd_ctrl_inst/hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R31C48[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_9_s0/Q</td>
</tr>
<tr>
<td>36.132</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_0_s7/I2</td>
</tr>
<tr>
<td>36.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_0_s7/F</td>
</tr>
<tr>
<td>40.310</td>
<td>3.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[2][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_2_s1/I3</td>
</tr>
<tr>
<td>40.763</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>207</td>
<td>R29C46[2][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_2_s1/F</td>
</tr>
<tr>
<td>46.151</td>
<td>5.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s0/I3</td>
</tr>
<tr>
<td>46.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R2C5[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s0/F</td>
</tr>
<tr>
<td>47.134</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s3/I0</td>
</tr>
<tr>
<td>47.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>134</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s3/F</td>
</tr>
<tr>
<td>51.554</td>
<td>3.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/I1</td>
</tr>
<tr>
<td>51.925</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/F</td>
</tr>
<tr>
<td>51.929</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/I2</td>
</tr>
<tr>
<td>52.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/F</td>
</tr>
<tr>
<td>58.932</td>
<td>6.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/I3</td>
</tr>
<tr>
<td>59.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/F</td>
</tr>
<tr>
<td>59.308</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/I1</td>
</tr>
<tr>
<td>59.679</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/F</td>
</tr>
<tr>
<td>59.683</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/I3</td>
</tr>
<tr>
<td>60.136</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/F</td>
</tr>
<tr>
<td>60.902</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/I1</td>
</tr>
<tr>
<td>61.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C26[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/F</td>
</tr>
<tr>
<td>64.333</td>
<td>2.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/I0</td>
</tr>
<tr>
<td>64.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R18C38[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/F</td>
</tr>
<tr>
<td>65.649</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/I3</td>
</tr>
<tr>
<td>66.102</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R18C44[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/F</td>
</tr>
<tr>
<td>67.513</td>
<td>1.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/I1</td>
</tr>
<tr>
<td>68.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/F</td>
</tr>
<tr>
<td>69.101</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/I0</td>
</tr>
<tr>
<td>69.472</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/F</td>
</tr>
<tr>
<td>74.421</td>
<td>4.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s121/I3</td>
</tr>
<tr>
<td>74.938</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s121/F</td>
</tr>
<tr>
<td>75.893</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s90/I2</td>
</tr>
<tr>
<td>76.410</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s90/F</td>
</tr>
<tr>
<td>77.250</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/I2</td>
</tr>
<tr>
<td>77.767</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C45[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/F</td>
</tr>
<tr>
<td>78.826</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C47[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/I0</td>
</tr>
<tr>
<td>79.342</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R31C47[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/F</td>
</tr>
<tr>
<td>81.116</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][B]</td>
<td>lcd_ctrl_inst/lcd_b_d_0_s62/I1</td>
</tr>
<tr>
<td>81.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R41C51[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_0_s62/F</td>
</tr>
<tr>
<td>83.237</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/I2</td>
</tr>
<tr>
<td>83.754</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C47[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/F</td>
</tr>
<tr>
<td>84.182</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/I0</td>
</tr>
<tr>
<td>84.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/F</td>
</tr>
<tr>
<td>85.242</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/I0</td>
</tr>
<tr>
<td>85.695</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/F</td>
</tr>
<tr>
<td>86.709</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C48[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I2</td>
</tr>
<tr>
<td>87.226</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R39C48[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>90.230</td>
<td>3.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/n220_s3/I2</td>
</tr>
<tr>
<td>90.601</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/n220_s3/F</td>
</tr>
<tr>
<td>90.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_8_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_y_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.262, 19.094%; route: 47.488, 80.513%; tC2Q: 0.232, 0.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>90.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/hcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[1][A]</td>
<td>lcd_ctrl_inst/hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R31C48[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_9_s0/Q</td>
</tr>
<tr>
<td>36.132</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_0_s7/I2</td>
</tr>
<tr>
<td>36.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_0_s7/F</td>
</tr>
<tr>
<td>40.310</td>
<td>3.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[2][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_2_s1/I3</td>
</tr>
<tr>
<td>40.763</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>207</td>
<td>R29C46[2][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_2_s1/F</td>
</tr>
<tr>
<td>46.151</td>
<td>5.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s0/I3</td>
</tr>
<tr>
<td>46.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R2C5[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s0/F</td>
</tr>
<tr>
<td>47.134</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s3/I0</td>
</tr>
<tr>
<td>47.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>134</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s3/F</td>
</tr>
<tr>
<td>51.554</td>
<td>3.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/I1</td>
</tr>
<tr>
<td>51.925</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/F</td>
</tr>
<tr>
<td>51.929</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/I2</td>
</tr>
<tr>
<td>52.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/F</td>
</tr>
<tr>
<td>58.932</td>
<td>6.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/I3</td>
</tr>
<tr>
<td>59.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/F</td>
</tr>
<tr>
<td>59.308</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/I1</td>
</tr>
<tr>
<td>59.679</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/F</td>
</tr>
<tr>
<td>59.683</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/I3</td>
</tr>
<tr>
<td>60.136</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/F</td>
</tr>
<tr>
<td>60.902</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/I1</td>
</tr>
<tr>
<td>61.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C26[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/F</td>
</tr>
<tr>
<td>64.333</td>
<td>2.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/I0</td>
</tr>
<tr>
<td>64.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R18C38[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/F</td>
</tr>
<tr>
<td>65.649</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/I3</td>
</tr>
<tr>
<td>66.102</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R18C44[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/F</td>
</tr>
<tr>
<td>67.513</td>
<td>1.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/I1</td>
</tr>
<tr>
<td>68.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/F</td>
</tr>
<tr>
<td>69.101</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/I0</td>
</tr>
<tr>
<td>69.472</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/F</td>
</tr>
<tr>
<td>74.421</td>
<td>4.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s121/I3</td>
</tr>
<tr>
<td>74.938</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s121/F</td>
</tr>
<tr>
<td>75.893</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s90/I2</td>
</tr>
<tr>
<td>76.410</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s90/F</td>
</tr>
<tr>
<td>77.250</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/I2</td>
</tr>
<tr>
<td>77.767</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C45[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/F</td>
</tr>
<tr>
<td>78.826</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C47[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/I0</td>
</tr>
<tr>
<td>79.342</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R31C47[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/F</td>
</tr>
<tr>
<td>81.116</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][B]</td>
<td>lcd_ctrl_inst/lcd_b_d_0_s62/I1</td>
</tr>
<tr>
<td>81.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R41C51[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_0_s62/F</td>
</tr>
<tr>
<td>83.237</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/I2</td>
</tr>
<tr>
<td>83.754</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C47[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/F</td>
</tr>
<tr>
<td>84.182</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/I0</td>
</tr>
<tr>
<td>84.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/F</td>
</tr>
<tr>
<td>85.242</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/I0</td>
</tr>
<tr>
<td>85.695</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/F</td>
</tr>
<tr>
<td>86.709</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C48[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I2</td>
</tr>
<tr>
<td>87.226</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R39C48[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>90.185</td>
<td>2.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/n209_s2/I1</td>
</tr>
<tr>
<td>90.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/n209_s2/F</td>
</tr>
<tr>
<td>90.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_7_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.262, 19.109%; route: 47.442, 80.498%; tC2Q: 0.232, 0.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>90.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_ctrl_inst/hcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[1][A]</td>
<td>lcd_ctrl_inst/hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>31.852</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R31C48[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_9_s0/Q</td>
</tr>
<tr>
<td>36.132</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_0_s7/I2</td>
</tr>
<tr>
<td>36.649</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_0_s7/F</td>
</tr>
<tr>
<td>40.310</td>
<td>3.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[2][A]</td>
<td>lcd_ctrl_inst/lcd_ypos_Z_2_s1/I3</td>
</tr>
<tr>
<td>40.763</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>207</td>
<td>R29C46[2][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_ypos_Z_2_s1/F</td>
</tr>
<tr>
<td>46.151</td>
<td>5.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s0/I3</td>
</tr>
<tr>
<td>46.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R2C5[0][A]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s0/F</td>
</tr>
<tr>
<td>47.134</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>lcd_ctrl_inst/lcd_xpos_Z_9_s3/I0</td>
</tr>
<tr>
<td>47.689</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>134</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_xpos_Z_9_s3/F</td>
</tr>
<tr>
<td>51.554</td>
<td>3.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/I1</td>
</tr>
<tr>
<td>51.925</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s3559/F</td>
</tr>
<tr>
<td>51.929</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/I2</td>
</tr>
<tr>
<td>52.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C28[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2857/F</td>
</tr>
<tr>
<td>58.932</td>
<td>6.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/I3</td>
</tr>
<tr>
<td>59.303</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s2149/F</td>
</tr>
<tr>
<td>59.308</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/I1</td>
</tr>
<tr>
<td>59.679</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s1494/F</td>
</tr>
<tr>
<td>59.683</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/I3</td>
</tr>
<tr>
<td>60.136</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s952/F</td>
</tr>
<tr>
<td>60.902</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/I1</td>
</tr>
<tr>
<td>61.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C26[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s573/F</td>
</tr>
<tr>
<td>64.333</td>
<td>2.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/I0</td>
</tr>
<tr>
<td>64.704</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R18C38[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s344/F</td>
</tr>
<tr>
<td>65.649</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/I3</td>
</tr>
<tr>
<td>66.102</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R18C44[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s207/F</td>
</tr>
<tr>
<td>67.513</td>
<td>1.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/I1</td>
</tr>
<tr>
<td>68.030</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s112/F</td>
</tr>
<tr>
<td>69.101</td>
<td>1.071</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/I0</td>
</tr>
<tr>
<td>69.472</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s104/F</td>
</tr>
<tr>
<td>74.421</td>
<td>4.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s121/I3</td>
</tr>
<tr>
<td>74.938</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s121/F</td>
</tr>
<tr>
<td>75.893</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[2][B]</td>
<td>lcd_ctrl_inst/lcd_g_d_2_s90/I2</td>
</tr>
<tr>
<td>76.410</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R38C40[2][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_g_d_2_s90/F</td>
</tr>
<tr>
<td>77.250</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C45[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/I2</td>
</tr>
<tr>
<td>77.767</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C45[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s69/F</td>
</tr>
<tr>
<td>78.826</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C47[3][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/I0</td>
</tr>
<tr>
<td>79.342</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R31C47[3][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5391/F</td>
</tr>
<tr>
<td>81.116</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C51[3][B]</td>
<td>lcd_ctrl_inst/lcd_b_d_0_s62/I1</td>
</tr>
<tr>
<td>81.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R41C51[3][B]</td>
<td style=" background: #97FFFF;">lcd_ctrl_inst/lcd_b_d_0_s62/F</td>
</tr>
<tr>
<td>83.237</td>
<td>1.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/I2</td>
</tr>
<tr>
<td>83.754</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C47[0][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s31/F</td>
</tr>
<tr>
<td>84.182</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/I0</td>
</tr>
<tr>
<td>84.635</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C46[1][A]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s17/F</td>
</tr>
<tr>
<td>85.242</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[3][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/I0</td>
</tr>
<tr>
<td>85.695</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R27C46[3][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s8/F</td>
</tr>
<tr>
<td>86.709</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C48[1][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/I2</td>
</tr>
<tr>
<td>87.226</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R39C48[1][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_10_s5/F</td>
</tr>
<tr>
<td>90.185</td>
<td>2.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/n208_s2/I1</td>
</tr>
<tr>
<td>90.556</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">lcd_data_wrap_inst/lcd_data_inst/n208_s2/F</td>
</tr>
<tr>
<td>90.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_8_s1/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.296</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C6[0][B]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/killed_enemy_x_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.262, 19.109%; route: 47.442, 80.498%; tC2Q: 0.232, 0.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc_score/data_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_106_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C51[2][A]</td>
<td>soc_score/data_11_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C51[2][A]</td>
<td style=" font-weight:bold;">soc_score/data_11_s0/Q</td>
</tr>
<tr>
<td>3.904</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C51[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_106_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C51[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_106_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C51[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_106_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 37.432%; tC2Q: 0.201, 62.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc_score/data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_96_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C48[0][B]</td>
<td>soc_score/data_1_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C48[0][B]</td>
<td style=" font-weight:bold;">soc_score/data_1_s0/Q</td>
</tr>
<tr>
<td>4.035</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_96_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C48[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_96_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C48[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_96_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 55.351%; tC2Q: 0.202, 44.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc_score/data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_99_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][B]</td>
<td>soc_score/data_4_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C49[0][B]</td>
<td style=" font-weight:bold;">soc_score/data_4_s0/Q</td>
</tr>
<tr>
<td>4.035</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_99_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_99_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_99_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 55.351%; tC2Q: 0.202, 44.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_data_wrap_inst/computed_score_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_89_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C45[2][B]</td>
<td>lcd_data_wrap_inst/computed_score_9_s1/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R27C45[2][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/computed_score_9_s1/Q</td>
</tr>
<tr>
<td>4.037</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_89_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_89_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C44[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_89_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.252, 55.471%; tC2Q: 0.202, 44.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.038</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_data_wrap_inst/computed_score_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_93_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C45[1][B]</td>
<td>lcd_data_wrap_inst/computed_score_13_s1/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R26C45[1][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/computed_score_13_s1/Q</td>
</tr>
<tr>
<td>4.038</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_93_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_93_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C44[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_93_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.253, 55.591%; tC2Q: 0.202, 44.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc_score/data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_98_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C51[1][A]</td>
<td>soc_score/data_3_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R43C51[1][A]</td>
<td style=" font-weight:bold;">soc_score/data_3_s0/Q</td>
</tr>
<tr>
<td>4.144</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C53[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_98_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C53[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_98_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C53[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_98_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.359, 64.021%; tC2Q: 0.202, 35.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.173</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_data_wrap_inst/computed_score_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_90_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][B]</td>
<td>lcd_data_wrap_inst/computed_score_10_s1/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R25C44[0][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/computed_score_10_s1/Q</td>
</tr>
<tr>
<td>4.173</td>
<td>0.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_90_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_90_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C47[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_90_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.388, 65.785%; tC2Q: 0.202, 34.215%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_data_wrap_inst/computed_score_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_92_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C45[0][A]</td>
<td>lcd_data_wrap_inst/computed_score_12_s1/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R26C45[0][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/computed_score_12_s1/Q</td>
</tr>
<tr>
<td>4.175</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C48[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_92_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C48[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_92_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C48[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_92_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.390, 65.856%; tC2Q: 0.202, 34.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc_score/data_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_107_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C52[0][B]</td>
<td>soc_score/data_12_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C52[0][B]</td>
<td style=" font-weight:bold;">soc_score/data_12_s0/Q</td>
</tr>
<tr>
<td>4.270</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C52[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_107_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C52[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_107_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C52[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_107_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.485, 70.615%; tC2Q: 0.202, 29.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_data_wrap_inst/computed_score_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_87_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[1][B]</td>
<td>lcd_data_wrap_inst/computed_score_7_s1/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R25C47[1][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/computed_score_7_s1/Q</td>
</tr>
<tr>
<td>4.319</td>
<td>0.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_87_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_87_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C44[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_87_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.534, 72.556%; tC2Q: 0.202, 27.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_data_wrap_inst/is_game_over_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_63_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[2][A]</td>
<td>lcd_data_wrap_inst/is_game_over_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R26C47[2][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/is_game_over_s0/Q</td>
</tr>
<tr>
<td>4.336</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C47[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_63_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C47[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_63_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C47[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_63_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.551, 73.180%; tC2Q: 0.202, 26.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_data_wrap_inst/is_game_over_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_64_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[2][A]</td>
<td>lcd_data_wrap_inst/is_game_over_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R26C47[2][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/is_game_over_s0/Q</td>
</tr>
<tr>
<td>4.336</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_64_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_64_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C47[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_64_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.551, 73.180%; tC2Q: 0.202, 26.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.877</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc_high_score/data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_71_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][A]</td>
<td>soc_high_score/data_5_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R25C50[1][A]</td>
<td style=" font-weight:bold;">soc_high_score/data_5_s0/Q</td>
</tr>
<tr>
<td>4.337</td>
<td>0.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C50[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_71_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C50[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_71_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C50[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_71_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.552, 73.224%; tC2Q: 0.202, 26.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/mem_wstrb_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][A]</td>
<td>cpu/mem_wstrb_1_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R12C47[1][A]</td>
<td style=" font-weight:bold;">cpu/mem_wstrb_1_s0/Q</td>
</tr>
<tr>
<td>4.344</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C48[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C48[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C48[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.559, 73.452%; tC2Q: 0.202, 26.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/mem_wdata_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_62_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C50[2][A]</td>
<td>cpu/mem_wdata_13_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C50[2][A]</td>
<td style=" font-weight:bold;">cpu/mem_wdata_13_s0/Q</td>
</tr>
<tr>
<td>4.445</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_62_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C46[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_62_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C46[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_62_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.660, 76.556%; tC2Q: 0.202, 23.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc_high_score/data_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][A]</td>
<td>soc_high_score/data_13_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R25C50[0][A]</td>
<td style=" font-weight:bold;">soc_high_score/data_13_s0/Q</td>
</tr>
<tr>
<td>4.446</td>
<td>0.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C50[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C50[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_30_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C50[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.661, 76.605%; tC2Q: 0.202, 23.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.754</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc_high_score/data_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_75_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C49[1][A]</td>
<td>soc_high_score/data_9_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R25C49[1][A]</td>
<td style=" font-weight:bold;">soc_high_score/data_9_s0/Q</td>
</tr>
<tr>
<td>4.460</td>
<td>0.675</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_75_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_75_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C49[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_75_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.675, 76.971%; tC2Q: 0.202, 23.029%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.742</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/mem_wdata_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_55_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C47[0][A]</td>
<td>cpu/mem_wdata_6_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C47[0][A]</td>
<td style=" font-weight:bold;">cpu/mem_wdata_6_s0/Q</td>
</tr>
<tr>
<td>4.472</td>
<td>0.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C47[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_55_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C47[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_55_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C47[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_55_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.687, 77.284%; tC2Q: 0.202, 22.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.479</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/mem_wdata_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_60_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C51[0][A]</td>
<td>cpu/mem_wdata_11_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C51[0][A]</td>
<td style=" font-weight:bold;">cpu/mem_wdata_11_s0/Q</td>
</tr>
<tr>
<td>4.479</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C47[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_60_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C47[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_60_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C47[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_60_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.694, 77.461%; tC2Q: 0.202, 22.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_data_wrap_inst/computed_score_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_86_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C45[0][B]</td>
<td>lcd_data_wrap_inst/computed_score_6_s1/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R26C45[0][B]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/computed_score_6_s1/Q</td>
</tr>
<tr>
<td>4.530</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C49[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_86_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C49[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_86_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C49[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_86_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.745, 78.663%; tC2Q: 0.202, 21.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_data_wrap_inst/computed_score_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_88_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C45[1][A]</td>
<td>lcd_data_wrap_inst/computed_score_8_s1/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R26C45[1][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/computed_score_8_s1/Q</td>
</tr>
<tr>
<td>4.559</td>
<td>0.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C54[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_88_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C54[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_88_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C54[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_88_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.774, 79.305%; tC2Q: 0.202, 20.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc_high_score/data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C50[0][A]</td>
<td>soc_high_score/data_7_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R26C50[0][A]</td>
<td style=" font-weight:bold;">soc_high_score/data_7_s0/Q</td>
</tr>
<tr>
<td>4.581</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_24_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.796, 79.765%; tC2Q: 0.202, 20.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc_score/data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_97_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C49[1][A]</td>
<td>soc_score/data_2_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C49[1][A]</td>
<td style=" font-weight:bold;">soc_score/data_2_s0/Q</td>
</tr>
<tr>
<td>4.592</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C53[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_97_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C53[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_97_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C53[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_97_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 79.984%; tC2Q: 0.202, 20.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.620</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc_high_score/data_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_66_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[0][B]</td>
<td>soc_high_score/data_0_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R25C50[0][B]</td>
<td style=" font-weight:bold;">soc_high_score/data_0_s0/Q</td>
</tr>
<tr>
<td>4.594</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C55[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_66_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C55[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_66_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C55[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_66_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.809, 80.029%; tC2Q: 0.202, 19.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>soc_high_score/data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td>soc_high_score/data_6_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R25C50[1][B]</td>
<td style=" font-weight:bold;">soc_high_score/data_6_s0/Q</td>
</tr>
<tr>
<td>4.598</td>
<td>0.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C48[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C48[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_23_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C48[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.813, 80.105%; tC2Q: 0.202, 19.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>56.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][B]</td>
<td>reset_controller/reset_count_3_s0/CLK</td>
</tr>
<tr>
<td>42.598</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C46[1][B]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_3_s0/Q</td>
</tr>
<tr>
<td>42.777</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C46[3][A]</td>
<td>reset_controller/reset_n_Z_s0/I0</td>
</tr>
<tr>
<td>43.347</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C46[3][A]</td>
<td style=" background: #97FFFF;">reset_controller/reset_n_Z_s0/F</td>
</tr>
<tr>
<td>43.522</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I0</td>
</tr>
<tr>
<td>43.975</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>45.769</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C47[2][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>54.040</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][A]</td>
<td>lcd_ctrl_inst/vcnt_1_s0/CLK</td>
</tr>
<tr>
<td>56.276</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>56.241</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C47[2][A]</td>
<td>lcd_ctrl_inst/vcnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 30.069%; route: 2.147, 63.112%; tC2Q: 0.232, 6.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>56.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][B]</td>
<td>reset_controller/reset_count_3_s0/CLK</td>
</tr>
<tr>
<td>42.598</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C46[1][B]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_3_s0/Q</td>
</tr>
<tr>
<td>42.777</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C46[3][A]</td>
<td>reset_controller/reset_n_Z_s0/I0</td>
</tr>
<tr>
<td>43.347</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C46[3][A]</td>
<td style=" background: #97FFFF;">reset_controller/reset_n_Z_s0/F</td>
</tr>
<tr>
<td>43.522</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I0</td>
</tr>
<tr>
<td>43.975</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>45.769</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C47[0][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>54.040</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[0][A]</td>
<td>lcd_ctrl_inst/vcnt_9_s0/CLK</td>
</tr>
<tr>
<td>56.276</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>56.241</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C47[0][A]</td>
<td>lcd_ctrl_inst/vcnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 30.069%; route: 2.147, 63.112%; tC2Q: 0.232, 6.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>56.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][B]</td>
<td>reset_controller/reset_count_3_s0/CLK</td>
</tr>
<tr>
<td>42.598</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C46[1][B]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_3_s0/Q</td>
</tr>
<tr>
<td>42.777</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C46[3][A]</td>
<td>reset_controller/reset_n_Z_s0/I0</td>
</tr>
<tr>
<td>43.347</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C46[3][A]</td>
<td style=" background: #97FFFF;">reset_controller/reset_n_Z_s0/F</td>
</tr>
<tr>
<td>43.522</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I0</td>
</tr>
<tr>
<td>43.975</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>45.769</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C47[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>54.040</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[1][A]</td>
<td>lcd_ctrl_inst/vcnt_10_s0/CLK</td>
</tr>
<tr>
<td>56.276</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>56.241</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C47[1][A]</td>
<td>lcd_ctrl_inst/vcnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 30.069%; route: 2.147, 63.112%; tC2Q: 0.232, 6.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>56.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][B]</td>
<td>reset_controller/reset_count_3_s0/CLK</td>
</tr>
<tr>
<td>42.598</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C46[1][B]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_3_s0/Q</td>
</tr>
<tr>
<td>42.777</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C46[3][A]</td>
<td>reset_controller/reset_n_Z_s0/I0</td>
</tr>
<tr>
<td>43.347</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C46[3][A]</td>
<td style=" background: #97FFFF;">reset_controller/reset_n_Z_s0/F</td>
</tr>
<tr>
<td>43.522</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I0</td>
</tr>
<tr>
<td>43.975</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>45.769</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C47[0][B]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>54.040</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[0][B]</td>
<td>lcd_ctrl_inst/vcnt_11_s0/CLK</td>
</tr>
<tr>
<td>56.276</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>56.241</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C47[0][B]</td>
<td>lcd_ctrl_inst/vcnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 30.069%; route: 2.147, 63.112%; tC2Q: 0.232, 6.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>56.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][B]</td>
<td>reset_controller/reset_count_3_s0/CLK</td>
</tr>
<tr>
<td>42.598</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C46[1][B]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_3_s0/Q</td>
</tr>
<tr>
<td>42.777</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C46[3][A]</td>
<td>reset_controller/reset_n_Z_s0/I0</td>
</tr>
<tr>
<td>43.347</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C46[3][A]</td>
<td style=" background: #97FFFF;">reset_controller/reset_n_Z_s0/F</td>
</tr>
<tr>
<td>43.522</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I0</td>
</tr>
<tr>
<td>43.975</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>45.761</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>54.040</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td>lcd_ctrl_inst/vcnt_4_s0/CLK</td>
</tr>
<tr>
<td>56.276</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>56.241</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C46[2][B]</td>
<td>lcd_ctrl_inst/vcnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 30.138%; route: 2.139, 63.027%; tC2Q: 0.232, 6.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>56.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][B]</td>
<td>reset_controller/reset_count_3_s0/CLK</td>
</tr>
<tr>
<td>42.598</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C46[1][B]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_3_s0/Q</td>
</tr>
<tr>
<td>42.777</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C46[3][A]</td>
<td>reset_controller/reset_n_Z_s0/I0</td>
</tr>
<tr>
<td>43.347</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C46[3][A]</td>
<td style=" background: #97FFFF;">reset_controller/reset_n_Z_s0/F</td>
</tr>
<tr>
<td>43.522</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I0</td>
</tr>
<tr>
<td>43.975</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>45.761</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>54.040</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>lcd_ctrl_inst/vcnt_7_s0/CLK</td>
</tr>
<tr>
<td>56.276</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>56.241</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>lcd_ctrl_inst/vcnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 30.138%; route: 2.139, 63.027%; tC2Q: 0.232, 6.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>56.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][B]</td>
<td>reset_controller/reset_count_3_s0/CLK</td>
</tr>
<tr>
<td>42.598</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C46[1][B]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_3_s0/Q</td>
</tr>
<tr>
<td>42.777</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C46[3][A]</td>
<td>reset_controller/reset_n_Z_s0/I0</td>
</tr>
<tr>
<td>43.347</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C46[3][A]</td>
<td style=" background: #97FFFF;">reset_controller/reset_n_Z_s0/F</td>
</tr>
<tr>
<td>43.522</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I0</td>
</tr>
<tr>
<td>43.975</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>45.761</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[0][B]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>54.040</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[0][B]</td>
<td>lcd_ctrl_inst/vcnt_8_s0/CLK</td>
</tr>
<tr>
<td>56.276</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>56.241</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C48[0][B]</td>
<td>lcd_ctrl_inst/vcnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 30.138%; route: 2.139, 63.027%; tC2Q: 0.232, 6.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>56.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/hcnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][B]</td>
<td>reset_controller/reset_count_3_s0/CLK</td>
</tr>
<tr>
<td>42.598</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C46[1][B]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_3_s0/Q</td>
</tr>
<tr>
<td>42.777</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C46[3][A]</td>
<td>reset_controller/reset_n_Z_s0/I0</td>
</tr>
<tr>
<td>43.347</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C46[3][A]</td>
<td style=" background: #97FFFF;">reset_controller/reset_n_Z_s0/F</td>
</tr>
<tr>
<td>43.522</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I0</td>
</tr>
<tr>
<td>43.975</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>45.761</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>54.040</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[1][A]</td>
<td>lcd_ctrl_inst/hcnt_1_s0/CLK</td>
</tr>
<tr>
<td>56.276</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>56.241</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C49[1][A]</td>
<td>lcd_ctrl_inst/hcnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 30.138%; route: 2.139, 63.027%; tC2Q: 0.232, 6.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>56.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/hcnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][B]</td>
<td>reset_controller/reset_count_3_s0/CLK</td>
</tr>
<tr>
<td>42.598</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C46[1][B]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_3_s0/Q</td>
</tr>
<tr>
<td>42.777</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C46[3][A]</td>
<td>reset_controller/reset_n_Z_s0/I0</td>
</tr>
<tr>
<td>43.347</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C46[3][A]</td>
<td style=" background: #97FFFF;">reset_controller/reset_n_Z_s0/F</td>
</tr>
<tr>
<td>43.522</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I0</td>
</tr>
<tr>
<td>43.975</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>45.761</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C46[0][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>54.040</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[0][A]</td>
<td>lcd_ctrl_inst/hcnt_2_s0/CLK</td>
</tr>
<tr>
<td>56.276</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>56.241</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C46[0][A]</td>
<td>lcd_ctrl_inst/hcnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 30.138%; route: 2.139, 63.027%; tC2Q: 0.232, 6.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>56.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/hcnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][B]</td>
<td>reset_controller/reset_count_3_s0/CLK</td>
</tr>
<tr>
<td>42.598</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C46[1][B]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_3_s0/Q</td>
</tr>
<tr>
<td>42.777</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C46[3][A]</td>
<td>reset_controller/reset_n_Z_s0/I0</td>
</tr>
<tr>
<td>43.347</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C46[3][A]</td>
<td style=" background: #97FFFF;">reset_controller/reset_n_Z_s0/F</td>
</tr>
<tr>
<td>43.522</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I0</td>
</tr>
<tr>
<td>43.975</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>45.761</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[1][B]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>54.040</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[1][B]</td>
<td>lcd_ctrl_inst/hcnt_5_s0/CLK</td>
</tr>
<tr>
<td>56.276</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>56.241</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C49[1][B]</td>
<td>lcd_ctrl_inst/hcnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 30.138%; route: 2.139, 63.027%; tC2Q: 0.232, 6.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>56.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/hcnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][B]</td>
<td>reset_controller/reset_count_3_s0/CLK</td>
</tr>
<tr>
<td>42.598</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C46[1][B]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_3_s0/Q</td>
</tr>
<tr>
<td>42.777</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C46[3][A]</td>
<td>reset_controller/reset_n_Z_s0/I0</td>
</tr>
<tr>
<td>43.347</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C46[3][A]</td>
<td style=" background: #97FFFF;">reset_controller/reset_n_Z_s0/F</td>
</tr>
<tr>
<td>43.522</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I0</td>
</tr>
<tr>
<td>43.975</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>45.761</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>54.040</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>lcd_ctrl_inst/hcnt_6_s0/CLK</td>
</tr>
<tr>
<td>56.276</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>56.241</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>lcd_ctrl_inst/hcnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 30.138%; route: 2.139, 63.027%; tC2Q: 0.232, 6.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>56.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/hcnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][B]</td>
<td>reset_controller/reset_count_3_s0/CLK</td>
</tr>
<tr>
<td>42.598</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C46[1][B]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_3_s0/Q</td>
</tr>
<tr>
<td>42.777</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C46[3][A]</td>
<td>reset_controller/reset_n_Z_s0/I0</td>
</tr>
<tr>
<td>43.347</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C46[3][A]</td>
<td style=" background: #97FFFF;">reset_controller/reset_n_Z_s0/F</td>
</tr>
<tr>
<td>43.522</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I0</td>
</tr>
<tr>
<td>43.975</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>45.761</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>54.040</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[1][A]</td>
<td>lcd_ctrl_inst/hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>56.276</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>56.241</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C48[1][A]</td>
<td>lcd_ctrl_inst/hcnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 30.138%; route: 2.139, 63.027%; tC2Q: 0.232, 6.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>56.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/hcnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][B]</td>
<td>reset_controller/reset_count_3_s0/CLK</td>
</tr>
<tr>
<td>42.598</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C46[1][B]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_3_s0/Q</td>
</tr>
<tr>
<td>42.777</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C46[3][A]</td>
<td>reset_controller/reset_n_Z_s0/I0</td>
</tr>
<tr>
<td>43.347</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C46[3][A]</td>
<td style=" background: #97FFFF;">reset_controller/reset_n_Z_s0/F</td>
</tr>
<tr>
<td>43.522</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I0</td>
</tr>
<tr>
<td>43.975</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>45.761</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C48[0][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>54.040</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[0][A]</td>
<td>lcd_ctrl_inst/hcnt_10_s0/CLK</td>
</tr>
<tr>
<td>56.276</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>56.241</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C48[0][A]</td>
<td>lcd_ctrl_inst/hcnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 30.138%; route: 2.139, 63.027%; tC2Q: 0.232, 6.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>56.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][B]</td>
<td>reset_controller/reset_count_3_s0/CLK</td>
</tr>
<tr>
<td>42.598</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C46[1][B]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_3_s0/Q</td>
</tr>
<tr>
<td>42.777</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C46[3][A]</td>
<td>reset_controller/reset_n_Z_s0/I0</td>
</tr>
<tr>
<td>43.347</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C46[3][A]</td>
<td style=" background: #97FFFF;">reset_controller/reset_n_Z_s0/F</td>
</tr>
<tr>
<td>43.522</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I0</td>
</tr>
<tr>
<td>43.975</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>45.753</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C47[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>54.040</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[1][A]</td>
<td>lcd_ctrl_inst/vcnt_0_s1/CLK</td>
</tr>
<tr>
<td>56.276</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>56.241</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C47[1][A]</td>
<td>lcd_ctrl_inst/vcnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 30.208%; route: 2.131, 62.941%; tC2Q: 0.232, 6.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>56.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][B]</td>
<td>reset_controller/reset_count_3_s0/CLK</td>
</tr>
<tr>
<td>42.598</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C46[1][B]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_3_s0/Q</td>
</tr>
<tr>
<td>42.777</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C46[3][A]</td>
<td>reset_controller/reset_n_Z_s0/I0</td>
</tr>
<tr>
<td>43.347</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C46[3][A]</td>
<td style=" background: #97FFFF;">reset_controller/reset_n_Z_s0/F</td>
</tr>
<tr>
<td>43.522</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I0</td>
</tr>
<tr>
<td>43.975</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>45.753</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>54.040</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>lcd_ctrl_inst/vcnt_2_s0/CLK</td>
</tr>
<tr>
<td>56.276</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>56.241</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>lcd_ctrl_inst/vcnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 30.208%; route: 2.131, 62.941%; tC2Q: 0.232, 6.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>56.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][B]</td>
<td>reset_controller/reset_count_3_s0/CLK</td>
</tr>
<tr>
<td>42.598</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C46[1][B]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_3_s0/Q</td>
</tr>
<tr>
<td>42.777</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C46[3][A]</td>
<td>reset_controller/reset_n_Z_s0/I0</td>
</tr>
<tr>
<td>43.347</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C46[3][A]</td>
<td style=" background: #97FFFF;">reset_controller/reset_n_Z_s0/F</td>
</tr>
<tr>
<td>43.522</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I0</td>
</tr>
<tr>
<td>43.975</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>45.753</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[0][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>54.040</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[0][A]</td>
<td>lcd_ctrl_inst/vcnt_3_s0/CLK</td>
</tr>
<tr>
<td>56.276</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>56.241</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C46[0][A]</td>
<td>lcd_ctrl_inst/vcnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 30.208%; route: 2.131, 62.941%; tC2Q: 0.232, 6.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>56.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][B]</td>
<td>reset_controller/reset_count_3_s0/CLK</td>
</tr>
<tr>
<td>42.598</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C46[1][B]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_3_s0/Q</td>
</tr>
<tr>
<td>42.777</td>
<td>0.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C46[3][A]</td>
<td>reset_controller/reset_n_Z_s0/I0</td>
</tr>
<tr>
<td>43.347</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C46[3][A]</td>
<td style=" background: #97FFFF;">reset_controller/reset_n_Z_s0/F</td>
</tr>
<tr>
<td>43.522</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I0</td>
</tr>
<tr>
<td>43.975</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>45.753</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C46[0][B]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>49.383</td>
<td>49.383</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>49.383</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>54.040</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>56.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[0][B]</td>
<td>lcd_ctrl_inst/vcnt_5_s0/CLK</td>
</tr>
<tr>
<td>56.276</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>56.241</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C46[0][B]</td>
<td>lcd_ctrl_inst/vcnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 30.208%; route: 2.131, 62.941%; tC2Q: 0.232, 6.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C45[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>19.509</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R47C45[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>22.530</td>
<td>3.021</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C55[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C55[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0/CLK</td>
</tr>
<tr>
<td>31.585</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C55[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.021, 92.869%; tC2Q: 0.232, 7.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C45[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>19.509</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R47C45[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>22.195</td>
<td>2.686</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C54[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>31.585</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C54[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.686, 92.049%; tC2Q: 0.232, 7.951%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.711</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C45[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>19.509</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R47C45[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.711</td>
<td>2.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLK</td>
</tr>
<tr>
<td>31.585</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C50[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.203, 90.470%; tC2Q: 0.232, 9.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.711</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C45[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>19.509</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R47C45[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.711</td>
<td>2.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>31.585</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C50[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.203, 90.470%; tC2Q: 0.232, 9.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C45[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>19.509</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R47C45[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.220</td>
<td>1.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>31.585</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C48[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.711, 88.062%; tC2Q: 0.232, 11.938%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C45[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>19.509</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R47C45[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.220</td>
<td>1.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>31.585</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C48[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.711, 88.062%; tC2Q: 0.232, 11.938%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C45[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>19.509</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R47C45[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.220</td>
<td>1.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>31.585</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C48[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.711, 88.062%; tC2Q: 0.232, 11.938%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C45[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>19.509</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>54</td>
<td>R47C45[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>21.220</td>
<td>1.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C48[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>24.691</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.620</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>31.585</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C48[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.711, 88.062%; tC2Q: 0.232, 11.938%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C46[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.308</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[1][A]</td>
<td>lcd_ctrl_inst/vcnt_0_s1/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C47[1][A]</td>
<td>lcd_ctrl_inst/vcnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.623%; route: 1.289, 74.725%; tC2Q: 0.201, 11.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C46[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.308</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>lcd_ctrl_inst/vcnt_2_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>lcd_ctrl_inst/vcnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.623%; route: 1.289, 74.725%; tC2Q: 0.201, 11.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C46[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.308</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[0][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[0][A]</td>
<td>lcd_ctrl_inst/vcnt_3_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C46[0][A]</td>
<td>lcd_ctrl_inst/vcnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.623%; route: 1.289, 74.725%; tC2Q: 0.201, 11.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C46[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.308</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[0][B]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C46[0][B]</td>
<td>lcd_ctrl_inst/vcnt_5_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C46[0][B]</td>
<td>lcd_ctrl_inst/vcnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.623%; route: 1.289, 74.725%; tC2Q: 0.201, 11.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C46[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.308</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C48[2][B]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C48[2][B]</td>
<td>lcd_ctrl_inst/vcnt_6_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C48[2][B]</td>
<td>lcd_ctrl_inst/vcnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.623%; route: 1.289, 74.725%; tC2Q: 0.201, 11.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/hcnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C46[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.308</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[2][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[2][A]</td>
<td>lcd_ctrl_inst/hcnt_0_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C49[2][A]</td>
<td>lcd_ctrl_inst/hcnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.623%; route: 1.289, 74.725%; tC2Q: 0.201, 11.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/hcnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C46[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.308</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[0][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C49[0][A]</td>
<td>lcd_ctrl_inst/hcnt_3_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C49[0][A]</td>
<td>lcd_ctrl_inst/hcnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.623%; route: 1.289, 74.725%; tC2Q: 0.201, 11.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/hcnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C46[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.308</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[1][A]</td>
<td>lcd_ctrl_inst/hcnt_4_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C47[1][A]</td>
<td>lcd_ctrl_inst/hcnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.623%; route: 1.289, 74.725%; tC2Q: 0.201, 11.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/hcnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C46[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.308</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C47[0][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C47[0][A]</td>
<td>lcd_ctrl_inst/hcnt_7_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C47[0][A]</td>
<td>lcd_ctrl_inst/hcnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.623%; route: 1.289, 74.725%; tC2Q: 0.201, 11.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/hcnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C46[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.308</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C47[0][B]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C47[0][B]</td>
<td>lcd_ctrl_inst/hcnt_8_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C47[0][B]</td>
<td>lcd_ctrl_inst/hcnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.623%; route: 1.289, 74.725%; tC2Q: 0.201, 11.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C46[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.313</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[2][B]</td>
<td>lcd_ctrl_inst/vcnt_4_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C46[2][B]</td>
<td>lcd_ctrl_inst/vcnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.584%; route: 1.294, 74.798%; tC2Q: 0.201, 11.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C46[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.313</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>lcd_ctrl_inst/vcnt_7_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C48[1][B]</td>
<td>lcd_ctrl_inst/vcnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.584%; route: 1.294, 74.798%; tC2Q: 0.201, 11.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C46[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.313</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[0][B]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[0][B]</td>
<td>lcd_ctrl_inst/vcnt_8_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C48[0][B]</td>
<td>lcd_ctrl_inst/vcnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.584%; route: 1.294, 74.798%; tC2Q: 0.201, 11.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/hcnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C46[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.313</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[1][A]</td>
<td>lcd_ctrl_inst/hcnt_1_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C49[1][A]</td>
<td>lcd_ctrl_inst/hcnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.584%; route: 1.294, 74.798%; tC2Q: 0.201, 11.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/hcnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C46[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.313</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[0][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[0][A]</td>
<td>lcd_ctrl_inst/hcnt_2_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C46[0][A]</td>
<td>lcd_ctrl_inst/hcnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.584%; route: 1.294, 74.798%; tC2Q: 0.201, 11.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/hcnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C46[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.313</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[1][B]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[1][B]</td>
<td>lcd_ctrl_inst/hcnt_5_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C49[1][B]</td>
<td>lcd_ctrl_inst/hcnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.584%; route: 1.294, 74.798%; tC2Q: 0.201, 11.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/hcnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C46[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.313</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>lcd_ctrl_inst/hcnt_6_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>lcd_ctrl_inst/hcnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.584%; route: 1.294, 74.798%; tC2Q: 0.201, 11.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/hcnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C46[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.313</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[1][A]</td>
<td>lcd_ctrl_inst/hcnt_9_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C48[1][A]</td>
<td>lcd_ctrl_inst/hcnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.584%; route: 1.294, 74.798%; tC2Q: 0.201, 11.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/hcnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C46[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.313</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[0][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/hcnt_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[0][A]</td>
<td>lcd_ctrl_inst/hcnt_10_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C48[0][A]</td>
<td>lcd_ctrl_inst/hcnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.584%; route: 1.294, 74.798%; tC2Q: 0.201, 11.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C46[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.318</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[2][A]</td>
<td>lcd_ctrl_inst/vcnt_1_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C47[2][A]</td>
<td>lcd_ctrl_inst/vcnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.545%; route: 1.299, 74.870%; tC2Q: 0.201, 11.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C46[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.318</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[0][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[0][A]</td>
<td>lcd_ctrl_inst/vcnt_9_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C47[0][A]</td>
<td>lcd_ctrl_inst/vcnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.545%; route: 1.299, 74.870%; tC2Q: 0.201, 11.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C46[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.318</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[1][A]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[1][A]</td>
<td>lcd_ctrl_inst/vcnt_10_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C47[1][A]</td>
<td>lcd_ctrl_inst/vcnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.545%; route: 1.299, 74.870%; tC2Q: 0.201, 11.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_ctrl_inst/vcnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C46[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.318</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[0][B]</td>
<td style=" font-weight:bold;">lcd_ctrl_inst/vcnt_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>347</td>
<td>PLL_L[1]</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[0][B]</td>
<td>lcd_ctrl_inst/vcnt_11_s0/CLK</td>
</tr>
<tr>
<td>6.203</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6.214</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C47[0][B]</td>
<td>lcd_ctrl_inst/vcnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.585</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.545%; route: 1.299, 74.870%; tC2Q: 0.201, 11.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cdt/counter_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C46[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.308</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C53[2][B]</td>
<td style=" font-weight:bold;">cdt/counter_18_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C53[2][B]</td>
<td>cdt/counter_18_s1/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C53[2][B]</td>
<td>cdt/counter_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.623%; route: 1.289, 74.725%; tC2Q: 0.201, 11.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_controller/reset_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_data_wrap_inst/lcd_data_inst/enemy_pixel_inst_0/explosion_pixel_inst/frame_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C46[1][A]</td>
<td>reset_controller/reset_count_2_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C46[1][A]</td>
<td style=" font-weight:bold;">reset_controller/reset_count_2_s0/Q</td>
</tr>
<tr>
<td>3.915</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C47[1][B]</td>
<td>soc_leds/n39_s2/I3</td>
</tr>
<tr>
<td>4.150</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2316</td>
<td>R26C47[1][B]</td>
<td style=" background: #97FFFF;">soc_leds/n39_s2/F</td>
</tr>
<tr>
<td>5.308</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C48[0][A]</td>
<td style=" font-weight:bold;">lcd_data_wrap_inst/lcd_data_inst/enemy_pixel_inst_0/explosion_pixel_inst/frame_counter_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2641</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C48[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/enemy_pixel_inst_0/explosion_pixel_inst/frame_counter_0_s1/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C48[0][A]</td>
<td>lcd_data_wrap_inst/lcd_data_inst/enemy_pixel_inst_0/explosion_pixel_inst/frame_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 13.623%; route: 1.289, 74.725%; tC2Q: 0.201, 11.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.583</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>11.583</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>30.859</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.583</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>11.583</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>30.859</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.583</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>11.583</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>30.859</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.583</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>11.583</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_101_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_101_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>30.859</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_101_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.583</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>11.583</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>30.859</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.583</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>11.583</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>30.859</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.583</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>11.583</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>lcd_ctrl_inst/vcnt_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_ctrl_inst/vcnt_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>30.859</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_ctrl_inst/vcnt_8_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.583</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>11.583</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>lcd_ctrl_inst/vcnt_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_ctrl_inst/vcnt_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>30.859</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_ctrl_inst/vcnt_7_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.583</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>11.583</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>lcd_ctrl_inst/vcnt_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_ctrl_inst/vcnt_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>30.859</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_ctrl_inst/vcnt_0_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10.583</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>11.583</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.003</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.277</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>24.691</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_40m_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>29.348</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>pll_40m_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>30.859</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2641</td>
<td>clk_d</td>
<td>-10.410</td>
<td>3.468</td>
</tr>
<tr>
<td>2316</td>
<td>n39_7</td>
<td>10.472</td>
<td>1.793</td>
</tr>
<tr>
<td>440</td>
<td>gw_gao_inst_0/control0[0]</td>
<td>39.992</td>
<td>2.925</td>
</tr>
<tr>
<td>372</td>
<td>n19178_7</td>
<td>20.452</td>
<td>6.606</td>
</tr>
<tr>
<td>347</td>
<td>lcd_clk_d</td>
<td>-49.891</td>
<td>2.442</td>
</tr>
<tr>
<td>345</td>
<td>lcd_data_wrap_inst/lcd_data_inst/enemy_pixel_inst_0/u_ctrl/cur_row[0]</td>
<td>20.528</td>
<td>3.774</td>
</tr>
<tr>
<td>296</td>
<td>lcd_xpos_Z[4]</td>
<td>-39.330</td>
<td>4.990</td>
</tr>
<tr>
<td>285</td>
<td>lcd_xpos_Z[6]</td>
<td>-41.166</td>
<td>5.895</td>
</tr>
<tr>
<td>280</td>
<td>lcd_data_wrap_inst/lcd_data_inst/enemy_pixel_inst_0/u_ctrl/move_right_col[0]</td>
<td>18.346</td>
<td>3.712</td>
</tr>
<tr>
<td>255</td>
<td>lcd_ypos_Z[5]</td>
<td>-43.081</td>
<td>5.949</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C28</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R9C43</td>
<td>100.00%</td>
</tr>
<tr>
<td>R36C36</td>
<td>100.00%</td>
</tr>
<tr>
<td>R36C55</td>
<td>100.00%</td>
</tr>
<tr>
<td>R18C30</td>
<td>100.00%</td>
</tr>
<tr>
<td>R18C42</td>
<td>100.00%</td>
</tr>
<tr>
<td>R36C22</td>
<td>100.00%</td>
</tr>
<tr>
<td>R36C4</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
