// Seed: 1643557043
module module_0 (
    input wor  id_0,
    input tri0 id_1
    , id_3, id_4
);
  assign id_3 = id_4;
  supply0 id_5 = id_1;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_3,
      id_4,
      id_4,
      id_4
  );
  assign id_5 = 1;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input  logic id_0,
    input  wor   id_1,
    output logic id_2
);
  xor primCall (id_2, id_0, id_4, id_1);
  logic id_4;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  always @(posedge id_4 or negedge id_0) id_2 <= id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_16;
  wire id_17;
  wire id_18;
  assign id_15 = id_5 ? 1 : !(1 ? 1 : id_3) & id_1;
endmodule
