<HTML><HEAD><META NAME="GENERATOR" CONTENT="Adobe FrameMaker 5.5/HTML Export Filter"><!-- <LINK REL="STYLESHEET" HREF="PowerMacG3.css"> --><script language="JavaScript" src="frametest.js"></script><TITLE> Core ICs</TITLE></HEAD><BODY BGCOLOR="#ffffff"><a name="top"></a><!-- start of banner --><!--#include virtual="/includes/framesetheader" --><!-- end of banner --><!-- start of path --><table border="0" cellpadding="0" cellspacing="2" width="432">		<tr>	<td scope="row"><font face="Geneva,Helvetica,Arial" size="1">	<b>PATH<img src="../../../images/space.gif" width="6" height="12"></b><a href="http://developer.apple.com/" target="_top">ADC Home</a> &gt; <a href="../../../../index.html#//apple_ref/doc/uid/TP30000440" target="_top">Documentation</a> &gt; <!-- a href="" target="_top" -->Hardware<!-- /a --> 	<b>&gt;</b> Power Macintosh G3 Developer Note		</font></td>	</tr>	</table><!-- end of path --><DIV><!-- top navigation --><P><A HREF="PowerMacG3.22.html"><img src="images/up.gif" border="0" alt="Up"></A> <A HREF="PowerMacG3.24.html"><img src="images/previous.gif" border="0" alt="Previous"></A> <A HREF="PowerMacG3.26.html"><img src="images/next.gif" border="0" alt="Next"></A> <!-- insert Show/Hide frames --><a href="javascript:testFrame()"><script><!--document.write(frameLink);//--></script><!-- end Show/Hide frames --></a></div><!-- end top navigation --><hr><h2 CLASS="H2.Heading2"><A NAME="pgfId=698"> </A>Core ICs</h2><P CLASS="T1.Text1"><A NAME="pgfId=228"> </A>The architecture of the main logic board is designed around five integrated circuits: <A NAME="marker=103"> </A></P><UL><LI CLASS="B1.Bullet1"><A NAME="pgfId=667"> </A>the Grackle (MPC 106 v4) memory controller and PCI bus bridge</LI><LI CLASS="B1.Bullet1"><A NAME="pgfId=5210"> </A>DEC/Intel 21154 PCI-PCI bus bridge</LI><LI CLASS="B1.Bullet1"><A NAME="pgfId=256"> </A>the Paddington I/O subsystem and DMA controller</LI><LI CLASS="B1.Bullet1"><A NAME="pgfId=217"> </A>the Burgundy sound processor</LI><LI CLASS="B1.Bullet1"><A NAME="pgfId=247"> </A>the Cuda soft-power controller</LI><LI CLASS="B1.Bullet1"><A NAME="pgfId=294"> </A>the ATI 3D RAGE 128 GL video subsystem (on the accelerated graphics card)</LI></UL><P CLASS="T1.Text1"><A NAME="pgfId=274"> </A>The computer also uses several standard ICs for I/O support, which include the Ultra DMA/33 controller, the FireWire controller, and the USB controller. This section describes only the core ICs. </P><DIV><H4 CLASS="H3.Heading3"><A NAME="pgfId=258"> </A><A NAME="36075"> </A>Grackle Memory Controller and PCI Bridge IC</H4><P CLASS="T1.Text1"><A NAME="pgfId=2955"> </A>The Grackle IC functions as the bridge between the PowerPC microprocessor bus and the I/O and graphics devices on the PCI buses. It provides buffering and address translation from one bus to the other. <A NAME="marker=2956"> </A></P><P CLASS="T1.Text1"><A NAME="pgfId=2957"> </A>The Grackle IC also provides the control and timing signals for ROM and RAM. The memory control logic supports byte, word, longword, and burst accesses to the system memory. If an access is not aligned to the appropriate address boundary, Grackle generates multiple data transfers on the bus. <A NAME="marker=3218"> </A></P><DIV><H5 CLASS="H4.Heading4"><A NAME="pgfId=2314"> </A>Memory Control</H5><P CLASS="T1.Text1"><A NAME="pgfId=2315"> </A>The Grackle IC controls the system RAM and ROM and provides address multiplexing and refresh signals for the DRAM devices. For information about address multiplexing, see <A HREF="PowerMacG3.4d.html#36390" CLASS="XRef">RAM Address Multiplexing</A>. </P></DIV><DIV><H5 CLASS="H4.Heading4"><A NAME="pgfId=2293"> </A>PCI Bus Bridges<A NAME="marker=2292"> </A></H5><P CLASS="T1.Text1"><A NAME="pgfId=2294"> </A>The Grackle IC acts as a bridge between the processor bus and the PCI expansion buses, converting signals on the PCI bus to the equivalent signals on the processor bus and vice-versa. The PCI bridge functions are performed by two converters. One accepts requests from the processor bus and presents them to the PCI bus. The other converter accepts requests from the PCI bus and provides access to the RAM and ROM on the processor bus. </P><P CLASS="T1.Text1"><A NAME="pgfId=2296"> </A>The PCI bus bridge in the Grackle IC runs synchronously. The processor bus operates at a clock rate of 100&nbsp;MHz, the primary PCI bus operates at 66.67&nbsp;MHz and the secondary PCI bus at 33.33&nbsp;MHz. A Dec/Intel 21154 PCI-to-PCI bus bridge IC synchronizes transactions on the primary and secondary PCI buses for the Grackle IC. Primary PCI bus arbitration is performed by the Apple Gated Clocks II IC. The PCI-to-PCI bridge IC performs arbitration services for the secondary PCI bus. </P><P CLASS="T1.Text1"><A NAME="pgfId=2297"> </A>The PCI bus bridge generates PCI parity as required by the PCI bus specification, but it does not check parity or respond to the parity error signal. </P></DIV></DIV><DIV><H4 CLASS="H3.Heading3"><A NAME="pgfId=259"> </A><A NAME="11221"> </A>Paddington I/O Controller IC</H4><P CLASS="T1.Text1"><A NAME="pgfId=1420"> </A>The Paddington IC is an enhanced I/O controller and DMA engine for Power Macintosh computers using the PCI bus architecture. The Paddington IC in the Power Macintosh G3 is an improved version of the Paddington IC used in the iMac computer. The primary change is improved performance with 100&nbsp;Mbps Ethernet. The changes are for internal operation and are transparent to software. <A NAME="marker=3217"> </A></P><P CLASS="T1.Text1"><A NAME="pgfId=2891"> </A>Paddington also provides power-management control functions for energy saving features included on Power Macintosh computers. The Paddington IC is connected to the secondary PCI bus and uses the 33&nbsp;MHz PCI bus clock. </P><P CLASS="T1.Text1"><A NAME="pgfId=1466"> </A>The Paddington IC includes circuitry equivalent to the Ethernet, ATA-3, SCC, and VIA controller ICs. The functional blocks in the Paddington IC include the following: <A NAME="marker=114"> </A></P><UL><LI CLASS="B1.Bullet1"><A NAME="pgfId=2900"> </A>systemwide interrupt handling</LI><LI CLASS="B1.Bullet1"><A NAME="pgfId=296"> </A>ATA-3 interface controller </LI><LI CLASS="B1.Bullet1"><A NAME="pgfId=1549"> </A>sound control logic and buffers</LI><LI CLASS="B1.Bullet1"><A NAME="pgfId=3120"> </A>10/100 twisted-pair Ethernet controller</LI></UL><P CLASS="T1.Text1"><A NAME="pgfId=1363"> </A>The Paddington IC provides bus interfaces for the following I/O devices:</P><UL><LI CLASS="B1.Bullet1"><A NAME="pgfId=4797"> </A>56K modem card</LI><LI CLASS="B1.Bullet1"><A NAME="pgfId=3040"> </A>VIA system interface to the Cuda IC</LI><LI CLASS="B1.Bullet1"><A NAME="pgfId=1365"> </A>Burgundy sound input and output IC</LI><LI CLASS="B1.Bullet1"><A NAME="pgfId=1946"> </A>64 KB nonvolatile RAM control <A NAME="marker=2718"> </A></LI></UL><P CLASS="T1.Text1"><A NAME="pgfId=1518"> </A>The Paddington IC also contains a serial interface and sound control logic for the Burgundy sound IC. The optional 56&nbsp;Kbps modem uses the serial interface. </P></DIV><DIV><H4 CLASS="H3.Heading3"><A NAME="pgfId=1555"> </A>Burgundy Sound IC </H4><P CLASS="T1.Text1"><A NAME="pgfId=2999"> </A>The <B CLASS="bold">Burgundy </B>sound IC combines a 16-bit digital sound encoder and decoder (codec). The Burgundy IC has the following sound controller features: <A NAME="marker=5464"> </A></P><UL><LI CLASS="B1.Bullet1"><A NAME="pgfId=5087"> </A>Digitizes analog inputs with internal analog to digital converters (A/Ds).</LI><LI CLASS="B1.Bullet1"><A NAME="pgfId=5089"> </A>Creates analog outputs with internal digital to analog converters (DACs).</LI><LI CLASS="B1.Bullet1"><A NAME="pgfId=5092"> </A>Facilitates digital audio routing between the inputs and outputs and CPU.</LI><LI CLASS="B1.Bullet1"><A NAME="pgfId=5093"> </A>Provides digital gain, fade, balance, and mute controls.</LI><LI CLASS="B1.Bullet1"><A NAME="pgfId=5094"> </A>Provides digital tone control.</LI></UL><P CLASS="T1.Text1"><A NAME="pgfId=5088"> </A>For additional information about the audio features, see <A HREF="PowerMacG3.3e.html#15787" CLASS="XRef">Sound System</A>. </P></DIV><DIV><H4 CLASS="H3.Heading3"><A NAME="pgfId=3001"> </A>Cuda IC</H4><P CLASS="T1.Text1"><A NAME="pgfId=3034"> </A>The Cuda IC provides several system functions, including <A NAME="marker=3033"> </A></P><UL><LI CLASS="B1.Bullet1"><A NAME="pgfId=3035"> </A>management of soft system resets</LI><LI CLASS="B1.Bullet1"><A NAME="pgfId=3036"> </A>management of the real-time clock </LI><LI CLASS="B1.Bullet1"><A NAME="pgfId=3037"> </A>software control of the power supply</LI><LI CLASS="B1.Bullet1"><A NAME="pgfId=5270"> </A>I2C bus control for Cuda (master), four DIMM slots, and clock buffer</LI></UL></DIV><DIV><H4 CLASS="H3.Heading3"><A NAME="pgfId=283"> </A>Graphics Controller IC</H4><P CLASS="T1.Text1"><A NAME="pgfId=244"> </A>The ATI 3D RAGE 128 GL graphics controller IC on the accelerated graphics card contains the logic for the video display. The ATI 3D RAGE 128 GL graphics controller includes the following features:<A NAME="marker=187"> </A></P><UL><LI CLASS="B1.Bullet1"><A NAME="pgfId=2381"> </A>advanced 128-bit rendering engine</LI><LI CLASS="B1.Bullet1"><A NAME="pgfId=5680"> </A>architecture optimized to support high-speed SDRAM video memory</LI><LI CLASS="B1.Bullet1"><A NAME="pgfId=3142"> </A>display memory controller, built-in drawing coprocessor, video scaler, color space converter, clock generator, and true color palette video DAC (digital-to-analog converter)</LI><LI CLASS="B1.Bullet1"><A NAME="pgfId=2382"> </A>video CLUT (color lookup table)</LI><LI CLASS="B1.Bullet1"><A NAME="pgfId=2383"> </A>hardware graphics acceleration with a 16-bit Z-buffer</LI><LI CLASS="B1.Bullet1"><A NAME="pgfId=2529"> </A>accelerated QuickDraw 3D rendering up to six times that of software-only acceleration</LI><LI CLASS="B1.Bullet1"><A NAME="pgfId=2384"> </A>true color palette DAC supporting pixel clock rates to 200 MHz for 1600 by 1200 resolution at 90&nbsp;Hz</LI><LI CLASS="B1.Bullet1"><A NAME="pgfId=2385"> </A>graphics and video line buffer for superior video scaling and playback quality</LI><LI CLASS="B1.Bullet1"><A NAME="pgfId=2386"> </A>hardware cursor up to 64 x 64 x 2</LI><LI CLASS="B1.Bullet1"><A NAME="pgfId=2387"> </A>DDC1 and DDC2B+ for plug-and-play monitor support</LI><LI CLASS="B1.Bullet1"><A NAME="pgfId=2762"> </A>graphics control accessible through the QuickDraw, QuickDraw 3D, QuickDraw&nbsp;3D&nbsp;RAVE, and QuickTime APIs</LI></UL><P CLASS="T1.Text1"><A NAME="pgfId=2390"> </A>A separate data bus handles data transfers between the ATI 3D RAGE 128 GL graphics controller and the display memory. The display memory data bus is 64 bits wide, and all data transfers consist of 64 bits at a time. The RAGE IC breaks each 64-bit data transfer into several pixels of the appropriate size for the current display mode--4, 8, 16, 24, or 32&nbsp;bits per pixel. <A NAME="marker=2391"> </A></P><P CLASS="T1.Text1"><A NAME="pgfId=3793"> </A>The ATI 3D RAGE 128 GL graphics controller IC uses several clocks. Its transactions are synchronized with the PCI bus. Data transfers from the frame-buffer RAM are clocked by the MEM_CLK signal. Data transfers to the CLUT and the video output are clocked by the dot clock, which has a different rate for different display monitors. </P><P CLASS="T1.Text1"><A NAME="pgfId=2393"> </A>The 2D graphics accelerator is a fixed-function accelerator for rectangle fill, line draw, polygon fill, panning/scrolling, bit masking, monochrome expansion, and scissoring. </P></DIV><HR>\xA9 1998 Apple Computer, Inc. &#151; (Last Updated 5 Jan 99)<P><A HREF="PowerMacG3.22.html"><img src="images/up.gif" border="0" alt="Up"></A> <A HREF="PowerMacG3.24.html"><img src="images/previous.gif" border="0" alt="Previous"></A> <A HREF="PowerMacG3.26.html"><img src="images/next.gif" border="0" alt="Next"></A>  <!-- insert Show/Hide frames --><a href="javascript:testFrame()"><script><!-- document.write(frameLink);//--></script><!-- end Show/Hide frames --></a></P><!-- start of footer --><!--#include virtual="/includes/framesetfooter" --><!-- end of footer --></BODY></HTML>