strict digraph "" {
	node [label="\N"];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fb42f700e50>",
		fillcolor=turquoise,
		label="19:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"21:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb42f700f50>",
		fillcolor=springgreen,
		label="21:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:BL" -> "21:IF"	[cond="[]",
		lineno=None];
	"Leaf_18:AL"	[def_var="['q']",
		label="Leaf_18:AL"];
	"28:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb42f72d310>",
		fillcolor=springgreen,
		label="28:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"29:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb42f72df10>",
		fillcolor=cadetblue,
		label="29:BS
q = { data[63], data[63:1] };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb42f72df10>]",
		style=filled,
		typ=BlockingSubstitution];
	"28:IF" -> "29:BS"	[cond="['amount']",
		label="(amount == 2'b10)",
		lineno=28];
	"30:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb42f72d350>",
		fillcolor=springgreen,
		label="30:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"28:IF" -> "30:IF"	[cond="['amount']",
		label="!((amount == 2'b10))",
		lineno=28];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fb42f72d250>",
		fillcolor=turquoise,
		label="22:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"24:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb42f72d290>",
		fillcolor=springgreen,
		label="24:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"22:BL" -> "24:IF"	[cond="[]",
		lineno=None];
	"25:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb42f717650>",
		fillcolor=cadetblue,
		label="25:BS
q = { data[62:0], 1'b0 };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb42f717650>]",
		style=filled,
		typ=BlockingSubstitution];
	"25:BS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"27:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb42f717310>",
		fillcolor=cadetblue,
		label="27:BS
q = { data[55:0], 8'b0 };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb42f717310>]",
		style=filled,
		typ=BlockingSubstitution];
	"27:BS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"21:IF" -> "22:BL"	[cond="['ena']",
		label=ena,
		lineno=21];
	"34:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb42f700fd0>",
		fillcolor=springgreen,
		label="34:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"21:IF" -> "34:IF"	[cond="['ena']",
		label="!(ena)",
		lineno=21];
	"29:BS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"24:IF" -> "25:BS"	[cond="['amount']",
		label="(amount == 2'b00)",
		lineno=24];
	"26:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb42f72d2d0>",
		fillcolor=springgreen,
		label="26:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"24:IF" -> "26:IF"	[cond="['amount']",
		label="!((amount == 2'b00))",
		lineno=24];
	"26:IF" -> "28:IF"	[cond="['amount']",
		label="!((amount == 2'b01))",
		lineno=26];
	"26:IF" -> "27:BS"	[cond="['amount']",
		label="(amount == 2'b01)",
		lineno=26];
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fb42f717a10>",
		clk_sens=True,
		fillcolor=gold,
		label="18:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load', 'ena', 'amount', 'data']"];
	"18:AL" -> "19:BL"	[cond="[]",
		lineno=None];
	"35:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb42f72d090>",
		fillcolor=cadetblue,
		label="35:BS
q = data;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb42f72d090>]",
		style=filled,
		typ=BlockingSubstitution];
	"34:IF" -> "35:BS"	[cond="['load']",
		label=load,
		lineno=34];
	"31:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb42f72d390>",
		fillcolor=cadetblue,
		label="31:BS
q = { { data[63], data[63:1] }, data[63:1], data[63:1], data[63:1], data[63:1], data[63:1], data[63:1], data[63:1], data[63:\
1] };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fb42f72d390>]",
		style=filled,
		typ=BlockingSubstitution];
	"31:BS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"30:IF" -> "31:BS"	[cond="['amount']",
		label="(amount == 2'b11)",
		lineno=30];
	"35:BS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
}
