v {xschem version=3.4.6 file_version=1.2}
G {}
K {}
V {}
S {}
E {}
N -660 -230 -660 -100 {lab=VDD}
N -660 -230 -150 -230 {lab=VDD}
N -150 -230 -150 -150 {lab=VDD}
N -300 -230 -300 -160 {lab=VDD}
N -490 -230 -490 -200 {lab=VDD}
N -560 -130 -540 -130 {lab=#net1}
N -560 -130 -560 -60 {lab=#net1}
N -590 -60 -560 -60 {lab=#net1}
N -220 -110 -190 -110 {lab=#net2}
N -780 -170 -540 -170 {lab=Clock}
N -750 -60 -730 -60 {lab=#net3}
N -750 20 -390 20 {lab=Clock}
N -390 -100 -390 20 {lab=Clock}
N -390 -100 -360 -100 {lab=Clock}
N -420 -150 -390 -150 {lab=#net4}
N -390 -150 -390 -120 {lab=#net4}
N -390 -120 -360 -120 {lab=#net4}
N -660 -20 -660 -0 {lab=VSS}
N -660 -0 -300 0 {lab=VSS}
N -300 -60 -300 0 {lab=VSS}
N -300 0 -150 -0 {lab=VSS}
N -150 -70 -150 -0 {lab=VSS}
N -120 20 -120 30 {lab=VDD}
N -120 20 290 20 {lab=VDD}
N 290 20 290 100 {lab=VDD}
N 90 20 90 60 {lab=VDD}
N -150 170 -150 200 {lab=#net5}
N -250 60 -250 130 {lab=#net2}
N -250 130 -210 130 {lab=#net2}
N -250 -40 -250 60 {lab=#net2}
N -30 100 40 100 {lab=#net6}
N 160 140 240 140 {lab=#net7}
N 0 140 40 140 {lab=clk_samp_pre}
N 0 180 40 180 {lab=VSS}
N 20 180 20 240 {lab=VSS}
N 20 240 90 240 {lab=VSS}
N 90 220 90 240 {lab=VSS}
N 290 260 290 280 {lab=VSS}
N 90 280 290 280 {lab=VSS}
N 90 240 90 280 {lab=VSS}
N 220 220 240 220 {lab=VSS}
N 220 220 220 280 {lab=VSS}
N 210 180 240 180 {lab=EOC}
N -90 170 -90 180 {lab=VSS}
N -90 180 0 180 {lab=VSS}
N -110 270 90 270 {lab=VSS}
N -310 130 -310 190 {lab=VDD}
N -400 230 -370 230 {lab=#net8}
N -490 -100 -490 -0 {lab=VSS}
N -230 70 -210 70 {lab=VDD}
N -1030 20 -750 20 {lab=Clock}
N -1030 -200 -760 -200 {lab=Clock}
N -760 -200 -760 -170 {lab=Clock}
N -960 -120 -960 -100 {lab=VDD}
N -960 -120 -660 -120 {lab=VDD}
N -820 -120 -820 -100 {lab=VDD}
N -960 -20 -960 -0 {lab=VSS}
N -960 -0 -660 -0 {lab=VSS}
N -820 -20 -820 -10 {lab=VSS}
N -820 -10 -820 -0 {lab=VSS}
N -470 140 -310 140 {lab=VDD}
N -470 140 -470 190 {lab=VDD}
N -470 270 -470 310 {lab=VSS}
N -470 310 -310 310 {lab=VSS}
N -550 230 -540 230 {lab=clk_sar}
N -240 230 -150 230 {lab=#net5}
N -150 200 -150 230 {lab=#net5}
N -310 270 -310 280 {lab=VSS}
N -310 280 -110 280 {lab=VSS}
N -110 270 -110 280 {lab=VSS}
N -310 280 -310 310 {lab=VSS}
N -550 230 -550 340 {lab=clk_sar}
N -550 340 290 340 {lab=clk_sar}
N -1100 -200 -1030 -200 {lab=Clock}
N -1100 20 -1030 20 {lab=Clock}
N -1200 -200 -1100 -200 {lab=Clock}
N -1200 -200 -1200 -60 {lab=Clock}
N -1200 -60 -1170 -60 {lab=Clock}
N -1100 -120 -960 -120 {lab=VDD}
N -1100 -120 -1100 -100 {lab=VDD}
N -1100 -20 -1100 -0 {lab=VSS}
N -1100 -0 -960 0 {lab=VSS}
N -1200 -60 -1200 20 {lab=Clock}
N -1200 20 -1100 20 {lab=Clock}
N 290 340 390 340 {lab=clk_sar}
N 360 180 380 180 {lab=#net9}
N 490 180 520 180 {lab=clk_sarB}
N 630 180 690 180 {lab=clk_sar}
N 660 180 660 340 {lab=clk_sar}
N 390 340 660 340 {lab=clk_sar}
N 510 80 510 180 {lab=clk_sarB}
N 510 80 530 80 {lab=clk_sarB}
N 420 70 420 140 {lab=VDD}
N 290 70 420 70 {lab=VDD}
N 560 120 560 140 {lab=VDD}
N 420 220 420 280 {lab=VSS}
N 290 280 420 280 {lab=VSS}
N 420 280 560 280 {lab=VSS}
N 560 220 560 280 {lab=VSS}
N -80 -110 -50 -110 {lab=clk_samp_pre}
N -10 -170 -10 -150 {lab=VDD}
N 50 -110 80 -110 {lab=clk_sampB}
N -10 -70 -10 -0 {lab=VSS}
N -150 0 -10 -0 {lab=VSS}
N -60 -110 -60 -40 {lab=clk_samp_pre}
N -0 -40 0 140 {lab=clk_samp_pre}
N -60 -40 -0 -40 {lab=clk_samp_pre}
N -210 -110 -210 -40 {lab=#net2}
N -250 -40 -210 -40 {lab=#net2}
N -90 -110 -80 -110 {lab=clk_samp_pre}
N 120 -170 120 -150 {lab=VDD}
N 180 -110 220 -110 {lab=clk_samp}
N -10 0 120 0 {lab=VSS}
N 120 -70 120 0 {lab=VSS}
C {xor.sym} -490 -150 0 0 {name=x1}
C {Delay_cell.sym} -650 -60 0 0 {name=x2}
C {nand.sym} -300 -110 0 0 {name=x3}
C {FFD_RSpin.sym} -120 100 0 0 {name=x5}
C {Delay_cell.sym} -300 230 0 0 {name=x6}
C {MUX_2to1.sym} 90 140 0 0 {name=x7}
C {MUX_2to1.sym} 290 180 0 0 {name=x8}
C {devices/ipin.sym} -780 -170 0 0 {name=p1 lab=Clock}
C {devices/ipin.sym} -660 -230 0 0 {name=p2 lab=VDD}
C {devices/opin.sym} 70 -110 1 0 {name=p3 lab=clk_sampB}
C {devices/opin.sym} 690 180 0 0 {name=p4 lab=clk_sar}
C {devices/lab_pin.sym} -310 130 1 0 {name=p5 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 560 120 2 0 {name=p6 sig_type=std_logic lab=VDD}
C {devices/ipin.sym} 110 280 3 0 {name=p7 lab=VSS}
C {devices/lab_pin.sym} -540 0 1 0 {name=p8 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} -230 70 1 0 {name=p9 sig_type=std_logic lab=VDD}
C {devices/ipin.sym} 210 180 0 0 {name=p10 lab=EOC}
C {Delay_cell.sym} -810 -60 0 0 {name=x9}
C {Delay_cell.sym} -850 160 0 0 {name=x10
spice_ignore=true}
C {Delay_cell.sym} -830 310 0 0 {name=x11
spice_ignore=true}
C {Delay_cell.sym} -1040 220 0 0 {name=x12
spice_ignore=true}
C {Inverter.sym} 480 180 0 0 {name=x13}
C {Inverter.sym} 620 180 0 0 {name=x14}
C {devices/opin.sym} 530 80 0 0 {name=p11 lab=clk_sarB}
C {devices/lab_pin.sym} 290 20 2 0 {name=p12 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} -10 -170 2 0 {name=p13 sig_type=std_logic lab=VDD}
C {devices/opin.sym} 220 -110 0 0 {name=p14 lab=clk_samp}
C {INV_PG.sym} -130 -110 0 0 {name=x4}
C {INV_PG.sym} 10 -110 0 0 {name=x15}
C {INV_PG.sym} 140 -110 0 0 {name=x16}
C {devices/lab_pin.sym} 120 -170 2 0 {name=p15 sig_type=std_logic lab=VDD}
C {devices/opin.sym} -70 -110 3 0 {name=p16 lab=clk_samp_pre}
C {Delay_cell.sym} -950 -60 0 0 {name=x17}
C {Delay_cell.sym} -1090 -60 0 0 {name=x18}
C {Delay_cell.sym} -460 230 0 0 {name=x19
}
