$comment
	File created using the following command:
		vcd file Register4Bit.msim.vcd -direction
$end
$date
	Tue Oct 18 14:10:47 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Register4Bit_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 1 " CLRN $end
$var reg 4 # D [3:0] $end
$var reg 1 $ LOAD $end
$var wire 1 % Q [3] $end
$var wire 1 & Q [2] $end
$var wire 1 ' Q [1] $end
$var wire 1 ( Q [0] $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / Q[3]~output_o $end
$var wire 1 0 Q[2]~output_o $end
$var wire 1 1 Q[1]~output_o $end
$var wire 1 2 Q[0]~output_o $end
$var wire 1 3 LOAD~input_o $end
$var wire 1 4 CLK~input_o $end
$var wire 1 5 inst1~combout $end
$var wire 1 6 D[3]~input_o $end
$var wire 1 7 CLRN~input_o $end
$var wire 1 8 inst5~q $end
$var wire 1 9 D[2]~input_o $end
$var wire 1 : inst4~q $end
$var wire 1 ; D[1]~input_o $end
$var wire 1 < inst3~q $end
$var wire 1 = D[0]~input_o $end
$var wire 1 > inst~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
b101 #
0$
0(
0'
0&
0%
0)
1*
x+
1,
1-
1.
0/
00
01
02
03
04
05
06
17
08
19
0:
0;
0<
1=
0>
$end
#30000
1!
14
#60000
1$
0!
13
04
#90000
1!
14
15
1>
1:
10
12
1(
1&
#120000
0$
0!
03
04
05
#150000
1!
14
#180000
0!
04
#210000
1!
14
#240000
0!
04
#270000
1!
14
#300000
0!
04
#330000
1!
14
#360000
0!
04
#390000
1!
14
#420000
0!
04
#450000
1!
14
#480000
0!
04
#510000
1!
14
#540000
0!
04
#570000
1!
14
#600000
0!
04
#630000
1!
14
#660000
0!
04
#690000
1!
14
#720000
0!
04
#750000
1!
14
#780000
0!
04
#810000
1!
14
#840000
0!
04
#870000
1!
14
#900000
0!
04
#930000
1!
14
#960000
0!
04
#990000
1!
14
#1000000
