blk_mem.v,verilog,xil_defaultlib,../../../../pipeline_CPU.srcs/sources_1/ip/blk_mem/sim/blk_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
