//! USB_FS and OTG_FS device mode peripheral driver
//! Note that this currently only implements device mode
//!
//! <div class="warning">
//! There's a lot of TODOs and panics where things are not implemented
//! </div>
//!
//! List of things that is tested
//! Untested but expected to work items are noted as well
//!
//! Control Pipe:
//! - [x] Recieve `SETUP` packet (Host -> Dev)
//! - [x] Send `IN` packet (Dev -> Host).
//! - [x] Recieve `OUT` packet (Host -> Dev).
//!
//! Other Endpoints:
//! - [x] Interrupt Out
//! - [x] Interrupt In
//! - [ ] Bulk Out (Expected to work but not tested)
//! - [ ] Bulk In (Expected to work but not tested)
//!
//! Other Features:
//! - [ ] Set endpoint stall
//! - [ ] Get endpoint stall status
//! - [ ] Remote wakeup
//!

use core::future::poll_fn;
use core::marker::PhantomData;
use core::task::Poll;

use ch32_metapac::otg::vals::{EpRxResponse, EpTxResponse, UsbToken};
use embassy_sync::waitqueue::AtomicWaker;
use embassy_usb_driver::{Direction, EndpointAddress, EndpointInfo, EndpointType, Event};
use endpoint::{ControlPipe, Endpoint};
use crate::usb::{Dir, EndpointBufferAllocator, EndpointDataBuffer, In, Out};

use crate::gpio::{AFType, Speed};
use crate::interrupt::typelevel::Interrupt;
use crate::{interrupt, peripherals, Peripheral, RccPeripheral};

pub mod endpoint;

// TODO: We technically support 16, but we only allow 8 for now (0, 1-7).
const MAX_NR_EP: usize = 8;
const EP_MAX_PACKET_SIZE: u16 = 64;

const NEW_AW: AtomicWaker = AtomicWaker::new();
static BUS_WAKER: AtomicWaker = NEW_AW;
static EP_WAKERS: [AtomicWaker; MAX_NR_EP] = [NEW_AW; MAX_NR_EP];

pub struct InterruptHandler<T: Instance> {
    _phantom: PhantomData<T>,
}

impl<T: Instance> interrupt::typelevel::Handler<T::Interrupt> for InterruptHandler<T> {
    unsafe fn on_interrupt() {
        let regs = T::regs();
        let int_fg = regs.int_fg().read();

        if int_fg.fifo_ov() {
            panic!("overflow");
        }

        // All the interrupt we handle
        if int_fg.suspend() || int_fg.transfer() || int_fg.bus_rst() {
            T::Interrupt::disable();

            // Bus stuff we wakup bus
            if int_fg.bus_rst() || int_fg.suspend() {
                BUS_WAKER.wake();
            }

            if int_fg.transfer() {
                let status = regs.int_st().read();

                let token = status.mask_token();
                match token {
                    UsbToken::IN | UsbToken::OUT => {
                        let ep = status.mask_uis_endp();

                        if ep as usize >= MAX_NR_EP {
                            error!("[USBFS] Unexpected EP: {} got token: {:#x}", ep, token.to_bits());
                        } else {
                            EP_WAKERS[ep as usize].wake();
                        }
                    }
                    UsbToken::SETUP => {
                        EP_WAKERS[0].wake();
                    }
                    UsbToken::RSVD => panic!("rsvd token"),
                }
            }
        }

        // Clear the host sof, we are in device mode.... It's garbage
        if int_fg.hst_sof() {
            regs.int_fg().write(|v| v.set_hst_sof(true));
        }
    }
}

pub struct Driver<'d, T: Instance, const NR_EP: usize> {
    phantom: PhantomData<&'d mut T>,
    allocator: EndpointBufferAllocator<'d, NR_EP>,
    next_ep_addr: u8,
}

impl<'d, T, const NR_EP: usize> Driver<'d, T, NR_EP>
where
    T: Instance,
{
    pub fn new(
        _usb: impl Peripheral<P = T> + 'd,
        // _irq: impl interrupt::typelevel::Binding<T::Interrupt, InterruptHandler<T>> + 'd,
        dp: impl Peripheral<P = impl crate::gpio::Pin> + 'd,
        dm: impl Peripheral<P = impl crate::gpio::Pin> + 'd,
        ep_buffer: &'d mut [EndpointDataBuffer; NR_EP],
    ) -> Self {
        assert!(ep_buffer.len() > 0);
        let dp = dp.into_ref();
        let dm = dm.into_ref();

        dp.set_as_af_output(AFType::OutputPushPull, Speed::High);
        dm.set_as_af_output(AFType::OutputPushPull, Speed::High);

        T::enable_and_reset();

        let allocator = EndpointBufferAllocator::new(ep_buffer);

        Self {
            phantom: PhantomData,
            allocator,
            // 0 is reserved for the control endpoint
            next_ep_addr: 1,
        }
    }

    fn alloc_ep_address(&mut self) -> u8 {
        if self.next_ep_addr as usize >= MAX_NR_EP {
            panic!("ep addr overflow")
        }

        let addr = self.next_ep_addr;
        self.next_ep_addr += 1;
        addr
    }

    fn alloc_endpoint<D: Dir>(
        &mut self,
        ep_type: EndpointType,
        max_packet_size: u16,
        interval_ms: u8,
        dir: Direction,
    ) -> Result<Endpoint<'d, T, D>, embassy_usb_driver::EndpointAllocError> {
        let ep_addr = self.alloc_ep_address();
        let data = self.allocator.alloc_endpoint(max_packet_size)?;

        Ok(Endpoint::new(
            EndpointInfo {
                // todo fix in embassy usb driver ep_addr should be u8 with top bit unset
                addr: EndpointAddress::from_parts(ep_addr as usize, dir),
                ep_type,
                max_packet_size,
                interval_ms,
            },
            data,
        ))
    }
}

impl<'d, T: Instance, const NR_EP: usize> embassy_usb_driver::Driver<'d> for Driver<'d, T, NR_EP> {
    type EndpointOut = Endpoint<'d, T, Out>;

    type EndpointIn = Endpoint<'d, T, In>;

    type ControlPipe = ControlPipe<'d, T>;

    type Bus = Bus<'d, T>;

    fn alloc_endpoint_out(
        &mut self,
        ep_type: embassy_usb_driver::EndpointType,
        max_packet_size: u16,
        interval_ms: u8,
    ) -> Result<Self::EndpointOut, embassy_usb_driver::EndpointAllocError> {
        self.alloc_endpoint(ep_type, max_packet_size, interval_ms, Direction::Out)
    }

    fn alloc_endpoint_in(
        &mut self,
        ep_type: embassy_usb_driver::EndpointType,
        max_packet_size: u16,
        interval_ms: u8,
    ) -> Result<Self::EndpointIn, embassy_usb_driver::EndpointAllocError> {
        self.alloc_endpoint(ep_type, max_packet_size, interval_ms, Direction::In)
    }

    fn start(mut self, control_max_packet_size: u16) -> (Self::Bus, Self::ControlPipe) {
        assert!(control_max_packet_size <= EP_MAX_PACKET_SIZE);
        let regs = T::regs();

        regs.uep_rx_ctrl(0).write(|v| v.set_mask_r_res(EpRxResponse::NAK));

        regs.ctrl().write(|w| {
            w.set_clr_all(true);
            w.set_reset_sie(true);
        });

        embassy_time::block_for(embassy_time::Duration::from_micros(10));

        // Clear all
        regs.ctrl().write(|_| {});

        regs.int_en().write(|w| {
            // w.set_dev_nak(true);
            // w.set_fifo_ov(true);

            // Host SOF is ignored, not our usecase here

            w.set_suspend(true);
            w.set_transfer(true);
            w.set_bus_rst(true);
        });

        regs.ctrl().write(|w| {
            w.set_int_busy(true);
            w.set_dma_en(true);
            w.set_dev_pu_en(true);
        });

        let ep0_buf = self.allocator.alloc_endpoint(control_max_packet_size).unwrap();
        regs.uep_dma(0).write_value(ep0_buf.addr() as u32);

        regs.uep_rx_ctrl(0).write(|w| w.set_mask_r_res(EpRxResponse::ACK));
        regs.uep_tx_ctrl(0).write(|w| w.set_mask_t_res(EpTxResponse::NAK));

        critical_section::with(|_cs| {
            T::Interrupt::unpend();
            unsafe {
                T::Interrupt::enable();
            }
        });

        (
            Bus {
                _phantom: PhantomData,
                inited: false,
            },
            ControlPipe::new(ep0_buf),
        )
    }
}

pub struct Bus<'d, T> {
    _phantom: PhantomData<&'d T>,
    inited: bool,
}

impl<'d, T: Instance> Bus<'d, T> {
    fn bus_reset(&mut self) {
        let regs = T::regs();

        // Reset device address
        regs.dev_ad().write(|v| {
            v.set_mask_usb_addr(0);
        });

        // Reset endpoint state on bus reset
        // EP0 get ACK/NAK so it can recieve setup
        regs.uep_rx_ctrl(0).write(|v| v.set_mask_r_res(EpRxResponse::ACK));
        regs.uep_tx_ctrl(0).write(|v| v.set_mask_t_res(EpTxResponse::NAK));

        // Mark all other EPs as NAK
        for i in 1..=7 {
            use embassy_usb_driver::Bus;
            regs.uep_rx_ctrl(i).write(|v| v.set_mask_r_res(EpRxResponse::NAK));
            regs.uep_tx_ctrl(i).write(|v| v.set_mask_t_res(EpTxResponse::NAK));

            // It looks like the HW has a bug, after reset, all EP Tx/Rx
            // are set to enabled. So we disable them here after bus reset.
            self.endpoint_set_enabled(EndpointAddress::from_parts(i, Direction::In), false);
            self.endpoint_set_enabled(EndpointAddress::from_parts(i, Direction::Out), false);
        }
    }
}

impl<'d, T> embassy_usb_driver::Bus for Bus<'d, T>
where
    T: Instance,
{
    async fn enable(&mut self) {
        let regs = T::regs();

        // Enable the port
        regs.udev_ctrl().write(|w| {
            // Pull Down needs to be disabled because that is for HOST
            w.set_pd_dis(true);
            w.set_port_en(true);
        });

        // Do a bus reset on "enable"
        self.bus_reset();
    }

    async fn disable(&mut self) {
        trace!("disable")
    }

    async fn poll(&mut self) -> embassy_usb_driver::Event {
        // TODO: VBUS detection
        if !self.inited {
            self.inited = true;
            return Event::PowerDetected;
        }

        poll_fn(|ctx| {
            BUS_WAKER.register(ctx.waker());

            let poll_res = {
                let regs = T::regs();
                let interrupt_flags = regs.int_fg().read();

                // Either Suspend or Resume has happened
                if interrupt_flags.suspend() {
                    // Clear suspend flag
                    regs.int_fg().write(|v| v.set_suspend(true));

                    if regs.mis_st().read().suspend() {
                        Poll::Ready(Event::Suspend)
                    } else {
                        Poll::Ready(Event::Resume)
                    }
                } else if interrupt_flags.bus_rst() {
                    trace!("bus: reset");
                    self.bus_reset();

                    regs.int_fg().write(|v| {
                        v.set_bus_rst(true);
                    });

                    Poll::Ready(Event::Reset)
                } else {
                    Poll::Pending
                }
            };
            unsafe { T::Interrupt::enable() };
            poll_res
        })
        .await
    }

    fn endpoint_set_enabled(&mut self, ep_addr: EndpointAddress, enabled: bool) {
        #[cfg(feature="defmt")]
        trace!(
            "[USBFS] Endpoint: {}, {}: Set enable={}",
            ep_addr.index(),
            ep_addr.direction(),
            enabled
        );
        let regs = T::regs();

        match (ep_addr.index(), ep_addr.direction()) {
            (4, Direction::In) => regs.uep4_1_mod().modify(|v| {
                v.set_uep4_tx_en(enabled);
            }),
            (4, Direction::Out) => regs.uep4_1_mod().modify(|v| {
                v.set_uep4_rx_en(enabled);
            }),
            (1, Direction::In) => regs.uep4_1_mod().modify(|v| {
                v.set_uep1_tx_en(enabled);
            }),
            (1, Direction::Out) => regs.uep4_1_mod().modify(|v| {
                v.set_uep1_rx_en(enabled);
            }),

            (2, Direction::In) => regs.uep2_3_mod().modify(|v| {
                v.set_uep2_tx_en(enabled);
            }),
            (2, Direction::Out) => regs.uep2_3_mod().modify(|v| {
                v.set_uep2_rx_en(enabled);
            }),
            (3, Direction::In) => regs.uep2_3_mod().modify(|v| {
                v.set_uep3_tx_en(enabled);
            }),
            (3, Direction::Out) => regs.uep2_3_mod().modify(|v| {
                v.set_uep3_rx_en(enabled);
            }),

            (5, Direction::In) => regs.uep5_6_mod().modify(|v| {
                v.set_uep5_tx_en(enabled);
            }),
            (5, Direction::Out) => regs.uep5_6_mod().modify(|v| {
                v.set_uep5_rx_en(enabled);
            }),
            (6, Direction::In) => regs.uep5_6_mod().modify(|v| {
                v.set_uep6_tx_en(enabled);
            }),
            (6, Direction::Out) => regs.uep5_6_mod().modify(|v| {
                v.set_uep6_rx_en(enabled);
            }),

            (7, Direction::In) => regs.uep7_mod().modify(|v| {
                v.set_uep7_tx_en(enabled);
            }),
            (7, Direction::Out) => regs.uep7_mod().modify(|v| {
                v.set_uep7_rx_en(enabled);
            }),

            _ => {
                #[cfg(feature = "defmt")]
                defmt::panic!("setting non-existent endpoint {} to {}", ep_addr, enabled);
                #[cfg(not(feature = "defmt"))]
                panic!()
            }
        }
        EP_WAKERS[ep_addr.index() as usize].wake();
    }

    fn endpoint_set_stalled(&mut self, _ep_addr: EndpointAddress, _stalled: bool) {
        todo!()
    }

    fn endpoint_is_stalled(&mut self, _ep_addr: EndpointAddress) -> bool {
        todo!()
    }

    async fn remote_wakeup(&mut self) -> Result<(), embassy_usb_driver::Unsupported> {
        todo!()
    }
}

pin_trait!(DpPin, Instance);
pin_trait!(DmPin, Instance);

trait SealedInstance: RccPeripheral {
    fn regs() -> crate::pac::otg::Usbd;
}

/// OTG_FS peripheral instance
#[allow(private_bounds)]
pub trait Instance: SealedInstance + 'static {
    type Interrupt: interrupt::typelevel::Interrupt;
}

foreach_peripheral!(
    (otg, $inst:ident) => {
        impl SealedInstance for peripherals::$inst {
            fn regs() -> crate::pac::otg::Usbd {
                // datasheet
                unsafe { crate::pac::otg::Usbd::from_ptr(crate::pac::OTG_FS.as_ptr()) }
            }
        }

        impl Instance for peripherals::$inst {
            type Interrupt = crate::_generated::peripheral_interrupts::$inst::GLOBAL;
        }
    };
);
