// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module test_test_Pipeline_VITIS_LOOP_37_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        arg1_r_9_reload,
        arg1_r_10_reload,
        arg1_r_11_reload,
        arg1_r_12_reload,
        arg1_r_13_reload,
        arg1_r_14_reload,
        arg1_r_15_reload,
        conv36,
        arg2_r_14_reload,
        arg2_r_15_reload,
        arg2_r_13_reload,
        arg2_r_12_reload,
        arg2_r_11_reload,
        arg2_r_10_reload,
        arg2_r_9_reload,
        add_6219_out,
        add_6219_out_ap_vld,
        add_5218_out,
        add_5218_out_ap_vld,
        add_4217_out,
        add_4217_out_ap_vld,
        add_3216_out,
        add_3216_out_ap_vld,
        add_2215_out,
        add_2215_out_ap_vld,
        add_1214_out,
        add_1214_out_ap_vld,
        add213_out,
        add213_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] arg1_r_9_reload;
input  [31:0] arg1_r_10_reload;
input  [31:0] arg1_r_11_reload;
input  [31:0] arg1_r_12_reload;
input  [31:0] arg1_r_13_reload;
input  [31:0] arg1_r_14_reload;
input  [31:0] arg1_r_15_reload;
input  [31:0] conv36;
input  [31:0] arg2_r_14_reload;
input  [31:0] arg2_r_15_reload;
input  [31:0] arg2_r_13_reload;
input  [31:0] arg2_r_12_reload;
input  [31:0] arg2_r_11_reload;
input  [31:0] arg2_r_10_reload;
input  [31:0] arg2_r_9_reload;
output  [63:0] add_6219_out;
output   add_6219_out_ap_vld;
output  [63:0] add_5218_out;
output   add_5218_out_ap_vld;
output  [63:0] add_4217_out;
output   add_4217_out_ap_vld;
output  [63:0] add_3216_out;
output   add_3216_out_ap_vld;
output  [63:0] add_2215_out;
output   add_2215_out_ap_vld;
output  [63:0] add_1214_out;
output   add_1214_out_ap_vld;
output  [63:0] add213_out;
output   add213_out_ap_vld;

reg ap_idle;
reg add_6219_out_ap_vld;
reg add_5218_out_ap_vld;
reg add_4217_out_ap_vld;
reg add_3216_out_ap_vld;
reg add_2215_out_ap_vld;
reg add_1214_out_ap_vld;
reg add213_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln37_fu_346_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] conv36_cast_fu_299_p1;
reg   [63:0] conv36_cast_reg_1082;
wire   [63:0] zext_ln50_fu_395_p1;
reg   [63:0] zext_ln50_reg_1090;
wire  signed [2:0] sub_ln35_30_fu_486_p2;
reg  signed [2:0] sub_ln35_30_reg_1099;
wire   [0:0] icmp_ln50_1_fu_492_p2;
reg   [0:0] icmp_ln50_1_reg_1104;
wire  signed [3:0] sext_ln50_1_fu_508_p1;
reg  signed [3:0] sext_ln50_1_reg_1109;
wire   [0:0] icmp_ln50_2_fu_512_p2;
reg   [0:0] icmp_ln50_2_reg_1114;
wire   [3:0] sub_ln35_fu_522_p2;
reg   [3:0] sub_ln35_reg_1119;
wire   [0:0] icmp_ln50_3_fu_538_p2;
reg   [0:0] icmp_ln50_3_reg_1125;
wire   [0:0] icmp_ln50_4_fu_544_p2;
reg   [0:0] icmp_ln50_4_reg_1131;
reg   [63:0] arr_71_fu_100;
wire   [63:0] arr_fu_431_p2;
wire    ap_loop_init;
wire    ap_block_pp0_stage0;
reg   [63:0] arr_72_fu_104;
wire   [63:0] arr_78_fu_476_p2;
reg   [63:0] arr_73_fu_108;
wire   [63:0] arr_79_fu_642_p2;
reg   [63:0] arr_74_fu_112;
wire   [63:0] arr_80_fu_699_p2;
reg   [63:0] arr_75_fu_116;
wire   [63:0] arr_81_fu_755_p2;
reg   [63:0] arr_76_fu_120;
wire   [63:0] arr_82_fu_819_p2;
reg   [63:0] arr_77_fu_124;
wire   [63:0] arr_83_fu_870_p2;
reg   [3:0] i_2_fu_128;
wire   [3:0] add_ln37_fu_550_p2;
wire    ap_block_pp0_stage0_01001;
wire   [31:0] mul_ln50_fu_271_p0;
wire   [31:0] mul_ln50_fu_271_p1;
wire   [31:0] mul_ln50_1_fu_275_p0;
wire   [31:0] mul_ln50_1_fu_275_p1;
wire   [31:0] mul_ln50_2_fu_279_p0;
wire   [31:0] mul_ln50_2_fu_279_p1;
wire   [31:0] mul_ln50_3_fu_283_p0;
wire   [31:0] mul_ln50_3_fu_283_p1;
wire   [31:0] mul_ln50_4_fu_287_p0;
wire   [31:0] mul_ln50_4_fu_287_p1;
wire   [31:0] mul_ln50_5_fu_291_p0;
wire   [31:0] mul_ln50_5_fu_291_p1;
wire   [31:0] mul_ln50_6_fu_295_p0;
wire   [31:0] mul_ln50_6_fu_295_p1;
wire   [31:0] tmp_fu_364_p18;
wire   [3:0] empty_fu_358_p2;
wire   [0:0] tmp_13_fu_409_p3;
wire   [63:0] mul_ln50_fu_271_p2;
wire   [63:0] select_ln50_1_fu_417_p3;
wire   [63:0] and_ln50_fu_425_p2;
wire   [0:0] tmp_12_fu_401_p3;
wire   [31:0] select_ln50_fu_445_p3;
wire   [0:0] icmp_ln50_fu_456_p2;
wire   [63:0] mul_ln50_1_fu_275_p2;
wire   [63:0] select_ln50_3_fu_462_p3;
wire   [63:0] and_ln50_1_fu_470_p2;
wire   [2:0] select_ln50_2_fu_437_p3;
wire   [2:0] zext_ln35_fu_482_p1;
wire   [2:0] zext_ln35_1_fu_498_p1;
wire   [2:0] sub_ln35_31_fu_502_p2;
wire   [3:0] zext_ln51_fu_518_p1;
wire   [1:0] tmp_14_fu_528_p4;
wire  signed [3:0] tmp_2_fu_589_p17;
wire   [31:0] tmp_2_fu_589_p18;
wire   [63:0] mul_ln50_2_fu_279_p2;
wire   [63:0] select_ln50_4_fu_629_p3;
wire   [63:0] and_ln50_2_fu_636_p2;
wire   [31:0] tmp_3_fu_648_p18;
wire   [63:0] mul_ln50_3_fu_283_p2;
wire   [63:0] select_ln50_5_fu_686_p3;
wire   [63:0] and_ln50_3_fu_693_p2;
wire   [31:0] tmp_4_fu_705_p18;
wire   [63:0] mul_ln50_4_fu_287_p2;
wire   [63:0] select_ln50_6_fu_742_p3;
wire   [63:0] and_ln50_4_fu_749_p2;
wire   [3:0] zext_ln51_1_fu_761_p1;
wire   [3:0] sub_ln35_1_fu_764_p2;
wire   [31:0] tmp_5_fu_769_p18;
wire   [63:0] mul_ln50_5_fu_291_p2;
wire   [63:0] select_ln50_7_fu_806_p3;
wire   [63:0] and_ln50_5_fu_813_p2;
wire   [3:0] zext_ln51_2_fu_825_p1;
wire   [3:0] tmp_6_fu_834_p17;
wire   [31:0] tmp_6_fu_834_p18;
wire   [63:0] mul_ln50_6_fu_295_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [63:0] mul_ln50_1_fu_275_p00;
wire   [63:0] mul_ln50_2_fu_279_p00;
wire   [63:0] mul_ln50_3_fu_283_p00;
wire   [63:0] mul_ln50_4_fu_287_p00;
wire   [63:0] mul_ln50_5_fu_291_p00;
wire   [63:0] mul_ln50_6_fu_295_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

test_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U37(
    .din0(mul_ln50_fu_271_p0),
    .din1(mul_ln50_fu_271_p1),
    .dout(mul_ln50_fu_271_p2)
);

test_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U38(
    .din0(mul_ln50_1_fu_275_p0),
    .din1(mul_ln50_1_fu_275_p1),
    .dout(mul_ln50_1_fu_275_p2)
);

test_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U39(
    .din0(mul_ln50_2_fu_279_p0),
    .din1(mul_ln50_2_fu_279_p1),
    .dout(mul_ln50_2_fu_279_p2)
);

test_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U40(
    .din0(mul_ln50_3_fu_283_p0),
    .din1(mul_ln50_3_fu_283_p1),
    .dout(mul_ln50_3_fu_283_p2)
);

test_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U41(
    .din0(mul_ln50_4_fu_287_p0),
    .din1(mul_ln50_4_fu_287_p1),
    .dout(mul_ln50_4_fu_287_p2)
);

test_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U42(
    .din0(mul_ln50_5_fu_291_p0),
    .din1(mul_ln50_5_fu_291_p1),
    .dout(mul_ln50_5_fu_291_p2)
);

test_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U43(
    .din0(mul_ln50_6_fu_295_p0),
    .din1(mul_ln50_6_fu_295_p1),
    .dout(mul_ln50_6_fu_295_p2)
);

test_mux_16_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_16_4_32_1_1_U44(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(32'd0),
    .din5(32'd0),
    .din6(32'd0),
    .din7(32'd0),
    .din8(32'd0),
    .din9(arg1_r_9_reload),
    .din10(arg1_r_10_reload),
    .din11(arg1_r_11_reload),
    .din12(arg1_r_12_reload),
    .din13(arg1_r_13_reload),
    .din14(arg1_r_14_reload),
    .din15(arg1_r_15_reload),
    .din16(i_2_fu_128),
    .dout(tmp_fu_364_p18)
);

test_mux_16_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_16_4_32_1_1_U45(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(32'd0),
    .din5(32'd0),
    .din6(32'd0),
    .din7(32'd0),
    .din8(32'd0),
    .din9(32'd0),
    .din10(32'd0),
    .din11(32'd0),
    .din12(32'd0),
    .din13(arg2_r_13_reload),
    .din14(arg2_r_14_reload),
    .din15(arg2_r_15_reload),
    .din16(tmp_2_fu_589_p17),
    .dout(tmp_2_fu_589_p18)
);

test_mux_16_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_16_4_32_1_1_U46(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(32'd0),
    .din5(32'd0),
    .din6(32'd0),
    .din7(32'd0),
    .din8(32'd0),
    .din9(32'd0),
    .din10(32'd0),
    .din11(32'd0),
    .din12(arg2_r_12_reload),
    .din13(arg2_r_13_reload),
    .din14(arg2_r_14_reload),
    .din15(arg2_r_15_reload),
    .din16(sext_ln50_1_reg_1109),
    .dout(tmp_3_fu_648_p18)
);

test_mux_16_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_16_4_32_1_1_U47(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(32'd0),
    .din5(32'd0),
    .din6(32'd0),
    .din7(32'd0),
    .din8(32'd0),
    .din9(32'd0),
    .din10(32'd0),
    .din11(arg2_r_11_reload),
    .din12(arg2_r_12_reload),
    .din13(arg2_r_13_reload),
    .din14(arg2_r_14_reload),
    .din15(arg2_r_15_reload),
    .din16(sub_ln35_reg_1119),
    .dout(tmp_4_fu_705_p18)
);

test_mux_16_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_16_4_32_1_1_U48(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(32'd0),
    .din5(32'd0),
    .din6(32'd0),
    .din7(32'd0),
    .din8(32'd0),
    .din9(32'd0),
    .din10(arg2_r_10_reload),
    .din11(arg2_r_11_reload),
    .din12(arg2_r_12_reload),
    .din13(arg2_r_13_reload),
    .din14(arg2_r_14_reload),
    .din15(arg2_r_15_reload),
    .din16(sub_ln35_1_fu_764_p2),
    .dout(tmp_5_fu_769_p18)
);

test_mux_16_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_16_4_32_1_1_U49(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(32'd0),
    .din5(32'd0),
    .din6(32'd0),
    .din7(32'd0),
    .din8(32'd0),
    .din9(arg2_r_9_reload),
    .din10(arg2_r_10_reload),
    .din11(arg2_r_11_reload),
    .din12(arg2_r_12_reload),
    .din13(arg2_r_13_reload),
    .din14(arg2_r_14_reload),
    .din15(arg2_r_15_reload),
    .din16(tmp_6_fu_834_p17),
    .dout(tmp_6_fu_834_p18)
);

test_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            arr_71_fu_100 <= 64'd0;
        end else if (((icmp_ln37_fu_346_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            arr_71_fu_100 <= arr_fu_431_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            arr_72_fu_104 <= 64'd0;
        end else if (((icmp_ln37_fu_346_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            arr_72_fu_104 <= arr_78_fu_476_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            arr_73_fu_108 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            arr_73_fu_108 <= arr_79_fu_642_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            arr_74_fu_112 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            arr_74_fu_112 <= arr_80_fu_699_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            arr_75_fu_116 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            arr_75_fu_116 <= arr_81_fu_755_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            arr_76_fu_120 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            arr_76_fu_120 <= arr_82_fu_819_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            arr_77_fu_124 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            arr_77_fu_124 <= arr_83_fu_870_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_2_fu_128 <= 4'd15;
        end else if (((icmp_ln37_fu_346_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_2_fu_128 <= add_ln37_fu_550_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv36_cast_reg_1082[31 : 0] <= conv36_cast_fu_299_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln37_fu_346_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln50_1_reg_1104 <= icmp_ln50_1_fu_492_p2;
        icmp_ln50_2_reg_1114 <= icmp_ln50_2_fu_512_p2;
        icmp_ln50_3_reg_1125 <= icmp_ln50_3_fu_538_p2;
        icmp_ln50_4_reg_1131 <= icmp_ln50_4_fu_544_p2;
        sext_ln50_1_reg_1109 <= sext_ln50_1_fu_508_p1;
        sub_ln35_30_reg_1099 <= sub_ln35_30_fu_486_p2;
        sub_ln35_reg_1119 <= sub_ln35_fu_522_p2;
        zext_ln50_reg_1090[31 : 0] <= zext_ln50_fu_395_p1[31 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln37_fu_346_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add213_out_ap_vld = 1'b1;
    end else begin
        add213_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln37_fu_346_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_1214_out_ap_vld = 1'b1;
    end else begin
        add_1214_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln37_fu_346_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_2215_out_ap_vld = 1'b1;
    end else begin
        add_2215_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln37_fu_346_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_3216_out_ap_vld = 1'b1;
    end else begin
        add_3216_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln37_fu_346_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_4217_out_ap_vld = 1'b1;
    end else begin
        add_4217_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln37_fu_346_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_5218_out_ap_vld = 1'b1;
    end else begin
        add_5218_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln37_fu_346_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_6219_out_ap_vld = 1'b1;
    end else begin
        add_6219_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln37_fu_346_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add213_out = arr_71_fu_100;

assign add_1214_out = arr_72_fu_104;

assign add_2215_out = arr_73_fu_108;

assign add_3216_out = arr_74_fu_112;

assign add_4217_out = arr_75_fu_116;

assign add_5218_out = arr_76_fu_120;

assign add_6219_out = arr_77_fu_124;

assign add_ln37_fu_550_p2 = ($signed(i_2_fu_128) + $signed(4'd15));

assign and_ln50_1_fu_470_p2 = (select_ln50_3_fu_462_p3 & mul_ln50_1_fu_275_p2);

assign and_ln50_2_fu_636_p2 = (select_ln50_4_fu_629_p3 & mul_ln50_2_fu_279_p2);

assign and_ln50_3_fu_693_p2 = (select_ln50_5_fu_686_p3 & mul_ln50_3_fu_283_p2);

assign and_ln50_4_fu_749_p2 = (select_ln50_6_fu_742_p3 & mul_ln50_4_fu_287_p2);

assign and_ln50_5_fu_813_p2 = (select_ln50_7_fu_806_p3 & mul_ln50_5_fu_291_p2);

assign and_ln50_fu_425_p2 = (select_ln50_1_fu_417_p3 & mul_ln50_fu_271_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign arr_78_fu_476_p2 = (and_ln50_1_fu_470_p2 + arr_72_fu_104);

assign arr_79_fu_642_p2 = (and_ln50_2_fu_636_p2 + arr_73_fu_108);

assign arr_80_fu_699_p2 = (and_ln50_3_fu_693_p2 + arr_74_fu_112);

assign arr_81_fu_755_p2 = (and_ln50_4_fu_749_p2 + arr_75_fu_116);

assign arr_82_fu_819_p2 = (and_ln50_5_fu_813_p2 + arr_76_fu_120);

assign arr_83_fu_870_p2 = (mul_ln50_6_fu_295_p2 + arr_77_fu_124);

assign arr_fu_431_p2 = (and_ln50_fu_425_p2 + arr_71_fu_100);

assign conv36_cast_fu_299_p1 = conv36;

assign empty_fu_358_p2 = ($signed(i_2_fu_128) + $signed(4'd9));

assign icmp_ln37_fu_346_p2 = ((i_2_fu_128 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln50_1_fu_492_p2 = ((empty_fu_358_p2 > 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln50_2_fu_512_p2 = ((empty_fu_358_p2 > 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln50_3_fu_538_p2 = ((tmp_14_fu_528_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln50_4_fu_544_p2 = ((empty_fu_358_p2 > 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_456_p2 = ((empty_fu_358_p2 > 4'd6) ? 1'b1 : 1'b0);

assign mul_ln50_1_fu_275_p0 = mul_ln50_1_fu_275_p00;

assign mul_ln50_1_fu_275_p00 = select_ln50_fu_445_p3;

assign mul_ln50_1_fu_275_p1 = zext_ln50_fu_395_p1;

assign mul_ln50_2_fu_279_p0 = mul_ln50_2_fu_279_p00;

assign mul_ln50_2_fu_279_p00 = tmp_2_fu_589_p18;

assign mul_ln50_2_fu_279_p1 = zext_ln50_reg_1090;

assign mul_ln50_3_fu_283_p0 = mul_ln50_3_fu_283_p00;

assign mul_ln50_3_fu_283_p00 = tmp_3_fu_648_p18;

assign mul_ln50_3_fu_283_p1 = zext_ln50_reg_1090;

assign mul_ln50_4_fu_287_p0 = mul_ln50_4_fu_287_p00;

assign mul_ln50_4_fu_287_p00 = tmp_4_fu_705_p18;

assign mul_ln50_4_fu_287_p1 = zext_ln50_reg_1090;

assign mul_ln50_5_fu_291_p0 = mul_ln50_5_fu_291_p00;

assign mul_ln50_5_fu_291_p00 = tmp_5_fu_769_p18;

assign mul_ln50_5_fu_291_p1 = zext_ln50_reg_1090;

assign mul_ln50_6_fu_295_p0 = mul_ln50_6_fu_295_p00;

assign mul_ln50_6_fu_295_p00 = tmp_6_fu_834_p18;

assign mul_ln50_6_fu_295_p1 = zext_ln50_reg_1090;

assign mul_ln50_fu_271_p0 = zext_ln50_fu_395_p1;

assign mul_ln50_fu_271_p1 = conv36_cast_reg_1082;

assign select_ln50_1_fu_417_p3 = ((tmp_13_fu_409_p3[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln50_2_fu_437_p3 = ((tmp_12_fu_401_p3[0:0] == 1'b1) ? 3'd6 : 3'd7);

assign select_ln50_3_fu_462_p3 = ((icmp_ln50_fu_456_p2[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln50_4_fu_629_p3 = ((icmp_ln50_1_reg_1104[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln50_5_fu_686_p3 = ((icmp_ln50_2_reg_1114[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln50_6_fu_742_p3 = ((icmp_ln50_3_reg_1125[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln50_7_fu_806_p3 = ((icmp_ln50_4_reg_1131[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln50_fu_445_p3 = ((tmp_12_fu_401_p3[0:0] == 1'b1) ? arg2_r_14_reload : arg2_r_15_reload);

assign sext_ln50_1_fu_508_p1 = $signed(sub_ln35_31_fu_502_p2);

assign sub_ln35_1_fu_764_p2 = (sub_ln35_reg_1119 - zext_ln51_1_fu_761_p1);

assign sub_ln35_30_fu_486_p2 = (select_ln50_2_fu_437_p3 - zext_ln35_fu_482_p1);

assign sub_ln35_31_fu_502_p2 = ($signed(sub_ln35_30_fu_486_p2) - $signed(zext_ln35_1_fu_498_p1));

assign sub_ln35_fu_522_p2 = ($signed(sext_ln50_1_fu_508_p1) - $signed(zext_ln51_fu_518_p1));

assign tmp_12_fu_401_p3 = empty_fu_358_p2[32'd3];

assign tmp_13_fu_409_p3 = empty_fu_358_p2[32'd3];

assign tmp_14_fu_528_p4 = {{empty_fu_358_p2[3:2]}};

assign tmp_2_fu_589_p17 = sub_ln35_30_reg_1099;

assign tmp_6_fu_834_p17 = (sub_ln35_1_fu_764_p2 - zext_ln51_2_fu_825_p1);

assign zext_ln35_1_fu_498_p1 = icmp_ln50_1_fu_492_p2;

assign zext_ln35_fu_482_p1 = icmp_ln50_fu_456_p2;

assign zext_ln50_fu_395_p1 = tmp_fu_364_p18;

assign zext_ln51_1_fu_761_p1 = icmp_ln50_3_reg_1125;

assign zext_ln51_2_fu_825_p1 = icmp_ln50_4_reg_1131;

assign zext_ln51_fu_518_p1 = icmp_ln50_2_fu_512_p2;

always @ (posedge ap_clk) begin
    conv36_cast_reg_1082[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln50_reg_1090[63:32] <= 32'b00000000000000000000000000000000;
end

endmodule //test_test_Pipeline_VITIS_LOOP_37_1
