Analysis & Synthesis report for Avaliacao_intercalar1
Fri May 17 11:40:46 2024
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "FFD:U6"
 10. Port Connectivity Checks: "FFD:U5"
 11. Port Connectivity Checks: "FFD:U4"
 12. Port Connectivity Checks: "FFD:U3"
 13. Port Connectivity Checks: "FFD:U2"
 14. Port Connectivity Checks: "FFD:U1"
 15. Port Connectivity Checks: "FFD:U0"
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 17 11:40:46 2024       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; Avaliacao_intercalar1                       ;
; Top-level Entity Name              ; Shift_Register_7bits                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 7                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 7                                           ;
; Total registers                    ; 7                                           ;
; Total pins                         ; 20                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                   ;
+------------------------------------------------------------------+----------------------+-----------------------+
; Option                                                           ; Setting              ; Default Value         ;
+------------------------------------------------------------------+----------------------+-----------------------+
; Device                                                           ; 10M50DAF484C6GES     ;                       ;
; Top-level entity name                                            ; Shift_Register_7bits ; Avaliacao_intercalar1 ;
; Family name                                                      ; MAX 10               ; Cyclone V             ;
; Use smart compilation                                            ; Off                  ; Off                   ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                   ; On                    ;
; Enable compact report table                                      ; Off                  ; Off                   ;
; Restructure Multiplexers                                         ; Auto                 ; Auto                  ;
; Create Debugging Nodes for IP Cores                              ; Off                  ; Off                   ;
; Preserve fewer node names                                        ; On                   ; On                    ;
; Intel FPGA IP Evaluation Mode                                    ; Enable               ; Enable                ;
; Verilog Version                                                  ; Verilog_2001         ; Verilog_2001          ;
; VHDL Version                                                     ; VHDL_1993            ; VHDL_1993             ;
; State Machine Processing                                         ; Auto                 ; Auto                  ;
; Safe State Machine                                               ; Off                  ; Off                   ;
; Extract Verilog State Machines                                   ; On                   ; On                    ;
; Extract VHDL State Machines                                      ; On                   ; On                    ;
; Ignore Verilog initial constructs                                ; Off                  ; Off                   ;
; Iteration limit for constant Verilog loops                       ; 5000                 ; 5000                  ;
; Iteration limit for non-constant Verilog loops                   ; 250                  ; 250                   ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                   ; On                    ;
; Infer RAMs from Raw Logic                                        ; On                   ; On                    ;
; Parallel Synthesis                                               ; On                   ; On                    ;
; DSP Block Balancing                                              ; Auto                 ; Auto                  ;
; NOT Gate Push-Back                                               ; On                   ; On                    ;
; Power-Up Don't Care                                              ; On                   ; On                    ;
; Remove Redundant Logic Cells                                     ; Off                  ; Off                   ;
; Remove Duplicate Registers                                       ; On                   ; On                    ;
; Ignore CARRY Buffers                                             ; Off                  ; Off                   ;
; Ignore CASCADE Buffers                                           ; Off                  ; Off                   ;
; Ignore GLOBAL Buffers                                            ; Off                  ; Off                   ;
; Ignore ROW GLOBAL Buffers                                        ; Off                  ; Off                   ;
; Ignore LCELL Buffers                                             ; Off                  ; Off                   ;
; Ignore SOFT Buffers                                              ; On                   ; On                    ;
; Limit AHDL Integers to 32 Bits                                   ; Off                  ; Off                   ;
; Optimization Technique                                           ; Balanced             ; Balanced              ;
; Carry Chain Length                                               ; 70                   ; 70                    ;
; Auto Carry Chains                                                ; On                   ; On                    ;
; Auto Open-Drain Pins                                             ; On                   ; On                    ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                  ; Off                   ;
; Auto ROM Replacement                                             ; On                   ; On                    ;
; Auto RAM Replacement                                             ; On                   ; On                    ;
; Auto DSP Block Replacement                                       ; On                   ; On                    ;
; Auto Shift Register Replacement                                  ; Auto                 ; Auto                  ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                 ; Auto                  ;
; Auto Clock Enable Replacement                                    ; On                   ; On                    ;
; Strict RAM Replacement                                           ; Off                  ; Off                   ;
; Allow Synchronous Control Signals                                ; On                   ; On                    ;
; Force Use of Synchronous Clear Signals                           ; Off                  ; Off                   ;
; Auto RAM Block Balancing                                         ; On                   ; On                    ;
; Auto RAM to Logic Cell Conversion                                ; Off                  ; Off                   ;
; Auto Resource Sharing                                            ; Off                  ; Off                   ;
; Allow Any RAM Size For Recognition                               ; Off                  ; Off                   ;
; Allow Any ROM Size For Recognition                               ; Off                  ; Off                   ;
; Allow Any Shift Register Size For Recognition                    ; Off                  ; Off                   ;
; Use LogicLock Constraints during Resource Balancing              ; On                   ; On                    ;
; Ignore translate_off and synthesis_off directives                ; Off                  ; Off                   ;
; Timing-Driven Synthesis                                          ; On                   ; On                    ;
; Report Parameter Settings                                        ; On                   ; On                    ;
; Report Source Assignments                                        ; On                   ; On                    ;
; Report Connectivity Checks                                       ; On                   ; On                    ;
; Ignore Maximum Fan-Out Assignments                               ; Off                  ; Off                   ;
; Synchronization Register Chain Length                            ; 2                    ; 2                     ;
; Power Optimization During Synthesis                              ; Normal compilation   ; Normal compilation    ;
; HDL message level                                                ; Level2               ; Level2                ;
; Suppress Register Optimization Related Messages                  ; Off                  ; Off                   ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                 ; 5000                  ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                 ; 5000                  ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                  ; 100                   ;
; Clock MUX Protection                                             ; On                   ; On                    ;
; Auto Gated Clock Conversion                                      ; Off                  ; Off                   ;
; Block Design Naming                                              ; Auto                 ; Auto                  ;
; SDC constraint protection                                        ; Off                  ; Off                   ;
; Synthesis Effort                                                 ; Auto                 ; Auto                  ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                   ; On                    ;
; Pre-Mapping Resynthesis Optimization                             ; Off                  ; Off                   ;
; Analysis & Synthesis Message Level                               ; Medium               ; Medium                ;
; Disable Register Merging Across Hierarchies                      ; Auto                 ; Auto                  ;
; Resource Aware Inference For Block RAM                           ; On                   ; On                    ;
+------------------------------------------------------------------+----------------------+-----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                        ; Library ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------+---------+
; FFD.vhd                          ; yes             ; User VHDL File  ; C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/FFD.vhd                  ;         ;
; Shift_Register_7bits.vhd         ; yes             ; User VHDL File  ; C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Shift_Register_7bits.vhd ;         ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 7         ;
;                                             ;           ;
; Total combinational functions               ; 0         ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 0         ;
;     -- 3 input functions                    ; 0         ;
;     -- <=2 input functions                  ; 0         ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 0         ;
;     -- arithmetic mode                      ; 0         ;
;                                             ;           ;
; Total registers                             ; 7         ;
;     -- Dedicated logic registers            ; 7         ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 20        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 7         ;
; Total fan-out                               ; 56        ;
; Average fan-out                             ; 1.19      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                  ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------+----------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name          ; Entity Name          ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------+----------------------+--------------+
; |Shift_Register_7bits      ; 0 (0)               ; 7 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 20   ; 0            ; 0          ; |Shift_Register_7bits        ; Shift_Register_7bits ; work         ;
;    |FFD:U0|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Shift_Register_7bits|FFD:U0 ; FFD                  ; work         ;
;    |FFD:U1|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Shift_Register_7bits|FFD:U1 ; FFD                  ; work         ;
;    |FFD:U2|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Shift_Register_7bits|FFD:U2 ; FFD                  ; work         ;
;    |FFD:U3|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Shift_Register_7bits|FFD:U3 ; FFD                  ; work         ;
;    |FFD:U4|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Shift_Register_7bits|FFD:U4 ; FFD                  ; work         ;
;    |FFD:U5|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Shift_Register_7bits|FFD:U5 ; FFD                  ; work         ;
;    |FFD:U6|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Shift_Register_7bits|FFD:U6 ; FFD                  ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 7     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 7     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------+
; Port Connectivity Checks: "FFD:U6"     ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; set  ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+----------------------------------------+
; Port Connectivity Checks: "FFD:U5"     ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; set  ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+----------------------------------------+
; Port Connectivity Checks: "FFD:U4"     ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; set  ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+----------------------------------------+
; Port Connectivity Checks: "FFD:U3"     ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; set  ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+----------------------------------------+
; Port Connectivity Checks: "FFD:U2"     ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; set  ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+----------------------------------------+
; Port Connectivity Checks: "FFD:U1"     ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; set  ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+----------------------------------------+
; Port Connectivity Checks: "FFD:U0"     ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; set  ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 20                              ;
; cycloneiii_ff     ; 7                               ;
;     ENA CLR       ; 7                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Fri May 17 11:40:34 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Avaliacao_intercalar1 -c Avaliacao_intercalar1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file counter_up4.vhd
    Info (12022): Found design unit 1: Counter_UPDown_4-ARCH_Counter_UPDown4 File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Counter_UP4.vhd Line: 16
    Info (12023): Found entity 1: Counter_UPDown_4 File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Counter_UP4.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file usbport.vhd
    Info (12022): Found design unit 1: UsbPort-bdf_type File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/UsbPort.vhd Line: 33
    Info (12023): Found entity 1: UsbPort File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/UsbPort.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file register2bits.vhd
    Info (12022): Found design unit 1: reg2bits-logicFunction File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Register2bits.vhd Line: 14
    Info (12023): Found entity 1: reg2bits File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Register2bits.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file register.vhd
    Info (12022): Found design unit 1: reg-logicFunction File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Register.vhd Line: 14
    Info (12023): Found entity 1: reg File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Register.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file penc.vhd
    Info (12022): Found design unit 1: PriorityEncoder-Structural File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/PENC.vhd Line: 12
    Info (12023): Found entity 1: PriorityEncoder File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/PENC.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux42.vhd
    Info (12022): Found design unit 1: MUX42-arq_MUX42 File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Mux42.vhd Line: 12
    Info (12023): Found entity 1: MUX42 File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Mux42.vhd Line: 4
Warning (12090): Entity "MUX41" obtained from "MUX41.vhd" instead of from Quartus Prime megafunction library File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/MUX41.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux41.vhd
    Info (12022): Found design unit 1: MUX41-arq_MUX41 File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/MUX41.vhd Line: 13
    Info (12023): Found entity 1: MUX41 File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/MUX41.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux21.vhd
    Info (12022): Found design unit 1: MUX21-arq_MUX21 File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/MUX21.vhd Line: 13
    Info (12023): Found entity 1: MUX21 File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/MUX21.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file keyboardreader.vhd
    Info (12022): Found design unit 1: KeyboardReader-arq_KeyboardReader File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/KeyboardReader.vhd Line: 16
    Info (12023): Found entity 1: KeyboardReader File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/KeyboardReader.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file key_scan_tb.vhd
    Info (12022): Found design unit 1: KEYSCAN_tb-behavioral File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Key_Scan_tb.vhd Line: 7
    Info (12023): Found entity 1: KEYSCAN_tb File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Key_Scan_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file key_scan.vhd
    Info (12022): Found design unit 1: Key_Scan-arq_Key_Scan File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Key_Scan.vhd Line: 16
    Info (12023): Found entity 1: Key_Scan File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Key_Scan.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file key_decode_tb.vhd
    Info (12022): Found design unit 1: KeyDecode_tb-behavioral File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Key_Decode_tb.vhd Line: 7
    Info (12023): Found entity 1: KeyDecode_tb File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Key_Decode_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file key_decode.vhd
    Info (12022): Found design unit 1: Key_Decode-arq_Key_Decode File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Key_Decode.vhd Line: 16
    Info (12023): Found entity 1: Key_Decode File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Key_Decode.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file key_control.vhd
    Info (12022): Found design unit 1: Key_Control-behavioral File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Key_Control.vhd Line: 15
    Info (12023): Found entity 1: Key_Control File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Key_Control.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fulladder.vhd
    Info (12022): Found design unit 1: FULLADDER-LOGICFULLADDER File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/FULLADDER.vhd Line: 14
    Info (12023): Found entity 1: FULLADDER File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/FULLADDER.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ffd.vhd
    Info (12022): Found design unit 1: FFD-logicFunction File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/FFD.vhd Line: 14
    Info (12023): Found entity 1: FFD File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/FFD.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file decoder.vhd
    Info (12022): Found design unit 1: Decoder-arq_Decoder File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Decoder.vhd Line: 11
    Info (12023): Found entity 1: Decoder File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Decoder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file counter_up.vhd
    Info (12022): Found design unit 1: Counter_UP-ARCH_Counter_UP File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Counter_UP.vhd Line: 15
    Info (12023): Found entity 1: Counter_Up File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Counter_UP.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file counter.vhd
    Info (12022): Found design unit 1: Counter-ARCH_Counter File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Counter.vhd Line: 16
    Info (12023): Found entity 1: Counter File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Counter.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file compare.vhd
    Info (12022): Found design unit 1: Compare-ARCH_Compare File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Compare.vhd Line: 12
    Info (12023): Found entity 1: Compare File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Compare.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file clkdiv.vhd
    Info (12022): Found design unit 1: CLKDIV-bhv File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/clkDIV.vhd Line: 11
    Info (12023): Found entity 1: CLKDIV File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/clkDIV.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file avaliacao_intercalar1.vhd
    Info (12022): Found design unit 1: avaliacao_intercalar1-logicFunction File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Avaliacao_intercalar1.vhd Line: 28
    Info (12023): Found entity 1: avaliacao_intercalar1 File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Avaliacao_intercalar1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file adder.vhd
    Info (12022): Found design unit 1: ADDER-ARCH_ADDER File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/ADDER.vhd Line: 14
    Info (12023): Found entity 1: ADDER File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/ADDER.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file serial_receiver.vhd
    Info (12022): Found design unit 1: Serial_Receiver-ARQ_Serial_Receiver File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Serial_Receiver.vhd Line: 18
    Info (12023): Found entity 1: Serial_Receiver File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Serial_Receiver.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file parity_check.vhd
    Info (12022): Found design unit 1: Parity_Check-ARQ_Parity_Check File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Parity_Check.vhd Line: 13
    Info (12023): Found entity 1: Parity_Check File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Parity_Check.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file shift_register.vhd
    Info (12022): Found design unit 1: Shift_Register-ARQ_Shift_Register File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Shift_Register.vhd Line: 17
    Info (12023): Found entity 1: Shift_Register File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Shift_Register.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file compare4.vhd
    Info (12022): Found design unit 1: Compare4-ARCH_Compare4 File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Compare4.vhd Line: 12
    Info (12023): Found entity 1: Compare4 File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Compare4.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file counter4.vhd
    Info (12022): Found design unit 1: Counter4-ARCH_Counter4 File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Counter4.vhd Line: 18
    Info (12023): Found entity 1: Counter4 File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Counter4.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file serial_control.vhd
    Info (12022): Found design unit 1: Serial_Control-behavioral File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Serial_Control.vhd Line: 19
    Info (12023): Found entity 1: Serial_Control File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Serial_Control.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file serial_receiver_tb.vhd
    Info (12022): Found design unit 1: Serial_Receiver_tb-behavioral File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Serial_Receiver_tb.vhd Line: 7
    Info (12023): Found entity 1: Serial_Receiver_tb File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Serial_Receiver_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file lcd_dispatcher.vhd
    Info (12022): Found design unit 1: LCD_Dispatcher-behavioral File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/LCD_Dispatcher.vhd Line: 20
    Info (12023): Found entity 1: LCD_Dispatcher File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/LCD_Dispatcher.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file serial_lcd_controller.vhd
    Info (12022): Found design unit 1: Serial_LCD_Controller-ARQ_Serial_LCD_Controller File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Serial_LCD_Controller.vhd Line: 16
    Info (12023): Found entity 1: Serial_LCD_Controller File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Serial_LCD_Controller.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file lcd_dispatcher_tb.vhd
    Info (12022): Found design unit 1: LCD_Dispatcher_tb-behavioral File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/LCD_Dispatcher_tb.vhd Line: 7
    Info (12023): Found entity 1: LCD_Dispatcher_tb File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/LCD_Dispatcher_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file avaliacao_intercalar1_tb.vhd
    Info (12022): Found design unit 1: avaliacao_intercalar1_tb-behavioral File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Avaliacao_intercalar1_tb.vhd Line: 7
    Info (12023): Found entity 1: avaliacao_intercalar1_tb File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Avaliacao_intercalar1_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: RAM-behavioral File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/RAM.vhd Line: 34
    Info (12023): Found entity 1: RAM File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/RAM.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file ringbuffercontrol.vhd
    Info (12022): Found design unit 1: RingBufferControl-behavioral File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/RingBufferControl.vhd Line: 21
    Info (12023): Found entity 1: RingBufferControl File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/RingBufferControl.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ringbuffercontrol_tb.vhd
    Info (12022): Found design unit 1: RingBufferControl_tb-behavioral File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/RingBufferControl_tb.vhd Line: 7
    Info (12023): Found entity 1: RingBufferControl_tb File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/RingBufferControl_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memoryaddresscontrol.vhd
    Info (12022): Found design unit 1: MemoryAddressControl-structural File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/MemoryAddressControl.vhd Line: 18
    Info (12023): Found entity 1: MemoryAddressControl File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/MemoryAddressControl.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memoryaddresscontrol_tb.vhd
    Info (12022): Found design unit 1: MemoryAddressControl_tb-behavioral File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/MemoryAddressControl_tb.vhd Line: 7
    Info (12023): Found entity 1: MemoryAddressControl_tb File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/MemoryAddressControl_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ringbuffer.vhd
    Info (12022): Found design unit 1: RingBuffer-structural File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/RingBuffer.vhd Line: 17
    Info (12023): Found entity 1: RingBuffer File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/RingBuffer.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ringbuffer_tb.vhd
    Info (12022): Found design unit 1: RingBuffer_tb-behavioral File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/RingBuffer_tb.vhd Line: 7
    Info (12023): Found entity 1: RingBuffer_tb File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/RingBuffer_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file output_buffer.vhd
    Info (12022): Found design unit 1: Output_Buffer-arq_Output_Buffer File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Output_Buffer.vhd Line: 17
    Info (12023): Found entity 1: Output_Buffer File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Output_Buffer.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file buffer_control.vhd
    Info (12022): Found design unit 1: Buffer_Control-behavioral File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Buffer_Control.vhd Line: 16
    Info (12023): Found entity 1: Buffer_Control File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Buffer_Control.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file keyboardreader_tb.vhd
    Info (12022): Found design unit 1: KeyboardReader_tb-behavioral File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/KeyboardReader_tb.vhd Line: 7
    Info (12023): Found entity 1: KeyboardReader_tb File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/KeyboardReader_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file serial_score_controller.vhd
    Info (12022): Found design unit 1: Serial_Score_Controller-ARQ_Serial_Score_Controller File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Serial_Score_Controller.vhd Line: 24
    Info (12023): Found entity 1: Serial_Score_Controller File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Serial_Score_Controller.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file scoredisplay.vhd
    Info (12022): Found design unit 1: scoreDisplay-structural File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/scoreDisplay.vhd Line: 33
    Info (12023): Found entity 1: scoreDisplay File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/scoreDisplay.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file ffd_score_display.vhd
    Info (12022): Found design unit 1: FFD_Score_Display-logicfunction File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/FFD_Score_display.vhd Line: 30
    Info (12023): Found entity 1: FFD_Score_Display File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/FFD_Score_display.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file shift_register_7bits.vhd
    Info (12022): Found design unit 1: Shift_Register_7bits-ARQ_Shift_Register_7bits File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Shift_Register_7bits.vhd Line: 17
    Info (12023): Found entity 1: Shift_Register_7bits File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Shift_Register_7bits.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file score_dispatcher.vhd
    Info (12022): Found design unit 1: Score_Dispatcher-behavioral File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Score_Dispatcher.vhd Line: 18
    Info (12023): Found entity 1: Score_Dispatcher File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Score_Dispatcher.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file serial_receiver_7bits.vhd
    Info (12022): Found design unit 1: Serial_Receiver_7bits-ARQ_Serial_Receiver_7bits File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Serial_Receiver_7bits.vhd Line: 18
    Info (12023): Found entity 1: Serial_Receiver_7bits File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Serial_Receiver_7bits.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file reg_4bit_score_display.vhd
    Info (12022): Found design unit 1: reg_4bit_Score_Display-reg_4bit_arch File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/reg_4bit_Score_Display.vhd Line: 30
    Info (12023): Found entity 1: reg_4bit_Score_Display File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/reg_4bit_Score_Display.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file dec_3_8_score_display.vhd
    Info (12022): Found design unit 1: dec_3_8_Score_Display-structural File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/dec_3_8_Score_Display.vhd Line: 27
    Info (12023): Found entity 1: dec_3_8_Score_Display File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/dec_3_8_Score_Display.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file dec2hex_score_display.vhd
    Info (12022): Found design unit 1: dec2hex_Score_Display-structural File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/dec2hex_Score_Display.vhd Line: 27
    Info (12023): Found entity 1: dec2hex_Score_Display File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/dec2hex_Score_Display.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file serial_lcd_controller_tb.vhd
    Info (12022): Found design unit 1: Serial_LCD_Controller_tb-behavioral File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Serial_LCD_Controller_tb.vhd Line: 7
    Info (12023): Found entity 1: Serial_LCD_Controller_tb File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Serial_LCD_Controller_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file key_control_tb.vhd
    Info (12022): Found design unit 1: Key_Control_tb-behavioral File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Key_Control_tb.vhd Line: 7
    Info (12023): Found entity 1: Key_Control_tb File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Key_Control_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file shift_register_tb.vhd
    Info (12022): Found design unit 1: Shift_Register_tb-behavioral File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Shift_Register_tb.vhd Line: 7
    Info (12023): Found entity 1: Shift_Register_tb File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Shift_Register_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file shift_register_7bits_tb.vhd
    Info (12022): Found design unit 1: Shift_Register_7bits_tb-behavioral File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Shift_Register_7bits_tb.vhd Line: 7
    Info (12023): Found entity 1: Shift_Register_7bits_tb File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Shift_Register_7bits_tb.vhd Line: 4
Info (12127): Elaborating entity "Shift_Register_7bits" for the top level hierarchy
Info (12128): Elaborating entity "FFD" for hierarchy "FFD:U0" File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Shift_Register_7bits.vhd Line: 34
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "S_PL" File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Shift_Register_7bits.vhd Line: 7
    Warning (15610): No output dependent on input pin "D[0]" File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Shift_Register_7bits.vhd Line: 11
    Warning (15610): No output dependent on input pin "D[1]" File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Shift_Register_7bits.vhd Line: 11
    Warning (15610): No output dependent on input pin "D[2]" File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Shift_Register_7bits.vhd Line: 11
    Warning (15610): No output dependent on input pin "D[3]" File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Shift_Register_7bits.vhd Line: 11
    Warning (15610): No output dependent on input pin "D[4]" File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Shift_Register_7bits.vhd Line: 11
    Warning (15610): No output dependent on input pin "D[5]" File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Shift_Register_7bits.vhd Line: 11
    Warning (15610): No output dependent on input pin "D[6]" File: C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)[1]/TUDO Funciona (1.0)/Shift_Register_7bits.vhd Line: 11
Info (21057): Implemented 27 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 7 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4843 megabytes
    Info: Processing ended: Fri May 17 11:40:46 2024
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:12


