{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604842064204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604842064204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 08 21:27:44 2020 " "Processing started: Sun Nov 08 21:27:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604842064204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604842064204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off L9P2 -c L9P2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off L9P2 -c L9P2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604842064204 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1604842064515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l9p2.vhd 12 6 " "Found 12 design units, including 6 entities, in source file l9p2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 L9P2-Structural " "Found design unit 1: L9P2-Structural" {  } { { "L9P2.vhd" "" { Text "D:/unsw/3222/lab/lab9/L9P2/L9P2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604842065033 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Proc-Mixed " "Found design unit 2: Proc-Mixed" {  } { { "L9P2.vhd" "" { Text "D:/unsw/3222/lab/lab9/L9P2/L9P2.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604842065033 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dec3to8-Behavior " "Found design unit 3: dec3to8-Behavior" {  } { { "L9P2.vhd" "" { Text "D:/unsw/3222/lab/lab9/L9P2/L9P2.vhd" 210 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604842065033 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 regn-Behavior " "Found design unit 4: regn-Behavior" {  } { { "L9P2.vhd" "" { Text "D:/unsw/3222/lab/lab9/L9P2/L9P2.vhd" 241 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604842065033 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 ROM_mif-Behavior " "Found design unit 5: ROM_mif-Behavior" {  } { { "L9P2.vhd" "" { Text "D:/unsw/3222/lab/lab9/L9P2/L9P2.vhd" 268 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604842065033 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 counter-Behavior " "Found design unit 6: counter-Behavior" {  } { { "L9P2.vhd" "" { Text "D:/unsw/3222/lab/lab9/L9P2/L9P2.vhd" 293 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604842065033 ""} { "Info" "ISGN_ENTITY_NAME" "1 L9P2 " "Found entity 1: L9P2" {  } { { "L9P2.vhd" "" { Text "D:/unsw/3222/lab/lab9/L9P2/L9P2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604842065033 ""} { "Info" "ISGN_ENTITY_NAME" "2 Proc " "Found entity 2: Proc" {  } { { "L9P2.vhd" "" { Text "D:/unsw/3222/lab/lab9/L9P2/L9P2.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604842065033 ""} { "Info" "ISGN_ENTITY_NAME" "3 dec3to8 " "Found entity 3: dec3to8" {  } { { "L9P2.vhd" "" { Text "D:/unsw/3222/lab/lab9/L9P2/L9P2.vhd" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604842065033 ""} { "Info" "ISGN_ENTITY_NAME" "4 regn " "Found entity 4: regn" {  } { { "L9P2.vhd" "" { Text "D:/unsw/3222/lab/lab9/L9P2/L9P2.vhd" 234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604842065033 ""} { "Info" "ISGN_ENTITY_NAME" "5 ROM_mif " "Found entity 5: ROM_mif" {  } { { "L9P2.vhd" "" { Text "D:/unsw/3222/lab/lab9/L9P2/L9P2.vhd" 258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604842065033 ""} { "Info" "ISGN_ENTITY_NAME" "6 counter " "Found entity 6: counter" {  } { { "L9P2.vhd" "" { Text "D:/unsw/3222/lab/lab9/L9P2/L9P2.vhd" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604842065033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604842065033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpms-SYN " "Found design unit 1: lpms-SYN" {  } { { "LPMs.vhd" "" { Text "D:/unsw/3222/lab/lab9/L9P2/LPMs.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604842065035 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPMs " "Found entity 1: LPMs" {  } { { "LPMs.vhd" "" { Text "D:/unsw/3222/lab/lab9/L9P2/LPMs.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604842065035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604842065035 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "L9P2 " "Elaborating entity \"L9P2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1604842065066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:Count " "Elaborating entity \"counter\" for hierarchy \"counter:Count\"" {  } { { "L9P2.vhd" "Count" { Text "D:/unsw/3222/lab/lab9/L9P2/L9P2.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604842065087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_mif ROM_mif:rom " "Elaborating entity \"ROM_mif\" for hierarchy \"ROM_mif:rom\"" {  } { { "L9P2.vhd" "rom" { Text "D:/unsw/3222/lab/lab9/L9P2/L9P2.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604842065093 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "segment_ROM L9P2.vhd(271) " "VHDL Signal Declaration warning at L9P2.vhd(271): used implicit default value for signal \"segment_ROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "L9P2.vhd" "" { Text "D:/unsw/3222/lab/lab9/L9P2/L9P2.vhd" 271 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1604842065094 "|L9P2|ROM_mif:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Proc Proc:Proc1 " "Elaborating entity \"Proc\" for hierarchy \"Proc:Proc1\"" {  } { { "L9P2.vhd" "Proc1" { Text "D:/unsw/3222/lab/lab9/L9P2/L9P2.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604842065100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 Proc:Proc1\|dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"Proc:Proc1\|dec3to8:decX\"" {  } { { "L9P2.vhd" "decX" { Text "D:/unsw/3222/lab/lab9/L9P2/L9P2.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604842065122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn Proc:Proc1\|regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"Proc:Proc1\|regn:reg_0\"" {  } { { "L9P2.vhd" "reg_0" { Text "D:/unsw/3222/lab/lab9/L9P2/L9P2.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604842065131 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROM_mif:rom\|segment_ROM " "RAM logic \"ROM_mif:rom\|segment_ROM\" is uninferred due to inappropriate RAM size" {  } { { "L9P2.vhd" "segment_ROM" { Text "D:/unsw/3222/lab/lab9/L9P2/L9P2.vhd" 271 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1604842065389 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1604842065389 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "26 32 0 1 1 " "26 out of 32 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "6 31 " "Addresses ranging from 6 to 31 are not initialized" {  } { { "D:/unsw/3222/lab/lab9/L9P2/inst_mem.mif" "" { Text "D:/unsw/3222/lab/lab9/L9P2/inst_mem.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1604842065389 ""}  } { { "D:/unsw/3222/lab/lab9/L9P2/inst_mem.mif" "" { Text "D:/unsw/3222/lab/lab9/L9P2/inst_mem.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1604842065389 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1604842065901 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1604842066201 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604842066201 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "L9P2.vhd" "" { Text "D:/unsw/3222/lab/lab9/L9P2/L9P2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604842066234 "|L9P2|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "L9P2.vhd" "" { Text "D:/unsw/3222/lab/lab9/L9P2/L9P2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604842066234 "|L9P2|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "L9P2.vhd" "" { Text "D:/unsw/3222/lab/lab9/L9P2/L9P2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604842066234 "|L9P2|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "L9P2.vhd" "" { Text "D:/unsw/3222/lab/lab9/L9P2/L9P2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604842066234 "|L9P2|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "L9P2.vhd" "" { Text "D:/unsw/3222/lab/lab9/L9P2/L9P2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604842066234 "|L9P2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "L9P2.vhd" "" { Text "D:/unsw/3222/lab/lab9/L9P2/L9P2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604842066234 "|L9P2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "L9P2.vhd" "" { Text "D:/unsw/3222/lab/lab9/L9P2/L9P2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604842066234 "|L9P2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "L9P2.vhd" "" { Text "D:/unsw/3222/lab/lab9/L9P2/L9P2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604842066234 "|L9P2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "L9P2.vhd" "" { Text "D:/unsw/3222/lab/lab9/L9P2/L9P2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604842066234 "|L9P2|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1604842066234 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "150 " "Implemented 150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1604842066234 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1604842066234 ""} { "Info" "ICUT_CUT_TM_LCELLS" "127 " "Implemented 127 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1604842066234 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1604842066234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "581 " "Peak virtual memory: 581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604842066256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 08 21:27:46 2020 " "Processing ended: Sun Nov 08 21:27:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604842066256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604842066256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604842066256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604842066256 ""}
