* SPICE export by:  SEDIT 13.00
* Export time:      Wed Apr 24 10:55:49 2019
* Design:           Expression1_F'
* Cell:             Cell0
* View:             view0
* Export as:        top-level cell
* Export mode:      hierarchical
* Exclude .model:   no
* Exclude .end:     no
* Expand paths:     yes
* Wrap lines:       no
* Root path:        C:\Users\i140420\Desktop\Kamran_VLSI_13_24-4\Expression1_F'
* Exclude global pins:   no
* Control property name: SPICE

********* Simulation Settings - General section *********
.lib "C:\Users\i140420\Desktop\Kamran_VLSI_13_24-4\Tanner EDA\Tanner Tools v13.0\Libraries\Models\Generic_025.lib" TT

********* Simulation Settings - Parameters and SPICE Options *********

*-------- Devices: SPICE.ORDER > 0 --------
MMn N_4 Phi Gnd N_1 NMOS W=2.5u L=250n AS=2.25p PS=6.8u AD=2.25p PD=6.8u  
MN5 N_10 E N_4 N_4 NMOS W=2.5u L=250n AS=2.25p PS=6.8u AD=2.25p PD=6.8u  
MN6 Out F N_4 N_4 NMOS W=2.5u L=250n AS=2.25p PS=6.8u AD=2.25p PD=6.8u  
MN1 Out A N_6 N_6 NMOS W=2.5u L=250n AS=2.25p PS=6.8u AD=2.25p PD=6.8u  
MN2 N_6 B N_4 N_4 NMOS W=2.5u L=250n AS=2.25p PS=6.8u AD=2.25p PD=6.8u  
MN3 Out C N_4 N_4 NMOS W=2.5u L=250n AS=2.25p PS=6.8u AD=2.25p PD=6.8u  
MN4 Out D N_10 N_10 NMOS W=2.5u L=250n AS=2.25p PS=6.8u AD=2.25p PD=6.8u  
MMp Out Phi N_2 N_2 PMOS W=2.5u L=250n AS=2.25p PS=6.8u AD=2.25p PD=6.8u  
VPower N_2 Gnd  DC 5 
VVoltageSource_1 A Gnd  PULSE(0 5 0 1n 1n 20n 50n)  
VVoltageSource_2 B Gnd  PULSE(0 5 0 1n 1n 30n 60n)  
VVoltageSource_3 C Gnd  PULSE(0 5 0 1n 1n 10n 40n)  
VVoltageSource_4 D Gnd  PULSE(0 5 0 1n 1n 10n 30n)  
VVoltageSource_5 E Gnd  PULSE(0 5 0 1n 1n 20n 60n)  
VVoltageSource_6 F Gnd  PULSE(0 5 0 1n 1n 20n 70n)  
VVoltageSource_8 Phi Gnd  PULSE(0 5 10n 1n 1n 90n 100n)  
.PRINT TRAN V(Out)
.PRINT TRAN V(Phi)
.PRINT TRAN V(A)
.PRINT TRAN V(B)
.PRINT TRAN V(C)
.PRINT TRAN V(D)
.PRINT TRAN V(E)
.PRINT TRAN V(F)

********* Simulation Settings - Analysis section *********
.tran 1ns 100ns

********* Simulation Settings - Additional SPICE commands *********

.end

