#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Dec 17 10:30:35 2024
# Process ID: 31264
# Current directory: C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.runs/design_1_xbar_5_synth_1
# Command line: vivado.exe -log design_1_xbar_5.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xbar_5.tcl
# Log file: C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.runs/design_1_xbar_5_synth_1/design_1_xbar_5.vds
# Journal file: C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.runs/design_1_xbar_5_synth_1\vivado.jou
# Running On        :UOS4CD717A76674
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :Intel(R) Core(TM) i9-14900
# CPU Frequency     :1997 MHz
# CPU Physical cores:24
# CPU Logical cores :32
# Host memory       :34031 MB
# Swap memory       :90766 MB
# Total Virtual     :124797 MB
# Available Virtual :18116 MB
#-----------------------------------------------------------
source design_1_xbar_5.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 656.328 ; gain = 199.926
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/elx22yz/Desktop/RFSoC/Vivado/HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx-2024.1/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_5
Command: synth_design -top design_1_xbar_5 -part xczu48dr-ffvg1517-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Device 21-403] Loading part xczu48dr-ffvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23768
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2182.375 ; gain = 384.184
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_5' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_xbar_5/synth/design_1_xbar_5.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_axi_crossbar' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_crossbar' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2232]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_si_transactor' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_addr_decoder' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_carry_and' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_carry_and' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_addr_decoder' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_axic_srl_fifo' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_ndeep_srl' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_ndeep_srl' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_axic_srl_fifo' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_si_transactor' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_si_transactor__parameterized0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized0' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_si_transactor__parameterized0' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_splitter' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_splitter' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_wdata_router' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_axic_reg_srl_fifo' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_ndeep_srl__parameterized0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_ndeep_srl__parameterized0' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_axic_reg_srl_fifo' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_wdata_router' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_si_transactor__parameterized1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_si_transactor__parameterized1' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_si_transactor__parameterized2' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_si_transactor__parameterized2' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_si_transactor__parameterized3' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_si_transactor__parameterized3' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_si_transactor__parameterized4' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_si_transactor__parameterized4' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_si_transactor__parameterized5' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_si_transactor__parameterized5' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_si_transactor__parameterized6' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_si_transactor__parameterized6' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_addr_decoder__parameterized0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_addr_decoder__parameterized0' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_addr_decoder__parameterized1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_addr_decoder__parameterized1' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_axic_srl_fifo__parameterized0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_axic_srl_fifo__parameterized0' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_wdata_mux' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized0' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized1' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_wdata_mux' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized0' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized1' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized2' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized2' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_addr_decoder__parameterized2' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_addr_decoder__parameterized2' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_axic_srl_fifo__parameterized1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_ndeep_srl__parameterized1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_ndeep_srl__parameterized1' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_axic_srl_fifo__parameterized1' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_wdata_mux__parameterized0' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized1' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized1' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_wdata_mux__parameterized0' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_decerr_slave' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3626]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_decerr_slave' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_addr_arbiter' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:420]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized2' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized2' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized3' [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized3' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_addr_arbiter' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:420]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_crossbar' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2232]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_axi_crossbar' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_5' (0#1) [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_xbar_5/synth/design_1_xbar_5.v:53]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4184]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4142]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4184]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4142]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:1034]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:1034]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_31_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_31_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_31_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_31_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_31_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_32_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_32_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_32_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_32_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_32_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_32_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[23] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[22] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[21] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[20] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[19] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[18] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[17] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[16] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[15] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[14] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[13] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[12] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[11] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[10] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[9] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[8] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[7] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[6] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[5] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[4] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[3] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[2] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[1] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[223] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[222] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[221] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[220] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[219] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[218] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[217] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[216] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[215] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[214] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[213] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[212] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[211] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[210] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[209] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[208] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[207] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[206] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[205] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[204] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[203] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[202] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[201] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[200] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[199] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[198] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[197] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[196] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[195] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[194] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[193] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[192] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[159] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[158] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[157] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[156] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[155] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[154] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[153] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[152] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[151] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[150] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[149] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[148] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[147] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[146] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[145] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[144] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[143] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[142] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[141] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[140] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[139] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[138] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[137] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[136] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[135] in module axi_crossbar_v2_1_32_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2428.332 ; gain = 630.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2428.332 ; gain = 630.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2428.332 ; gain = 630.141
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 2428.332 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_xbar_5/design_1_xbar_5_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.gen/sources_1/bd/design_1/ip/design_1_xbar_5/design_1_xbar_5_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.runs/design_1_xbar_5_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.runs/design_1_xbar_5_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2553.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 2553.875 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2553.875 ; gain = 755.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu48dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 2553.875 ; gain = 755.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.runs/design_1_xbar_5_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 2553.875 ; gain = 755.684
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_30_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_32_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_30_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_32_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 2553.875 ; gain = 755.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 18    
	   2 Input    4 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 3     
	   2 Input    1 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	              134 Bit    Registers := 4     
	               66 Bit    Registers := 2     
	                8 Bit    Registers := 11    
	                5 Bit    Registers := 18    
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 21    
	                1 Bit    Registers := 57    
+---Muxes : 
	   2 Input  134 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 5     
	   2 Input    5 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 18    
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 34    
	   2 Input    1 Bit        Muxes := 162   
	   4 Input    1 Bit        Muxes := 18    
	   3 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_32_wdata_router.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[2]) is unused and will be removed from module axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 2553.875 ; gain = 755.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 2747.328 ; gain = 949.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 2796.586 ; gain = 998.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 2798.906 ; gain = 1000.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2804.867 ; gain = 1006.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2804.867 ; gain = 1006.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2804.867 ; gain = 1006.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2804.867 ; gain = 1006.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2804.867 ; gain = 1006.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2804.867 ; gain = 1006.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                                       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__1     | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__2     | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |    22|
|2     |LUT2    |   290|
|3     |LUT3    |   485|
|4     |LUT4    |   250|
|5     |LUT5    |   160|
|6     |LUT6    |   394|
|7     |MUXF7   |     4|
|8     |SRLC32E |    10|
|9     |FDRE    |   586|
|10    |FDSE    |    36|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2804.867 ; gain = 1006.676
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2316 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 2804.867 ; gain = 881.133
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 2804.867 ; gain = 1006.676
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2804.867 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2804.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 9089379a
INFO: [Common 17-83] Releasing license: Synthesis
124 Infos, 120 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 2804.867 ; gain = 2089.492
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2804.867 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.runs/design_1_xbar_5_synth_1/design_1_xbar_5.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_xbar_5, cache-ID = e8448083c494e889
INFO: [Coretcl 2-1174] Renamed 47 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2804.867 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/elx22yz/Desktop/RFSoC/Vivado/VivadoFile/CAMC_24DMA_HPHPC/CAMC_24DMA_HPHPC.runs/design_1_xbar_5_synth_1/design_1_xbar_5.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_xbar_5_utilization_synth.rpt -pb design_1_xbar_5_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 17 10:31:40 2024...
