// Seed: 3871457
module module_0 ();
  always begin
    id_1 <= id_1;
    $display(1'd0);
    id_1 = 1;
  end
  wand id_2;
  assign id_2 = !id_2 - 1 ^ (id_2);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  initial begin
    $display(id_2);
    id_6 <= 1;
    if (1) id_5 <= 1 << 1;
    else begin
      id_1 = 1;
    end
  end
  wand id_7, id_8;
  uwire id_9, id_10;
  module_0();
  assign id_6 = (id_2 + 1);
  always #id_11 id_1 = id_2 ? 1'b0 : id_4 + id_10;
  tri1 id_12 = id_10, id_13;
  wire id_14;
  assign id_3  = "" && 1'b0;
  assign id_13 = id_13;
  assign id_8  = 1;
  wire id_15;
endmodule
