INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_4_priority_encoder/project_4_priority_encoder.srcs/sources_1/new/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_4_priority_encoder/project_4_priority_encoder.srcs/sim_1/new/encoder_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_sim
