Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Thu Dec  3 02:37:07 2015
| Host         : leonal4 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_2 -file /home/aglt93/Desktop/proyectoElectrico/proyectoLeon/codigo/reportes/tea/timing/32_32.txt
| Design       : dut_impl
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

iStartCipher
iStartDecipher
rst
serial_port_in[0]
serial_port_in[10]
serial_port_in[11]
serial_port_in[12]
serial_port_in[13]
serial_port_in[14]
serial_port_in[15]
serial_port_in[16]
serial_port_in[17]
serial_port_in[18]
serial_port_in[19]
serial_port_in[1]
serial_port_in[20]
serial_port_in[21]
serial_port_in[22]
serial_port_in[23]
serial_port_in[24]
serial_port_in[25]
serial_port_in[26]
serial_port_in[27]
serial_port_in[28]
serial_port_in[29]
serial_port_in[2]
serial_port_in[30]
serial_port_in[31]
serial_port_in[3]
serial_port_in[4]
serial_port_in[5]
serial_port_in[6]
serial_port_in[7]
serial_port_in[8]
serial_port_in[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

oDoneCipher
oDoneDecipher
serial_port_out[0]
serial_port_out[10]
serial_port_out[11]
serial_port_out[12]
serial_port_out[13]
serial_port_out[14]
serial_port_out[15]
serial_port_out[16]
serial_port_out[17]
serial_port_out[18]
serial_port_out[19]
serial_port_out[1]
serial_port_out[20]
serial_port_out[21]
serial_port_out[22]
serial_port_out[23]
serial_port_out[24]
serial_port_out[25]
serial_port_out[26]
serial_port_out[27]
serial_port_out[28]
serial_port_out[29]
serial_port_out[2]
serial_port_out[30]
serial_port_out[31]
serial_port_out[3]
serial_port_out[4]
serial_port_out[5]
serial_port_out[6]
serial_port_out[7]
serial_port_out[8]
serial_port_out[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.144        0.000                      0                 1058        0.120        0.000                      0                 1058        1.075        0.000                       0                   633  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.475}        2.950           338.983         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.144        0.000                      0                 1058        0.120        0.000                      0                 1058        1.075        0.000                       0                   633  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            dut_implementacion/cifrar/rAux3_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.950ns  (clk rise@2.950ns - clk rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 1.154ns (41.586%)  route 1.621ns (58.415%))
  Logic Levels:           8  (CARRY4=5 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 7.344 - 2.950 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.595     4.700    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.269     4.969 f  dut_implementacion/cifrar/FSM_sequential_state_reg[3]/Q
                         net (fo=167, routed)         0.921     5.890    dut_implementacion/cifrar/state[3]
    SLICE_X9Y13                                                       f  dut_implementacion/cifrar/rAux3[15]_i_6/I4
    SLICE_X9Y13          LUT5 (Prop_lut5_I4_O)        0.053     5.943 r  dut_implementacion/cifrar/rAux3[15]_i_6/O
                         net (fo=2, routed)           0.403     6.346    dut_implementacion/cifrar/p_1_in[13]
    SLICE_X8Y15                                                       r  dut_implementacion/cifrar/rAux3[15]_i_10/I0
    SLICE_X8Y15          LUT6 (Prop_lut6_I0_O)        0.053     6.399 r  dut_implementacion/cifrar/rAux3[15]_i_10/O
                         net (fo=1, routed)           0.000     6.399    dut_implementacion/cifrar/rAux3[15]_i_10_n_0
    SLICE_X8Y15                                                       r  dut_implementacion/cifrar/rAux3_reg[15]_i_3/S[1]
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.709 r  dut_implementacion/cifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.709    dut_implementacion/cifrar/rAux3_reg[15]_i_3_n_0
    SLICE_X8Y16                                                       r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CI
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.769 r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.769    dut_implementacion/cifrar/rAux3_reg[19]_i_3_n_0
    SLICE_X8Y17                                                       r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CI
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.829 r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.829    dut_implementacion/cifrar/rAux3_reg[23]_i_3_n_0
    SLICE_X8Y18                                                       r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/CI
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.889 r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.889    dut_implementacion/cifrar/rAux3_reg[27]_i_3_n_0
    SLICE_X8Y19                                                       r  dut_implementacion/cifrar/rAux3_reg[31]_i_4/CI
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     7.026 r  dut_implementacion/cifrar/rAux3_reg[31]_i_4/O[2]
                         net (fo=1, routed)           0.298     7.323    dut_implementacion/cifrar/p_2_out[30]
    SLICE_X9Y20                                                       r  dut_implementacion/cifrar/rAux3[30]_i_1/I4
    SLICE_X9Y20          LUT5 (Prop_lut5_I4_O)        0.152     7.475 r  dut_implementacion/cifrar/rAux3[30]_i_1/O
                         net (fo=1, routed)           0.000     7.475    dut_implementacion/cifrar/rAux3_nxt[30]
    SLICE_X9Y20          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.950     2.950 r  
    P23                                               0.000     2.950 r  clk (IN)
                         net (fo=0)                   0.000     2.950    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.719 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.759    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.472     7.344    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[30]/C
                         clock pessimism              0.276     7.620    
                         clock uncertainty           -0.035     7.585    
    SLICE_X9Y20          FDRE (Setup_fdre_C_D)        0.034     7.619    dut_implementacion/cifrar/rAux3_reg[30]
  -------------------------------------------------------------------
                         required time                          7.619    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 dut_implementacion/descifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            dut_implementacion/descifrar/rAux3_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.950ns  (clk rise@2.950ns - clk rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 1.243ns (45.072%)  route 1.515ns (54.928%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 7.343 - 2.950 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.592     4.697    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X17Y13         FDRE                                         r  dut_implementacion/descifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y13         FDRE (Prop_fdre_C_Q)         0.269     4.966 f  dut_implementacion/descifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=138, routed)         0.815     5.781    dut_implementacion/descifrar/state[2]
    SLICE_X12Y15                                                      f  dut_implementacion/descifrar/rAux3[11]_i_7/I3
    SLICE_X12Y15         LUT4 (Prop_lut4_I3_O)        0.053     5.834 r  dut_implementacion/descifrar/rAux3[11]_i_7/O
                         net (fo=1, routed)           0.356     6.190    dut_implementacion/descifrar/p_1_in_0[8]
    SLICE_X11Y16                                                      r  dut_implementacion/descifrar/rAux3_reg[11]_i_3/DI[0]
    SLICE_X11Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324     6.514 r  dut_implementacion/descifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.514    dut_implementacion/descifrar/rAux3_reg[11]_i_3_n_0
    SLICE_X11Y17                                                      r  dut_implementacion/descifrar/rAux3_reg[15]_i_3/CI
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.572 r  dut_implementacion/descifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.572    dut_implementacion/descifrar/rAux3_reg[15]_i_3_n_0
    SLICE_X11Y18                                                      r  dut_implementacion/descifrar/rAux3_reg[19]_i_3/CI
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.630 r  dut_implementacion/descifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.630    dut_implementacion/descifrar/rAux3_reg[19]_i_3_n_0
    SLICE_X11Y19                                                      r  dut_implementacion/descifrar/rAux3_reg[23]_i_3/CI
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.688 r  dut_implementacion/descifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.688    dut_implementacion/descifrar/rAux3_reg[23]_i_3_n_0
    SLICE_X11Y20                                                      r  dut_implementacion/descifrar/rAux3_reg[27]_i_3/CI
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.746 r  dut_implementacion/descifrar/rAux3_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.746    dut_implementacion/descifrar/rAux3_reg[27]_i_3_n_0
    SLICE_X11Y21                                                      r  dut_implementacion/descifrar/rAux3_reg[31]_i_4/CI
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.959 r  dut_implementacion/descifrar/rAux3_reg[31]_i_4/O[1]
                         net (fo=1, routed)           0.344     7.303    dut_implementacion/descifrar/p_2_out[29]
    SLICE_X13Y22                                                      r  dut_implementacion/descifrar/rAux3[29]_i_1/I1
    SLICE_X13Y22         LUT5 (Prop_lut5_I1_O)        0.152     7.455 r  dut_implementacion/descifrar/rAux3[29]_i_1/O
                         net (fo=1, routed)           0.000     7.455    dut_implementacion/descifrar/rAux3_nxt[29]
    SLICE_X13Y22         FDRE                                         r  dut_implementacion/descifrar/rAux3_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.950     2.950 r  
    P23                                               0.000     2.950 r  clk (IN)
                         net (fo=0)                   0.000     2.950    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.719 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.759    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.471     7.343    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  dut_implementacion/descifrar/rAux3_reg[29]/C
                         clock pessimism              0.267     7.610    
                         clock uncertainty           -0.035     7.575    
    SLICE_X13Y22         FDRE (Setup_fdre_C_D)        0.035     7.610    dut_implementacion/descifrar/rAux3_reg[29]
  -------------------------------------------------------------------
                         required time                          7.610    
                         arrival time                          -7.455    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            dut_implementacion/cifrar/rAux3_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.950ns  (clk rise@2.950ns - clk rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 1.093ns (39.550%)  route 1.671ns (60.450%))
  Logic Levels:           7  (CARRY4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 7.343 - 2.950 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.595     4.700    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.269     4.969 f  dut_implementacion/cifrar/FSM_sequential_state_reg[3]/Q
                         net (fo=167, routed)         0.921     5.890    dut_implementacion/cifrar/state[3]
    SLICE_X9Y13                                                       f  dut_implementacion/cifrar/rAux3[15]_i_6/I4
    SLICE_X9Y13          LUT5 (Prop_lut5_I4_O)        0.053     5.943 r  dut_implementacion/cifrar/rAux3[15]_i_6/O
                         net (fo=2, routed)           0.403     6.346    dut_implementacion/cifrar/p_1_in[13]
    SLICE_X8Y15                                                       r  dut_implementacion/cifrar/rAux3[15]_i_10/I0
    SLICE_X8Y15          LUT6 (Prop_lut6_I0_O)        0.053     6.399 r  dut_implementacion/cifrar/rAux3[15]_i_10/O
                         net (fo=1, routed)           0.000     6.399    dut_implementacion/cifrar/rAux3[15]_i_10_n_0
    SLICE_X8Y15                                                       r  dut_implementacion/cifrar/rAux3_reg[15]_i_3/S[1]
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.709 r  dut_implementacion/cifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.709    dut_implementacion/cifrar/rAux3_reg[15]_i_3_n_0
    SLICE_X8Y16                                                       r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CI
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.769 r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.769    dut_implementacion/cifrar/rAux3_reg[19]_i_3_n_0
    SLICE_X8Y17                                                       r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CI
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.829 r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.829    dut_implementacion/cifrar/rAux3_reg[23]_i_3_n_0
    SLICE_X8Y18                                                       r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/CI
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     6.964 r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/O[0]
                         net (fo=1, routed)           0.347     7.311    dut_implementacion/cifrar/p_2_out[24]
    SLICE_X9Y21                                                       r  dut_implementacion/cifrar/rAux3[24]_i_1/I4
    SLICE_X9Y21          LUT5 (Prop_lut5_I4_O)        0.153     7.464 r  dut_implementacion/cifrar/rAux3[24]_i_1/O
                         net (fo=1, routed)           0.000     7.464    dut_implementacion/cifrar/rAux3_nxt[24]
    SLICE_X9Y21          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.950     2.950 r  
    P23                                               0.000     2.950 r  clk (IN)
                         net (fo=0)                   0.000     2.950    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.719 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.759    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.471     7.343    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[24]/C
                         clock pessimism              0.276     7.619    
                         clock uncertainty           -0.035     7.584    
    SLICE_X9Y21          FDRE (Setup_fdre_C_D)        0.035     7.619    dut_implementacion/cifrar/rAux3_reg[24]
  -------------------------------------------------------------------
                         required time                          7.619    
                         arrival time                          -7.464    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            dut_implementacion/cifrar/rAux3_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.950ns  (clk rise@2.950ns - clk rise@0.000ns)
  Data Path Delay:        2.792ns  (logic 1.232ns (44.119%)  route 1.560ns (55.881%))
  Logic Levels:           8  (CARRY4=5 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 7.344 - 2.950 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.595     4.700    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.269     4.969 f  dut_implementacion/cifrar/FSM_sequential_state_reg[3]/Q
                         net (fo=167, routed)         0.921     5.890    dut_implementacion/cifrar/state[3]
    SLICE_X9Y13                                                       f  dut_implementacion/cifrar/rAux3[15]_i_6/I4
    SLICE_X9Y13          LUT5 (Prop_lut5_I4_O)        0.053     5.943 r  dut_implementacion/cifrar/rAux3[15]_i_6/O
                         net (fo=2, routed)           0.403     6.346    dut_implementacion/cifrar/p_1_in[13]
    SLICE_X8Y15                                                       r  dut_implementacion/cifrar/rAux3[15]_i_10/I0
    SLICE_X8Y15          LUT6 (Prop_lut6_I0_O)        0.053     6.399 r  dut_implementacion/cifrar/rAux3[15]_i_10/O
                         net (fo=1, routed)           0.000     6.399    dut_implementacion/cifrar/rAux3[15]_i_10_n_0
    SLICE_X8Y15                                                       r  dut_implementacion/cifrar/rAux3_reg[15]_i_3/S[1]
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.709 r  dut_implementacion/cifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.709    dut_implementacion/cifrar/rAux3_reg[15]_i_3_n_0
    SLICE_X8Y16                                                       r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CI
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.769 r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.769    dut_implementacion/cifrar/rAux3_reg[19]_i_3_n_0
    SLICE_X8Y17                                                       r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CI
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.829 r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.829    dut_implementacion/cifrar/rAux3_reg[23]_i_3_n_0
    SLICE_X8Y18                                                       r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/CI
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.889 r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.889    dut_implementacion/cifrar/rAux3_reg[27]_i_3_n_0
    SLICE_X8Y19                                                       r  dut_implementacion/cifrar/rAux3_reg[31]_i_4/CI
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     7.101 r  dut_implementacion/cifrar/rAux3_reg[31]_i_4/O[1]
                         net (fo=1, routed)           0.237     7.338    dut_implementacion/cifrar/p_2_out[29]
    SLICE_X8Y20                                                       r  dut_implementacion/cifrar/rAux3[29]_i_1/I4
    SLICE_X8Y20          LUT5 (Prop_lut5_I4_O)        0.155     7.493 r  dut_implementacion/cifrar/rAux3[29]_i_1/O
                         net (fo=1, routed)           0.000     7.493    dut_implementacion/cifrar/rAux3_nxt[29]
    SLICE_X8Y20          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.950     2.950 r  
    P23                                               0.000     2.950 r  clk (IN)
                         net (fo=0)                   0.000     2.950    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.719 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.759    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.472     7.344    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[29]/C
                         clock pessimism              0.276     7.620    
                         clock uncertainty           -0.035     7.585    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)        0.073     7.658    dut_implementacion/cifrar/rAux3_reg[29]
  -------------------------------------------------------------------
                         required time                          7.658    
                         arrival time                          -7.493    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            dut_implementacion/cifrar/rAux3_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.950ns  (clk rise@2.950ns - clk rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 1.034ns (37.093%)  route 1.754ns (62.907%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 7.344 - 2.950 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.595     4.700    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.269     4.969 f  dut_implementacion/cifrar/FSM_sequential_state_reg[3]/Q
                         net (fo=167, routed)         0.921     5.890    dut_implementacion/cifrar/state[3]
    SLICE_X9Y13                                                       f  dut_implementacion/cifrar/rAux3[15]_i_6/I4
    SLICE_X9Y13          LUT5 (Prop_lut5_I4_O)        0.053     5.943 r  dut_implementacion/cifrar/rAux3[15]_i_6/O
                         net (fo=2, routed)           0.403     6.346    dut_implementacion/cifrar/p_1_in[13]
    SLICE_X8Y15                                                       r  dut_implementacion/cifrar/rAux3[15]_i_10/I0
    SLICE_X8Y15          LUT6 (Prop_lut6_I0_O)        0.053     6.399 r  dut_implementacion/cifrar/rAux3[15]_i_10/O
                         net (fo=1, routed)           0.000     6.399    dut_implementacion/cifrar/rAux3[15]_i_10_n_0
    SLICE_X8Y15                                                       r  dut_implementacion/cifrar/rAux3_reg[15]_i_3/S[1]
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.709 r  dut_implementacion/cifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.709    dut_implementacion/cifrar/rAux3_reg[15]_i_3_n_0
    SLICE_X8Y16                                                       r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CI
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.769 r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.769    dut_implementacion/cifrar/rAux3_reg[19]_i_3_n_0
    SLICE_X8Y17                                                       r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CI
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.906 r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/O[2]
                         net (fo=1, routed)           0.430     7.336    dut_implementacion/cifrar/p_2_out[22]
    SLICE_X8Y20                                                       r  dut_implementacion/cifrar/rAux3[22]_i_1/I4
    SLICE_X8Y20          LUT5 (Prop_lut5_I4_O)        0.152     7.488 r  dut_implementacion/cifrar/rAux3[22]_i_1/O
                         net (fo=1, routed)           0.000     7.488    dut_implementacion/cifrar/rAux3_nxt[22]
    SLICE_X8Y20          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.950     2.950 r  
    P23                                               0.000     2.950 r  clk (IN)
                         net (fo=0)                   0.000     2.950    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.719 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.759    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.472     7.344    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[22]/C
                         clock pessimism              0.276     7.620    
                         clock uncertainty           -0.035     7.585    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)        0.072     7.657    dut_implementacion/cifrar/rAux3_reg[22]
  -------------------------------------------------------------------
                         required time                          7.657    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            dut_implementacion/cifrar/rAux3_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.950ns  (clk rise@2.950ns - clk rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 1.188ns (43.300%)  route 1.556ns (56.700%))
  Logic Levels:           8  (CARRY4=5 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 7.344 - 2.950 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.595     4.700    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.269     4.969 f  dut_implementacion/cifrar/FSM_sequential_state_reg[3]/Q
                         net (fo=167, routed)         0.921     5.890    dut_implementacion/cifrar/state[3]
    SLICE_X9Y13                                                       f  dut_implementacion/cifrar/rAux3[15]_i_6/I4
    SLICE_X9Y13          LUT5 (Prop_lut5_I4_O)        0.053     5.943 r  dut_implementacion/cifrar/rAux3[15]_i_6/O
                         net (fo=2, routed)           0.403     6.346    dut_implementacion/cifrar/p_1_in[13]
    SLICE_X8Y15                                                       r  dut_implementacion/cifrar/rAux3[15]_i_10/I0
    SLICE_X8Y15          LUT6 (Prop_lut6_I0_O)        0.053     6.399 r  dut_implementacion/cifrar/rAux3[15]_i_10/O
                         net (fo=1, routed)           0.000     6.399    dut_implementacion/cifrar/rAux3[15]_i_10_n_0
    SLICE_X8Y15                                                       r  dut_implementacion/cifrar/rAux3_reg[15]_i_3/S[1]
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.709 r  dut_implementacion/cifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.709    dut_implementacion/cifrar/rAux3_reg[15]_i_3_n_0
    SLICE_X8Y16                                                       r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CI
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.769 r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.769    dut_implementacion/cifrar/rAux3_reg[19]_i_3_n_0
    SLICE_X8Y17                                                       r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CI
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.829 r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.829    dut_implementacion/cifrar/rAux3_reg[23]_i_3_n_0
    SLICE_X8Y18                                                       r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/CI
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.889 r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.889    dut_implementacion/cifrar/rAux3_reg[27]_i_3_n_0
    SLICE_X8Y19                                                       r  dut_implementacion/cifrar/rAux3_reg[31]_i_4/CI
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     7.070 r  dut_implementacion/cifrar/rAux3_reg[31]_i_4/O[3]
                         net (fo=1, routed)           0.232     7.302    dut_implementacion/cifrar/p_2_out[31]
    SLICE_X9Y20                                                       r  dut_implementacion/cifrar/rAux3[31]_i_2/I4
    SLICE_X9Y20          LUT5 (Prop_lut5_I4_O)        0.142     7.444 r  dut_implementacion/cifrar/rAux3[31]_i_2/O
                         net (fo=1, routed)           0.000     7.444    dut_implementacion/cifrar/rAux3_nxt[31]
    SLICE_X9Y20          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.950     2.950 r  
    P23                                               0.000     2.950 r  clk (IN)
                         net (fo=0)                   0.000     2.950    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.719 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.759    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.472     7.344    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[31]/C
                         clock pessimism              0.276     7.620    
                         clock uncertainty           -0.035     7.585    
    SLICE_X9Y20          FDRE (Setup_fdre_C_D)        0.035     7.620    dut_implementacion/cifrar/rAux3_reg[31]
  -------------------------------------------------------------------
                         required time                          7.620    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            dut_implementacion/cifrar/rAux3_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.950ns  (clk rise@2.950ns - clk rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 0.973ns (35.178%)  route 1.793ns (64.822%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 7.343 - 2.950 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.595     4.700    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.269     4.969 f  dut_implementacion/cifrar/FSM_sequential_state_reg[3]/Q
                         net (fo=167, routed)         0.921     5.890    dut_implementacion/cifrar/state[3]
    SLICE_X9Y13                                                       f  dut_implementacion/cifrar/rAux3[15]_i_6/I4
    SLICE_X9Y13          LUT5 (Prop_lut5_I4_O)        0.053     5.943 r  dut_implementacion/cifrar/rAux3[15]_i_6/O
                         net (fo=2, routed)           0.403     6.346    dut_implementacion/cifrar/p_1_in[13]
    SLICE_X8Y15                                                       r  dut_implementacion/cifrar/rAux3[15]_i_10/I0
    SLICE_X8Y15          LUT6 (Prop_lut6_I0_O)        0.053     6.399 r  dut_implementacion/cifrar/rAux3[15]_i_10/O
                         net (fo=1, routed)           0.000     6.399    dut_implementacion/cifrar/rAux3[15]_i_10_n_0
    SLICE_X8Y15                                                       r  dut_implementacion/cifrar/rAux3_reg[15]_i_3/S[1]
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.709 r  dut_implementacion/cifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.709    dut_implementacion/cifrar/rAux3_reg[15]_i_3_n_0
    SLICE_X8Y16                                                       r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CI
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     6.844 r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/O[0]
                         net (fo=1, routed)           0.469     7.313    dut_implementacion/cifrar/p_2_out[16]
    SLICE_X8Y21                                                       r  dut_implementacion/cifrar/rAux3[16]_i_1/I4
    SLICE_X8Y21          LUT5 (Prop_lut5_I4_O)        0.153     7.466 r  dut_implementacion/cifrar/rAux3[16]_i_1/O
                         net (fo=1, routed)           0.000     7.466    dut_implementacion/cifrar/rAux3_nxt[16]
    SLICE_X8Y21          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.950     2.950 r  
    P23                                               0.000     2.950 r  clk (IN)
                         net (fo=0)                   0.000     2.950    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.719 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.759    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.471     7.343    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[16]/C
                         clock pessimism              0.276     7.619    
                         clock uncertainty           -0.035     7.584    
    SLICE_X8Y21          FDRE (Setup_fdre_C_D)        0.071     7.655    dut_implementacion/cifrar/rAux3_reg[16]
  -------------------------------------------------------------------
                         required time                          7.655    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            dut_implementacion/cifrar/rAux3_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.950ns  (clk rise@2.950ns - clk rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 1.172ns (42.892%)  route 1.560ns (57.108%))
  Logic Levels:           7  (CARRY4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 7.346 - 2.950 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.595     4.700    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.269     4.969 f  dut_implementacion/cifrar/FSM_sequential_state_reg[3]/Q
                         net (fo=167, routed)         0.921     5.890    dut_implementacion/cifrar/state[3]
    SLICE_X9Y13                                                       f  dut_implementacion/cifrar/rAux3[15]_i_6/I4
    SLICE_X9Y13          LUT5 (Prop_lut5_I4_O)        0.053     5.943 r  dut_implementacion/cifrar/rAux3[15]_i_6/O
                         net (fo=2, routed)           0.403     6.346    dut_implementacion/cifrar/p_1_in[13]
    SLICE_X8Y15                                                       r  dut_implementacion/cifrar/rAux3[15]_i_10/I0
    SLICE_X8Y15          LUT6 (Prop_lut6_I0_O)        0.053     6.399 r  dut_implementacion/cifrar/rAux3[15]_i_10/O
                         net (fo=1, routed)           0.000     6.399    dut_implementacion/cifrar/rAux3[15]_i_10_n_0
    SLICE_X8Y15                                                       r  dut_implementacion/cifrar/rAux3_reg[15]_i_3/S[1]
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.709 r  dut_implementacion/cifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.709    dut_implementacion/cifrar/rAux3_reg[15]_i_3_n_0
    SLICE_X8Y16                                                       r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CI
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.769 r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.769    dut_implementacion/cifrar/rAux3_reg[19]_i_3_n_0
    SLICE_X8Y17                                                       r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CI
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.829 r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.829    dut_implementacion/cifrar/rAux3_reg[23]_i_3_n_0
    SLICE_X8Y18                                                       r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/CI
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     7.041 r  dut_implementacion/cifrar/rAux3_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.237     7.278    dut_implementacion/cifrar/p_2_out[25]
    SLICE_X9Y18                                                       r  dut_implementacion/cifrar/rAux3[25]_i_1/I4
    SLICE_X9Y18          LUT5 (Prop_lut5_I4_O)        0.155     7.433 r  dut_implementacion/cifrar/rAux3[25]_i_1/O
                         net (fo=1, routed)           0.000     7.433    dut_implementacion/cifrar/rAux3_nxt[25]
    SLICE_X9Y18          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.950     2.950 r  
    P23                                               0.000     2.950 r  clk (IN)
                         net (fo=0)                   0.000     2.950    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.719 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.759    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.474     7.346    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[25]/C
                         clock pessimism              0.276     7.622    
                         clock uncertainty           -0.035     7.587    
    SLICE_X9Y18          FDRE (Setup_fdre_C_D)        0.035     7.622    dut_implementacion/cifrar/rAux3_reg[25]
  -------------------------------------------------------------------
                         required time                          7.622    
                         arrival time                          -7.433    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            dut_implementacion/cifrar/rAux3_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.950ns  (clk rise@2.950ns - clk rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 1.112ns (40.726%)  route 1.618ns (59.274%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 7.348 - 2.950 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.595     4.700    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.269     4.969 f  dut_implementacion/cifrar/FSM_sequential_state_reg[3]/Q
                         net (fo=167, routed)         0.921     5.890    dut_implementacion/cifrar/state[3]
    SLICE_X9Y13                                                       f  dut_implementacion/cifrar/rAux3[15]_i_6/I4
    SLICE_X9Y13          LUT5 (Prop_lut5_I4_O)        0.053     5.943 r  dut_implementacion/cifrar/rAux3[15]_i_6/O
                         net (fo=2, routed)           0.403     6.346    dut_implementacion/cifrar/p_1_in[13]
    SLICE_X8Y15                                                       r  dut_implementacion/cifrar/rAux3[15]_i_10/I0
    SLICE_X8Y15          LUT6 (Prop_lut6_I0_O)        0.053     6.399 r  dut_implementacion/cifrar/rAux3[15]_i_10/O
                         net (fo=1, routed)           0.000     6.399    dut_implementacion/cifrar/rAux3[15]_i_10_n_0
    SLICE_X8Y15                                                       r  dut_implementacion/cifrar/rAux3_reg[15]_i_3/S[1]
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.709 r  dut_implementacion/cifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.709    dut_implementacion/cifrar/rAux3_reg[15]_i_3_n_0
    SLICE_X8Y16                                                       r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CI
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.769 r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.769    dut_implementacion/cifrar/rAux3_reg[19]_i_3_n_0
    SLICE_X8Y17                                                       r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CI
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     6.981 r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/O[1]
                         net (fo=1, routed)           0.295     7.276    dut_implementacion/cifrar/p_2_out[21]
    SLICE_X9Y16                                                       r  dut_implementacion/cifrar/rAux3[21]_i_1/I4
    SLICE_X9Y16          LUT5 (Prop_lut5_I4_O)        0.155     7.431 r  dut_implementacion/cifrar/rAux3[21]_i_1/O
                         net (fo=1, routed)           0.000     7.431    dut_implementacion/cifrar/rAux3_nxt[21]
    SLICE_X9Y16          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.950     2.950 r  
    P23                                               0.000     2.950 r  clk (IN)
                         net (fo=0)                   0.000     2.950    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.719 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.759    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.476     7.348    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X9Y16          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[21]/C
                         clock pessimism              0.276     7.624    
                         clock uncertainty           -0.035     7.589    
    SLICE_X9Y16          FDRE (Setup_fdre_C_D)        0.035     7.624    dut_implementacion/cifrar/rAux3_reg[21]
  -------------------------------------------------------------------
                         required time                          7.624    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            dut_implementacion/cifrar/rAux3_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.950ns  (clk rise@2.950ns - clk rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 1.033ns (38.050%)  route 1.682ns (61.950%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 7.343 - 2.950 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.595     4.700    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.269     4.969 f  dut_implementacion/cifrar/FSM_sequential_state_reg[3]/Q
                         net (fo=167, routed)         0.921     5.890    dut_implementacion/cifrar/state[3]
    SLICE_X9Y13                                                       f  dut_implementacion/cifrar/rAux3[15]_i_6/I4
    SLICE_X9Y13          LUT5 (Prop_lut5_I4_O)        0.053     5.943 r  dut_implementacion/cifrar/rAux3[15]_i_6/O
                         net (fo=2, routed)           0.403     6.346    dut_implementacion/cifrar/p_1_in[13]
    SLICE_X8Y15                                                       r  dut_implementacion/cifrar/rAux3[15]_i_10/I0
    SLICE_X8Y15          LUT6 (Prop_lut6_I0_O)        0.053     6.399 r  dut_implementacion/cifrar/rAux3[15]_i_10/O
                         net (fo=1, routed)           0.000     6.399    dut_implementacion/cifrar/rAux3[15]_i_10_n_0
    SLICE_X8Y15                                                       r  dut_implementacion/cifrar/rAux3_reg[15]_i_3/S[1]
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.709 r  dut_implementacion/cifrar/rAux3_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.709    dut_implementacion/cifrar/rAux3_reg[15]_i_3_n_0
    SLICE_X8Y16                                                       r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CI
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.769 r  dut_implementacion/cifrar/rAux3_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.769    dut_implementacion/cifrar/rAux3_reg[19]_i_3_n_0
    SLICE_X8Y17                                                       r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/CI
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     6.904 r  dut_implementacion/cifrar/rAux3_reg[23]_i_3/O[0]
                         net (fo=1, routed)           0.358     7.262    dut_implementacion/cifrar/p_2_out[20]
    SLICE_X9Y21                                                       r  dut_implementacion/cifrar/rAux3[20]_i_1/I4
    SLICE_X9Y21          LUT5 (Prop_lut5_I4_O)        0.153     7.415 r  dut_implementacion/cifrar/rAux3[20]_i_1/O
                         net (fo=1, routed)           0.000     7.415    dut_implementacion/cifrar/rAux3_nxt[20]
    SLICE_X9Y21          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.950     2.950 r  
    P23                                               0.000     2.950 r  clk (IN)
                         net (fo=0)                   0.000     2.950    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.719 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.759    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.471     7.343    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[20]/C
                         clock pessimism              0.276     7.619    
                         clock uncertainty           -0.035     7.584    
    SLICE_X9Y21          FDRE (Setup_fdre_C_D)        0.035     7.619    dut_implementacion/cifrar/rAux3_reg[20]
  -------------------------------------------------------------------
                         required time                          7.619    
                         arrival time                          -7.415    
  -------------------------------------------------------------------
                         slack                                  0.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 iV0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            dut_implementacion/descifrar/oC0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.789%)  route 0.064ns (33.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.629     1.627    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  iV0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.100     1.727 r  iV0_reg[17]/Q
                         net (fo=2, routed)           0.064     1.791    dut_implementacion/descifrar/iV0_reg[31][17]
    SLICE_X1Y16                                                       r  dut_implementacion/descifrar/oC0[17]_i_1/I2
    SLICE_X1Y16          LUT4 (Prop_lut4_I2_O)        0.028     1.819 r  dut_implementacion/descifrar/oC0[17]_i_1/O
                         net (fo=1, routed)           0.000     1.819    dut_implementacion/descifrar/oC0[17]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  dut_implementacion/descifrar/oC0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.848     2.163    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  dut_implementacion/descifrar/oC0_reg[17]/C
                         clock pessimism             -0.525     1.638    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.061     1.699    dut_implementacion/descifrar/oC0_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dut_implementacion/descifrar/rCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            dut_implementacion/descifrar/rCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.128ns (57.038%)  route 0.096ns (42.962%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.596     1.594    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X19Y17         FDRE                                         r  dut_implementacion/descifrar/rCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y17         FDRE (Prop_fdre_C_Q)         0.100     1.694 r  dut_implementacion/descifrar/rCount_reg[1]/Q
                         net (fo=5, routed)           0.096     1.790    dut_implementacion/descifrar/rCount_reg__0[1]
    SLICE_X18Y17                                                      r  dut_implementacion/descifrar/rCount[4]_i_1__0/I2
    SLICE_X18Y17         LUT5 (Prop_lut5_I2_O)        0.028     1.818 r  dut_implementacion/descifrar/rCount[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.818    dut_implementacion/descifrar/p_0_in__0[4]
    SLICE_X18Y17         FDRE                                         r  dut_implementacion/descifrar/rCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.814     2.129    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X18Y17         FDRE                                         r  dut_implementacion/descifrar/rCount_reg[4]/C
                         clock pessimism             -0.524     1.605    
    SLICE_X18Y17         FDRE (Hold_fdre_C_D)         0.087     1.692    dut_implementacion/descifrar/rCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dut_implementacion/cifrar/rCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            dut_implementacion/cifrar/rCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.128ns (57.038%)  route 0.096ns (42.962%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.601     1.599    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X17Y9          FDRE                                         r  dut_implementacion/cifrar/rCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y9          FDRE (Prop_fdre_C_Q)         0.100     1.699 r  dut_implementacion/cifrar/rCount_reg[1]/Q
                         net (fo=5, routed)           0.096     1.795    dut_implementacion/cifrar/rCount_reg__0[1]
    SLICE_X16Y9                                                       r  dut_implementacion/cifrar/rCount[4]_i_2/I2
    SLICE_X16Y9          LUT5 (Prop_lut5_I2_O)        0.028     1.823 r  dut_implementacion/cifrar/rCount[4]_i_2/O
                         net (fo=1, routed)           0.000     1.823    dut_implementacion/cifrar/p_0_in[4]
    SLICE_X16Y9          FDRE                                         r  dut_implementacion/cifrar/rCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.821     2.136    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X16Y9          FDRE                                         r  dut_implementacion/cifrar/rCount_reg[4]/C
                         clock pessimism             -0.526     1.610    
    SLICE_X16Y9          FDRE (Hold_fdre_C_D)         0.087     1.697    dut_implementacion/cifrar/rCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 iK2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            dut_implementacion/cifrar/rAux1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.718%)  route 0.106ns (45.282%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.601     1.599    clk_IBUF_BUFG
    SLICE_X13Y9          FDRE                                         r  iK2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDRE (Prop_fdre_C_Q)         0.100     1.699 r  iK2_reg[0]/Q
                         net (fo=2, routed)           0.106     1.805    dut_implementacion/cifrar/iK2_reg[31][0]
    SLICE_X14Y9                                                       r  dut_implementacion/cifrar/rAux1[0]_i_1/I0
    SLICE_X14Y9          LUT4 (Prop_lut4_I0_O)        0.028     1.833 r  dut_implementacion/cifrar/rAux1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.833    dut_implementacion/cifrar/p_4_in[0]
    SLICE_X14Y9          FDRE                                         r  dut_implementacion/cifrar/rAux1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.822     2.137    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X14Y9          FDRE                                         r  dut_implementacion/cifrar/rAux1_reg[0]/C
                         clock pessimism             -0.524     1.613    
    SLICE_X14Y9          FDRE (Hold_fdre_C_D)         0.087     1.700    dut_implementacion/cifrar/rAux1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 iK0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            dut_implementacion/descifrar/rAux1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.146ns (69.268%)  route 0.065ns (30.732%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.600     1.598    clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  iK0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.118     1.716 r  iK0_reg[1]/Q
                         net (fo=2, routed)           0.065     1.781    dut_implementacion/descifrar/iK0_reg[31][1]
    SLICE_X15Y10                                                      r  dut_implementacion/descifrar/rAux1[1]_i_1/I2
    SLICE_X15Y10         LUT4 (Prop_lut4_I2_O)        0.028     1.809 r  dut_implementacion/descifrar/rAux1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.809    dut_implementacion/descifrar/p_4_in[1]
    SLICE_X15Y10         FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.821     2.136    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X15Y10         FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[1]/C
                         clock pessimism             -0.527     1.609    
    SLICE_X15Y10         FDRE (Hold_fdre_C_D)         0.060     1.669    dut_implementacion/descifrar/rAux1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 dut_implementacion/descifrar/oC0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            serial_port_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.128ns (58.493%)  route 0.091ns (41.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.630     1.628    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  dut_implementacion/descifrar/oC0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.100     1.728 r  dut_implementacion/descifrar/oC0_reg[12]/Q
                         net (fo=6, routed)           0.091     1.819    dut_implementacion/descifrar/oV0[12]
    SLICE_X1Y15                                                       r  dut_implementacion/descifrar/serial_port_out[12]_i_1/I3
    SLICE_X1Y15          LUT6 (Prop_lut6_I3_O)        0.028     1.847 r  dut_implementacion/descifrar/serial_port_out[12]_i_1/O
                         net (fo=1, routed)           0.000     1.847    dut_implementacion_n_21
    SLICE_X1Y15          FDRE                                         r  serial_port_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.849     2.164    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  serial_port_out_reg[12]/C
                         clock pessimism             -0.525     1.639    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.060     1.699    serial_port_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 iV0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            dut_implementacion/descifrar/oC0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.189%)  route 0.092ns (41.811%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.629     1.627    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  iV0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.100     1.727 r  iV0_reg[16]/Q
                         net (fo=2, routed)           0.092     1.819    dut_implementacion/descifrar/iV0_reg[31][16]
    SLICE_X1Y16                                                       r  dut_implementacion/descifrar/oC0[16]_i_1/I2
    SLICE_X1Y16          LUT4 (Prop_lut4_I2_O)        0.028     1.847 r  dut_implementacion/descifrar/oC0[16]_i_1/O
                         net (fo=1, routed)           0.000     1.847    dut_implementacion/descifrar/oC0[16]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  dut_implementacion/descifrar/oC0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.848     2.163    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  dut_implementacion/descifrar/oC0_reg[16]/C
                         clock pessimism             -0.525     1.638    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.060     1.698    dut_implementacion/descifrar/oC0_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 iK0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            dut_implementacion/cifrar/rAux1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.175ns (69.230%)  route 0.078ns (30.770%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.601     1.599    clk_IBUF_BUFG
    SLICE_X11Y11         FDRE                                         r  iK0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.100     1.699 r  iK0_reg[5]/Q
                         net (fo=4, routed)           0.078     1.777    dut_implementacion/cifrar/iK0_reg[31][5]
    SLICE_X10Y11                                                      r  dut_implementacion/cifrar/rAux1[7]_i_8/I0
    SLICE_X10Y11         LUT6 (Prop_lut6_I0_O)        0.028     1.805 r  dut_implementacion/cifrar/rAux1[7]_i_8/O
                         net (fo=1, routed)           0.000     1.805    dut_implementacion/cifrar/rAux1[7]_i_8_n_0
    SLICE_X10Y11                                                      r  dut_implementacion/cifrar/rAux1_reg[7]_i_1/S[1]
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     1.852 r  dut_implementacion/cifrar/rAux1_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.852    dut_implementacion/cifrar/rAux1_nxt1_in[5]
    SLICE_X10Y11         FDRE                                         r  dut_implementacion/cifrar/rAux1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.821     2.136    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X10Y11         FDRE                                         r  dut_implementacion/cifrar/rAux1_reg[5]/C
                         clock pessimism             -0.526     1.610    
    SLICE_X10Y11         FDRE (Hold_fdre_C_D)         0.092     1.702    dut_implementacion/cifrar/rAux1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 dut_implementacion/descifrar/oDone_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            dut_implementacion/descifrar/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.576%)  route 0.125ns (49.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.596     1.594    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X17Y17         FDRE                                         r  dut_implementacion/descifrar/oDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.100     1.694 r  dut_implementacion/descifrar/oDone_reg/Q
                         net (fo=5, routed)           0.125     1.819    dut_implementacion/descifrar/FSM_sequential_state_reg[0]_0
    SLICE_X16Y17                                                      r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_2/I0
    SLICE_X16Y17         LUT5 (Prop_lut5_I0_O)        0.028     1.847 r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     1.847    dut_implementacion/descifrar/FSM_sequential_state[3]_i_2_n_0
    SLICE_X16Y17         FDRE                                         r  dut_implementacion/descifrar/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.814     2.129    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X16Y17         FDRE                                         r  dut_implementacion/descifrar/FSM_sequential_state_reg[3]/C
                         clock pessimism             -0.524     1.605    
    SLICE_X16Y17         FDRE (Hold_fdre_C_D)         0.087     1.692    dut_implementacion/descifrar/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dut_implementacion/descifrar/oDone_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            dut_implementacion/descifrar/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.180%)  route 0.127ns (49.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.596     1.594    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X17Y17         FDRE                                         r  dut_implementacion/descifrar/oDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.100     1.694 f  dut_implementacion/descifrar/oDone_reg/Q
                         net (fo=5, routed)           0.127     1.821    dut_implementacion/descifrar/FSM_sequential_state_reg[0]_0
    SLICE_X16Y17                                                      f  dut_implementacion/descifrar/FSM_sequential_state[0]_i_1/I3
    SLICE_X16Y17         LUT5 (Prop_lut5_I3_O)        0.028     1.849 r  dut_implementacion/descifrar/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.849    dut_implementacion/descifrar/FSM_sequential_state[0]_i_1_n_0
    SLICE_X16Y17         FDRE                                         r  dut_implementacion/descifrar/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.814     2.129    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X16Y17         FDRE                                         r  dut_implementacion/descifrar/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.524     1.605    
    SLICE_X16Y17         FDRE (Hold_fdre_C_D)         0.087     1.692    dut_implementacion/descifrar/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.475 }
Period(ns):         2.950
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         2.950       1.350      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         2.950       2.200      SLICE_X11Y13   iK1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.950       2.200      SLICE_X11Y12   iK1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.950       2.200      SLICE_X10Y18   iK1_reg[28]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.950       2.200      SLICE_X10Y18   iK1_reg[29]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.950       2.200      SLICE_X0Y14    iV0_reg[27]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.950       2.200      SLICE_X0Y14    iV0_reg[29]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.950       2.200      SLICE_X0Y12    iV0_reg[31]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.950       2.200      SLICE_X0Y12    iV0_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.950       2.200      SLICE_X11Y13   iK1_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.475       1.075      SLICE_X11Y12   iK1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.475       1.075      SLICE_X0Y14    iV0_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.475       1.075      SLICE_X0Y14    iV0_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.475       1.075      SLICE_X0Y12    iV0_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.475       1.075      SLICE_X0Y12    iV0_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.475       1.075      SLICE_X0Y12    iV0_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.475       1.075      SLICE_X0Y12    iV0_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.475       1.075      SLICE_X13Y9    iK2_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.475       1.075      SLICE_X1Y10    iV1_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.475       1.075      SLICE_X1Y10    iV1_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.475       1.125      SLICE_X9Y10    dut_implementacion/cifrar/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.475       1.125      SLICE_X9Y10    dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.475       1.125      SLICE_X9Y10    dut_implementacion/cifrar/FSM_sequential_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.475       1.125      SLICE_X16Y10   dut_implementacion/cifrar/rAux1_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.475       1.125      SLICE_X14Y9    dut_implementacion/cifrar/rAux1_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.475       1.125      SLICE_X16Y9    dut_implementacion/cifrar/rCount_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.475       1.125      SLICE_X12Y18   dut_implementacion/descifrar/rAux3_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.475       1.125      SLICE_X17Y18   dut_implementacion/descifrar/rAux3_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.475       1.125      SLICE_X12Y19   dut_implementacion/descifrar/rAux3_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.475       1.125      SLICE_X12Y18   dut_implementacion/descifrar/rAux3_reg[21]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_port_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            serial_port_out[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.816ns  (logic 2.781ns (47.822%)  route 3.035ns (52.178%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.644     4.749    clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  serial_port_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.269     5.018 r  serial_port_out_reg[31]/Q
                         net (fo=1, routed)           3.035     8.053    serial_port_out_OBUF[31]
    E22                                                               r  serial_port_out_OBUF[31]_inst/I
    E22                  OBUF (Prop_obuf_I_O)         2.512    10.565 r  serial_port_out_OBUF[31]_inst/O
                         net (fo=0)                   0.000    10.565    serial_port_out[31]
    E22                                                               r  serial_port_out[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            serial_port_out[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.766ns  (logic 2.798ns (48.537%)  route 2.967ns (51.463%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.645     4.750    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  serial_port_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.269     5.019 r  serial_port_out_reg[29]/Q
                         net (fo=1, routed)           2.967     7.986    serial_port_out_OBUF[29]
    B21                                                               r  serial_port_out_OBUF[29]_inst/I
    B21                  OBUF (Prop_obuf_I_O)         2.529    10.516 r  serial_port_out_OBUF[29]_inst/O
                         net (fo=0)                   0.000    10.516    serial_port_out[29]
    B21                                                               r  serial_port_out[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            serial_port_out[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.761ns  (logic 2.786ns (48.368%)  route 2.974ns (51.632%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.644     4.749    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  serial_port_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.269     5.018 r  serial_port_out_reg[30]/Q
                         net (fo=1, routed)           2.974     7.992    serial_port_out_OBUF[30]
    C21                                                               r  serial_port_out_OBUF[30]_inst/I
    C21                  OBUF (Prop_obuf_I_O)         2.517    10.510 r  serial_port_out_OBUF[30]_inst/O
                         net (fo=0)                   0.000    10.510    serial_port_out[30]
    C21                                                               r  serial_port_out[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            serial_port_out[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.666ns  (logic 2.778ns (49.033%)  route 2.888ns (50.967%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.647     4.752    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  serial_port_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.269     5.021 r  serial_port_out_reg[25]/Q
                         net (fo=1, routed)           2.888     7.909    serial_port_out_OBUF[25]
    E23                                                               r  serial_port_out_OBUF[25]_inst/I
    E23                  OBUF (Prop_obuf_I_O)         2.509    10.418 r  serial_port_out_OBUF[25]_inst/O
                         net (fo=0)                   0.000    10.418    serial_port_out[25]
    E23                                                               r  serial_port_out[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            serial_port_out[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.634ns  (logic 2.773ns (49.225%)  route 2.861ns (50.775%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.647     4.752    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  serial_port_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.269     5.021 r  serial_port_out_reg[23]/Q
                         net (fo=1, routed)           2.861     7.882    serial_port_out_OBUF[23]
    F23                                                               r  serial_port_out_OBUF[23]_inst/I
    F23                  OBUF (Prop_obuf_I_O)         2.504    10.386 r  serial_port_out_OBUF[23]_inst/O
                         net (fo=0)                   0.000    10.386    serial_port_out[23]
    F23                                                               r  serial_port_out[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            serial_port_out[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.564ns  (logic 2.774ns (49.854%)  route 2.790ns (50.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.644     4.749    clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  serial_port_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.269     5.018 r  serial_port_out_reg[26]/Q
                         net (fo=1, routed)           2.790     7.808    serial_port_out_OBUF[26]
    F22                                                               r  serial_port_out_OBUF[26]_inst/I
    F22                  OBUF (Prop_obuf_I_O)         2.505    10.313 r  serial_port_out_OBUF[26]_inst/O
                         net (fo=0)                   0.000    10.313    serial_port_out[26]
    F22                                                               r  serial_port_out[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            serial_port_out[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.559ns  (logic 2.795ns (50.282%)  route 2.764ns (49.718%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.644     4.749    clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  serial_port_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.269     5.018 r  serial_port_out_reg[27]/Q
                         net (fo=1, routed)           2.764     7.782    serial_port_out_OBUF[27]
    D24                                                               r  serial_port_out_OBUF[27]_inst/I
    D24                  OBUF (Prop_obuf_I_O)         2.526    10.309 r  serial_port_out_OBUF[27]_inst/O
                         net (fo=0)                   0.000    10.309    serial_port_out[27]
    D24                                                               r  serial_port_out[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            serial_port_out[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.540ns  (logic 2.793ns (50.417%)  route 2.747ns (49.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.644     4.749    clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  serial_port_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.269     5.018 r  serial_port_out_reg[28]/Q
                         net (fo=1, routed)           2.747     7.765    serial_port_out_OBUF[28]
    D23                                                               r  serial_port_out_OBUF[28]_inst/I
    D23                  OBUF (Prop_obuf_I_O)         2.524    10.289 r  serial_port_out_OBUF[28]_inst/O
                         net (fo=0)                   0.000    10.289    serial_port_out[28]
    D23                                                               r  serial_port_out[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            serial_port_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.487ns  (logic 2.783ns (50.721%)  route 2.704ns (49.279%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.652     4.757    clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  serial_port_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.269     5.026 r  serial_port_out_reg[8]/Q
                         net (fo=1, routed)           2.704     7.730    serial_port_out_OBUF[8]
    J21                                                               r  serial_port_out_OBUF[8]_inst/I
    J21                  OBUF (Prop_obuf_I_O)         2.514    10.244 r  serial_port_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.244    serial_port_out[8]
    J21                                                               r  serial_port_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            serial_port_out[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.445ns  (logic 2.804ns (51.491%)  route 2.641ns (48.509%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.645     4.750    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  serial_port_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.269     5.019 r  serial_port_out_reg[19]/Q
                         net (fo=1, routed)           2.641     7.660    serial_port_out_OBUF[19]
    D25                                                               r  serial_port_out_OBUF[19]_inst/I
    D25                  OBUF (Prop_obuf_I_O)         2.535    10.195 r  serial_port_out_OBUF[19]_inst/O
                         net (fo=0)                   0.000    10.195    serial_port_out[19]
    D25                                                               r  serial_port_out[19] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut_implementacion/cifrar/oDone_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            oDoneCipher
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.123ns  (logic 1.387ns (65.351%)  route 0.736ns (34.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.601     1.599    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X15Y9          FDRE                                         r  dut_implementacion/cifrar/oDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.100     1.699 r  dut_implementacion/cifrar/oDone_reg/Q
                         net (fo=5, routed)           0.736     2.434    oDoneCipher_OBUF
    N19                                                               r  oDoneCipher_OBUF_inst/I
    N19                  OBUF (Prop_obuf_I_O)         1.287     3.722 r  oDoneCipher_OBUF_inst/O
                         net (fo=0)                   0.000     3.722    oDoneCipher
    N19                                                               r  oDoneCipher (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            serial_port_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.110ns  (logic 1.428ns (67.693%)  route 0.682ns (32.307%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.630     1.628    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  serial_port_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.100     1.728 r  serial_port_out_reg[12]/Q
                         net (fo=1, routed)           0.682     2.410    serial_port_out_OBUF[12]
    H21                                                               r  serial_port_out_OBUF[12]_inst/I
    H21                  OBUF (Prop_obuf_I_O)         1.328     3.738 r  serial_port_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.738    serial_port_out[12]
    H21                                                               r  serial_port_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            serial_port_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.122ns  (logic 1.430ns (67.403%)  route 0.692ns (32.597%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.631     1.629    clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  serial_port_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.100     1.729 r  serial_port_out_reg[10]/Q
                         net (fo=1, routed)           0.692     2.421    serial_port_out_OBUF[10]
    H23                                                               r  serial_port_out_OBUF[10]_inst/I
    H23                  OBUF (Prop_obuf_I_O)         1.330     3.751 r  serial_port_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.751    serial_port_out[10]
    H23                                                               r  serial_port_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            serial_port_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.149ns  (logic 1.441ns (67.050%)  route 0.708ns (32.950%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.626     1.624    clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  serial_port_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.100     1.724 r  serial_port_out_reg[14]/Q
                         net (fo=1, routed)           0.708     2.432    serial_port_out_OBUF[14]
    J26                                                               r  serial_port_out_OBUF[14]_inst/I
    J26                  OBUF (Prop_obuf_I_O)         1.341     3.773 r  serial_port_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.773    serial_port_out[14]
    J26                                                               r  serial_port_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_implementacion/descifrar/oDone_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            oDoneDecipher
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 1.406ns (64.211%)  route 0.784ns (35.789%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.596     1.594    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X17Y17         FDRE                                         r  dut_implementacion/descifrar/oDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.100     1.694 r  dut_implementacion/descifrar/oDone_reg/Q
                         net (fo=5, routed)           0.784     2.478    oDoneDecipher_OBUF
    P25                                                               r  oDoneDecipher_OBUF_inst/I
    P25                  OBUF (Prop_obuf_I_O)         1.306     3.784 r  oDoneDecipher_OBUF_inst/O
                         net (fo=0)                   0.000     3.784    oDoneDecipher
    P25                                                               r  oDoneDecipher (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            serial_port_out[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.440ns (66.448%)  route 0.727ns (33.552%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.627     1.625    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  serial_port_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.100     1.725 r  serial_port_out_reg[18]/Q
                         net (fo=1, routed)           0.727     2.452    serial_port_out_OBUF[18]
    G25                                                               r  serial_port_out_OBUF[18]_inst/I
    G25                  OBUF (Prop_obuf_I_O)         1.340     3.792 r  serial_port_out_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.792    serial_port_out[18]
    G25                                                               r  serial_port_out[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            serial_port_out[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.166ns  (logic 1.439ns (66.440%)  route 0.727ns (33.560%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.628     1.626    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  serial_port_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.100     1.726 r  serial_port_out_reg[17]/Q
                         net (fo=1, routed)           0.727     2.453    serial_port_out_OBUF[17]
    G26                                                               r  serial_port_out_OBUF[17]_inst/I
    G26                  OBUF (Prop_obuf_I_O)         1.339     3.792 r  serial_port_out_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.792    serial_port_out[17]
    G26                                                               r  serial_port_out[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            serial_port_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.207ns  (logic 1.435ns (65.003%)  route 0.773ns (34.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.632     1.630    clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  serial_port_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.100     1.730 r  serial_port_out_reg[4]/Q
                         net (fo=1, routed)           0.773     2.502    serial_port_out_OBUF[4]
    L22                                                               r  serial_port_out_OBUF[4]_inst/I
    L22                  OBUF (Prop_obuf_I_O)         1.335     3.837 r  serial_port_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.837    serial_port_out[4]
    L22                                                               r  serial_port_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            serial_port_out[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.220ns  (logic 1.460ns (65.784%)  route 0.759ns (34.216%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.626     1.624    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  serial_port_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.100     1.724 r  serial_port_out_reg[20]/Q
                         net (fo=1, routed)           0.759     2.483    serial_port_out_OBUF[20]
    E25                                                               r  serial_port_out_OBUF[20]_inst/I
    E25                  OBUF (Prop_obuf_I_O)         1.360     3.844 r  serial_port_out_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.844    serial_port_out[20]
    E25                                                               r  serial_port_out[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Destination:            serial_port_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.425ns (64.300%)  route 0.791ns (35.700%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.630     1.628    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  serial_port_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.100     1.728 r  serial_port_out_reg[9]/Q
                         net (fo=1, routed)           0.791     2.519    serial_port_out_OBUF[9]
    H24                                                               r  serial_port_out_OBUF[9]_inst/I
    H24                  OBUF (Prop_obuf_I_O)         1.325     3.845 r  serial_port_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.845    serial_port_out[9]
    H24                                                               r  serial_port_out[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           728 Endpoints
Min Delay           728 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/rAux2_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.743ns  (logic 0.885ns (13.130%)  route 5.858ns (86.870%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                                                               r  rst_IBUF_inst/I
    M20                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  rst_IBUF_inst/O
                         net (fo=200, routed)         3.559     4.392    dut_implementacion/descifrar/rst_IBUF
    SLICE_X12Y9                                                       r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X12Y9          LUT2 (Prop_lut2_I0_O)        0.053     4.445 r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/O
                         net (fo=138, routed)         2.298     6.743    dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X15Y14         FDRE                                         r  dut_implementacion/descifrar/rAux2_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.479     4.401    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X15Y14         FDRE                                         r  dut_implementacion/descifrar/rAux2_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/rAux2_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.743ns  (logic 0.885ns (13.130%)  route 5.858ns (86.870%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                                                               r  rst_IBUF_inst/I
    M20                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  rst_IBUF_inst/O
                         net (fo=200, routed)         3.559     4.392    dut_implementacion/descifrar/rst_IBUF
    SLICE_X12Y9                                                       r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X12Y9          LUT2 (Prop_lut2_I0_O)        0.053     4.445 r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/O
                         net (fo=138, routed)         2.298     6.743    dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X15Y14         FDRE                                         r  dut_implementacion/descifrar/rAux2_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.479     4.401    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X15Y14         FDRE                                         r  dut_implementacion/descifrar/rAux2_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/rAux2_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.743ns  (logic 0.885ns (13.130%)  route 5.858ns (86.870%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                                                               r  rst_IBUF_inst/I
    M20                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  rst_IBUF_inst/O
                         net (fo=200, routed)         3.559     4.392    dut_implementacion/descifrar/rst_IBUF
    SLICE_X12Y9                                                       r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X12Y9          LUT2 (Prop_lut2_I0_O)        0.053     4.445 r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/O
                         net (fo=138, routed)         2.298     6.743    dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X15Y14         FDRE                                         r  dut_implementacion/descifrar/rAux2_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.479     4.401    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X15Y14         FDRE                                         r  dut_implementacion/descifrar/rAux2_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/rAux2_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.743ns  (logic 0.885ns (13.130%)  route 5.858ns (86.870%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                                                               r  rst_IBUF_inst/I
    M20                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  rst_IBUF_inst/O
                         net (fo=200, routed)         3.559     4.392    dut_implementacion/descifrar/rst_IBUF
    SLICE_X12Y9                                                       r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X12Y9          LUT2 (Prop_lut2_I0_O)        0.053     4.445 r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/O
                         net (fo=138, routed)         2.298     6.743    dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X15Y14         FDRE                                         r  dut_implementacion/descifrar/rAux2_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.479     4.401    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X15Y14         FDRE                                         r  dut_implementacion/descifrar/rAux2_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/sum_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.743ns  (logic 0.885ns (13.130%)  route 5.858ns (86.870%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                                                               r  rst_IBUF_inst/I
    M20                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  rst_IBUF_inst/O
                         net (fo=200, routed)         3.559     4.392    dut_implementacion/descifrar/rst_IBUF
    SLICE_X12Y9                                                       r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X12Y9          LUT2 (Prop_lut2_I0_O)        0.053     4.445 r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/O
                         net (fo=138, routed)         2.298     6.743    dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X14Y14         FDRE                                         r  dut_implementacion/descifrar/sum_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.479     4.401    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X14Y14         FDRE                                         r  dut_implementacion/descifrar/sum_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/sum_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.743ns  (logic 0.885ns (13.130%)  route 5.858ns (86.870%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                                                               r  rst_IBUF_inst/I
    M20                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  rst_IBUF_inst/O
                         net (fo=200, routed)         3.559     4.392    dut_implementacion/descifrar/rst_IBUF
    SLICE_X12Y9                                                       r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X12Y9          LUT2 (Prop_lut2_I0_O)        0.053     4.445 r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/O
                         net (fo=138, routed)         2.298     6.743    dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X14Y14         FDSE                                         r  dut_implementacion/descifrar/sum_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.479     4.401    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X14Y14         FDSE                                         r  dut_implementacion/descifrar/sum_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/sum_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.743ns  (logic 0.885ns (13.130%)  route 5.858ns (86.870%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                                                               r  rst_IBUF_inst/I
    M20                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  rst_IBUF_inst/O
                         net (fo=200, routed)         3.559     4.392    dut_implementacion/descifrar/rst_IBUF
    SLICE_X12Y9                                                       r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X12Y9          LUT2 (Prop_lut2_I0_O)        0.053     4.445 r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/O
                         net (fo=138, routed)         2.298     6.743    dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X14Y14         FDRE                                         r  dut_implementacion/descifrar/sum_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.479     4.401    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X14Y14         FDRE                                         r  dut_implementacion/descifrar/sum_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/sum_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.743ns  (logic 0.885ns (13.130%)  route 5.858ns (86.870%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                                                               r  rst_IBUF_inst/I
    M20                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  rst_IBUF_inst/O
                         net (fo=200, routed)         3.559     4.392    dut_implementacion/descifrar/rst_IBUF
    SLICE_X12Y9                                                       r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X12Y9          LUT2 (Prop_lut2_I0_O)        0.053     4.445 r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/O
                         net (fo=138, routed)         2.298     6.743    dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X14Y14         FDRE                                         r  dut_implementacion/descifrar/sum_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.479     4.401    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X14Y14         FDRE                                         r  dut_implementacion/descifrar/sum_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/rAux3_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.470ns  (logic 0.885ns (13.685%)  route 5.585ns (86.315%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                                                               r  rst_IBUF_inst/I
    M20                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  rst_IBUF_inst/O
                         net (fo=200, routed)         3.559     4.392    dut_implementacion/descifrar/rst_IBUF
    SLICE_X12Y9                                                       r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X12Y9          LUT2 (Prop_lut2_I0_O)        0.053     4.445 r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/O
                         net (fo=138, routed)         2.025     6.470    dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X12Y21         FDRE                                         r  dut_implementacion/descifrar/rAux3_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.472     4.394    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  dut_implementacion/descifrar/rAux3_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/rAux3_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.470ns  (logic 0.885ns (13.685%)  route 5.585ns (86.315%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                                                               r  rst_IBUF_inst/I
    M20                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  rst_IBUF_inst/O
                         net (fo=200, routed)         3.559     4.392    dut_implementacion/descifrar/rst_IBUF
    SLICE_X12Y9                                                       r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X12Y9          LUT2 (Prop_lut2_I0_O)        0.053     4.445 r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/O
                         net (fo=138, routed)         2.025     6.470    dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X12Y21         FDRE                                         r  dut_implementacion/descifrar/rAux3_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         1.472     4.394    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  dut_implementacion/descifrar/rAux3_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_port_in[10]
                            (input port)
  Destination:            iV0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.059ns (17.087%)  route 0.284ns (82.913%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  serial_port_in[10] (IN)
                         net (fo=0)                   0.000     0.000    serial_port_in[10]
    P16                                                               r  serial_port_in_IBUF[10]_inst/I
    P16                  IBUF (Prop_ibuf_I_O)         0.059     0.059 r  serial_port_in_IBUF[10]_inst/O
                         net (fo=6, routed)           0.284     0.343    serial_port_in_IBUF[10]
    SLICE_X0Y10          FDRE                                         r  iV0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.853     2.168    clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  iV0_reg[10]/C

Slack:                    inf
  Source:                 serial_port_in[16]
                            (input port)
  Destination:            iV0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.097ns (25.457%)  route 0.283ns (74.543%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  serial_port_in[16] (IN)
                         net (fo=0)                   0.000     0.000    serial_port_in[16]
    T22                                                               r  serial_port_in_IBUF[16]_inst/I
    T22                  IBUF (Prop_ibuf_I_O)         0.097     0.097 r  serial_port_in_IBUF[16]_inst/O
                         net (fo=6, routed)           0.283     0.380    serial_port_in_IBUF[16]
    SLICE_X0Y16          FDRE                                         r  iV0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.848     2.163    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  iV0_reg[16]/C

Slack:                    inf
  Source:                 serial_port_in[11]
                            (input port)
  Destination:            iV1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.073ns (18.642%)  route 0.320ns (81.358%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  serial_port_in[11] (IN)
                         net (fo=0)                   0.000     0.000    serial_port_in[11]
    T19                                                               r  serial_port_in_IBUF[11]_inst/I
    T19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  serial_port_in_IBUF[11]_inst/O
                         net (fo=6, routed)           0.320     0.394    serial_port_in_IBUF[11]
    SLICE_X1Y10          FDRE                                         r  iV1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.853     2.168    clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  iV1_reg[11]/C

Slack:                    inf
  Source:                 serial_port_in[13]
                            (input port)
  Destination:            iV0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.395ns  (logic 0.068ns (17.248%)  route 0.327ns (82.752%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  serial_port_in[13] (IN)
                         net (fo=0)                   0.000     0.000    serial_port_in[13]
    U20                                                               r  serial_port_in_IBUF[13]_inst/I
    U20                  IBUF (Prop_ibuf_I_O)         0.068     0.068 r  serial_port_in_IBUF[13]_inst/O
                         net (fo=6, routed)           0.327     0.395    serial_port_in_IBUF[13]
    SLICE_X0Y12          FDRE                                         r  iV0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.851     2.166    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  iV0_reg[13]/C

Slack:                    inf
  Source:                 serial_port_in[17]
                            (input port)
  Destination:            iV0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.090ns (21.608%)  route 0.328ns (78.392%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  serial_port_in[17] (IN)
                         net (fo=0)                   0.000     0.000    serial_port_in[17]
    R20                                                               r  serial_port_in_IBUF[17]_inst/I
    R20                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  serial_port_in_IBUF[17]_inst/O
                         net (fo=6, routed)           0.328     0.418    serial_port_in_IBUF[17]
    SLICE_X0Y16          FDRE                                         r  iV0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.848     2.163    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  iV0_reg[17]/C

Slack:                    inf
  Source:                 serial_port_in[12]
                            (input port)
  Destination:            iV0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.423ns  (logic 0.079ns (18.678%)  route 0.344ns (81.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  serial_port_in[12] (IN)
                         net (fo=0)                   0.000     0.000    serial_port_in[12]
    T18                                                               r  serial_port_in_IBUF[12]_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.079     0.079 r  serial_port_in_IBUF[12]_inst/O
                         net (fo=6, routed)           0.344     0.423    serial_port_in_IBUF[12]
    SLICE_X0Y12          FDRE                                         r  iV0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.851     2.166    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  iV0_reg[12]/C

Slack:                    inf
  Source:                 serial_port_in[22]
                            (input port)
  Destination:            iV0_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.103ns (23.663%)  route 0.332ns (76.337%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R22                                               0.000     0.000 r  serial_port_in[22] (IN)
                         net (fo=0)                   0.000     0.000    serial_port_in[22]
    R22                                                               r  serial_port_in_IBUF[22]_inst/I
    R22                  IBUF (Prop_ibuf_I_O)         0.103     0.103 r  serial_port_in_IBUF[22]_inst/O
                         net (fo=6, routed)           0.332     0.435    serial_port_in_IBUF[22]
    SLICE_X3Y21          FDRE                                         r  iV0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.843     2.158    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  iV0_reg[22]/C

Slack:                    inf
  Source:                 serial_port_in[7]
                            (input port)
  Destination:            iV1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.073ns (16.690%)  route 0.364ns (83.310%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  serial_port_in[7] (IN)
                         net (fo=0)                   0.000     0.000    serial_port_in[7]
    R17                                                               r  serial_port_in_IBUF[7]_inst/I
    R17                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  serial_port_in_IBUF[7]_inst/O
                         net (fo=6, routed)           0.364     0.437    serial_port_in_IBUF[7]
    SLICE_X1Y10          FDRE                                         r  iV1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.853     2.168    clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  iV1_reg[7]/C

Slack:                    inf
  Source:                 serial_port_in[14]
                            (input port)
  Destination:            iV0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.073ns (16.548%)  route 0.368ns (83.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  serial_port_in[14] (IN)
                         net (fo=0)                   0.000     0.000    serial_port_in[14]
    U19                                                               r  serial_port_in_IBUF[14]_inst/I
    U19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  serial_port_in_IBUF[14]_inst/O
                         net (fo=6, routed)           0.368     0.441    serial_port_in_IBUF[14]
    SLICE_X0Y12          FDRE                                         r  iV0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.851     2.166    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  iV0_reg[14]/C

Slack:                    inf
  Source:                 serial_port_in[19]
                            (input port)
  Destination:            iV1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.475ns period=2.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.104ns (23.572%)  route 0.337ns (76.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  serial_port_in[19] (IN)
                         net (fo=0)                   0.000     0.000    serial_port_in[19]
    T25                                                               r  serial_port_in_IBUF[19]_inst/I
    T25                  IBUF (Prop_ibuf_I_O)         0.104     0.104 r  serial_port_in_IBUF[19]_inst/O
                         net (fo=6, routed)           0.337     0.441    serial_port_in_IBUF[19]
    SLICE_X2Y20          FDRE                                         r  iV1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=632, routed)         0.844     2.159    clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  iV1_reg[19]/C





