# system info bf_time_pcm_tb on 2019.02.17.04:43:15
system_info:
name,value
DEVICE,Unknown
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1550389322
#
#
# Files generated for bf_time_pcm_tb on 2019.02.17.04:43:15
files:
filepath,kind,attributes,module,is_top
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/bf_time_pcm_tb.v,VERILOG,,bf_time_pcm_tb,true
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm.v,VERILOG,,bf_time_pcm,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0002,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_conduit_bfm_0002.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0002,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0003,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_conduit_bfm_0003.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0003,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0004,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_conduit_bfm_0004.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0004,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0005,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_conduit_bfm_0005.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0005,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0006,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_conduit_bfm_0006.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0006,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_st_sink_bfm,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,altera_avalon_st_sink_bfm,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_st_sink_bfm.sv,SYSTEM_VERILOG,,altera_avalon_st_sink_bfm,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0007,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_conduit_bfm_0007.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0007,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0008,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_conduit_bfm_0008.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0008,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0009,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_conduit_bfm_0009.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0009,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0010,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_conduit_bfm_0010.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0010,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0011,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_conduit_bfm_0011.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0011,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0012,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_conduit_bfm_0012.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0012,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_sdram_partner_module.v,VERILOG,,altera_sdram_partner_module,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_audio_subsys.v,VERILOG,,bf_time_pcm_audio_subsys,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_avalon_st_jtag.v,VERILOG,,bf_time_pcm_avalon_st_jtag,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_channel_adapter_0.sv,SYSTEM_VERILOG,,bf_time_pcm_channel_adapter_0,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu.vo,VERILOG,,bf_time_pcm_cpu,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_jtag_debug_module_wrapper.v,VERILOG,,bf_time_pcm_cpu,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_jtag_debug_module_sysclk.v,VERILOG,,bf_time_pcm_cpu,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_jtag_debug_module_tck.v,VERILOG,,bf_time_pcm_cpu,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_oci_test_bench.v,VERILOG,,bf_time_pcm_cpu,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_mult_cell.v,VERILOG,,bf_time_pcm_cpu,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_test_bench.v,VERILOG,,bf_time_pcm_cpu,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_nios2_waves.do,OTHER,,bf_time_pcm_cpu,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu.sdc,SDC,,bf_time_pcm_cpu,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_ociram_default_contents.hex,HEX,,bf_time_pcm_cpu,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_ociram_default_contents.dat,DAT,,bf_time_pcm_cpu,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_ociram_default_contents.mif,MIF,,bf_time_pcm_cpu,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_dc_tag_ram.hex,HEX,,bf_time_pcm_cpu,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_dc_tag_ram.dat,DAT,,bf_time_pcm_cpu,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_dc_tag_ram.mif,MIF,,bf_time_pcm_cpu,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_rf_ram_b.hex,HEX,,bf_time_pcm_cpu,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_rf_ram_b.dat,DAT,,bf_time_pcm_cpu,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_rf_ram_b.mif,MIF,,bf_time_pcm_cpu,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_rf_ram_a.hex,HEX,,bf_time_pcm_cpu,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_rf_ram_a.dat,DAT,,bf_time_pcm_cpu,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_rf_ram_a.mif,MIF,,bf_time_pcm_cpu,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_bht_ram.hex,HEX,,bf_time_pcm_cpu,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_bht_ram.dat,DAT,,bf_time_pcm_cpu,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_bht_ram.mif,MIF,,bf_time_pcm_cpu,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_ic_tag_ram.hex,HEX,,bf_time_pcm_cpu,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_ic_tag_ram.dat,DAT,,bf_time_pcm_cpu,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_cpu_ic_tag_ram.mif,MIF,,bf_time_pcm_cpu,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_data_format_adapter_0.sv,SYSTEM_VERILOG,,bf_time_pcm_data_format_adapter_0,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_data_format_adapter_0_state_ram.sv,SYSTEM_VERILOG,,bf_time_pcm_data_format_adapter_0,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_data_format_adapter_0_data_ram.sv,SYSTEM_VERILOG,,bf_time_pcm_data_format_adapter_0,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_data_format_adapter_1.sv,SYSTEM_VERILOG,,bf_time_pcm_data_format_adapter_1,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_data_format_adapter_1_state_ram.sv,SYSTEM_VERILOG,,bf_time_pcm_data_format_adapter_1,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_data_format_adapter_1_data_ram.sv,SYSTEM_VERILOG,,bf_time_pcm_data_format_adapter_1,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_demultiplexer_0.sv,SYSTEM_VERILOG,,bf_time_pcm_demultiplexer_0,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_jtag_uart.v,VERILOG,,bf_time_pcm_jtag_uart,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_key.v,VERILOG,,bf_time_pcm_key,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_led.v,VERILOG,,bf_time_pcm_led,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_master.v,VERILOG,,bf_time_pcm_master,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/delay_chain.sv,SYSTEM_VERILOG,,mic_if,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/mic_channel.sv,SYSTEM_VERILOG,,mic_if,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/mic_cic.sv,SYSTEM_VERILOG,,mic_if,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/mic_clk_gen.sv,SYSTEM_VERILOG,,mic_if,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/mic_hiu.sv,SYSTEM_VERILOG,,mic_if,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/mic_if.sv,SYSTEM_VERILOG,,mic_if,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/mic_inp_if.sv,SYSTEM_VERILOG,,mic_if,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/mic_sum.sv,SYSTEM_VERILOG,,mic_if,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_onchip_memory.hex,HEX,,bf_time_pcm_onchip_memory,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_onchip_memory.v,VERILOG,,bf_time_pcm_onchip_memory,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/pwm_ctrl.sv,SYSTEM_VERILOG,,pwm_ctrl,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_sdram_test_component.v,VERILOG,,bf_time_pcm_sdram,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_sdram.v,VERILOG,,bf_time_pcm_sdram,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/SEG7_IF.v,VERILOG,,SEG7_IF,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_st_packets_to_bytes.v,VERILOG,,altera_avalon_st_packets_to_bytes,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_sw.v,VERILOG,,bf_time_pcm_sw,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_sysid.v,VERILOG,,bf_time_pcm_sysid,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_timer.v,VERILOG,,bf_time_pcm_timer,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0.v,VERILOG,,bf_time_pcm_mm_interconnect_0,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_irq_mapper.sv,SYSTEM_VERILOG,,bf_time_pcm_irq_mapper,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_irq_clock_crosser.sv,SYSTEM_VERILOG,,altera_irq_clock_crosser,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_avalon_st_adapter.v,VERILOG,,bf_time_pcm_avalon_st_adapter,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_avalon_st_adapter_001.v,VERILOG,,bf_time_pcm_avalon_st_adapter_001,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_avalon_st_adapter_002.v,VERILOG,,bf_time_pcm_avalon_st_adapter_002,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/AUDIO_IF.v,VERILOG,,AUDIO_IF,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/AUDIO_ADC.v,VERILOG,,AUDIO_IF,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/AUDIO_DAC.v,VERILOG,,AUDIO_IF,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/audio_fifo.qip,OTHER,,AUDIO_IF,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/audio_fifo.v,VERILOG,,AUDIO_IF,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/audio_external.v,VERILOG,,AUDIO_IF,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_mm_clock_crossing_bridge.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_dc_fifo.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_dcfifo_synchronizer_bundle.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_mm_clock_crossing_bridge,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_audio_subsys_i2c_scl.v,VERILOG,,bf_time_pcm_audio_subsys_i2c_scl,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_audio_subsys_i2c_sda.v,VERILOG,,bf_time_pcm_audio_subsys_i2c_sda,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_audio_subsys_mm_interconnect_0.v,VERILOG,,bf_time_pcm_audio_subsys_mm_interconnect_0,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/jtag_uart_sender.sv,SYSTEM_VERILOG,,jtag_uart_sender,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_avalon_st_jtag_jtag_uart.v,VERILOG,,bf_time_pcm_avalon_st_jtag_jtag_uart,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_avalon_st_jtag_mm_interconnect_0.v,VERILOG,,bf_time_pcm_avalon_st_jtag_mm_interconnect_0,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_st_jtag_interface.v,VERILOG,,altera_avalon_st_jtag_interface,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_jtag_dc_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_jtag_sld_node.v,VERILOG,,altera_avalon_st_jtag_interface,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_jtag_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_jtag_interface,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_st_jtag_interface,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,altera_avalon_st_jtag_interface,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_st_idle_remover.v,VERILOG,,altera_avalon_st_jtag_interface,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_st_idle_inserter.v,VERILOG,,altera_avalon_st_jtag_interface,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_jtag_interface,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_st_jtag_interface.sdc,SDC,,altera_avalon_st_jtag_interface,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_master_timing_adt.sv,SYSTEM_VERILOG,,bf_time_pcm_master_timing_adt,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_st_bytes_to_packets.v,VERILOG,,altera_avalon_st_bytes_to_packets,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_packets_to_master.v,VERILOG,,altera_avalon_packets_to_master,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_master_b2p_adapter.sv,SYSTEM_VERILOG,,bf_time_pcm_master_b2p_adapter,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_master_p2b_adapter.sv,SYSTEM_VERILOG,,bf_time_pcm_master_p2b_adapter,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,bf_time_pcm_mm_interconnect_0_router,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,bf_time_pcm_mm_interconnect_0_router_001,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,bf_time_pcm_mm_interconnect_0_router_002,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,bf_time_pcm_mm_interconnect_0_router_003,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,bf_time_pcm_mm_interconnect_0_router_004,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_router_008.sv,SYSTEM_VERILOG,,bf_time_pcm_mm_interconnect_0_router_008,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_router_014.sv,SYSTEM_VERILOG,,bf_time_pcm_mm_interconnect_0_router_014,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,bf_time_pcm_mm_interconnect_0_cmd_demux,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,bf_time_pcm_mm_interconnect_0_cmd_demux_001,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_cmd_demux_002.sv,SYSTEM_VERILOG,,bf_time_pcm_mm_interconnect_0_cmd_demux_002,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,bf_time_pcm_mm_interconnect_0_cmd_mux,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,bf_time_pcm_mm_interconnect_0_cmd_mux,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,bf_time_pcm_mm_interconnect_0_cmd_mux_001,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,bf_time_pcm_mm_interconnect_0_cmd_mux_001,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,bf_time_pcm_mm_interconnect_0_rsp_demux,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,bf_time_pcm_mm_interconnect_0_rsp_demux_001,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_rsp_demux_005.sv,SYSTEM_VERILOG,,bf_time_pcm_mm_interconnect_0_rsp_demux_005,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,bf_time_pcm_mm_interconnect_0_rsp_mux,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,bf_time_pcm_mm_interconnect_0_rsp_mux,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,bf_time_pcm_mm_interconnect_0_rsp_mux_001,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,bf_time_pcm_mm_interconnect_0_rsp_mux_001,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_rsp_mux_002.sv,SYSTEM_VERILOG,,bf_time_pcm_mm_interconnect_0_rsp_mux_002,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,bf_time_pcm_mm_interconnect_0_rsp_mux_002,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc,SDC,,altera_avalon_st_handshake_clock_crosser,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,bf_time_pcm_mm_interconnect_0_avalon_st_adapter,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_avalon_st_adapter_011.v,VERILOG,,bf_time_pcm_mm_interconnect_0_avalon_st_adapter_011,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_avalon_st_adapter_data_format_adapter_0.sv,SYSTEM_VERILOG,,bf_time_pcm_avalon_st_adapter_data_format_adapter_0,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_avalon_st_adapter_001_channel_adapter_0.sv,SYSTEM_VERILOG,,bf_time_pcm_avalon_st_adapter_001_channel_adapter_0,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_avalon_st_adapter_001_error_adapter_0.sv,SYSTEM_VERILOG,,bf_time_pcm_avalon_st_adapter_001_error_adapter_0,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_avalon_st_adapter_002_error_adapter_0.sv,SYSTEM_VERILOG,,bf_time_pcm_avalon_st_adapter_002_error_adapter_0,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_audio_subsys_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,bf_time_pcm_audio_subsys_mm_interconnect_0_router,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_audio_subsys_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,bf_time_pcm_audio_subsys_mm_interconnect_0_router_001,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_audio_subsys_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,bf_time_pcm_audio_subsys_mm_interconnect_0_cmd_demux,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_audio_subsys_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,bf_time_pcm_audio_subsys_mm_interconnect_0_cmd_mux,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,bf_time_pcm_audio_subsys_mm_interconnect_0_cmd_mux,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_audio_subsys_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,bf_time_pcm_audio_subsys_mm_interconnect_0_rsp_demux,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_audio_subsys_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,bf_time_pcm_audio_subsys_mm_interconnect_0_rsp_mux,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,bf_time_pcm_audio_subsys_mm_interconnect_0_rsp_mux,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,bf_time_pcm_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
/home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/testbench/testbench/bf_time_pcm_tb/simulation/submodules/bf_time_pcm_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv,SYSTEM_VERILOG,,bf_time_pcm_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
bf_time_pcm_tb.bf_time_pcm_inst,bf_time_pcm
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys,bf_time_pcm_audio_subsys
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.audio,AUDIO_IF
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.mm_bridge,altera_avalon_mm_clock_crossing_bridge
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.i2c_scl,bf_time_pcm_audio_subsys_i2c_scl
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.i2c_sda,bf_time_pcm_audio_subsys_i2c_sda
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.mm_interconnect_0,bf_time_pcm_audio_subsys_mm_interconnect_0
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.mm_interconnect_0.mm_bridge_m0_translator,altera_merlin_master_translator
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.mm_interconnect_0.audio_avalon_slave_translator,altera_merlin_slave_translator
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.mm_interconnect_0.i2c_scl_s1_translator,altera_merlin_slave_translator
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.mm_interconnect_0.i2c_sda_s1_translator,altera_merlin_slave_translator
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.mm_interconnect_0.mm_bridge_m0_agent,altera_merlin_master_agent
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.mm_interconnect_0.audio_avalon_slave_agent,altera_merlin_slave_agent
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.mm_interconnect_0.i2c_scl_s1_agent,altera_merlin_slave_agent
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.mm_interconnect_0.i2c_sda_s1_agent,altera_merlin_slave_agent
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.mm_interconnect_0.audio_avalon_slave_agent_rsp_fifo,altera_avalon_sc_fifo
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.mm_interconnect_0.i2c_scl_s1_agent_rsp_fifo,altera_avalon_sc_fifo
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.mm_interconnect_0.i2c_sda_s1_agent_rsp_fifo,altera_avalon_sc_fifo
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.mm_interconnect_0.router,bf_time_pcm_audio_subsys_mm_interconnect_0_router
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.mm_interconnect_0.router_001,bf_time_pcm_audio_subsys_mm_interconnect_0_router_001
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.mm_interconnect_0.router_002,bf_time_pcm_audio_subsys_mm_interconnect_0_router_001
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.mm_interconnect_0.router_003,bf_time_pcm_audio_subsys_mm_interconnect_0_router_001
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.mm_interconnect_0.mm_bridge_m0_limiter,altera_merlin_traffic_limiter
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.mm_interconnect_0.cmd_demux,bf_time_pcm_audio_subsys_mm_interconnect_0_cmd_demux
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.mm_interconnect_0.cmd_mux,bf_time_pcm_audio_subsys_mm_interconnect_0_cmd_mux
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.mm_interconnect_0.cmd_mux_001,bf_time_pcm_audio_subsys_mm_interconnect_0_cmd_mux
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.mm_interconnect_0.cmd_mux_002,bf_time_pcm_audio_subsys_mm_interconnect_0_cmd_mux
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.mm_interconnect_0.rsp_demux,bf_time_pcm_audio_subsys_mm_interconnect_0_rsp_demux
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.mm_interconnect_0.rsp_demux_001,bf_time_pcm_audio_subsys_mm_interconnect_0_rsp_demux
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.mm_interconnect_0.rsp_demux_002,bf_time_pcm_audio_subsys_mm_interconnect_0_rsp_demux
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.mm_interconnect_0.rsp_mux,bf_time_pcm_audio_subsys_mm_interconnect_0_rsp_mux
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.mm_interconnect_0.avalon_st_adapter,bf_time_pcm_mm_interconnect_0_avalon_st_adapter
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.mm_interconnect_0.avalon_st_adapter.error_adapter_0,bf_time_pcm_mm_interconnect_0_avalon_st_adapter_error_adapter_0
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.mm_interconnect_0.avalon_st_adapter_001,bf_time_pcm_mm_interconnect_0_avalon_st_adapter
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,bf_time_pcm_mm_interconnect_0_avalon_st_adapter_error_adapter_0
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.mm_interconnect_0.avalon_st_adapter_002,bf_time_pcm_mm_interconnect_0_avalon_st_adapter
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,bf_time_pcm_mm_interconnect_0_avalon_st_adapter_error_adapter_0
bf_time_pcm_tb.bf_time_pcm_inst.audio_subsys.rst_controller,altera_reset_controller
bf_time_pcm_tb.bf_time_pcm_inst.avalon_st_jtag,bf_time_pcm_avalon_st_jtag
bf_time_pcm_tb.bf_time_pcm_inst.avalon_st_jtag.jtag_uart_sender,jtag_uart_sender
bf_time_pcm_tb.bf_time_pcm_inst.avalon_st_jtag.jtag_uart,bf_time_pcm_avalon_st_jtag_jtag_uart
bf_time_pcm_tb.bf_time_pcm_inst.avalon_st_jtag.mm_interconnect_0,bf_time_pcm_avalon_st_jtag_mm_interconnect_0
bf_time_pcm_tb.bf_time_pcm_inst.avalon_st_jtag.mm_interconnect_0.jtag_uart_sender_avalon_master_translator,altera_merlin_master_translator
bf_time_pcm_tb.bf_time_pcm_inst.avalon_st_jtag.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
bf_time_pcm_tb.bf_time_pcm_inst.avalon_st_jtag.rst_controller,altera_reset_controller
bf_time_pcm_tb.bf_time_pcm_inst.channel_adapter_0,bf_time_pcm_channel_adapter_0
bf_time_pcm_tb.bf_time_pcm_inst.cpu,bf_time_pcm_cpu
bf_time_pcm_tb.bf_time_pcm_inst.data_format_adapter_0,bf_time_pcm_data_format_adapter_0
bf_time_pcm_tb.bf_time_pcm_inst.data_format_adapter_1,bf_time_pcm_data_format_adapter_1
bf_time_pcm_tb.bf_time_pcm_inst.demultiplexer_0,bf_time_pcm_demultiplexer_0
bf_time_pcm_tb.bf_time_pcm_inst.jtag_uart,bf_time_pcm_jtag_uart
bf_time_pcm_tb.bf_time_pcm_inst.key,bf_time_pcm_key
bf_time_pcm_tb.bf_time_pcm_inst.led,bf_time_pcm_led
bf_time_pcm_tb.bf_time_pcm_inst.master,bf_time_pcm_master
bf_time_pcm_tb.bf_time_pcm_inst.master.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
bf_time_pcm_tb.bf_time_pcm_inst.master.timing_adt,bf_time_pcm_master_timing_adt
bf_time_pcm_tb.bf_time_pcm_inst.master.fifo,altera_avalon_sc_fifo
bf_time_pcm_tb.bf_time_pcm_inst.master.b2p,altera_avalon_st_bytes_to_packets
bf_time_pcm_tb.bf_time_pcm_inst.master.p2b,altera_avalon_st_packets_to_bytes
bf_time_pcm_tb.bf_time_pcm_inst.master.transacto,altera_avalon_packets_to_master
bf_time_pcm_tb.bf_time_pcm_inst.master.b2p_adapter,bf_time_pcm_master_b2p_adapter
bf_time_pcm_tb.bf_time_pcm_inst.master.p2b_adapter,bf_time_pcm_master_p2b_adapter
bf_time_pcm_tb.bf_time_pcm_inst.master.rst_controller,altera_reset_controller
bf_time_pcm_tb.bf_time_pcm_inst.mic_if,mic_if
bf_time_pcm_tb.bf_time_pcm_inst.onchip_memory,bf_time_pcm_onchip_memory
bf_time_pcm_tb.bf_time_pcm_inst.pwm_ctrl,pwm_ctrl
bf_time_pcm_tb.bf_time_pcm_inst.sdram,bf_time_pcm_sdram
bf_time_pcm_tb.bf_time_pcm_inst.seg7,SEG7_IF
bf_time_pcm_tb.bf_time_pcm_inst.st_packets_to_bytes_0,altera_avalon_st_packets_to_bytes
bf_time_pcm_tb.bf_time_pcm_inst.sw,bf_time_pcm_sw
bf_time_pcm_tb.bf_time_pcm_inst.sysid,bf_time_pcm_sysid
bf_time_pcm_tb.bf_time_pcm_inst.timer,bf_time_pcm_timer
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0,bf_time_pcm_mm_interconnect_0
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.cpu_data_master_translator,altera_merlin_master_translator
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.master_master_translator,altera_merlin_master_translator
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.cpu_instruction_master_translator,altera_merlin_master_translator
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.mic_if_avalon_slave_translator,altera_merlin_slave_translator
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.seg7_avalon_slave_translator,altera_merlin_slave_translator
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.pwm_ctrl_avalon_slave_translator,altera_merlin_slave_translator
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.sysid_control_slave_translator,altera_merlin_slave_translator
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.cpu_jtag_debug_module_translator,altera_merlin_slave_translator
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.audio_subsys_s0_translator,altera_merlin_slave_translator
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.onchip_memory_s1_translator,altera_merlin_slave_translator
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.timer_s1_translator,altera_merlin_slave_translator
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.led_s1_translator,altera_merlin_slave_translator
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.key_s1_translator,altera_merlin_slave_translator
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.sdram_s1_translator,altera_merlin_slave_translator
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.sw_s1_translator,altera_merlin_slave_translator
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.cpu_data_master_agent,altera_merlin_master_agent
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.master_master_agent,altera_merlin_master_agent
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.cpu_instruction_master_agent,altera_merlin_master_agent
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent,altera_merlin_slave_agent
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.mic_if_avalon_slave_agent,altera_merlin_slave_agent
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.seg7_avalon_slave_agent,altera_merlin_slave_agent
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.pwm_ctrl_avalon_slave_agent,altera_merlin_slave_agent
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.sysid_control_slave_agent,altera_merlin_slave_agent
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.cpu_jtag_debug_module_agent,altera_merlin_slave_agent
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.audio_subsys_s0_agent,altera_merlin_slave_agent
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.onchip_memory_s1_agent,altera_merlin_slave_agent
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.timer_s1_agent,altera_merlin_slave_agent
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.led_s1_agent,altera_merlin_slave_agent
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.key_s1_agent,altera_merlin_slave_agent
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.sdram_s1_agent,altera_merlin_slave_agent
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.sw_s1_agent,altera_merlin_slave_agent
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rdata_fifo,altera_avalon_sc_fifo
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.mic_if_avalon_slave_agent_rsp_fifo,altera_avalon_sc_fifo
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.mic_if_avalon_slave_agent_rdata_fifo,altera_avalon_sc_fifo
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.seg7_avalon_slave_agent_rsp_fifo,altera_avalon_sc_fifo
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.seg7_avalon_slave_agent_rdata_fifo,altera_avalon_sc_fifo
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.pwm_ctrl_avalon_slave_agent_rsp_fifo,altera_avalon_sc_fifo
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.pwm_ctrl_avalon_slave_agent_rdata_fifo,altera_avalon_sc_fifo
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.sysid_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.sysid_control_slave_agent_rdata_fifo,altera_avalon_sc_fifo
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.cpu_jtag_debug_module_agent_rsp_fifo,altera_avalon_sc_fifo
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.cpu_jtag_debug_module_agent_rdata_fifo,altera_avalon_sc_fifo
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.audio_subsys_s0_agent_rsp_fifo,altera_avalon_sc_fifo
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.audio_subsys_s0_agent_rdata_fifo,altera_avalon_sc_fifo
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.onchip_memory_s1_agent_rsp_fifo,altera_avalon_sc_fifo
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.onchip_memory_s1_agent_rdata_fifo,altera_avalon_sc_fifo
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.timer_s1_agent_rsp_fifo,altera_avalon_sc_fifo
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.timer_s1_agent_rdata_fifo,altera_avalon_sc_fifo
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.led_s1_agent_rsp_fifo,altera_avalon_sc_fifo
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.led_s1_agent_rdata_fifo,altera_avalon_sc_fifo
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.key_s1_agent_rsp_fifo,altera_avalon_sc_fifo
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.key_s1_agent_rdata_fifo,altera_avalon_sc_fifo
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.sdram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.sdram_s1_agent_rdata_fifo,altera_avalon_sc_fifo
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.sw_s1_agent_rsp_fifo,altera_avalon_sc_fifo
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.sw_s1_agent_rdata_fifo,altera_avalon_sc_fifo
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.router,bf_time_pcm_mm_interconnect_0_router
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.router_001,bf_time_pcm_mm_interconnect_0_router_001
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.router_002,bf_time_pcm_mm_interconnect_0_router_002
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.router_003,bf_time_pcm_mm_interconnect_0_router_003
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.router_007,bf_time_pcm_mm_interconnect_0_router_003
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.router_011,bf_time_pcm_mm_interconnect_0_router_003
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.router_004,bf_time_pcm_mm_interconnect_0_router_004
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.router_005,bf_time_pcm_mm_interconnect_0_router_004
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.router_006,bf_time_pcm_mm_interconnect_0_router_004
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.router_009,bf_time_pcm_mm_interconnect_0_router_004
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.router_012,bf_time_pcm_mm_interconnect_0_router_004
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.router_013,bf_time_pcm_mm_interconnect_0_router_004
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.router_015,bf_time_pcm_mm_interconnect_0_router_004
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.router_008,bf_time_pcm_mm_interconnect_0_router_008
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.router_010,bf_time_pcm_mm_interconnect_0_router_008
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.router_014,bf_time_pcm_mm_interconnect_0_router_014
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.cpu_data_master_limiter,altera_merlin_traffic_limiter
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.master_master_limiter,altera_merlin_traffic_limiter
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.cpu_instruction_master_limiter,altera_merlin_traffic_limiter
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.sdram_s1_burst_adapter,altera_merlin_burst_adapter
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.cmd_demux,bf_time_pcm_mm_interconnect_0_cmd_demux
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.cmd_demux_001,bf_time_pcm_mm_interconnect_0_cmd_demux_001
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.cmd_demux_002,bf_time_pcm_mm_interconnect_0_cmd_demux_002
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.cmd_mux,bf_time_pcm_mm_interconnect_0_cmd_mux
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.cmd_mux_004,bf_time_pcm_mm_interconnect_0_cmd_mux
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.cmd_mux_008,bf_time_pcm_mm_interconnect_0_cmd_mux
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.cmd_mux_011,bf_time_pcm_mm_interconnect_0_cmd_mux
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.cmd_mux_001,bf_time_pcm_mm_interconnect_0_cmd_mux_001
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.cmd_mux_002,bf_time_pcm_mm_interconnect_0_cmd_mux_001
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.cmd_mux_003,bf_time_pcm_mm_interconnect_0_cmd_mux_001
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.cmd_mux_005,bf_time_pcm_mm_interconnect_0_cmd_mux_001
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.cmd_mux_006,bf_time_pcm_mm_interconnect_0_cmd_mux_001
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.cmd_mux_007,bf_time_pcm_mm_interconnect_0_cmd_mux_001
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.cmd_mux_009,bf_time_pcm_mm_interconnect_0_cmd_mux_001
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.cmd_mux_010,bf_time_pcm_mm_interconnect_0_cmd_mux_001
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.cmd_mux_012,bf_time_pcm_mm_interconnect_0_cmd_mux_001
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.rsp_demux,bf_time_pcm_mm_interconnect_0_rsp_demux
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.rsp_demux_004,bf_time_pcm_mm_interconnect_0_rsp_demux
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.rsp_demux_008,bf_time_pcm_mm_interconnect_0_rsp_demux
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.rsp_demux_011,bf_time_pcm_mm_interconnect_0_rsp_demux
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.rsp_demux_001,bf_time_pcm_mm_interconnect_0_rsp_demux_001
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.rsp_demux_002,bf_time_pcm_mm_interconnect_0_rsp_demux_001
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.rsp_demux_003,bf_time_pcm_mm_interconnect_0_rsp_demux_001
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.rsp_demux_006,bf_time_pcm_mm_interconnect_0_rsp_demux_001
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.rsp_demux_009,bf_time_pcm_mm_interconnect_0_rsp_demux_001
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.rsp_demux_010,bf_time_pcm_mm_interconnect_0_rsp_demux_001
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.rsp_demux_012,bf_time_pcm_mm_interconnect_0_rsp_demux_001
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.rsp_demux_005,bf_time_pcm_mm_interconnect_0_rsp_demux_005
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.rsp_demux_007,bf_time_pcm_mm_interconnect_0_rsp_demux_005
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.rsp_mux,bf_time_pcm_mm_interconnect_0_rsp_mux
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.rsp_mux_001,bf_time_pcm_mm_interconnect_0_rsp_mux_001
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.rsp_mux_002,bf_time_pcm_mm_interconnect_0_rsp_mux_002
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.sdram_s1_rsp_width_adapter,altera_merlin_width_adapter
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.sdram_s1_cmd_width_adapter,altera_merlin_width_adapter
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.crosser,altera_avalon_st_handshake_clock_crosser
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.crosser_001,altera_avalon_st_handshake_clock_crosser
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.crosser_002,altera_avalon_st_handshake_clock_crosser
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.crosser_003,altera_avalon_st_handshake_clock_crosser
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.crosser_004,altera_avalon_st_handshake_clock_crosser
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.crosser_005,altera_avalon_st_handshake_clock_crosser
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.crosser_006,altera_avalon_st_handshake_clock_crosser
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.crosser_007,altera_avalon_st_handshake_clock_crosser
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.crosser_008,altera_avalon_st_handshake_clock_crosser
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.crosser_009,altera_avalon_st_handshake_clock_crosser
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.crosser_010,altera_avalon_st_handshake_clock_crosser
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.crosser_011,altera_avalon_st_handshake_clock_crosser
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.crosser_012,altera_avalon_st_handshake_clock_crosser
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.crosser_013,altera_avalon_st_handshake_clock_crosser
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.avalon_st_adapter,bf_time_pcm_mm_interconnect_0_avalon_st_adapter
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,bf_time_pcm_mm_interconnect_0_avalon_st_adapter_error_adapter_0
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.avalon_st_adapter_001,bf_time_pcm_mm_interconnect_0_avalon_st_adapter
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,bf_time_pcm_mm_interconnect_0_avalon_st_adapter_error_adapter_0
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.avalon_st_adapter_002,bf_time_pcm_mm_interconnect_0_avalon_st_adapter
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,bf_time_pcm_mm_interconnect_0_avalon_st_adapter_error_adapter_0
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.avalon_st_adapter_003,bf_time_pcm_mm_interconnect_0_avalon_st_adapter
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,bf_time_pcm_mm_interconnect_0_avalon_st_adapter_error_adapter_0
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.avalon_st_adapter_004,bf_time_pcm_mm_interconnect_0_avalon_st_adapter
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,bf_time_pcm_mm_interconnect_0_avalon_st_adapter_error_adapter_0
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.avalon_st_adapter_005,bf_time_pcm_mm_interconnect_0_avalon_st_adapter
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,bf_time_pcm_mm_interconnect_0_avalon_st_adapter_error_adapter_0
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.avalon_st_adapter_006,bf_time_pcm_mm_interconnect_0_avalon_st_adapter
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,bf_time_pcm_mm_interconnect_0_avalon_st_adapter_error_adapter_0
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.avalon_st_adapter_007,bf_time_pcm_mm_interconnect_0_avalon_st_adapter
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,bf_time_pcm_mm_interconnect_0_avalon_st_adapter_error_adapter_0
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.avalon_st_adapter_008,bf_time_pcm_mm_interconnect_0_avalon_st_adapter
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.avalon_st_adapter_008.error_adapter_0,bf_time_pcm_mm_interconnect_0_avalon_st_adapter_error_adapter_0
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.avalon_st_adapter_009,bf_time_pcm_mm_interconnect_0_avalon_st_adapter
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.avalon_st_adapter_009.error_adapter_0,bf_time_pcm_mm_interconnect_0_avalon_st_adapter_error_adapter_0
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.avalon_st_adapter_010,bf_time_pcm_mm_interconnect_0_avalon_st_adapter
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.avalon_st_adapter_010.error_adapter_0,bf_time_pcm_mm_interconnect_0_avalon_st_adapter_error_adapter_0
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.avalon_st_adapter_012,bf_time_pcm_mm_interconnect_0_avalon_st_adapter
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.avalon_st_adapter_012.error_adapter_0,bf_time_pcm_mm_interconnect_0_avalon_st_adapter_error_adapter_0
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.avalon_st_adapter_011,bf_time_pcm_mm_interconnect_0_avalon_st_adapter_011
bf_time_pcm_tb.bf_time_pcm_inst.mm_interconnect_0.avalon_st_adapter_011.error_adapter_0,bf_time_pcm_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0
bf_time_pcm_tb.bf_time_pcm_inst.irq_mapper,bf_time_pcm_irq_mapper
bf_time_pcm_tb.bf_time_pcm_inst.irq_synchronizer,altera_irq_clock_crosser
bf_time_pcm_tb.bf_time_pcm_inst.irq_synchronizer_001,altera_irq_clock_crosser
bf_time_pcm_tb.bf_time_pcm_inst.avalon_st_adapter,bf_time_pcm_avalon_st_adapter
bf_time_pcm_tb.bf_time_pcm_inst.avalon_st_adapter.data_format_adapter_0,bf_time_pcm_avalon_st_adapter_data_format_adapter_0
bf_time_pcm_tb.bf_time_pcm_inst.avalon_st_adapter_001,bf_time_pcm_avalon_st_adapter_001
bf_time_pcm_tb.bf_time_pcm_inst.avalon_st_adapter_001.channel_adapter_0,bf_time_pcm_avalon_st_adapter_001_channel_adapter_0
bf_time_pcm_tb.bf_time_pcm_inst.avalon_st_adapter_001.error_adapter_0,bf_time_pcm_avalon_st_adapter_001_error_adapter_0
bf_time_pcm_tb.bf_time_pcm_inst.avalon_st_adapter_002,bf_time_pcm_avalon_st_adapter_002
bf_time_pcm_tb.bf_time_pcm_inst.avalon_st_adapter_002.error_adapter_0,bf_time_pcm_avalon_st_adapter_002_error_adapter_0
bf_time_pcm_tb.bf_time_pcm_inst.rst_controller,altera_reset_controller
bf_time_pcm_tb.bf_time_pcm_inst.rst_controller_001,altera_reset_controller
bf_time_pcm_tb.bf_time_pcm_inst.rst_controller_002,altera_reset_controller
bf_time_pcm_tb.bf_time_pcm_inst.rst_controller_003,altera_reset_controller
bf_time_pcm_tb.bf_time_pcm_inst.rst_controller_004,altera_reset_controller
bf_time_pcm_tb.bf_time_pcm_inst_audio_ext_bfm,altera_conduit_bfm
bf_time_pcm_tb.bf_time_pcm_inst_audio_if_bfm,altera_conduit_bfm_0002
bf_time_pcm_tb.bf_time_pcm_inst_clk_100_bfm,altera_avalon_clock_source
bf_time_pcm_tb.bf_time_pcm_inst_clk_50_bfm,altera_avalon_clock_source
bf_time_pcm_tb.bf_time_pcm_inst_i2c_scl_bfm,altera_conduit_bfm_0003
bf_time_pcm_tb.bf_time_pcm_inst_i2c_sda_bfm,altera_conduit_bfm_0004
bf_time_pcm_tb.bf_time_pcm_inst_key_bfm,altera_conduit_bfm_0005
bf_time_pcm_tb.bf_time_pcm_inst_led_bfm,altera_conduit_bfm_0006
bf_time_pcm_tb.bf_time_pcm_inst_mic_if_avalon_st_pdm_bfm,altera_avalon_st_sink_bfm
bf_time_pcm_tb.bf_time_pcm_inst_mic_if_pdm_if_bfm,altera_conduit_bfm_0007
bf_time_pcm_tb.bf_time_pcm_inst_mic_if_system_bfm,altera_conduit_bfm_0008
bf_time_pcm_tb.bf_time_pcm_inst_mic_if_test_bfm,altera_conduit_bfm_0009
bf_time_pcm_tb.bf_time_pcm_inst_pwm_out_bfm,altera_conduit_bfm_0010
bf_time_pcm_tb.bf_time_pcm_inst_reset_100_bfm,altera_avalon_reset_source
bf_time_pcm_tb.bf_time_pcm_inst_reset_50_bfm,altera_avalon_reset_source
bf_time_pcm_tb.bf_time_pcm_inst_seg7_bfm,altera_conduit_bfm_0011
bf_time_pcm_tb.bf_time_pcm_inst_sw_bfm,altera_conduit_bfm_0012
bf_time_pcm_tb.sdram_my_partner,altera_sdram_partner_module
bf_time_pcm_tb.rst_controller,altera_reset_controller
