###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin5.ecn.purdue.edu)
#  Generated on:      Tue Mar  8 14:56:43 2016
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
- Setup                         1.922
+ Phase Shift                   4.000
= Required Time                 2.978
- Arrival Time                  4.386
= Slack Time                   -1.408
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.308 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -1.168 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.841 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |   -0.544 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.898 | 1.164 |   2.028 |    0.620 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.231 | 0.210 |   2.238 |    0.829 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.287 | 0.256 |   2.494 |    1.086 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.229 | 0.228 |   2.722 |    1.313 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC111_n174 | A ^ -> Y v     | INVX2    | 0.292 | 0.270 |   2.991 |    1.583 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | D v -> Y ^     | AOI22X1  | 0.226 | 0.203 |   3.194 |    1.786 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | B ^ -> Y v     | AOI21X1  | 0.335 | 0.232 |   3.426 |    2.017 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | C v -> Y ^     | NOR3X1   | 0.282 | 0.218 |   3.644 |    2.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.587 | 0.581 |   4.225 |    2.817 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U174               | B ^ -> Y v     | MUX2X1   | 0.257 | 0.160 |   4.385 |    2.977 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | D v            | DFFPOSX1 | 0.257 | 0.001 |   4.386 |    2.978 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.508 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    1.649 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.975 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.299 |   0.866 |    2.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.339 | 0.034 |   0.899 |    2.308 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.902
- Setup                         1.892
+ Phase Shift                   4.000
= Required Time                 3.011
- Arrival Time                  4.383
= Slack Time                   -1.372
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.272 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -1.131 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.805 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |   -0.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.898 | 1.164 |   2.028 |    0.656 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.231 | 0.210 |   2.238 |    0.866 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.287 | 0.256 |   2.494 |    1.122 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.229 | 0.228 |   2.722 |    1.350 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC111_n174 | A ^ -> Y v     | INVX2    | 0.292 | 0.270 |   2.991 |    1.619 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | D v -> Y ^     | AOI22X1  | 0.226 | 0.203 |   3.194 |    1.822 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | B ^ -> Y v     | AOI21X1  | 0.335 | 0.232 |   3.426 |    2.054 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | C v -> Y ^     | NOR3X1   | 0.282 | 0.218 |   3.644 |    2.272 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.587 | 0.581 |   4.225 |    2.853 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191               | B ^ -> Y v     | MUX2X1   | 0.255 | 0.157 |   4.382 |    3.010 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | D v            | DFFPOSX1 | 0.255 | 0.001 |   4.383 |    3.011 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.472 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    1.612 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.939 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.299 |   0.866 |    2.238 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.339 | 0.037 |   0.902 |    2.274 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.902
- Setup                         1.888
+ Phase Shift                   4.000
= Required Time                 3.014
- Arrival Time                  4.383
= Slack Time                   -1.369
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.269 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -1.128 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.802 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |   -0.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.898 | 1.164 |   2.028 |    0.659 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.231 | 0.210 |   2.238 |    0.869 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.287 | 0.256 |   2.494 |    1.125 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.229 | 0.228 |   2.722 |    1.353 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC111_n174 | A ^ -> Y v     | INVX2    | 0.292 | 0.270 |   2.991 |    1.623 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | D v -> Y ^     | AOI22X1  | 0.226 | 0.203 |   3.194 |    1.825 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | B ^ -> Y v     | AOI21X1  | 0.335 | 0.232 |   3.426 |    2.057 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | C v -> Y ^     | NOR3X1   | 0.282 | 0.218 |   3.644 |    2.276 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.587 | 0.581 |   4.225 |    2.857 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | B ^ -> Y v     | MUX2X1   | 0.255 | 0.157 |   4.382 |    3.014 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | D v            | DFFPOSX1 | 0.255 | 0.000 |   4.383 |    3.014 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.469 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    1.609 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.935 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.299 |   0.866 |    2.234 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.339 | 0.036 |   0.902 |    2.270 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.902
- Setup                         1.820
+ Phase Shift                   4.000
= Required Time                 3.082
- Arrival Time                  4.377
= Slack Time                   -1.295
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.195 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -1.054 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.728 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |   -0.431 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.898 | 1.164 |   2.028 |    0.733 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.231 | 0.210 |   2.238 |    0.943 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.287 | 0.256 |   2.494 |    1.199 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.229 | 0.228 |   2.722 |    1.427 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC111_n174 | A ^ -> Y v     | INVX2    | 0.292 | 0.270 |   2.991 |    1.696 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | D v -> Y ^     | AOI22X1  | 0.226 | 0.203 |   3.194 |    1.899 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | B ^ -> Y v     | AOI21X1  | 0.335 | 0.232 |   3.426 |    2.131 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | C v -> Y ^     | NOR3X1   | 0.282 | 0.218 |   3.644 |    2.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.587 | 0.581 |   4.225 |    2.931 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157               | B ^ -> Y v     | MUX2X1   | 0.252 | 0.152 |   4.377 |    3.082 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | D v            | DFFPOSX1 | 0.252 | 0.000 |   4.377 |    3.082 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.395 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    1.535 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.862 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.299 |   0.866 |    2.161 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.339 | 0.037 |   0.902 |    2.197 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.897
- Setup                         1.801
+ Phase Shift                   4.000
= Required Time                 3.096
- Arrival Time                  4.378
= Slack Time                   -1.282
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.182 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -1.041 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.715 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |   -0.418 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.898 | 1.164 |   2.028 |    0.746 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.231 | 0.210 |   2.238 |    0.956 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.287 | 0.256 |   2.494 |    1.212 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.229 | 0.228 |   2.722 |    1.440 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC111_n174 | A ^ -> Y v     | INVX2    | 0.292 | 0.270 |   2.991 |    1.709 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | D v -> Y ^     | AOI22X1  | 0.226 | 0.203 |   3.194 |    1.912 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | B ^ -> Y v     | AOI21X1  | 0.335 | 0.232 |   3.426 |    2.144 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | C v -> Y ^     | NOR3X1   | 0.282 | 0.218 |   3.644 |    2.362 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.587 | 0.581 |   4.225 |    2.944 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140               | B ^ -> Y v     | MUX2X1   | 0.250 | 0.153 |   4.378 |    3.096 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | D v            | DFFPOSX1 | 0.250 | 0.000 |   4.378 |    3.096 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.382 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    1.522 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.849 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.299 |   0.866 |    2.148 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.339 | 0.031 |   0.897 |    2.179 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.902
- Setup                         1.786
+ Phase Shift                   4.000
= Required Time                 3.116
- Arrival Time                  4.375
= Slack Time                   -1.259
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.159 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -1.018 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.692 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |   -0.395 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.898 | 1.164 |   2.028 |    0.769 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.231 | 0.210 |   2.238 |    0.979 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.287 | 0.256 |   2.494 |    1.235 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.229 | 0.228 |   2.722 |    1.463 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC111_n174 | A ^ -> Y v     | INVX2    | 0.292 | 0.270 |   2.991 |    1.733 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | D v -> Y ^     | AOI22X1  | 0.226 | 0.203 |   3.194 |    1.935 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | B ^ -> Y v     | AOI21X1  | 0.335 | 0.232 |   3.426 |    2.167 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | C v -> Y ^     | NOR3X1   | 0.282 | 0.218 |   3.644 |    2.385 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.587 | 0.581 |   4.225 |    2.967 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226               | B ^ -> Y v     | MUX2X1   | 0.250 | 0.149 |   4.375 |    3.116 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | D v            | DFFPOSX1 | 0.250 | 0.000 |   4.375 |    3.116 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.359 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    1.499 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.826 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.299 |   0.866 |    2.124 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.339 | 0.036 |   0.902 |    2.161 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.891
- Setup                         1.722
+ Phase Shift                   4.000
= Required Time                 3.169
- Arrival Time                  4.373
= Slack Time                   -1.203
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.103 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.963 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.637 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |   -0.339 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.898 | 1.164 |   2.028 |    0.824 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.231 | 0.210 |   2.238 |    1.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.287 | 0.256 |   2.494 |    1.291 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.229 | 0.228 |   2.722 |    1.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC111_n174 | A ^ -> Y v     | INVX2    | 0.292 | 0.270 |   2.991 |    1.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | D v -> Y ^     | AOI22X1  | 0.226 | 0.203 |   3.194 |    1.991 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | B ^ -> Y v     | AOI21X1  | 0.335 | 0.232 |   3.426 |    2.222 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | C v -> Y ^     | NOR3X1   | 0.282 | 0.218 |   3.644 |    2.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.587 | 0.581 |   4.225 |    3.022 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243               | B ^ -> Y v     | MUX2X1   | 0.246 | 0.147 |   4.372 |    3.169 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | D v            | DFFPOSX1 | 0.246 | 0.000 |   4.373 |    3.169 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.303 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    1.444 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.770 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.299 |   0.866 |    2.069 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.338 | 0.026 |   0.891 |    2.095 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.903
- Setup                         1.672
+ Phase Shift                   4.000
= Required Time                 3.231
- Arrival Time                  4.367
= Slack Time                   -1.136
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.036 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.896 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.569 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |   -0.272 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.898 | 1.164 |   2.028 |    0.892 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.231 | 0.210 |   2.238 |    1.102 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.287 | 0.256 |   2.494 |    1.358 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.229 | 0.228 |   2.722 |    1.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC111_n174 | A ^ -> Y v     | INVX2    | 0.292 | 0.270 |   2.991 |    1.855 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | D v -> Y ^     | AOI22X1  | 0.226 | 0.203 |   3.194 |    2.058 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | B ^ -> Y v     | AOI21X1  | 0.335 | 0.232 |   3.426 |    2.289 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | C v -> Y ^     | NOR3X1   | 0.282 | 0.218 |   3.644 |    2.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.587 | 0.581 |   4.225 |    3.089 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263               | B ^ -> Y v     | MUX2X1   | 0.244 | 0.141 |   4.367 |    3.231 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | D v            | DFFPOSX1 | 0.244 | 0.000 |   4.367 |    3.231 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.236 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    1.377 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.703 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.299 |   0.866 |    2.002 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.339 | 0.037 |   0.903 |    2.039 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.886
- Setup                         1.428
+ Phase Shift                   4.000
= Required Time                 3.458
- Arrival Time                  4.467
= Slack Time                   -1.010
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.910 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.769 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.443 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |   -0.148 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.797 | 1.114 |   1.976 |    0.966 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.278 | 0.276 |   2.252 |    1.243 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.281 | 0.302 |   2.554 |    1.544 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A v -> Y ^     | INVX4    | 0.212 | 0.213 |   2.767 |    1.757 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC34_n172      | A ^ -> Y v     | INVX8    | 0.195 | 0.167 |   2.934 |    1.925 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_217_0        | A v -> Y v     | AND2X2   | 0.075 | 0.238 |   3.172 |    2.162 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_216_0        | C v -> Y ^     | AOI21X1  | 0.178 | 0.114 |   3.286 |    2.277 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_215_0        | B ^ -> Y v     | AOI21X1  | 0.182 | 0.154 |   3.440 |    2.431 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_213_0        | B v -> Y ^     | NOR2X1   | 0.146 | 0.125 |   3.565 |    2.556 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_214_0        | A ^ -> Y v     | INVX2    | 0.144 | 0.144 |   3.709 |    2.700 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | B v -> Y ^     | NOR2X1   | 0.173 | 0.117 |   3.826 |    2.817 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.503 | 0.501 |   4.328 |    3.318 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245               | B ^ -> Y v     | MUX2X1   | 0.227 | 0.139 |   4.467 |    3.457 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | D v            | DFFPOSX1 | 0.227 | 0.000 |   4.467 |    3.458 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.110 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    1.250 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.576 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.304 | 0.306 |   0.872 |    1.882 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.312 | 0.014 |   0.886 |    1.895 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.888
- Setup                         1.390
+ Phase Shift                   4.000
= Required Time                 3.499
- Arrival Time                  4.473
= Slack Time                   -0.974
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.874 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.733 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.407 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |   -0.112 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.797 | 1.114 |   1.976 |    1.002 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.278 | 0.276 |   2.252 |    1.278 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.281 | 0.302 |   2.554 |    1.580 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A v -> Y ^     | INVX4    | 0.212 | 0.213 |   2.767 |    1.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC34_n172      | A ^ -> Y v     | INVX8    | 0.195 | 0.167 |   2.934 |    1.960 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_217_0        | A v -> Y v     | AND2X2   | 0.075 | 0.238 |   3.172 |    2.198 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_216_0        | C v -> Y ^     | AOI21X1  | 0.178 | 0.114 |   3.286 |    2.312 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_215_0        | B ^ -> Y v     | AOI21X1  | 0.182 | 0.154 |   3.440 |    2.466 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_213_0        | B v -> Y ^     | NOR2X1   | 0.146 | 0.125 |   3.565 |    2.592 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_214_0        | A ^ -> Y v     | INVX2    | 0.144 | 0.144 |   3.709 |    2.735 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | B v -> Y ^     | NOR2X1   | 0.173 | 0.117 |   3.826 |    2.853 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.503 | 0.501 |   4.328 |    3.354 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U210               | B ^ -> Y v     | MUX2X1   | 0.230 | 0.144 |   4.472 |    3.498 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | D v            | DFFPOSX1 | 0.230 | 0.000 |   4.473 |    3.499 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.074 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    1.214 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.541 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.299 |   0.866 |    1.839 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.337 | 0.023 |   0.888 |    1.862 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.882
- Setup                         1.568
+ Phase Shift                   4.000
= Required Time                 3.314
- Arrival Time                  4.274
= Slack Time                   -0.960
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.860 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.720 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.393 | 
     | nclk__L2_I6                                        | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |   -0.096 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.898 | 1.164 |   2.028 |    1.068 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.231 | 0.210 |   2.238 |    1.277 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.287 | 0.256 |   2.494 |    1.534 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174   | A v -> Y ^     | INVX2    | 0.229 | 0.228 |   2.722 |    1.761 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC112_n174   | A ^ -> Y v     | INVX4    | 0.122 | 0.116 |   2.837 |    1.877 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC51_FE_OFN32_n | A v -> Y v     | BUFX2    | 0.157 | 0.259 |   3.096 |    2.136 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116                 | D v -> Y ^     | AOI22X1  | 0.221 | 0.158 |   3.254 |    2.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117                 | B ^ -> Y v     | AOI21X1  | 0.235 | 0.194 |   3.449 |    2.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | B v -> Y ^     | NOR3X1   | 0.192 | 0.151 |   3.600 |    2.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.517 | 0.535 |   4.135 |    3.174 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U195                 | B ^ -> Y v     | MUX2X1   | 0.233 | 0.139 |   4.274 |    3.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5]   | D v            | DFFPOSX1 | 0.233 | 0.000 |   4.274 |    3.314 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.060 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    1.201 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.527 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.304 | 0.306 |   0.872 |    1.833 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.310 | 0.010 |   0.882 |    1.843 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.882
- Setup                         1.365
+ Phase Shift                   4.000
= Required Time                 3.517
- Arrival Time                  4.466
= Slack Time                   -0.949
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.849 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.709 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.382 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |   -0.088 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.797 | 1.114 |   1.976 |    1.027 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.278 | 0.276 |   2.252 |    1.303 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.281 | 0.302 |   2.554 |    1.604 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A v -> Y ^     | INVX4    | 0.212 | 0.213 |   2.767 |    1.818 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC34_n172      | A ^ -> Y v     | INVX8    | 0.195 | 0.167 |   2.934 |    1.985 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_217_0        | A v -> Y v     | AND2X2   | 0.075 | 0.238 |   3.172 |    2.222 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_216_0        | C v -> Y ^     | AOI21X1  | 0.178 | 0.114 |   3.286 |    2.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_215_0        | B ^ -> Y v     | AOI21X1  | 0.182 | 0.154 |   3.440 |    2.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_213_0        | B v -> Y ^     | NOR2X1   | 0.146 | 0.125 |   3.565 |    2.616 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_214_0        | A ^ -> Y v     | INVX2    | 0.144 | 0.144 |   3.709 |    2.760 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | B v -> Y ^     | NOR2X1   | 0.173 | 0.117 |   3.826 |    2.877 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.503 | 0.501 |   4.328 |    3.378 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266               | B ^ -> Y v     | MUX2X1   | 0.225 | 0.138 |   4.466 |    3.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | D v            | DFFPOSX1 | 0.225 | 0.000 |   4.466 |    3.517 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.049 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    1.190 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.516 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.300 | 0.288 |   0.855 |    1.804 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.313 | 0.028 |   0.882 |    1.832 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.884
- Setup                         1.348
+ Phase Shift                   4.000
= Required Time                 3.536
- Arrival Time                  4.463
= Slack Time                   -0.926
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.826 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.686 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.360 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |   -0.065 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.797 | 1.114 |   1.976 |    1.049 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.278 | 0.276 |   2.252 |    1.326 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.281 | 0.302 |   2.554 |    1.627 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A v -> Y ^     | INVX4    | 0.212 | 0.213 |   2.767 |    1.841 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC34_n172      | A ^ -> Y v     | INVX8    | 0.195 | 0.167 |   2.934 |    2.008 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_217_0        | A v -> Y v     | AND2X2   | 0.075 | 0.238 |   3.172 |    2.245 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_216_0        | C v -> Y ^     | AOI21X1  | 0.178 | 0.114 |   3.286 |    2.360 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_215_0        | B ^ -> Y v     | AOI21X1  | 0.182 | 0.154 |   3.440 |    2.514 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_213_0        | B v -> Y ^     | NOR2X1   | 0.146 | 0.125 |   3.565 |    2.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_214_0        | A ^ -> Y v     | INVX2    | 0.144 | 0.144 |   3.709 |    2.783 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | B v -> Y ^     | NOR2X1   | 0.173 | 0.117 |   3.826 |    2.900 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.503 | 0.501 |   4.328 |    3.401 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U142               | B ^ -> Y v     | MUX2X1   | 0.224 | 0.135 |   4.463 |    3.536 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | D v            | DFFPOSX1 | 0.224 | 0.000 |   4.463 |    3.536 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.026 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    1.167 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.493 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.304 | 0.306 |   0.872 |    1.799 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^          | DFFPOSX1 | 0.311 | 0.012 |   0.885 |    1.811 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.882
- Setup                         1.307
+ Phase Shift                   4.000
= Required Time                 3.575
- Arrival Time                  4.458
= Slack Time                   -0.883
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.783 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.642 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.316 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |   -0.021 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.797 | 1.114 |   1.976 |    1.093 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.278 | 0.276 |   2.252 |    1.370 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.281 | 0.302 |   2.554 |    1.671 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A v -> Y ^     | INVX4    | 0.212 | 0.213 |   2.767 |    1.884 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC34_n172      | A ^ -> Y v     | INVX8    | 0.195 | 0.167 |   2.934 |    2.052 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_217_0        | A v -> Y v     | AND2X2   | 0.075 | 0.238 |   3.172 |    2.289 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_216_0        | C v -> Y ^     | AOI21X1  | 0.178 | 0.114 |   3.286 |    2.403 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_215_0        | B ^ -> Y v     | AOI21X1  | 0.182 | 0.154 |   3.440 |    2.558 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_213_0        | B v -> Y ^     | NOR2X1   | 0.146 | 0.125 |   3.565 |    2.683 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_214_0        | A ^ -> Y v     | INVX2    | 0.144 | 0.144 |   3.709 |    2.826 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | B v -> Y ^     | NOR2X1   | 0.173 | 0.117 |   3.826 |    2.944 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.503 | 0.501 |   4.328 |    3.445 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U193               | B ^ -> Y v     | MUX2X1   | 0.222 | 0.130 |   4.458 |    3.575 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | D v            | DFFPOSX1 | 0.222 | 0.000 |   4.458 |    3.575 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.983 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    1.123 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.449 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.304 | 0.306 |   0.872 |    1.755 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.310 | 0.009 |   0.882 |    1.764 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.884
- Setup                         1.450
+ Phase Shift                   4.000
= Required Time                 3.434
- Arrival Time                  4.270
= Slack Time                   -0.836
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.736 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.596 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.270 | 
     | nclk__L2_I6                                        | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |    0.028 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.898 | 1.164 |   2.028 |    1.191 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.231 | 0.210 |   2.238 |    1.401 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.287 | 0.256 |   2.494 |    1.658 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174   | A v -> Y ^     | INVX2    | 0.229 | 0.228 |   2.722 |    1.885 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC112_n174   | A ^ -> Y v     | INVX4    | 0.122 | 0.116 |   2.837 |    2.001 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC51_FE_OFN32_n | A v -> Y v     | BUFX2    | 0.157 | 0.259 |   3.096 |    2.260 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116                 | D v -> Y ^     | AOI22X1  | 0.221 | 0.158 |   3.254 |    2.418 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117                 | B ^ -> Y v     | AOI21X1  | 0.235 | 0.194 |   3.449 |    2.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | B v -> Y ^     | NOR3X1   | 0.192 | 0.151 |   3.600 |    2.764 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.517 | 0.535 |   4.135 |    3.298 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230                 | B ^ -> Y v     | MUX2X1   | 0.228 | 0.135 |   4.270 |    3.433 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5]   | D v            | DFFPOSX1 | 0.228 | 0.000 |   4.270 |    3.434 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.936 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    1.077 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.403 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.304 | 0.306 |   0.872 |    1.709 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.311 | 0.012 |   0.884 |    1.720 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.887
- Setup                         1.248
+ Phase Shift                   4.000
= Required Time                 3.638
- Arrival Time                  4.463
= Slack Time                   -0.825
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.725 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.584 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.258 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |    0.037 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.797 | 1.114 |   1.976 |    1.151 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.278 | 0.276 |   2.252 |    1.428 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.281 | 0.302 |   2.554 |    1.729 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A v -> Y ^     | INVX4    | 0.212 | 0.213 |   2.767 |    1.942 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC34_n172      | A ^ -> Y v     | INVX8    | 0.195 | 0.167 |   2.934 |    2.109 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_217_0        | A v -> Y v     | AND2X2   | 0.075 | 0.238 |   3.172 |    2.347 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_216_0        | C v -> Y ^     | AOI21X1  | 0.178 | 0.114 |   3.286 |    2.461 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_215_0        | B ^ -> Y v     | AOI21X1  | 0.182 | 0.154 |   3.440 |    2.615 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_213_0        | B v -> Y ^     | NOR2X1   | 0.146 | 0.125 |   3.565 |    2.741 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_214_0        | A ^ -> Y v     | INVX2    | 0.144 | 0.144 |   3.709 |    2.884 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | B v -> Y ^     | NOR2X1   | 0.173 | 0.117 |   3.826 |    3.002 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.503 | 0.501 |   4.328 |    3.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U228               | B ^ -> Y v     | MUX2X1   | 0.222 | 0.135 |   4.462 |    3.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | D v            | DFFPOSX1 | 0.222 | 0.000 |   4.463 |    3.638 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.925 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    1.065 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.391 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.299 |   0.866 |    1.690 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.336 | 0.021 |   0.887 |    1.711 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.891
- Setup                         1.246
+ Phase Shift                   4.000
= Required Time                 3.645
- Arrival Time                  4.462
= Slack Time                   -0.816
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.716 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.576 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.250 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |    0.045 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.797 | 1.114 |   1.976 |    1.160 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.278 | 0.276 |   2.252 |    1.436 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.281 | 0.302 |   2.554 |    1.737 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n172      | A v -> Y ^     | INVX4    | 0.212 | 0.213 |   2.767 |    1.951 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC34_n172      | A ^ -> Y v     | INVX8    | 0.195 | 0.167 |   2.934 |    2.118 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_217_0        | A v -> Y v     | AND2X2   | 0.075 | 0.238 |   3.172 |    2.355 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_216_0        | C v -> Y ^     | AOI21X1  | 0.178 | 0.114 |   3.286 |    2.470 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_215_0        | B ^ -> Y v     | AOI21X1  | 0.182 | 0.154 |   3.440 |    2.624 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_213_0        | B v -> Y ^     | NOR2X1   | 0.146 | 0.125 |   3.565 |    2.749 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_214_0        | A ^ -> Y v     | INVX2    | 0.144 | 0.144 |   3.709 |    2.893 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | B v -> Y ^     | NOR2X1   | 0.173 | 0.117 |   3.826 |    3.010 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.503 | 0.501 |   4.328 |    3.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U176               | B ^ -> Y v     | MUX2X1   | 0.223 | 0.134 |   4.461 |    3.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | D v            | DFFPOSX1 | 0.223 | 0.000 |   4.462 |    3.645 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.916 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    1.057 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.383 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.299 |   0.866 |    1.682 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.338 | 0.025 |   0.891 |    1.707 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.882
- Setup                         1.386
+ Phase Shift                   4.000
= Required Time                 3.496
- Arrival Time                  4.264
= Slack Time                   -0.768
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.668 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.528 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.202 | 
     | nclk__L2_I6                                        | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |    0.096 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.898 | 1.164 |   2.028 |    1.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.231 | 0.210 |   2.238 |    1.469 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.287 | 0.256 |   2.494 |    1.726 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174   | A v -> Y ^     | INVX2    | 0.229 | 0.228 |   2.722 |    1.953 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC112_n174   | A ^ -> Y v     | INVX4    | 0.122 | 0.116 |   2.837 |    2.069 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC51_FE_OFN32_n | A v -> Y v     | BUFX2    | 0.157 | 0.259 |   3.096 |    2.328 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116                 | D v -> Y ^     | AOI22X1  | 0.221 | 0.158 |   3.254 |    2.486 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117                 | B ^ -> Y v     | AOI21X1  | 0.235 | 0.194 |   3.449 |    2.680 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | B v -> Y ^     | NOR3X1   | 0.192 | 0.151 |   3.600 |    2.831 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.517 | 0.535 |   4.135 |    3.366 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269                 | B ^ -> Y v     | MUX2X1   | 0.225 | 0.130 |   4.264 |    3.496 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5]   | D v            | DFFPOSX1 | 0.225 | 0.000 |   4.264 |    3.496 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.868 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    1.009 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.335 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.304 | 0.306 |   0.872 |    1.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.310 | 0.010 |   0.882 |    1.651 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.886
- Setup                         1.373
+ Phase Shift                   4.000
= Required Time                 3.513
- Arrival Time                  4.266
= Slack Time                   -0.753
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.653 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |   -0.513 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.186 | 
     | nclk__L2_I6                                        | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |    0.111 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.898 | 1.164 |   2.028 |    1.275 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.231 | 0.210 |   2.238 |    1.484 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.287 | 0.256 |   2.494 |    1.741 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174   | A v -> Y ^     | INVX2    | 0.229 | 0.228 |   2.722 |    1.968 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC112_n174   | A ^ -> Y v     | INVX4    | 0.122 | 0.116 |   2.837 |    2.084 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC51_FE_OFN32_n | A v -> Y v     | BUFX2    | 0.157 | 0.259 |   3.096 |    2.343 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116                 | D v -> Y ^     | AOI22X1  | 0.221 | 0.158 |   3.254 |    2.501 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117                 | B ^ -> Y v     | AOI21X1  | 0.235 | 0.194 |   3.449 |    2.696 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | B v -> Y ^     | NOR3X1   | 0.192 | 0.151 |   3.600 |    2.847 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.517 | 0.535 |   4.135 |    3.381 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247                 | B ^ -> Y v     | MUX2X1   | 0.225 | 0.131 |   4.266 |    3.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5]   | D v            | DFFPOSX1 | 0.225 | 0.000 |   4.266 |    3.513 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.853 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.994 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.320 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.304 | 0.306 |   0.872 |    1.625 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.312 | 0.014 |   0.886 |    1.639 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.901
- Setup                         1.335
+ Phase Shift                   4.000
= Required Time                 3.566
- Arrival Time                  4.273
= Slack Time                   -0.707
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.607 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.467 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.140 | 
     | nclk__L2_I6                                        | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |    0.157 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.898 | 1.164 |   2.028 |    1.321 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.231 | 0.210 |   2.238 |    1.530 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.287 | 0.256 |   2.494 |    1.787 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174   | A v -> Y ^     | INVX2    | 0.229 | 0.228 |   2.722 |    2.014 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC112_n174   | A ^ -> Y v     | INVX4    | 0.122 | 0.116 |   2.837 |    2.130 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC51_FE_OFN32_n | A v -> Y v     | BUFX2    | 0.157 | 0.259 |   3.096 |    2.389 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116                 | D v -> Y ^     | AOI22X1  | 0.221 | 0.158 |   3.254 |    2.547 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117                 | B ^ -> Y v     | AOI21X1  | 0.235 | 0.194 |   3.449 |    2.742 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | B v -> Y ^     | NOR3X1   | 0.192 | 0.151 |   3.600 |    2.893 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.517 | 0.535 |   4.135 |    3.427 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U212                 | B ^ -> Y v     | MUX2X1   | 0.232 | 0.138 |   4.273 |    3.566 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5]   | D v            | DFFPOSX1 | 0.232 | 0.000 |   4.273 |    3.566 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.807 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.948 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.274 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.335 | 0.307 |   0.874 |    1.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.363 | 0.027 |   0.901 |    1.608 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.899
- Setup                         1.311
+ Phase Shift                   4.000
= Required Time                 3.588
- Arrival Time                  4.274
= Slack Time                   -0.686
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.586 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.445 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.119 | 
     | nclk__L2_I6                                        | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |    0.178 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.898 | 1.164 |   2.028 |    1.342 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.231 | 0.210 |   2.238 |    1.552 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.287 | 0.256 |   2.494 |    1.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174   | A v -> Y ^     | INVX2    | 0.229 | 0.228 |   2.722 |    2.036 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC112_n174   | A ^ -> Y v     | INVX4    | 0.122 | 0.116 |   2.837 |    2.152 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC51_FE_OFN32_n | A v -> Y v     | BUFX2    | 0.157 | 0.259 |   3.096 |    2.411 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116                 | D v -> Y ^     | AOI22X1  | 0.221 | 0.158 |   3.254 |    2.568 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117                 | B ^ -> Y v     | AOI21X1  | 0.235 | 0.194 |   3.449 |    2.763 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | B v -> Y ^     | NOR3X1   | 0.192 | 0.151 |   3.600 |    2.914 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.517 | 0.535 |   4.135 |    3.449 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U178                 | B ^ -> Y v     | MUX2X1   | 0.230 | 0.139 |   4.274 |    3.588 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5]   | D v            | DFFPOSX1 | 0.230 | 0.000 |   4.274 |    3.588 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.786 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.926 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.253 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.335 | 0.307 |   0.874 |    1.560 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.363 | 0.025 |   0.899 |    1.585 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.895
- Setup                         1.232
+ Phase Shift                   4.000
= Required Time                 3.662
- Arrival Time                  4.267
= Slack Time                   -0.605
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.505 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.365 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.038 | 
     | nclk__L2_I6                                        | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |    0.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.898 | 1.164 |   2.028 |    1.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.231 | 0.210 |   2.238 |    1.632 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.287 | 0.256 |   2.494 |    1.889 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174   | A v -> Y ^     | INVX2    | 0.229 | 0.228 |   2.722 |    2.116 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC112_n174   | A ^ -> Y v     | INVX4    | 0.122 | 0.116 |   2.837 |    2.232 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC51_FE_OFN32_n | A v -> Y v     | BUFX2    | 0.157 | 0.259 |   3.096 |    2.491 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116                 | D v -> Y ^     | AOI22X1  | 0.221 | 0.158 |   3.254 |    2.649 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117                 | B ^ -> Y v     | AOI21X1  | 0.235 | 0.194 |   3.449 |    2.844 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | B v -> Y ^     | NOR3X1   | 0.192 | 0.151 |   3.600 |    2.995 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.517 | 0.535 |   4.135 |    3.529 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U144                 | B ^ -> Y v     | MUX2X1   | 0.226 | 0.133 |   4.267 |    3.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5]   | D v            | DFFPOSX1 | 0.226 | 0.000 |   4.267 |    3.662 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.705 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.846 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.172 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.335 | 0.307 |   0.874 |    1.479 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.360 | 0.021 |   0.895 |    1.500 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.901
- Setup                         1.226
+ Phase Shift                   4.000
= Required Time                 3.675
- Arrival Time                  4.265
= Slack Time                   -0.590
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.490 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |   -0.350 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |   -0.023 | 
     | nclk__L2_I6                                        | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |    0.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.898 | 1.164 |   2.028 |    1.437 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.231 | 0.210 |   2.238 |    1.647 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.287 | 0.256 |   2.494 |    1.904 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174   | A v -> Y ^     | INVX2    | 0.229 | 0.228 |   2.722 |    2.131 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC112_n174   | A ^ -> Y v     | INVX4    | 0.122 | 0.116 |   2.837 |    2.247 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC51_FE_OFN32_n | A v -> Y v     | BUFX2    | 0.157 | 0.259 |   3.096 |    2.506 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116                 | D v -> Y ^     | AOI22X1  | 0.221 | 0.158 |   3.254 |    2.664 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117                 | B ^ -> Y v     | AOI21X1  | 0.235 | 0.194 |   3.449 |    2.859 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | B v -> Y ^     | NOR3X1   | 0.192 | 0.151 |   3.600 |    3.010 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.517 | 0.535 |   4.135 |    3.544 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161                 | B ^ -> Y v     | MUX2X1   | 0.226 | 0.130 |   4.265 |    3.675 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5]   | D v            | DFFPOSX1 | 0.226 | 0.000 |   4.265 |    3.675 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.690 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.831 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    1.157 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.335 | 0.307 |   0.874 |    1.464 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.363 | 0.027 |   0.901 |    1.491 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_
reg/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[3] /Q             (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
- Setup                         0.119
+ Phase Shift                   4.000
= Required Time                 4.781
- Arrival Time                  4.971
= Slack Time                   -0.189
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                            | clk ^          |         | 0.161 |       |   0.100 |   -0.089 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC  | 0.076 | 0.140 |   0.241 |    0.051 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8   | 0.403 | 0.326 |   0.567 |    0.377 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8   | 0.340 | 0.304 |   0.871 |    0.682 | 
     | I0/LD/CTRL/\curr_state_reg[3]              | CLK ^ -> Q ^   | DFFSR   | 0.173 | 0.597 |   1.468 |    1.278 | 
     | I0/LD/CTRL/FE_OCPC63_curr_state_3_         | A ^ -> Y ^     | BUFX4   | 0.149 | 0.271 |   1.739 |    1.550 | 
     | I0/LD/CTRL/FE_RC_1_0                       | A ^ -> Y v     | INVX2   | 0.068 | 0.072 |   1.811 |    1.621 | 
     | I0/LD/CTRL/FE_RC_0_0                       | B v -> Y v     | AND2X2  | 0.170 | 0.282 |   2.093 |    1.904 | 
     | I0/LD/CTRL/U86                             | B v -> Y ^     | NAND3X1 | 0.276 | 0.238 |   2.331 |    2.142 | 
     | I0/LD/CTRL/U85                             | A ^ -> Y v     | INVX2   | 0.157 | 0.147 |   2.478 |    2.289 | 
     | I0/LD/CTRL/U79                             | A v -> Y ^     | NOR2X1  | 0.264 | 0.219 |   2.697 |    2.508 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U15              | B ^ -> Y v     | NOR2X1  | 0.535 | 0.458 |   3.155 |    2.966 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_34_0  | A v -> Y v     | AND2X2  | 0.179 | 0.408 |   3.563 |    3.374 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_40_0  | A v -> Y ^     | XOR2X1  | 0.368 | 0.323 |   3.886 |    3.697 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14         | B ^ -> Y ^     | XOR2X1  | 0.520 | 0.470 |   4.356 |    4.167 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U22              | A ^ -> Y v     | XNOR2X1 | 0.184 | 0.298 |   4.654 |    4.465 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U18              | A v -> Y ^     | NAND2X1 | 0.162 | 0.175 |   4.829 |    4.639 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U17              | B ^ -> Y v     | NOR2X1  | 0.152 | 0.142 |   4.970 |    4.781 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg | D v            | DFFSR   | 0.152 | 0.000 |   4.971 |    4.781 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.289 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |    0.430 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.756 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.335 | 0.301 |   0.867 |    1.057 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg | CLK ^          | DFFSR  | 0.366 | 0.032 |   0.900 |    1.089 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
- Setup                         0.383
+ Phase Shift                   4.000
= Required Time                 4.506
- Arrival Time                  4.613
= Slack Time                   -0.107
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.007 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.134 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.460 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |    0.755 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.797 | 1.114 |   1.976 |    1.869 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.278 | 0.276 |   2.252 |    2.145 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.291 | 0.164 |   2.416 |    2.309 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC38_n173        | A v -> Y v     | BUFX4    | 0.088 | 0.255 |   2.671 |    2.564 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC102_FE_OFN38_ | A v -> Y v     | BUFX4    | 0.228 | 0.304 |   2.976 |    2.869 | 
     | n173                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC72_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.310 | 0.409 |   3.384 |    3.278 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.205 | 0.194 |   3.578 |    3.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.270 | 0.167 |   3.745 |    3.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.116 | 0.244 |   3.989 |    3.882 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.186 | 0.163 |   4.152 |    4.045 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A ^ -> Y ^     | BUFX4    | 0.244 | 0.328 |   4.480 |    4.373 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275                 | B ^ -> Y v     | MUX2X1   | 0.158 | 0.132 |   4.612 |    4.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3]   | D v            | DFFPOSX1 | 0.158 | 0.000 |   4.613 |    4.506 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.207 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.347 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.674 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |    0.968 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.366 | 0.027 |   0.889 |    0.995 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.897
- Setup                         0.383
+ Phase Shift                   4.000
= Required Time                 4.514
- Arrival Time                  4.611
= Slack Time                   -0.097
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |    0.003 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.144 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.470 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |    0.765 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.797 | 1.114 |   1.976 |    1.879 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.278 | 0.276 |   2.252 |    2.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.291 | 0.164 |   2.416 |    2.319 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC38_n173        | A v -> Y v     | BUFX4    | 0.088 | 0.255 |   2.671 |    2.575 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC102_FE_OFN38_ | A v -> Y v     | BUFX4    | 0.228 | 0.304 |   2.976 |    2.879 | 
     | n173                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC72_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.310 | 0.409 |   3.384 |    3.288 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.205 | 0.194 |   3.578 |    3.481 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.270 | 0.167 |   3.745 |    3.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.116 | 0.244 |   3.989 |    3.892 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.186 | 0.163 |   4.152 |    4.055 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A ^ -> Y ^     | BUFX4    | 0.244 | 0.328 |   4.480 |    4.384 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | B ^ -> Y v     | MUX2X1   | 0.156 | 0.130 |   4.611 |    4.514 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3]   | D v            | DFFPOSX1 | 0.156 | 0.000 |   4.611 |    4.514 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.197 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.337 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.663 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |    0.958 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.370 | 0.035 |   0.897 |    0.993 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.907
- Setup                         0.386
+ Phase Shift                   4.000
= Required Time                 4.521
- Arrival Time                  4.615
= Slack Time                   -0.094
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |    0.006 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.146 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.473 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |    0.767 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.797 | 1.114 |   1.976 |    1.882 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.278 | 0.276 |   2.252 |    2.158 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.291 | 0.164 |   2.416 |    2.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC38_n173        | A v -> Y v     | BUFX4    | 0.088 | 0.255 |   2.671 |    2.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC102_FE_OFN38_ | A v -> Y v     | BUFX4    | 0.228 | 0.304 |   2.976 |    2.881 | 
     | n173                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC72_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.310 | 0.409 |   3.384 |    3.290 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.205 | 0.194 |   3.578 |    3.484 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.270 | 0.167 |   3.745 |    3.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.116 | 0.244 |   3.989 |    3.894 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.186 | 0.163 |   4.152 |    4.058 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A ^ -> Y ^     | BUFX4    | 0.244 | 0.328 |   4.480 |    4.386 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U148                 | B ^ -> Y v     | MUX2X1   | 0.161 | 0.135 |   4.615 |    4.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3]   | D v            | DFFPOSX1 | 0.161 | 0.000 |   4.615 |    4.521 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.194 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.335 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.661 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |    0.956 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.372 | 0.045 |   0.907 |    1.001 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.910
- Setup                         0.385
+ Phase Shift                   4.000
= Required Time                 4.525
- Arrival Time                  4.612
= Slack Time                   -0.087
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |    0.013 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.154 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.480 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |    0.775 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.797 | 1.114 |   1.976 |    1.889 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.278 | 0.276 |   2.252 |    2.166 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.291 | 0.164 |   2.416 |    2.329 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC38_n173        | A v -> Y v     | BUFX4    | 0.088 | 0.255 |   2.671 |    2.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC102_FE_OFN38_ | A v -> Y v     | BUFX4    | 0.228 | 0.304 |   2.976 |    2.889 | 
     | n173                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC72_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.310 | 0.409 |   3.384 |    3.298 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.205 | 0.194 |   3.578 |    3.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.270 | 0.167 |   3.745 |    3.658 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.116 | 0.244 |   3.989 |    3.902 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.186 | 0.163 |   4.152 |    4.065 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A ^ -> Y ^     | BUFX4    | 0.244 | 0.328 |   4.480 |    4.394 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216                 | B ^ -> Y v     | MUX2X1   | 0.160 | 0.131 |   4.612 |    4.525 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3]   | D v            | DFFPOSX1 | 0.160 | 0.000 |   4.612 |    4.525 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.187 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.327 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.653 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |    0.948 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.372 | 0.049 |   0.910 |    0.997 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.912
- Setup                         0.385
+ Phase Shift                   4.000
= Required Time                 4.527
- Arrival Time                  4.612
= Slack Time                   -0.085
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |    0.015 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.155 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.482 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |    0.777 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.797 | 1.114 |   1.976 |    1.891 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.278 | 0.276 |   2.252 |    2.167 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.291 | 0.164 |   2.416 |    2.331 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC38_n173        | A v -> Y v     | BUFX4    | 0.088 | 0.255 |   2.671 |    2.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC102_FE_OFN38_ | A v -> Y v     | BUFX4    | 0.228 | 0.304 |   2.976 |    2.890 | 
     | n173                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC72_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.310 | 0.409 |   3.384 |    3.299 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.205 | 0.194 |   3.578 |    3.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.270 | 0.167 |   3.745 |    3.659 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.116 | 0.244 |   3.989 |    3.904 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.186 | 0.163 |   4.152 |    4.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A ^ -> Y ^     | BUFX4    | 0.244 | 0.328 |   4.480 |    4.395 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U199                 | B ^ -> Y v     | MUX2X1   | 0.160 | 0.131 |   4.611 |    4.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3]   | D v            | DFFPOSX1 | 0.160 | 0.000 |   4.612 |    4.527 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.185 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.326 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.652 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |    0.947 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.372 | 0.050 |   0.912 |    0.997 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.910
- Setup                         0.384
+ Phase Shift                   4.000
= Required Time                 4.526
- Arrival Time                  4.609
= Slack Time                   -0.082
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |    0.018 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.158 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.484 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |    0.779 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.797 | 1.114 |   1.976 |    1.894 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.278 | 0.276 |   2.252 |    2.170 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.291 | 0.164 |   2.416 |    2.334 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC38_n173        | A v -> Y v     | BUFX4    | 0.088 | 0.255 |   2.671 |    2.589 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC102_FE_OFN38_ | A v -> Y v     | BUFX4    | 0.228 | 0.304 |   2.976 |    2.893 | 
     | n173                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC72_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.310 | 0.409 |   3.384 |    3.302 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.205 | 0.194 |   3.578 |    3.496 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.270 | 0.167 |   3.745 |    3.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.116 | 0.244 |   3.989 |    3.906 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.186 | 0.163 |   4.152 |    4.070 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A ^ -> Y ^     | BUFX4    | 0.244 | 0.328 |   4.480 |    4.398 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182                 | B ^ -> Y v     | MUX2X1   | 0.158 | 0.128 |   4.608 |    4.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3]   | D v            | DFFPOSX1 | 0.158 | 0.000 |   4.609 |    4.526 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.182 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.323 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.649 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |    0.944 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.372 | 0.049 |   0.910 |    0.993 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.913
- Setup                         0.381
+ Phase Shift                   4.000
= Required Time                 4.531
- Arrival Time                  4.605
= Slack Time                   -0.074
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |    0.026 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.167 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.493 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |    0.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.797 | 1.114 |   1.976 |    1.902 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.278 | 0.276 |   2.252 |    2.178 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.291 | 0.164 |   2.416 |    2.342 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC38_n173        | A v -> Y v     | BUFX4    | 0.088 | 0.255 |   2.671 |    2.597 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC102_FE_OFN38_ | A v -> Y v     | BUFX4    | 0.228 | 0.304 |   2.976 |    2.902 | 
     | n173                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC72_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.310 | 0.409 |   3.384 |    3.311 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.205 | 0.194 |   3.578 |    3.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.270 | 0.167 |   3.745 |    3.671 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.116 | 0.244 |   3.989 |    3.915 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.186 | 0.163 |   4.152 |    4.078 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A ^ -> Y ^     | BUFX4    | 0.244 | 0.328 |   4.480 |    4.406 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U165                 | B ^ -> Y v     | MUX2X1   | 0.153 | 0.125 |   4.605 |    4.531 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3]   | D v            | DFFPOSX1 | 0.153 | 0.000 |   4.605 |    4.531 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.174 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.314 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.641 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |    0.935 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.372 | 0.051 |   0.913 |    0.986 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.880
- Setup                         0.369
+ Phase Shift                   4.000
= Required Time                 4.511
- Arrival Time                  4.534
= Slack Time                   -0.022
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |    0.078 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.218 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.544 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |    0.839 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.797 | 1.114 |   1.976 |    1.953 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.278 | 0.276 |   2.252 |    2.230 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.291 | 0.164 |   2.416 |    2.394 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC38_n173        | A v -> Y v     | BUFX4    | 0.088 | 0.255 |   2.671 |    2.649 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC102_FE_OFN38_ | A v -> Y v     | BUFX4    | 0.228 | 0.304 |   2.976 |    2.953 | 
     | n173                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC72_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.310 | 0.409 |   3.384 |    3.362 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                  | B v -> Y ^     | AOI22X1  | 0.200 | 0.190 |   3.575 |    3.552 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                  | A ^ -> Y v     | AOI21X1  | 0.184 | 0.141 |   3.716 |    3.693 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                  | B v -> Y v     | OR2X2    | 0.097 | 0.210 |   3.926 |    3.903 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | B v -> Y ^     | MUX2X1   | 0.199 | 0.170 |   4.095 |    4.073 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC71_n186       | A ^ -> Y ^     | BUFX2    | 0.207 | 0.303 |   4.398 |    4.376 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U171                 | B ^ -> Y v     | MUX2X1   | 0.159 | 0.135 |   4.533 |    4.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0]   | D v            | DFFPOSX1 | 0.159 | 0.001 |   4.534 |    4.511 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.122 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.263 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.589 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |    0.886 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.309 | 0.016 |   0.880 |    0.902 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[3] /Q           (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.884
- Setup                         0.176
+ Phase Shift                   4.000
= Required Time                 4.708
- Arrival Time                  4.723
= Slack Time                   -0.014
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                           | clk ^          |         | 0.161 |       |   0.100 |    0.086 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC  | 0.076 | 0.140 |   0.241 |    0.226 | 
     | nclk__L1_I0                               | A ^ -> Y v     | INVX8   | 0.403 | 0.326 |   0.567 |    0.553 | 
     | nclk__L2_I5                               | A v -> Y ^     | INVX8   | 0.340 | 0.304 |   0.871 |    0.857 | 
     | I0/LD/CTRL/\curr_state_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.173 | 0.597 |   1.468 |    1.454 | 
     | I0/LD/CTRL/FE_OCPC63_curr_state_3_        | A ^ -> Y ^     | BUFX4   | 0.149 | 0.271 |   1.739 |    1.725 | 
     | I0/LD/CTRL/FE_RC_1_0                      | A ^ -> Y v     | INVX2   | 0.068 | 0.072 |   1.811 |    1.796 | 
     | I0/LD/CTRL/FE_RC_0_0                      | B v -> Y v     | AND2X2  | 0.170 | 0.282 |   2.093 |    2.079 | 
     | I0/LD/CTRL/U86                            | B v -> Y ^     | NAND3X1 | 0.276 | 0.238 |   2.331 |    2.317 | 
     | I0/LD/CTRL/U85                            | A ^ -> Y v     | INVX2   | 0.157 | 0.147 |   2.478 |    2.464 | 
     | I0/LD/CTRL/U79                            | A v -> Y ^     | NOR2X1  | 0.264 | 0.219 |   2.697 |    2.683 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U15             | B ^ -> Y v     | NOR2X1  | 0.535 | 0.458 |   3.155 |    3.141 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_34_0 | A v -> Y v     | AND2X2  | 0.179 | 0.408 |   3.563 |    3.549 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_38_0 | A v -> Y v     | XNOR2X1 | 0.221 | 0.245 |   3.808 |    3.794 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_37_0 | B v -> Y ^     | NAND2X1 | 0.128 | 0.141 |   3.949 |    3.935 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_36_0 | C ^ -> Y v     | OAI21X1 | 0.466 | 0.317 |   4.266 |    4.252 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/FE_RC_54_0      | A v -> Y ^     | NAND2X1 | 0.188 | 0.240 |   4.506 |    4.491 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/FE_RC_53_0      | C ^ -> Y v     | OAI21X1 | 0.355 | 0.215 |   4.720 |    4.706 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2]   | D v            | DFFSR   | 0.355 | 0.002 |   4.723 |    4.708 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.114 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |    0.255 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.581 | 
     | nclk__L2_I7                             | A v -> Y ^     | INVX8  | 0.336 | 0.295 |   0.862 |    0.876 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] | CLK ^          | DFFSR  | 0.364 | 0.023 |   0.884 |    0.899 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.873
- Setup                         0.354
+ Phase Shift                   4.000
= Required Time                 4.519
- Arrival Time                  4.517
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |    0.102 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.243 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.569 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |    0.864 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.797 | 1.114 |   1.976 |    1.978 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.278 | 0.276 |   2.252 |    2.254 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.291 | 0.164 |   2.416 |    2.418 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC38_n173        | A v -> Y v     | BUFX4    | 0.088 | 0.255 |   2.671 |    2.673 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC102_FE_OFN38_ | A v -> Y v     | BUFX4    | 0.228 | 0.304 |   2.976 |    2.978 | 
     | n173                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC72_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.310 | 0.409 |   3.384 |    3.387 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                  | B v -> Y ^     | AOI22X1  | 0.200 | 0.190 |   3.575 |    3.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                  | A ^ -> Y v     | AOI21X1  | 0.184 | 0.141 |   3.716 |    3.718 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                  | B v -> Y v     | OR2X2    | 0.097 | 0.210 |   3.926 |    3.928 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | B v -> Y ^     | MUX2X1   | 0.199 | 0.170 |   4.095 |    4.098 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC70_n186       | A ^ -> Y ^     | BUFX4    | 0.179 | 0.299 |   4.395 |    4.397 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240                 | B ^ -> Y v     | MUX2X1   | 0.140 | 0.122 |   4.517 |    4.519 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0]   | D v            | DFFPOSX1 | 0.140 | 0.000 |   4.517 |    4.519 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.098 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.238 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.565 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |    0.862 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.306 | 0.009 |   0.873 |    0.871 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.879
- Setup                         0.356
+ Phase Shift                   4.000
= Required Time                 4.524
- Arrival Time                  4.521
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |    0.102 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.243 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.569 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |    0.864 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.797 | 1.114 |   1.976 |    1.978 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.278 | 0.276 |   2.252 |    2.255 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.291 | 0.164 |   2.416 |    2.418 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC38_n173        | A v -> Y v     | BUFX4    | 0.088 | 0.255 |   2.671 |    2.674 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC102_FE_OFN38_ | A v -> Y v     | BUFX4    | 0.228 | 0.304 |   2.976 |    2.978 | 
     | n173                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC72_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.310 | 0.409 |   3.384 |    3.387 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                  | B v -> Y ^     | AOI22X1  | 0.200 | 0.190 |   3.575 |    3.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                  | A ^ -> Y v     | AOI21X1  | 0.184 | 0.141 |   3.716 |    3.718 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                  | B v -> Y v     | OR2X2    | 0.097 | 0.210 |   3.926 |    3.928 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | B v -> Y ^     | MUX2X1   | 0.199 | 0.170 |   4.095 |    4.098 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC70_n186       | A ^ -> Y ^     | BUFX4    | 0.179 | 0.299 |   4.395 |    4.397 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U188                 | B ^ -> Y v     | MUX2X1   | 0.141 | 0.126 |   4.521 |    4.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0]   | D v            | DFFPOSX1 | 0.141 | 0.000 |   4.521 |    4.524 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.098 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.238 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.564 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.304 | 0.306 |   0.872 |    0.870 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.309 | 0.007 |   0.879 |    0.877 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
- Setup                         0.377
+ Phase Shift                   4.000
= Required Time                 4.523
- Arrival Time                  4.520
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |    0.104 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.244 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.571 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |    0.865 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.797 | 1.114 |   1.976 |    1.980 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.278 | 0.276 |   2.252 |    2.256 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.291 | 0.164 |   2.416 |    2.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC38_n173        | A v -> Y v     | BUFX4    | 0.088 | 0.255 |   2.671 |    2.675 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC102_FE_OFN38_ | A v -> Y v     | BUFX4    | 0.228 | 0.304 |   2.976 |    2.979 | 
     | n173                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC72_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.310 | 0.409 |   3.384 |    3.388 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                  | B v -> Y ^     | AOI22X1  | 0.200 | 0.190 |   3.575 |    3.578 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                  | A ^ -> Y v     | AOI21X1  | 0.184 | 0.141 |   3.716 |    3.719 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                  | B v -> Y v     | OR2X2    | 0.097 | 0.210 |   3.926 |    3.929 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | B v -> Y ^     | MUX2X1   | 0.199 | 0.170 |   4.095 |    4.099 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC71_n186       | A ^ -> Y ^     | BUFX2    | 0.207 | 0.303 |   4.398 |    4.402 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154                 | B ^ -> Y v     | MUX2X1   | 0.144 | 0.121 |   4.519 |    4.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0]   | D v            | DFFPOSX1 | 0.144 | 0.000 |   4.520 |    4.523 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.096 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.237 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.563 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |    0.858 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.371 | 0.038 |   0.900 |    0.896 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.880
- Setup                         0.355
+ Phase Shift                   4.000
= Required Time                 4.524
- Arrival Time                  4.520
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |    0.104 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.245 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.571 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |    0.866 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.797 | 1.114 |   1.976 |    1.980 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.278 | 0.276 |   2.252 |    2.257 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.291 | 0.164 |   2.416 |    2.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC38_n173        | A v -> Y v     | BUFX4    | 0.088 | 0.255 |   2.671 |    2.676 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC102_FE_OFN38_ | A v -> Y v     | BUFX4    | 0.228 | 0.304 |   2.976 |    2.980 | 
     | n173                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC72_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.310 | 0.409 |   3.384 |    3.389 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                  | B v -> Y ^     | AOI22X1  | 0.200 | 0.190 |   3.575 |    3.579 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                  | A ^ -> Y v     | AOI21X1  | 0.184 | 0.141 |   3.716 |    3.720 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                  | B v -> Y v     | OR2X2    | 0.097 | 0.210 |   3.926 |    3.930 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | B v -> Y ^     | MUX2X1   | 0.199 | 0.170 |   4.095 |    4.100 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC70_n186       | A ^ -> Y ^     | BUFX4    | 0.179 | 0.299 |   4.395 |    4.399 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U222                 | B ^ -> Y v     | MUX2X1   | 0.141 | 0.125 |   4.520 |    4.524 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0]   | D v            | DFFPOSX1 | 0.141 | 0.000 |   4.520 |    4.524 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.096 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.236 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.562 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.304 | 0.306 |   0.872 |    0.868 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.309 | 0.007 |   0.880 |    0.875 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.879
- Setup                         0.356
+ Phase Shift                   4.000
= Required Time                 4.522
- Arrival Time                  4.517
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |    0.105 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.245 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.572 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |    0.867 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.797 | 1.114 |   1.976 |    1.981 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.278 | 0.276 |   2.252 |    2.257 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.291 | 0.164 |   2.416 |    2.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC38_n173        | A v -> Y v     | BUFX4    | 0.088 | 0.255 |   2.671 |    2.676 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC102_FE_OFN38_ | A v -> Y v     | BUFX4    | 0.228 | 0.304 |   2.976 |    2.980 | 
     | n173                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC72_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.310 | 0.409 |   3.384 |    3.389 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                  | B v -> Y ^     | AOI22X1  | 0.200 | 0.190 |   3.575 |    3.580 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                  | A ^ -> Y v     | AOI21X1  | 0.184 | 0.141 |   3.716 |    3.721 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                  | B v -> Y v     | OR2X2    | 0.097 | 0.210 |   3.926 |    3.931 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | B v -> Y ^     | MUX2X1   | 0.199 | 0.170 |   4.095 |    4.100 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC71_n186       | A ^ -> Y ^     | BUFX2    | 0.207 | 0.303 |   4.398 |    4.403 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U205                 | B ^ -> Y v     | MUX2X1   | 0.142 | 0.119 |   4.517 |    4.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0]   | D v            | DFFPOSX1 | 0.142 | 0.000 |   4.517 |    4.522 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.095 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.236 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.562 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |    0.859 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.309 | 0.015 |   0.879 |    0.874 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.908
- Setup                         0.382
+ Phase Shift                   4.000
= Required Time                 4.526
- Arrival Time                  4.520
= Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |    0.106 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.246 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.573 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |    0.867 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.797 | 1.114 |   1.976 |    1.982 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.278 | 0.276 |   2.252 |    2.258 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.291 | 0.164 |   2.416 |    2.422 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC38_n173        | A v -> Y v     | BUFX4    | 0.088 | 0.255 |   2.671 |    2.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC102_FE_OFN38_ | A v -> Y v     | BUFX4    | 0.228 | 0.304 |   2.976 |    2.981 | 
     | n173                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC72_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.310 | 0.409 |   3.384 |    3.390 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.205 | 0.194 |   3.578 |    3.584 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.270 | 0.167 |   3.745 |    3.750 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.116 | 0.244 |   3.989 |    3.994 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.186 | 0.163 |   4.152 |    4.158 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC68_n197       | A ^ -> Y ^     | BUFX2    | 0.113 | 0.230 |   4.382 |    4.388 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251                 | B ^ -> Y v     | MUX2X1   | 0.157 | 0.137 |   4.520 |    4.525 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3]   | D v            | DFFPOSX1 | 0.157 | 0.001 |   4.520 |    4.526 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.094 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.235 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.561 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.335 | 0.307 |   0.874 |    0.868 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.366 | 0.034 |   0.908 |    0.903 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.880
- Setup                         0.353
+ Phase Shift                   4.000
= Required Time                 4.527
- Arrival Time                  4.518
= Slack Time                    0.010
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |    0.110 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.250 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.576 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |    0.871 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.797 | 1.114 |   1.976 |    1.985 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.278 | 0.276 |   2.252 |    2.262 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.291 | 0.164 |   2.416 |    2.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC38_n173        | A v -> Y v     | BUFX4    | 0.088 | 0.255 |   2.671 |    2.681 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC102_FE_OFN38_ | A v -> Y v     | BUFX4    | 0.228 | 0.304 |   2.976 |    2.985 | 
     | n173                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC72_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.310 | 0.409 |   3.384 |    3.394 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                  | B v -> Y ^     | AOI22X1  | 0.200 | 0.190 |   3.575 |    3.584 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                  | A ^ -> Y v     | AOI21X1  | 0.184 | 0.141 |   3.716 |    3.725 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                  | B v -> Y v     | OR2X2    | 0.097 | 0.210 |   3.926 |    3.935 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | B v -> Y ^     | MUX2X1   | 0.199 | 0.170 |   4.095 |    4.105 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC70_n186       | A ^ -> Y ^     | BUFX4    | 0.179 | 0.299 |   4.395 |    4.404 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259                 | B ^ -> Y v     | MUX2X1   | 0.137 | 0.123 |   4.517 |    4.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0]   | D v            | DFFPOSX1 | 0.137 | 0.000 |   4.518 |    4.527 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.090 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.231 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.557 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.304 | 0.306 |   0.872 |    0.863 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.309 | 0.008 |   0.880 |    0.871 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.880
- Setup                         0.350
+ Phase Shift                   4.000
= Required Time                 4.530
- Arrival Time                  4.512
= Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |    0.118 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.259 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.585 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.336 | 0.295 |   0.862 |    0.880 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.797 | 1.114 |   1.976 |    1.994 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.278 | 0.276 |   2.252 |    2.270 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.291 | 0.164 |   2.416 |    2.434 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC38_n173        | A v -> Y v     | BUFX4    | 0.088 | 0.255 |   2.671 |    2.689 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC102_FE_OFN38_ | A v -> Y v     | BUFX4    | 0.228 | 0.304 |   2.976 |    2.994 | 
     | n173                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC72_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.310 | 0.409 |   3.384 |    3.403 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                  | B v -> Y ^     | AOI22X1  | 0.200 | 0.190 |   3.575 |    3.593 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                  | A ^ -> Y v     | AOI21X1  | 0.184 | 0.141 |   3.716 |    3.734 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                  | B v -> Y v     | OR2X2    | 0.097 | 0.210 |   3.926 |    3.944 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | B v -> Y ^     | MUX2X1   | 0.199 | 0.170 |   4.095 |    4.114 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC70_n186       | A ^ -> Y ^     | BUFX4    | 0.179 | 0.299 |   4.395 |    4.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138                 | B ^ -> Y v     | MUX2X1   | 0.133 | 0.117 |   4.512 |    4.530 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0]   | D v            | DFFPOSX1 | 0.133 | 0.000 |   4.512 |    4.530 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.082 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.222 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.549 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |    0.846 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.309 | 0.016 |   0.880 |    0.862 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.891
- Setup                         0.380
+ Phase Shift                   4.000
= Required Time                 4.511
- Arrival Time                  4.465
= Slack Time                    0.046
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.146 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.287 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.613 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |    0.910 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.898 | 1.164 |   2.028 |    2.074 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.231 | 0.210 |   2.238 |    2.284 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.287 | 0.256 |   2.494 |    2.540 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.229 | 0.228 |   2.722 |    2.768 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC113_n174 | A ^ -> Y v     | INVX1    | 0.582 | 0.500 |   3.221 |    3.267 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                | D v -> Y ^     | AOI22X1  | 0.247 | 0.248 |   3.469 |    3.515 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | B ^ -> Y v     | AOI21X1  | 0.222 | 0.192 |   3.661 |    3.707 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | B v -> Y v     | OR2X2    | 0.086 | 0.200 |   3.862 |    3.908 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.145 | 0.128 |   3.990 |    4.036 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184     | A ^ -> Y ^     | BUFX4    | 0.267 | 0.334 |   4.323 |    4.370 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238               | B ^ -> Y v     | MUX2X1   | 0.174 | 0.141 |   4.465 |    4.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | D v            | DFFPOSX1 | 0.174 | 0.000 |   4.465 |    4.511 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.054 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.194 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.521 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.300 | 0.288 |   0.855 |    0.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.313 | 0.036 |   0.891 |    0.845 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.902
- Setup                         0.385
+ Phase Shift                   4.000
= Required Time                 4.518
- Arrival Time                  4.465
= Slack Time                    0.052
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.152 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.240 |    0.293 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.619 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |    0.916 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.898 | 1.164 |   2.028 |    2.080 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.231 | 0.210 |   2.238 |    2.290 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.287 | 0.256 |   2.494 |    2.546 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.229 | 0.228 |   2.722 |    2.774 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC113_n174 | A ^ -> Y v     | INVX1    | 0.582 | 0.500 |   3.221 |    3.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                | D v -> Y ^     | AOI22X1  | 0.247 | 0.248 |   3.469 |    3.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | B ^ -> Y v     | AOI21X1  | 0.222 | 0.192 |   3.661 |    3.714 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | B v -> Y v     | OR2X2    | 0.086 | 0.200 |   3.862 |    3.914 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.145 | 0.128 |   3.990 |    4.042 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184     | A ^ -> Y ^     | BUFX4    | 0.267 | 0.334 |   4.323 |    4.376 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186               | B ^ -> Y v     | MUX2X1   | 0.173 | 0.141 |   4.465 |    4.517 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | D v            | DFFPOSX1 | 0.173 | 0.001 |   4.465 |    4.518 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.048 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.188 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.514 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.299 |   0.866 |    0.813 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.339 | 0.037 |   0.902 |    0.850 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
- Setup                         0.376
+ Phase Shift                   4.000
= Required Time                 4.515
- Arrival Time                  4.460
= Slack Time                    0.055
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.155 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.296 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.622 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |    0.919 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.898 | 1.164 |   2.028 |    2.083 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.231 | 0.210 |   2.238 |    2.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.287 | 0.256 |   2.494 |    2.549 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.229 | 0.228 |   2.722 |    2.777 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC113_n174 | A ^ -> Y v     | INVX1    | 0.582 | 0.500 |   3.221 |    3.276 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                | D v -> Y ^     | AOI22X1  | 0.247 | 0.248 |   3.469 |    3.524 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | B ^ -> Y v     | AOI21X1  | 0.222 | 0.192 |   3.661 |    3.716 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | B v -> Y v     | OR2X2    | 0.086 | 0.200 |   3.862 |    3.917 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.145 | 0.128 |   3.990 |    4.045 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184     | A ^ -> Y ^     | BUFX4    | 0.267 | 0.334 |   4.323 |    4.379 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136               | B ^ -> Y v     | MUX2X1   | 0.168 | 0.136 |   4.459 |    4.514 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | D v            | DFFPOSX1 | 0.168 | 0.000 |   4.460 |    4.515 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.045 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.185 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.512 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.300 | 0.288 |   0.855 |    0.800 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.313 | 0.036 |   0.890 |    0.835 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[4] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[4] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.886
- Setup                         0.119
+ Phase Shift                   4.000
= Required Time                 4.767
- Arrival Time                  4.711
= Slack Time                    0.056
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |         |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                    | clk ^          |         | 0.161 |       |   0.100 |    0.156 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC  | 0.076 | 0.140 |   0.241 |    0.297 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8   | 0.403 | 0.326 |   0.567 |    0.623 | 
     | nclk__L2_I5                        | A v -> Y ^     | INVX8   | 0.340 | 0.304 |   0.871 |    0.927 | 
     | I0/LD/CTRL/\curr_state_reg[0]      | CLK ^ -> Q ^   | DFFSR   | 0.155 | 0.582 |   1.453 |    1.509 | 
     | I0/LD/CTRL/FE_OCPC77_curr_state_0_ | A ^ -> Y ^     | BUFX4   | 0.180 | 0.288 |   1.741 |    1.797 | 
     | I0/LD/CTRL/FE_RC_13_0              | B ^ -> Y v     | NOR2X1  | 0.513 | 0.435 |   2.176 |    2.232 | 
     | I0/LD/CTRL/U71                     | A v -> Y ^     | NAND3X1 | 0.655 | 0.622 |   2.798 |    2.854 | 
     | I0/LD/CTRL/FE_RC_209_0             | A ^ -> Y ^     | AND2X1  | 0.136 | 0.167 |   2.965 |    3.021 | 
     | I0/LD/CTRL/U3                      | A ^ -> Y v     | NAND3X1 | 0.399 | 0.171 |   3.136 |    3.192 | 
     | I0/LD/T_SR_1/U35                   | A v -> Y ^     | AOI21X1 | 0.220 | 0.156 |   3.292 |    3.348 | 
     | I0/LD/T_SR_1/FE_OFC115_n13         | A ^ -> Y ^     | BUFX2   | 0.538 | 0.500 |   3.792 |    3.848 | 
     | I0/LD/T_SR_1/U34                   | A ^ -> Y v     | NOR2X1  | 0.232 | 0.278 |   4.071 |    4.127 | 
     | I0/LD/T_SR_1/FE_OFC1_n12           | A v -> Y v     | BUFX4   | 0.230 | 0.365 |   4.436 |    4.492 | 
     | I0/LD/T_SR_1/U21                   | B v -> Y ^     | AOI22X1 | 0.229 | 0.168 |   4.604 |    4.660 | 
     | I0/LD/T_SR_1/U20                   | C ^ -> Y v     | OAI21X1 | 0.153 | 0.106 |   4.710 |    4.766 | 
     | I0/LD/T_SR_1/\curr_val_reg[4]      | D v            | DFFSR   | 0.153 | 0.000 |   4.711 |    4.767 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.044 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |    0.184 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.511 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.340 | 0.304 |   0.871 |    0.815 | 
     | I0/LD/T_SR_1/\curr_val_reg[4] | CLK ^          | DFFSR  | 0.361 | 0.015 |   0.886 |    0.830 | 
     +----------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.883
- Setup                         0.371
+ Phase Shift                   4.000
= Required Time                 4.512
- Arrival Time                  4.455
= Slack Time                    0.057
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.158 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.298 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.624 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |    0.922 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.898 | 1.164 |   2.028 |    2.085 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.231 | 0.210 |   2.238 |    2.295 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.287 | 0.256 |   2.494 |    2.551 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.229 | 0.228 |   2.722 |    2.779 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC113_n174 | A ^ -> Y v     | INVX1    | 0.582 | 0.500 |   3.221 |    3.279 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                | D v -> Y ^     | AOI22X1  | 0.247 | 0.248 |   3.469 |    3.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | B ^ -> Y v     | AOI21X1  | 0.222 | 0.192 |   3.661 |    3.719 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | B v -> Y v     | OR2X2    | 0.086 | 0.200 |   3.862 |    3.919 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.145 | 0.128 |   3.990 |    4.047 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184     | A ^ -> Y ^     | BUFX4    | 0.267 | 0.334 |   4.323 |    4.381 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256               | B ^ -> Y v     | MUX2X1   | 0.161 | 0.131 |   4.454 |    4.512 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D v            | DFFPOSX1 | 0.161 | 0.000 |   4.455 |    4.512 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.043 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.183 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.509 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.300 | 0.288 |   0.855 |    0.797 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.313 | 0.028 |   0.883 |    0.826 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
- Setup                         0.372
+ Phase Shift                   4.000
= Required Time                 4.518
- Arrival Time                  4.456
= Slack Time                    0.062
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.162 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.302 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.628 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |    0.926 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.898 | 1.164 |   2.028 |    2.089 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.231 | 0.210 |   2.238 |    2.299 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.287 | 0.256 |   2.494 |    2.556 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.229 | 0.228 |   2.722 |    2.783 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC113_n174 | A ^ -> Y v     | INVX1    | 0.582 | 0.500 |   3.221 |    3.283 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                | D v -> Y ^     | AOI22X1  | 0.247 | 0.248 |   3.469 |    3.531 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | B ^ -> Y v     | AOI21X1  | 0.222 | 0.192 |   3.661 |    3.723 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | B v -> Y v     | OR2X2    | 0.086 | 0.200 |   3.862 |    3.923 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.145 | 0.128 |   3.990 |    4.051 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184     | A ^ -> Y ^     | BUFX4    | 0.267 | 0.334 |   4.323 |    4.385 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | B ^ -> Y v     | MUX2X1   | 0.163 | 0.132 |   4.456 |    4.517 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | D v            | DFFPOSX1 | 0.163 | 0.000 |   4.456 |    4.518 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.038 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.179 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.505 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.300 | 0.288 |   0.855 |    0.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.313 | 0.035 |   0.890 |    0.828 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[5] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[5] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
- Setup                         0.121
+ Phase Shift                   4.000
= Required Time                 4.769
- Arrival Time                  4.707
= Slack Time                    0.062
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |         |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                    | clk ^          |         | 0.161 |       |   0.100 |    0.162 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC  | 0.076 | 0.140 |   0.241 |    0.303 | 
     | nclk__L1_I0                        | A ^ -> Y v     | INVX8   | 0.403 | 0.326 |   0.567 |    0.629 | 
     | nclk__L2_I5                        | A v -> Y ^     | INVX8   | 0.340 | 0.304 |   0.871 |    0.933 | 
     | I0/LD/CTRL/\curr_state_reg[0]      | CLK ^ -> Q ^   | DFFSR   | 0.155 | 0.582 |   1.453 |    1.515 | 
     | I0/LD/CTRL/FE_OCPC77_curr_state_0_ | A ^ -> Y ^     | BUFX4   | 0.180 | 0.288 |   1.741 |    1.803 | 
     | I0/LD/CTRL/FE_RC_13_0              | B ^ -> Y v     | NOR2X1  | 0.513 | 0.435 |   2.176 |    2.238 | 
     | I0/LD/CTRL/U71                     | A v -> Y ^     | NAND3X1 | 0.655 | 0.622 |   2.798 |    2.860 | 
     | I0/LD/CTRL/FE_RC_209_0             | A ^ -> Y ^     | AND2X1  | 0.136 | 0.167 |   2.965 |    3.027 | 
     | I0/LD/CTRL/U3                      | A ^ -> Y v     | NAND3X1 | 0.399 | 0.171 |   3.136 |    3.198 | 
     | I0/LD/T_SR_1/U35                   | A v -> Y ^     | AOI21X1 | 0.220 | 0.156 |   3.292 |    3.354 | 
     | I0/LD/T_SR_1/FE_OFC115_n13         | A ^ -> Y ^     | BUFX2   | 0.538 | 0.500 |   3.792 |    3.854 | 
     | I0/LD/T_SR_1/U34                   | A ^ -> Y v     | NOR2X1  | 0.232 | 0.278 |   4.071 |    4.133 | 
     | I0/LD/T_SR_1/FE_OFC1_n12           | A v -> Y v     | BUFX4   | 0.230 | 0.365 |   4.436 |    4.498 | 
     | I0/LD/T_SR_1/U24                   | B v -> Y ^     | AOI22X1 | 0.211 | 0.154 |   4.590 |    4.652 | 
     | I0/LD/T_SR_1/U23                   | C ^ -> Y v     | OAI21X1 | 0.164 | 0.117 |   4.707 |    4.769 | 
     | I0/LD/T_SR_1/\curr_val_reg[5]      | D v            | DFFSR   | 0.164 | 0.001 |   4.707 |    4.769 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.038 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |    0.178 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.505 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.340 | 0.304 |   0.871 |    0.809 | 
     | I0/LD/T_SR_1/\curr_val_reg[5] | CLK ^          | DFFSR  | 0.364 | 0.020 |   0.890 |    0.828 | 
     +----------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.888
- Setup                         0.372
+ Phase Shift                   4.000
= Required Time                 4.516
- Arrival Time                  4.454
= Slack Time                    0.062
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.163 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.303 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.629 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |    0.927 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.898 | 1.164 |   2.028 |    2.090 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.231 | 0.210 |   2.238 |    2.300 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.287 | 0.256 |   2.494 |    2.556 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.229 | 0.228 |   2.722 |    2.784 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC113_n174 | A ^ -> Y v     | INVX1    | 0.582 | 0.500 |   3.221 |    3.284 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                | D v -> Y ^     | AOI22X1  | 0.247 | 0.248 |   3.469 |    3.532 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | B ^ -> Y v     | AOI21X1  | 0.222 | 0.192 |   3.661 |    3.724 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | B v -> Y v     | OR2X2    | 0.086 | 0.200 |   3.862 |    3.924 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.145 | 0.128 |   3.990 |    4.052 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184     | A ^ -> Y ^     | BUFX4    | 0.267 | 0.334 |   4.323 |    4.386 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169               | B ^ -> Y v     | MUX2X1   | 0.163 | 0.130 |   4.454 |    4.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | D v            | DFFPOSX1 | 0.163 | 0.000 |   4.454 |    4.516 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.038 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.178 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.504 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.300 | 0.288 |   0.855 |    0.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.313 | 0.034 |   0.888 |    0.826 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
- Setup                         0.372
+ Phase Shift                   4.000
= Required Time                 4.518
- Arrival Time                  4.454
= Slack Time                    0.065
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.165 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.305 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.632 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.300 | 0.297 |   0.864 |    0.929 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.898 | 1.164 |   2.028 |    2.092 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.231 | 0.210 |   2.238 |    2.302 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.287 | 0.256 |   2.494 |    2.559 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.229 | 0.228 |   2.722 |    2.786 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC113_n174 | A ^ -> Y v     | INVX1    | 0.582 | 0.500 |   3.221 |    3.286 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                | D v -> Y ^     | AOI22X1  | 0.247 | 0.248 |   3.469 |    3.534 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | B ^ -> Y v     | AOI21X1  | 0.222 | 0.192 |   3.661 |    3.726 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | B v -> Y v     | OR2X2    | 0.086 | 0.200 |   3.862 |    3.926 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.145 | 0.128 |   3.990 |    4.055 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184     | A ^ -> Y ^     | BUFX4    | 0.267 | 0.334 |   4.323 |    4.388 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220               | B ^ -> Y v     | MUX2X1   | 0.162 | 0.130 |   4.454 |    4.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | D v            | DFFPOSX1 | 0.162 | 0.000 |   4.454 |    4.518 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.035 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.076 | 0.140 |   0.241 |    0.176 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.403 | 0.326 |   0.567 |    0.502 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.300 | 0.288 |   0.855 |    0.790 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.313 | 0.035 |   0.890 |    0.825 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

