\hypertarget{struct_l_m_e_m___mem_map}{}\section{L\+M\+E\+M\+\_\+\+Mem\+Map Struct Reference}
\label{struct_l_m_e_m___mem_map}\index{L\+M\+E\+M\+\_\+\+Mem\+Map@{L\+M\+E\+M\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_l_m_e_m___mem_map_a6c1a7b2233d1c876439a885960f24960}{P\+C\+C\+C\+R}
\item 
uint32\+\_\+t \hyperlink{struct_l_m_e_m___mem_map_ad88f5f6b11fe26dbd6065a1767e6f4df}{P\+C\+C\+L\+C\+R}
\item 
uint32\+\_\+t \hyperlink{struct_l_m_e_m___mem_map_a2580365cbac4d397893ac168db87fa4d}{P\+C\+C\+S\+A\+R}
\item 
uint32\+\_\+t \hyperlink{struct_l_m_e_m___mem_map_a0dd1ccb32a70f4e5463d84acebc78cf0}{P\+C\+C\+C\+V\+R}
\item 
\hypertarget{struct_l_m_e_m___mem_map_a615e4c9bb609333b5438cd34753a02cb}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}16\mbox{]}\label{struct_l_m_e_m___mem_map_a615e4c9bb609333b5438cd34753a02cb}

\item 
uint32\+\_\+t \hyperlink{struct_l_m_e_m___mem_map_afd9bb5dd96464953c7be37e55627192e}{P\+C\+C\+R\+M\+R}
\item 
\hypertarget{struct_l_m_e_m___mem_map_a12dd9bc83a1593b030c19cdfac8c915a}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}2012\mbox{]}\label{struct_l_m_e_m___mem_map_a12dd9bc83a1593b030c19cdfac8c915a}

\item 
uint32\+\_\+t \hyperlink{struct_l_m_e_m___mem_map_ad26f05e85cf69da9518f970a37bf8c39}{P\+S\+C\+C\+R}
\item 
uint32\+\_\+t \hyperlink{struct_l_m_e_m___mem_map_a9002773a5254b5d1ebb9a46218ef21c4}{P\+S\+C\+L\+C\+R}
\item 
uint32\+\_\+t \hyperlink{struct_l_m_e_m___mem_map_ad54ebfe0c32863df5645bc4416dfe3dc}{P\+S\+C\+S\+A\+R}
\item 
uint32\+\_\+t \hyperlink{struct_l_m_e_m___mem_map_a4d271cf6da70b234d27d64eae216d3b7}{P\+S\+C\+C\+V\+R}
\item 
\hypertarget{struct_l_m_e_m___mem_map_a465302eb3bc6bbd7853799c24fb20b7f}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}16\mbox{]}\label{struct_l_m_e_m___mem_map_a465302eb3bc6bbd7853799c24fb20b7f}

\item 
uint32\+\_\+t \hyperlink{struct_l_m_e_m___mem_map_a06dad54d3dcb178443d2c9b0d5ae2496}{P\+S\+C\+R\+M\+R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
L\+M\+E\+M -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_l_m_e_m___mem_map_a6c1a7b2233d1c876439a885960f24960}{}\index{L\+M\+E\+M\+\_\+\+Mem\+Map@{L\+M\+E\+M\+\_\+\+Mem\+Map}!P\+C\+C\+C\+R@{P\+C\+C\+C\+R}}
\index{P\+C\+C\+C\+R@{P\+C\+C\+C\+R}!L\+M\+E\+M\+\_\+\+Mem\+Map@{L\+M\+E\+M\+\_\+\+Mem\+Map}}
\subsubsection[{P\+C\+C\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+M\+E\+M\+\_\+\+Mem\+Map\+::\+P\+C\+C\+C\+R}\label{struct_l_m_e_m___mem_map_a6c1a7b2233d1c876439a885960f24960}
Cache control register, offset\+: 0x0 \hypertarget{struct_l_m_e_m___mem_map_a0dd1ccb32a70f4e5463d84acebc78cf0}{}\index{L\+M\+E\+M\+\_\+\+Mem\+Map@{L\+M\+E\+M\+\_\+\+Mem\+Map}!P\+C\+C\+C\+V\+R@{P\+C\+C\+C\+V\+R}}
\index{P\+C\+C\+C\+V\+R@{P\+C\+C\+C\+V\+R}!L\+M\+E\+M\+\_\+\+Mem\+Map@{L\+M\+E\+M\+\_\+\+Mem\+Map}}
\subsubsection[{P\+C\+C\+C\+V\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+M\+E\+M\+\_\+\+Mem\+Map\+::\+P\+C\+C\+C\+V\+R}\label{struct_l_m_e_m___mem_map_a0dd1ccb32a70f4e5463d84acebc78cf0}
Cache read/write value register, offset\+: 0x\+C \hypertarget{struct_l_m_e_m___mem_map_ad88f5f6b11fe26dbd6065a1767e6f4df}{}\index{L\+M\+E\+M\+\_\+\+Mem\+Map@{L\+M\+E\+M\+\_\+\+Mem\+Map}!P\+C\+C\+L\+C\+R@{P\+C\+C\+L\+C\+R}}
\index{P\+C\+C\+L\+C\+R@{P\+C\+C\+L\+C\+R}!L\+M\+E\+M\+\_\+\+Mem\+Map@{L\+M\+E\+M\+\_\+\+Mem\+Map}}
\subsubsection[{P\+C\+C\+L\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+M\+E\+M\+\_\+\+Mem\+Map\+::\+P\+C\+C\+L\+C\+R}\label{struct_l_m_e_m___mem_map_ad88f5f6b11fe26dbd6065a1767e6f4df}
Cache line control register, offset\+: 0x4 \hypertarget{struct_l_m_e_m___mem_map_afd9bb5dd96464953c7be37e55627192e}{}\index{L\+M\+E\+M\+\_\+\+Mem\+Map@{L\+M\+E\+M\+\_\+\+Mem\+Map}!P\+C\+C\+R\+M\+R@{P\+C\+C\+R\+M\+R}}
\index{P\+C\+C\+R\+M\+R@{P\+C\+C\+R\+M\+R}!L\+M\+E\+M\+\_\+\+Mem\+Map@{L\+M\+E\+M\+\_\+\+Mem\+Map}}
\subsubsection[{P\+C\+C\+R\+M\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+M\+E\+M\+\_\+\+Mem\+Map\+::\+P\+C\+C\+R\+M\+R}\label{struct_l_m_e_m___mem_map_afd9bb5dd96464953c7be37e55627192e}
Cache regions mode register, offset\+: 0x20 \hypertarget{struct_l_m_e_m___mem_map_a2580365cbac4d397893ac168db87fa4d}{}\index{L\+M\+E\+M\+\_\+\+Mem\+Map@{L\+M\+E\+M\+\_\+\+Mem\+Map}!P\+C\+C\+S\+A\+R@{P\+C\+C\+S\+A\+R}}
\index{P\+C\+C\+S\+A\+R@{P\+C\+C\+S\+A\+R}!L\+M\+E\+M\+\_\+\+Mem\+Map@{L\+M\+E\+M\+\_\+\+Mem\+Map}}
\subsubsection[{P\+C\+C\+S\+A\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+M\+E\+M\+\_\+\+Mem\+Map\+::\+P\+C\+C\+S\+A\+R}\label{struct_l_m_e_m___mem_map_a2580365cbac4d397893ac168db87fa4d}
Cache search address register, offset\+: 0x8 \hypertarget{struct_l_m_e_m___mem_map_ad26f05e85cf69da9518f970a37bf8c39}{}\index{L\+M\+E\+M\+\_\+\+Mem\+Map@{L\+M\+E\+M\+\_\+\+Mem\+Map}!P\+S\+C\+C\+R@{P\+S\+C\+C\+R}}
\index{P\+S\+C\+C\+R@{P\+S\+C\+C\+R}!L\+M\+E\+M\+\_\+\+Mem\+Map@{L\+M\+E\+M\+\_\+\+Mem\+Map}}
\subsubsection[{P\+S\+C\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+M\+E\+M\+\_\+\+Mem\+Map\+::\+P\+S\+C\+C\+R}\label{struct_l_m_e_m___mem_map_ad26f05e85cf69da9518f970a37bf8c39}
Cache control register, offset\+: 0x800 \hypertarget{struct_l_m_e_m___mem_map_a4d271cf6da70b234d27d64eae216d3b7}{}\index{L\+M\+E\+M\+\_\+\+Mem\+Map@{L\+M\+E\+M\+\_\+\+Mem\+Map}!P\+S\+C\+C\+V\+R@{P\+S\+C\+C\+V\+R}}
\index{P\+S\+C\+C\+V\+R@{P\+S\+C\+C\+V\+R}!L\+M\+E\+M\+\_\+\+Mem\+Map@{L\+M\+E\+M\+\_\+\+Mem\+Map}}
\subsubsection[{P\+S\+C\+C\+V\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+M\+E\+M\+\_\+\+Mem\+Map\+::\+P\+S\+C\+C\+V\+R}\label{struct_l_m_e_m___mem_map_a4d271cf6da70b234d27d64eae216d3b7}
Cache read/write value register, offset\+: 0x80\+C \hypertarget{struct_l_m_e_m___mem_map_a9002773a5254b5d1ebb9a46218ef21c4}{}\index{L\+M\+E\+M\+\_\+\+Mem\+Map@{L\+M\+E\+M\+\_\+\+Mem\+Map}!P\+S\+C\+L\+C\+R@{P\+S\+C\+L\+C\+R}}
\index{P\+S\+C\+L\+C\+R@{P\+S\+C\+L\+C\+R}!L\+M\+E\+M\+\_\+\+Mem\+Map@{L\+M\+E\+M\+\_\+\+Mem\+Map}}
\subsubsection[{P\+S\+C\+L\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+M\+E\+M\+\_\+\+Mem\+Map\+::\+P\+S\+C\+L\+C\+R}\label{struct_l_m_e_m___mem_map_a9002773a5254b5d1ebb9a46218ef21c4}
Cache line control register, offset\+: 0x804 \hypertarget{struct_l_m_e_m___mem_map_a06dad54d3dcb178443d2c9b0d5ae2496}{}\index{L\+M\+E\+M\+\_\+\+Mem\+Map@{L\+M\+E\+M\+\_\+\+Mem\+Map}!P\+S\+C\+R\+M\+R@{P\+S\+C\+R\+M\+R}}
\index{P\+S\+C\+R\+M\+R@{P\+S\+C\+R\+M\+R}!L\+M\+E\+M\+\_\+\+Mem\+Map@{L\+M\+E\+M\+\_\+\+Mem\+Map}}
\subsubsection[{P\+S\+C\+R\+M\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+M\+E\+M\+\_\+\+Mem\+Map\+::\+P\+S\+C\+R\+M\+R}\label{struct_l_m_e_m___mem_map_a06dad54d3dcb178443d2c9b0d5ae2496}
Cache regions mode register, offset\+: 0x820 \hypertarget{struct_l_m_e_m___mem_map_ad54ebfe0c32863df5645bc4416dfe3dc}{}\index{L\+M\+E\+M\+\_\+\+Mem\+Map@{L\+M\+E\+M\+\_\+\+Mem\+Map}!P\+S\+C\+S\+A\+R@{P\+S\+C\+S\+A\+R}}
\index{P\+S\+C\+S\+A\+R@{P\+S\+C\+S\+A\+R}!L\+M\+E\+M\+\_\+\+Mem\+Map@{L\+M\+E\+M\+\_\+\+Mem\+Map}}
\subsubsection[{P\+S\+C\+S\+A\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+M\+E\+M\+\_\+\+Mem\+Map\+::\+P\+S\+C\+S\+A\+R}\label{struct_l_m_e_m___mem_map_ad54ebfe0c32863df5645bc4416dfe3dc}
Cache search address register, offset\+: 0x808 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Embedded Software U\+S/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
