
#Circuit Summary:
#---------------
#number of inputs = 36
#number of outputs = 7
#number of gates = 245
#number of wires = 281
<<<<<<< HEAD
#atpg: cputime for reading in circuit ./sample_circuits/c432.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ./sample_circuits/c432.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ./sample_circuits/c432.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ./sample_circuits/c432.ckt: 0.0s 0.0s
#atpg: cputime for generating fault list ./sample_circuits/c432.ckt: 0.0s 0.0s
vector[18] detects 7 faults (7)
vector[17] detects 2 faults (9)
vector[16] detects 2 faults (11)
vector[15] detects 5 faults (16)
vector[14] detects 63 faults (79)
vector[13] detects 5 faults (84)
vector[12] detects 5 faults (89)
vector[11] detects 5 faults (94)
vector[10] detects 3 faults (97)
vector[9] detects 4 faults (101)
vector[8] detects 2 faults (103)
vector[7] detects 4 faults (107)
vector[6] detects 5 faults (112)
vector[5] detects 3 faults (115)
vector[4] detects 2 faults (117)
vector[3] detects 2 faults (119)
vector[2] detects 3 faults (122)
vector[1] detects 2 faults (124)
vector[0] detects 5 faults (129)

# Result:
-----------------------
# total transition delay faults: 1110
# total detected faults: 129
# fault coverage: 11.621622 %
#atpg: cputime for test pattern generation ./sample_circuits/c432.ckt: 0.0s 0.0s
=======
>>>>>>> 510fe77da7ac2323f329b7070aaee0b30a556dcd
