

================================================================
== Vivado HLS Report for 'Conv1DMac_new411'
================================================================
* Date:           Wed Apr 26 21:03:06 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.369|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  4194308|  4194308|  4194308|  4194308|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                     |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        |                      Loop Name                      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  4194306|  4194306|         4|          1|          1|  4194304|    yes   |
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond_flatten4)
	3  / (!exitcond_flatten4)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%macRegisters_0_V_2 = alloca i8"   --->   Operation 7 'alloca' 'macRegisters_0_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%macRegisters_1_V_2 = alloca i8"   --->   Operation 8 'alloca' 'macRegisters_1_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%macRegisters_2_V_2 = alloca i8"   --->   Operation 9 'alloca' 'macRegisters_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%macRegisters_3_V_2 = alloca i8"   --->   Operation 10 'alloca' 'macRegisters_3_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str536, i32 0, i32 0, [1 x i8]* @p_str537, [1 x i8]* @p_str538, [1 x i8]* @p_str539, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str540, [1 x i8]* @p_str541)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str529, i32 0, i32 0, [1 x i8]* @p_str530, [1 x i8]* @p_str531, [1 x i8]* @p_str532, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str533, [1 x i8]* @p_str534)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_2"   --->   Operation 13 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 14 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_2"   --->   Operation 14 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 15 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_2"   --->   Operation 15 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 16 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_2"   --->   Operation 16 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 17 [1/1] (1.30ns)   --->   "br label %0" [S1/conv1d.h:782]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 5.85>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten4 = phi i23 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next4, %._crit_edge ]"   --->   Operation 18 'phi' 'indvar_flatten4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next, %._crit_edge ]"   --->   Operation 19 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%nm = phi i5 [ 0, %.preheader177.preheader ], [ %nm_mid2, %._crit_edge ]" [S1/conv1d.h:784]   --->   Operation 20 'phi' 'nm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sf = phi i7 [ 0, %.preheader177.preheader ], [ %sf_1, %._crit_edge ]"   --->   Operation 21 'phi' 'sf' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = trunc i5 %nm to i4" [S1/conv1d.h:784]   --->   Operation 22 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_45 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %tmp, i6 0)" [S1/conv1d.h:808]   --->   Operation 23 'bitconcatenate' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.02ns)   --->   "%exitcond_flatten4 = icmp eq i23 %indvar_flatten4, -4194304"   --->   Operation 24 'icmp' 'exitcond_flatten4' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.95ns)   --->   "%indvar_flatten_next4 = add i23 1, %indvar_flatten4"   --->   Operation 25 'add' 'indvar_flatten_next4' <Predicate = true> <Delay = 1.95> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten4, label %1, label %.preheader177"   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.60ns)   --->   "%exitcond_flatten = icmp eq i12 %indvar_flatten, 1024"   --->   Operation 27 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten4)> <Delay = 1.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.97ns)   --->   "%nm_mid = select i1 %exitcond_flatten, i5 0, i5 %nm" [S1/conv1d.h:784]   --->   Operation 28 'select' 'nm_mid' <Predicate = (!exitcond_flatten4)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node tmp_48)   --->   "%tmp_45_mid = select i1 %exitcond_flatten, i10 0, i10 %tmp_45" [S1/conv1d.h:808]   --->   Operation 29 'select' 'tmp_45_mid' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node nm_t_mid2)   --->   "%nm_t_mid = select i1 %exitcond_flatten, i4 0, i4 %tmp" [S1/conv1d.h:784]   --->   Operation 30 'select' 'nm_t_mid' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node tmp_46_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [S1/conv1d.h:784]   --->   Operation 31 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.23ns)   --->   "%tmp_355 = icmp eq i7 %sf, -64" [S1/conv1d.h:784]   --->   Operation 32 'icmp' 'tmp_355' <Predicate = (!exitcond_flatten4)> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_46_mid = and i1 %tmp_355, %not_exitcond_flatten" [S1/conv1d.h:784]   --->   Operation 33 'and' 'tmp_46_mid' <Predicate = (!exitcond_flatten4)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.56ns)   --->   "%nm_1 = add i5 1, %nm_mid" [S1/conv1d.h:783]   --->   Operation 34 'add' 'nm_1' <Predicate = (!exitcond_flatten4)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node sf_mid2)   --->   "%tmp_356 = or i1 %tmp_46_mid, %exitcond_flatten" [S1/conv1d.h:784]   --->   Operation 35 'or' 'tmp_356' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.80ns) (out node of the LUT)   --->   "%sf_mid2 = select i1 %tmp_356, i7 0, i7 %sf" [S1/conv1d.h:784]   --->   Operation 36 'select' 'sf_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_607 = trunc i5 %nm_1 to i4" [S1/conv1d.h:783]   --->   Operation 37 'trunc' 'tmp_607' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node tmp_48)   --->   "%tmp_45_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %tmp_607, i6 0)" [S1/conv1d.h:808]   --->   Operation 38 'bitconcatenate' 'tmp_45_mid1' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_48)   --->   "%tmp_45_mid2 = select i1 %tmp_46_mid, i10 %tmp_45_mid1, i10 %tmp_45_mid" [S1/conv1d.h:808]   --->   Operation 39 'select' 'tmp_45_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.83ns) (out node of the LUT)   --->   "%nm_t_mid2 = select i1 %tmp_46_mid, i4 %tmp_607, i4 %nm_t_mid" [S1/conv1d.h:784]   --->   Operation 40 'select' 'nm_t_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns)   --->   "%nm_mid2 = select i1 %tmp_46_mid, i5 %nm_1, i5 %nm_mid" [S1/conv1d.h:784]   --->   Operation 41 'select' 'nm_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node tmp_48)   --->   "%sf_cast1 = zext i7 %sf_mid2 to i10" [S1/conv1d.h:784]   --->   Operation 42 'zext' 'sf_cast1' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.70ns) (out node of the LUT)   --->   "%tmp_48 = add i10 %sf_cast1, %tmp_45_mid2" [S1/conv1d.h:808]   --->   Operation 43 'add' 'tmp_48' <Predicate = (!exitcond_flatten4)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.23ns)   --->   "%tmp_68 = icmp eq i7 %sf_mid2, 63" [S1/conv1d.h:838]   --->   Operation 44 'icmp' 'tmp_68' <Predicate = (!exitcond_flatten4)> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %tmp_68, label %.preheader.0, label %.preheader177.._crit_edge_crit_edge" [S1/conv1d.h:838]   --->   Operation 45 'br' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.65ns)   --->   "%sf_1 = add i7 %sf_mid2, 1" [S1/conv1d.h:784]   --->   Operation 46 'add' 'sf_1' <Predicate = (!exitcond_flatten4)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.71ns)   --->   "%indvar_flatten_op = add i12 %indvar_flatten, 1"   --->   Operation 47 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten4)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.59ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i12 1, i12 %indvar_flatten_op"   --->   Operation 48 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten4)> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.40>
ST_3 : Operation 49 [1/1] (3.40ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [S1/conv1d.h:787]   --->   Operation 49 'read' 'tmp_V' <Predicate = (!exitcond_flatten4)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_49 = zext i10 %tmp_48 to i64" [S1/conv1d.h:808]   --->   Operation 50 'zext' 'tmp_49' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%weights2_m_weights_V_4 = getelementptr [1024 x i8]* @weights2_m_weights_V, i64 0, i64 %tmp_49" [S1/conv1d.h:808]   --->   Operation 51 'getelementptr' 'weights2_m_weights_V_4' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.77ns)   --->   "%weights2_m_weights_V_5 = load i8* %weights2_m_weights_V_4, align 1" [S1/conv1d.h:808]   --->   Operation 52 'load' 'weights2_m_weights_V_5' <Predicate = (!exitcond_flatten4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%weights2_m_weights_V_6 = getelementptr [1024 x i8]* @weights2_m_weights_V_1, i64 0, i64 %tmp_49" [S1/conv1d.h:808]   --->   Operation 53 'getelementptr' 'weights2_m_weights_V_6' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.77ns)   --->   "%weights2_m_weights_V_7 = load i8* %weights2_m_weights_V_6, align 1" [S1/conv1d.h:808]   --->   Operation 54 'load' 'weights2_m_weights_V_7' <Predicate = (!exitcond_flatten4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%weights2_m_weights_V_8 = getelementptr [1024 x i8]* @weights2_m_weights_V_2, i64 0, i64 %tmp_49" [S1/conv1d.h:808]   --->   Operation 55 'getelementptr' 'weights2_m_weights_V_8' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.77ns)   --->   "%weights2_m_weights_V_9 = load i8* %weights2_m_weights_V_8, align 1" [S1/conv1d.h:808]   --->   Operation 56 'load' 'weights2_m_weights_V_9' <Predicate = (!exitcond_flatten4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%weights2_m_weights_V_10 = getelementptr [1024 x i8]* @weights2_m_weights_V_3, i64 0, i64 %tmp_49" [S1/conv1d.h:808]   --->   Operation 57 'getelementptr' 'weights2_m_weights_V_10' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.77ns)   --->   "%weights2_m_weights_V_11 = load i8* %weights2_m_weights_V_10, align 1" [S1/conv1d.h:808]   --->   Operation 58 'load' 'weights2_m_weights_V_11' <Predicate = (!exitcond_flatten4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>

State 4 <SV = 3> <Delay = 8.36>
ST_4 : Operation 59 [1/2] (2.77ns)   --->   "%weights2_m_weights_V_5 = load i8* %weights2_m_weights_V_4, align 1" [S1/conv1d.h:808]   --->   Operation 59 'load' 'weights2_m_weights_V_5' <Predicate = (!exitcond_flatten4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%p_s = sext i8 %tmp_V to i16" [S1/conv1d.h:814]   --->   Operation 60 'sext' 'p_s' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_2 = sext i8 %weights2_m_weights_V_5 to i16" [S1/conv1d.h:814]   --->   Operation 61 'sext' 'p_2' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (3.61ns)   --->   "%p_Val2_s = mul i16 %p_s, %p_2" [S1/conv1d.h:814]   --->   Operation 62 'mul' 'p_Val2_s' <Predicate = (!exitcond_flatten4)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp_55)   --->   "%tmp_608 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 15)" [S1/conv1d.h:814]   --->   Operation 63 'bitselect' 'tmp_608' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%p_Val2_s_140 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_s, i32 7, i32 14)" [S1/conv1d.h:814]   --->   Operation 64 'partselect' 'p_Val2_s_140' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_609 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 6)" [S1/conv1d.h:814]   --->   Operation 65 'bitselect' 'tmp_609' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node tmp_55)   --->   "%tmp_610 = trunc i16 %p_Val2_s to i1" [S1/conv1d.h:814]   --->   Operation 66 'trunc' 'tmp_610' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_55)   --->   "%tmp_52 = or i1 %tmp_610, %tmp_608" [S1/conv1d.h:814]   --->   Operation 67 'or' 'tmp_52' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node tmp_55)   --->   "%tmp_53 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %p_Val2_s, i32 1, i32 5)" [S1/conv1d.h:814]   --->   Operation 68 'partselect' 'tmp_53' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_55)   --->   "%tmp_54 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_53, i1 %tmp_52)" [S1/conv1d.h:814]   --->   Operation 69 'bitconcatenate' 'tmp_54' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_55 = icmp ne i6 %tmp_54, 0" [S1/conv1d.h:814]   --->   Operation 70 'icmp' 'tmp_55' <Predicate = (!exitcond_flatten4)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.80ns)   --->   "%qb_assign_1 = and i1 %tmp_55, %tmp_609" [S1/conv1d.h:814]   --->   Operation 71 'and' 'qb_assign_1' <Predicate = (!exitcond_flatten4)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/2] (2.77ns)   --->   "%weights2_m_weights_V_7 = load i8* %weights2_m_weights_V_6, align 1" [S1/conv1d.h:808]   --->   Operation 72 'load' 'weights2_m_weights_V_7' <Predicate = (!exitcond_flatten4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%p_0132_1 = sext i8 %weights2_m_weights_V_7 to i16" [S1/conv1d.h:814]   --->   Operation 73 'sext' 'p_0132_1' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (3.61ns)   --->   "%p_Val2_1 = mul i16 %p_s, %p_0132_1" [S1/conv1d.h:814]   --->   Operation 74 'mul' 'p_Val2_1' <Predicate = (!exitcond_flatten4)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_611 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 15)" [S1/conv1d.h:814]   --->   Operation 75 'bitselect' 'tmp_611' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%p_Val2_75_1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_1, i32 7, i32 14)" [S1/conv1d.h:814]   --->   Operation 76 'partselect' 'p_Val2_75_1' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_612 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 6)" [S1/conv1d.h:814]   --->   Operation 77 'bitselect' 'tmp_612' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_613 = trunc i16 %p_Val2_1 to i1" [S1/conv1d.h:814]   --->   Operation 78 'trunc' 'tmp_613' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_58 = or i1 %tmp_613, %tmp_611" [S1/conv1d.h:814]   --->   Operation 79 'or' 'tmp_58' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_59 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %p_Val2_1, i32 1, i32 5)" [S1/conv1d.h:814]   --->   Operation 80 'partselect' 'tmp_59' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_60 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_59, i1 %tmp_58)" [S1/conv1d.h:814]   --->   Operation 81 'bitconcatenate' 'tmp_60' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_203_1 = icmp ne i6 %tmp_60, 0" [S1/conv1d.h:814]   --->   Operation 82 'icmp' 'tmp_203_1' <Predicate = (!exitcond_flatten4)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.80ns)   --->   "%qb_assign_1_1 = and i1 %tmp_203_1, %tmp_612" [S1/conv1d.h:814]   --->   Operation 83 'and' 'qb_assign_1_1' <Predicate = (!exitcond_flatten4)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/2] (2.77ns)   --->   "%weights2_m_weights_V_9 = load i8* %weights2_m_weights_V_8, align 1" [S1/conv1d.h:808]   --->   Operation 84 'load' 'weights2_m_weights_V_9' <Predicate = (!exitcond_flatten4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%p_0132_2 = sext i8 %weights2_m_weights_V_9 to i16" [S1/conv1d.h:814]   --->   Operation 85 'sext' 'p_0132_2' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (3.61ns)   --->   "%p_Val2_2 = mul i16 %p_s, %p_0132_2" [S1/conv1d.h:814]   --->   Operation 86 'mul' 'p_Val2_2' <Predicate = (!exitcond_flatten4)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_614 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_2, i32 15)" [S1/conv1d.h:814]   --->   Operation 87 'bitselect' 'tmp_614' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%p_Val2_75_2 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_2, i32 7, i32 14)" [S1/conv1d.h:814]   --->   Operation 88 'partselect' 'p_Val2_75_2' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_615 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_2, i32 6)" [S1/conv1d.h:814]   --->   Operation 89 'bitselect' 'tmp_615' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_616 = trunc i16 %p_Val2_2 to i1" [S1/conv1d.h:814]   --->   Operation 90 'trunc' 'tmp_616' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_62 = or i1 %tmp_616, %tmp_614" [S1/conv1d.h:814]   --->   Operation 91 'or' 'tmp_62' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_63 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %p_Val2_2, i32 1, i32 5)" [S1/conv1d.h:814]   --->   Operation 92 'partselect' 'tmp_63' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_64 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_63, i1 %tmp_62)" [S1/conv1d.h:814]   --->   Operation 93 'bitconcatenate' 'tmp_64' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_203_2 = icmp ne i6 %tmp_64, 0" [S1/conv1d.h:814]   --->   Operation 94 'icmp' 'tmp_203_2' <Predicate = (!exitcond_flatten4)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.80ns)   --->   "%qb_assign_1_2 = and i1 %tmp_203_2, %tmp_615" [S1/conv1d.h:814]   --->   Operation 95 'and' 'qb_assign_1_2' <Predicate = (!exitcond_flatten4)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/2] (2.77ns)   --->   "%weights2_m_weights_V_11 = load i8* %weights2_m_weights_V_10, align 1" [S1/conv1d.h:808]   --->   Operation 96 'load' 'weights2_m_weights_V_11' <Predicate = (!exitcond_flatten4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%p_0132_3 = sext i8 %weights2_m_weights_V_11 to i16" [S1/conv1d.h:814]   --->   Operation 97 'sext' 'p_0132_3' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (3.61ns)   --->   "%p_Val2_3 = mul i16 %p_s, %p_0132_3" [S1/conv1d.h:814]   --->   Operation 98 'mul' 'p_Val2_3' <Predicate = (!exitcond_flatten4)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_617 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_3, i32 15)" [S1/conv1d.h:814]   --->   Operation 99 'bitselect' 'tmp_617' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%p_Val2_75_3 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_3, i32 7, i32 14)" [S1/conv1d.h:814]   --->   Operation 100 'partselect' 'p_Val2_75_3' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_618 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_3, i32 6)" [S1/conv1d.h:814]   --->   Operation 101 'bitselect' 'tmp_618' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_619 = trunc i16 %p_Val2_3 to i1" [S1/conv1d.h:814]   --->   Operation 102 'trunc' 'tmp_619' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_66 = or i1 %tmp_619, %tmp_617" [S1/conv1d.h:814]   --->   Operation 103 'or' 'tmp_66' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_s = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %p_Val2_3, i32 1, i32 5)" [S1/conv1d.h:814]   --->   Operation 104 'partselect' 'tmp_s' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_67 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_s, i1 %tmp_66)" [S1/conv1d.h:814]   --->   Operation 105 'bitconcatenate' 'tmp_67' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_203_3 = icmp ne i6 %tmp_67, 0" [S1/conv1d.h:814]   --->   Operation 106 'icmp' 'tmp_203_3' <Predicate = (!exitcond_flatten4)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.80ns)   --->   "%qb_assign_1_3 = and i1 %tmp_203_3, %tmp_618" [S1/conv1d.h:814]   --->   Operation 107 'and' 'qb_assign_1_3' <Predicate = (!exitcond_flatten4)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.06>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%macRegisters_0_V_2_s = load i8* %macRegisters_0_V_2" [S1/conv1d.h:827]   --->   Operation 108 'load' 'macRegisters_0_V_2_s' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%macRegisters_1_V_2_s = load i8* %macRegisters_1_V_2" [S1/conv1d.h:827]   --->   Operation 109 'load' 'macRegisters_1_V_2_s' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%macRegisters_2_V_2_s = load i8* %macRegisters_2_V_2" [S1/conv1d.h:827]   --->   Operation 110 'load' 'macRegisters_2_V_2_s' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%macRegisters_3_V_2_s = load i8* %macRegisters_3_V_2" [S1/conv1d.h:827]   --->   Operation 111 'load' 'macRegisters_3_V_2_s' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([50 x i8]* @loop_ofmChannels_loo)"   --->   Operation 112 'specloopname' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @loop_neuronFold_loop)"   --->   Operation 113 'specloopname' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str61) nounwind" [S1/conv1d.h:784]   --->   Operation 114 'specloopname' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str61)" [S1/conv1d.h:784]   --->   Operation 115 'specregionbegin' 'tmp_47' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S1/conv1d.h:785]   --->   Operation 116 'specpipeline' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_56 = zext i1 %qb_assign_1 to i8" [S1/conv1d.h:814]   --->   Operation 117 'zext' 'tmp_56' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i8 %tmp_56, %macRegisters_0_V_2_s" [S1/conv1d.h:827]   --->   Operation 118 'add' 'tmp1' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 119 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_0_V = add i8 %p_Val2_s_140, %tmp1" [S1/conv1d.h:827]   --->   Operation 119 'add' 'macRegisters_0_V' <Predicate = (!exitcond_flatten4)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_204_1 = zext i1 %qb_assign_1_1 to i8" [S1/conv1d.h:814]   --->   Operation 120 'zext' 'tmp_204_1' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i8 %tmp_204_1, %macRegisters_1_V_2_s" [S1/conv1d.h:827]   --->   Operation 121 'add' 'tmp2' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 122 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_1_V = add i8 %p_Val2_75_1, %tmp2" [S1/conv1d.h:827]   --->   Operation 122 'add' 'macRegisters_1_V' <Predicate = (!exitcond_flatten4)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_204_2 = zext i1 %qb_assign_1_2 to i8" [S1/conv1d.h:814]   --->   Operation 123 'zext' 'tmp_204_2' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i8 %tmp_204_2, %macRegisters_2_V_2_s" [S1/conv1d.h:827]   --->   Operation 124 'add' 'tmp3' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 125 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_2_V = add i8 %p_Val2_75_2, %tmp3" [S1/conv1d.h:827]   --->   Operation 125 'add' 'macRegisters_2_V' <Predicate = (!exitcond_flatten4)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_204_3 = zext i1 %qb_assign_1_3 to i8" [S1/conv1d.h:814]   --->   Operation 126 'zext' 'tmp_204_3' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i8 %tmp_204_3, %macRegisters_3_V_2_s" [S1/conv1d.h:827]   --->   Operation 127 'add' 'tmp4' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 128 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_3_V = add i8 %p_Val2_75_3, %tmp4" [S1/conv1d.h:827]   --->   Operation 128 'add' 'macRegisters_3_V' <Predicate = (!exitcond_flatten4)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 129 [1/1] (1.30ns)   --->   "store i8 %macRegisters_3_V, i8* %macRegisters_3_V_2" [S1/conv1d.h:835]   --->   Operation 129 'store' <Predicate = (!tmp_68)> <Delay = 1.30>
ST_5 : Operation 130 [1/1] (1.30ns)   --->   "store i8 %macRegisters_2_V, i8* %macRegisters_2_V_2" [S1/conv1d.h:835]   --->   Operation 130 'store' <Predicate = (!tmp_68)> <Delay = 1.30>
ST_5 : Operation 131 [1/1] (1.30ns)   --->   "store i8 %macRegisters_1_V, i8* %macRegisters_1_V_2" [S1/conv1d.h:835]   --->   Operation 131 'store' <Predicate = (!tmp_68)> <Delay = 1.30>
ST_5 : Operation 132 [1/1] (1.30ns)   --->   "store i8 %macRegisters_0_V, i8* %macRegisters_0_V_2" [S1/conv1d.h:835]   --->   Operation 132 'store' <Predicate = (!tmp_68)> <Delay = 1.30>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S1/conv1d.h:838]   --->   Operation 133 'br' <Predicate = (!tmp_68)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_69 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 4, i8 0, i8 -23, i8 -10, i8 4, i8 -6, i8 31, i8 6, i8 -2, i8 29, i8 -13, i8 13, i8 11, i8 7, i8 -8, i8 -23, i4 %nm_t_mid2)" [S1/conv1d.h:784]   --->   Operation 134 'mux' 'tmp_69' <Predicate = (tmp_68)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (1.69ns) (out node of the LUT)   --->   "%p_Val2_5 = add i8 %macRegisters_0_V, %tmp_69" [S1/conv1d.h:850]   --->   Operation 135 'add' 'p_Val2_5' <Predicate = (tmp_68)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20_1)   --->   "%tmp_70 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 -3, i8 4, i8 -12, i8 -22, i8 14, i8 13, i8 21, i8 88, i8 -7, i8 -5, i8 35, i8 6, i8 5, i8 -3, i8 37, i8 -12, i4 %nm_t_mid2)" [S1/conv1d.h:784]   --->   Operation 136 'mux' 'tmp_70' <Predicate = (tmp_68)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (1.69ns) (out node of the LUT)   --->   "%p_Val2_20_1 = add i8 %macRegisters_1_V, %tmp_70" [S1/conv1d.h:850]   --->   Operation 137 'add' 'p_Val2_20_1' <Predicate = (tmp_68)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20_2)   --->   "%tmp_71 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 -30, i8 1, i8 0, i8 8, i8 12, i8 0, i8 -10, i8 -8, i8 -22, i8 24, i8 3, i8 0, i8 0, i8 17, i8 -20, i8 5, i4 %nm_t_mid2)" [S1/conv1d.h:784]   --->   Operation 138 'mux' 'tmp_71' <Predicate = (tmp_68)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (1.69ns) (out node of the LUT)   --->   "%p_Val2_20_2 = add i8 %macRegisters_2_V, %tmp_71" [S1/conv1d.h:850]   --->   Operation 139 'add' 'p_Val2_20_2' <Predicate = (tmp_68)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20_3)   --->   "%tmp_72 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 25, i8 12, i8 -7, i8 37, i8 -24, i8 -1, i8 -25, i8 6, i8 -10, i8 17, i8 0, i8 7, i8 7, i8 0, i8 3, i8 32, i4 %nm_t_mid2)" [S1/conv1d.h:784]   --->   Operation 140 'mux' 'tmp_72' <Predicate = (tmp_68)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (1.69ns) (out node of the LUT)   --->   "%p_Val2_20_3 = add i8 %macRegisters_3_V, %tmp_72" [S1/conv1d.h:850]   --->   Operation 141 'add' 'p_Val2_20_3' <Predicate = (tmp_68)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_V_50 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_Val2_20_3, i8 %p_Val2_20_2, i8 %p_Val2_20_1, i8 %p_Val2_5)" [S1/conv1d.h:861]   --->   Operation 142 'bitconcatenate' 'tmp_V_50' <Predicate = (tmp_68)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_50)" [S1/conv1d.h:867]   --->   Operation 143 'write' <Predicate = (tmp_68)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 144 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_2"   --->   Operation 144 'store' <Predicate = (tmp_68)> <Delay = 1.30>
ST_5 : Operation 145 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_2"   --->   Operation 145 'store' <Predicate = (tmp_68)> <Delay = 1.30>
ST_5 : Operation 146 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_2"   --->   Operation 146 'store' <Predicate = (tmp_68)> <Delay = 1.30>
ST_5 : Operation 147 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_2"   --->   Operation 147 'store' <Predicate = (tmp_68)> <Delay = 1.30>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S1/conv1d.h:868]   --->   Operation 148 'br' <Predicate = (tmp_68)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str61, i32 %tmp_47)" [S1/conv1d.h:869]   --->   Operation 149 'specregionend' 'empty' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 150 'br' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "ret void" [S1/conv1d.h:875]   --->   Operation 151 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights2_m_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights2_m_weights_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights2_m_weights_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights2_m_weights_V_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
macRegisters_0_V_2      (alloca         ) [ 0111110]
macRegisters_1_V_2      (alloca         ) [ 0111110]
macRegisters_2_V_2      (alloca         ) [ 0111110]
macRegisters_3_V_2      (alloca         ) [ 0111110]
StgValue_11             (specinterface  ) [ 0000000]
StgValue_12             (specinterface  ) [ 0000000]
StgValue_13             (store          ) [ 0000000]
StgValue_14             (store          ) [ 0000000]
StgValue_15             (store          ) [ 0000000]
StgValue_16             (store          ) [ 0000000]
StgValue_17             (br             ) [ 0111110]
indvar_flatten4         (phi            ) [ 0010000]
indvar_flatten          (phi            ) [ 0010000]
nm                      (phi            ) [ 0010000]
sf                      (phi            ) [ 0010000]
tmp                     (trunc          ) [ 0000000]
tmp_45                  (bitconcatenate ) [ 0000000]
exitcond_flatten4       (icmp           ) [ 0011110]
indvar_flatten_next4    (add            ) [ 0111110]
StgValue_26             (br             ) [ 0000000]
exitcond_flatten        (icmp           ) [ 0000000]
nm_mid                  (select         ) [ 0000000]
tmp_45_mid              (select         ) [ 0000000]
nm_t_mid                (select         ) [ 0000000]
not_exitcond_flatten    (xor            ) [ 0000000]
tmp_355                 (icmp           ) [ 0000000]
tmp_46_mid              (and            ) [ 0000000]
nm_1                    (add            ) [ 0000000]
tmp_356                 (or             ) [ 0000000]
sf_mid2                 (select         ) [ 0000000]
tmp_607                 (trunc          ) [ 0000000]
tmp_45_mid1             (bitconcatenate ) [ 0000000]
tmp_45_mid2             (select         ) [ 0000000]
nm_t_mid2               (select         ) [ 0011110]
nm_mid2                 (select         ) [ 0111110]
sf_cast1                (zext           ) [ 0000000]
tmp_48                  (add            ) [ 0011000]
tmp_68                  (icmp           ) [ 0011110]
StgValue_45             (br             ) [ 0000000]
sf_1                    (add            ) [ 0111110]
indvar_flatten_op       (add            ) [ 0000000]
indvar_flatten_next     (select         ) [ 0111110]
tmp_V                   (read           ) [ 0010100]
tmp_49                  (zext           ) [ 0000000]
weights2_m_weights_V_4  (getelementptr  ) [ 0010100]
weights2_m_weights_V_6  (getelementptr  ) [ 0010100]
weights2_m_weights_V_8  (getelementptr  ) [ 0010100]
weights2_m_weights_V_10 (getelementptr  ) [ 0010100]
weights2_m_weights_V_5  (load           ) [ 0000000]
p_s                     (sext           ) [ 0000000]
p_2                     (sext           ) [ 0000000]
p_Val2_s                (mul            ) [ 0000000]
tmp_608                 (bitselect      ) [ 0000000]
p_Val2_s_140            (partselect     ) [ 0010010]
tmp_609                 (bitselect      ) [ 0000000]
tmp_610                 (trunc          ) [ 0000000]
tmp_52                  (or             ) [ 0000000]
tmp_53                  (partselect     ) [ 0000000]
tmp_54                  (bitconcatenate ) [ 0000000]
tmp_55                  (icmp           ) [ 0000000]
qb_assign_1             (and            ) [ 0010010]
weights2_m_weights_V_7  (load           ) [ 0000000]
p_0132_1                (sext           ) [ 0000000]
p_Val2_1                (mul            ) [ 0000000]
tmp_611                 (bitselect      ) [ 0000000]
p_Val2_75_1             (partselect     ) [ 0010010]
tmp_612                 (bitselect      ) [ 0000000]
tmp_613                 (trunc          ) [ 0000000]
tmp_58                  (or             ) [ 0000000]
tmp_59                  (partselect     ) [ 0000000]
tmp_60                  (bitconcatenate ) [ 0000000]
tmp_203_1               (icmp           ) [ 0000000]
qb_assign_1_1           (and            ) [ 0010010]
weights2_m_weights_V_9  (load           ) [ 0000000]
p_0132_2                (sext           ) [ 0000000]
p_Val2_2                (mul            ) [ 0000000]
tmp_614                 (bitselect      ) [ 0000000]
p_Val2_75_2             (partselect     ) [ 0010010]
tmp_615                 (bitselect      ) [ 0000000]
tmp_616                 (trunc          ) [ 0000000]
tmp_62                  (or             ) [ 0000000]
tmp_63                  (partselect     ) [ 0000000]
tmp_64                  (bitconcatenate ) [ 0000000]
tmp_203_2               (icmp           ) [ 0000000]
qb_assign_1_2           (and            ) [ 0010010]
weights2_m_weights_V_11 (load           ) [ 0000000]
p_0132_3                (sext           ) [ 0000000]
p_Val2_3                (mul            ) [ 0000000]
tmp_617                 (bitselect      ) [ 0000000]
p_Val2_75_3             (partselect     ) [ 0010010]
tmp_618                 (bitselect      ) [ 0000000]
tmp_619                 (trunc          ) [ 0000000]
tmp_66                  (or             ) [ 0000000]
tmp_s                   (partselect     ) [ 0000000]
tmp_67                  (bitconcatenate ) [ 0000000]
tmp_203_3               (icmp           ) [ 0000000]
qb_assign_1_3           (and            ) [ 0010010]
macRegisters_0_V_2_s    (load           ) [ 0000000]
macRegisters_1_V_2_s    (load           ) [ 0000000]
macRegisters_2_V_2_s    (load           ) [ 0000000]
macRegisters_3_V_2_s    (load           ) [ 0000000]
StgValue_112            (specloopname   ) [ 0000000]
StgValue_113            (specloopname   ) [ 0000000]
StgValue_114            (specloopname   ) [ 0000000]
tmp_47                  (specregionbegin) [ 0000000]
StgValue_116            (specpipeline   ) [ 0000000]
tmp_56                  (zext           ) [ 0000000]
tmp1                    (add            ) [ 0000000]
macRegisters_0_V        (add            ) [ 0000000]
tmp_204_1               (zext           ) [ 0000000]
tmp2                    (add            ) [ 0000000]
macRegisters_1_V        (add            ) [ 0000000]
tmp_204_2               (zext           ) [ 0000000]
tmp3                    (add            ) [ 0000000]
macRegisters_2_V        (add            ) [ 0000000]
tmp_204_3               (zext           ) [ 0000000]
tmp4                    (add            ) [ 0000000]
macRegisters_3_V        (add            ) [ 0000000]
StgValue_129            (store          ) [ 0000000]
StgValue_130            (store          ) [ 0000000]
StgValue_131            (store          ) [ 0000000]
StgValue_132            (store          ) [ 0000000]
StgValue_133            (br             ) [ 0000000]
tmp_69                  (mux            ) [ 0000000]
p_Val2_5                (add            ) [ 0000000]
tmp_70                  (mux            ) [ 0000000]
p_Val2_20_1             (add            ) [ 0000000]
tmp_71                  (mux            ) [ 0000000]
p_Val2_20_2             (add            ) [ 0000000]
tmp_72                  (mux            ) [ 0000000]
p_Val2_20_3             (add            ) [ 0000000]
tmp_V_50                (bitconcatenate ) [ 0000000]
StgValue_143            (write          ) [ 0000000]
StgValue_144            (store          ) [ 0000000]
StgValue_145            (store          ) [ 0000000]
StgValue_146            (store          ) [ 0000000]
StgValue_147            (store          ) [ 0000000]
StgValue_148            (br             ) [ 0000000]
empty                   (specregionend  ) [ 0000000]
StgValue_150            (br             ) [ 0111110]
StgValue_151            (ret            ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights2_m_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights2_m_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights2_m_weights_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights2_m_weights_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights2_m_weights_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights2_m_weights_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights2_m_weights_V_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights2_m_weights_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str536"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str537"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str538"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str539"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str540"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str541"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str529"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str530"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str531"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str532"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str533"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str534"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_ofmChannels_loo"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_neuronFold_loop"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str61"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i8.i4"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="202" class="1004" name="macRegisters_0_V_2_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_0_V_2/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="macRegisters_1_V_2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_1_V_2/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="macRegisters_2_V_2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_2_V_2/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="macRegisters_3_V_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_3_V_2/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_V_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="StgValue_143_write_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="0" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="32" slack="0"/>
<pin id="228" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_143/5 "/>
</bind>
</comp>

<comp id="231" class="1004" name="weights2_m_weights_V_4_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="10" slack="0"/>
<pin id="235" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights2_m_weights_V_4/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="10" slack="0"/>
<pin id="240" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights2_m_weights_V_5/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="weights2_m_weights_V_6_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="10" slack="0"/>
<pin id="248" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights2_m_weights_V_6/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="10" slack="0"/>
<pin id="253" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights2_m_weights_V_7/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="weights2_m_weights_V_8_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="10" slack="0"/>
<pin id="261" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights2_m_weights_V_8/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="10" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights2_m_weights_V_9/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="weights2_m_weights_V_10_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="10" slack="0"/>
<pin id="274" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights2_m_weights_V_10/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="10" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights2_m_weights_V_11/3 "/>
</bind>
</comp>

<comp id="283" class="1005" name="indvar_flatten4_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="23" slack="1"/>
<pin id="285" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten4 (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="indvar_flatten4_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="23" slack="0"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten4/2 "/>
</bind>
</comp>

<comp id="294" class="1005" name="indvar_flatten_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="12" slack="1"/>
<pin id="296" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="indvar_flatten_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="12" slack="0"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="305" class="1005" name="nm_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="1"/>
<pin id="307" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="nm (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="nm_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="1"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="5" slack="0"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nm/2 "/>
</bind>
</comp>

<comp id="316" class="1005" name="sf_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="7" slack="1"/>
<pin id="318" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sf (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="sf_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="7" slack="0"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sf/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="8" slack="0"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_13/1 StgValue_144/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 StgValue_145/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="8" slack="0"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 StgValue_146/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="8" slack="0"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/1 StgValue_147/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="0"/>
<pin id="349" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_45_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="10" slack="0"/>
<pin id="353" dir="0" index="1" bw="4" slack="0"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_45/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="exitcond_flatten4_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="23" slack="0"/>
<pin id="361" dir="0" index="1" bw="23" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten4/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="indvar_flatten_next4_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="23" slack="0"/>
<pin id="368" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next4/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="exitcond_flatten_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="12" slack="0"/>
<pin id="373" dir="0" index="1" bw="12" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="nm_mid_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="5" slack="0"/>
<pin id="381" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_45_mid_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="10" slack="0"/>
<pin id="389" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_45_mid/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="nm_t_mid_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="0" index="2" bw="4" slack="0"/>
<pin id="397" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="not_exitcond_flatten_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_355_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="7" slack="0"/>
<pin id="409" dir="0" index="1" bw="7" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_355/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_46_mid_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_46_mid/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="nm_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="5" slack="0"/>
<pin id="422" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nm_1/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_356_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_356/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="sf_mid2_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="7" slack="0"/>
<pin id="435" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sf_mid2/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_607_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="5" slack="0"/>
<pin id="441" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_607/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_45_mid1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="10" slack="0"/>
<pin id="445" dir="0" index="1" bw="4" slack="0"/>
<pin id="446" dir="0" index="2" bw="1" slack="0"/>
<pin id="447" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_45_mid1/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_45_mid2_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="10" slack="0"/>
<pin id="454" dir="0" index="2" bw="10" slack="0"/>
<pin id="455" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_45_mid2/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="nm_t_mid2_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="4" slack="0"/>
<pin id="462" dir="0" index="2" bw="4" slack="0"/>
<pin id="463" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid2/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="nm_mid2_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="5" slack="0"/>
<pin id="470" dir="0" index="2" bw="5" slack="0"/>
<pin id="471" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid2/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="sf_cast1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="7" slack="0"/>
<pin id="477" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sf_cast1/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_48_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="7" slack="0"/>
<pin id="481" dir="0" index="1" bw="10" slack="0"/>
<pin id="482" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_48/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_68_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="7" slack="0"/>
<pin id="487" dir="0" index="1" bw="7" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_68/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="sf_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="7" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_1/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="indvar_flatten_op_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="12" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="indvar_flatten_next_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="0" index="2" bw="12" slack="0"/>
<pin id="507" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_49_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="10" slack="1"/>
<pin id="513" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_49/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="p_s_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="1"/>
<pin id="520" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_s/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="p_2_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="0"/>
<pin id="523" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_2/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="p_Val2_s_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="0"/>
<pin id="527" dir="0" index="1" bw="8" slack="0"/>
<pin id="528" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_608_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="16" slack="0"/>
<pin id="534" dir="0" index="2" bw="5" slack="0"/>
<pin id="535" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_608/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="p_Val2_s_140_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="0"/>
<pin id="541" dir="0" index="1" bw="16" slack="0"/>
<pin id="542" dir="0" index="2" bw="4" slack="0"/>
<pin id="543" dir="0" index="3" bw="5" slack="0"/>
<pin id="544" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s_140/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_609_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="16" slack="0"/>
<pin id="552" dir="0" index="2" bw="4" slack="0"/>
<pin id="553" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_609/4 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_610_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="16" slack="0"/>
<pin id="559" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_610/4 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_52_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_52/4 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_53_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="5" slack="0"/>
<pin id="569" dir="0" index="1" bw="16" slack="0"/>
<pin id="570" dir="0" index="2" bw="1" slack="0"/>
<pin id="571" dir="0" index="3" bw="4" slack="0"/>
<pin id="572" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_53/4 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_54_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="6" slack="0"/>
<pin id="579" dir="0" index="1" bw="5" slack="0"/>
<pin id="580" dir="0" index="2" bw="1" slack="0"/>
<pin id="581" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_54/4 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_55_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="6" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_55/4 "/>
</bind>
</comp>

<comp id="591" class="1004" name="qb_assign_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1/4 "/>
</bind>
</comp>

<comp id="597" class="1004" name="p_0132_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="0"/>
<pin id="599" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_1/4 "/>
</bind>
</comp>

<comp id="601" class="1004" name="p_Val2_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="0"/>
<pin id="603" dir="0" index="1" bw="8" slack="0"/>
<pin id="604" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_611_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="16" slack="0"/>
<pin id="610" dir="0" index="2" bw="5" slack="0"/>
<pin id="611" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_611/4 "/>
</bind>
</comp>

<comp id="615" class="1004" name="p_Val2_75_1_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="0"/>
<pin id="617" dir="0" index="1" bw="16" slack="0"/>
<pin id="618" dir="0" index="2" bw="4" slack="0"/>
<pin id="619" dir="0" index="3" bw="5" slack="0"/>
<pin id="620" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_75_1/4 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_612_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="16" slack="0"/>
<pin id="628" dir="0" index="2" bw="4" slack="0"/>
<pin id="629" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_612/4 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_613_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="16" slack="0"/>
<pin id="635" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_613/4 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_58_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_58/4 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_59_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="5" slack="0"/>
<pin id="645" dir="0" index="1" bw="16" slack="0"/>
<pin id="646" dir="0" index="2" bw="1" slack="0"/>
<pin id="647" dir="0" index="3" bw="4" slack="0"/>
<pin id="648" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_59/4 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_60_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="6" slack="0"/>
<pin id="655" dir="0" index="1" bw="5" slack="0"/>
<pin id="656" dir="0" index="2" bw="1" slack="0"/>
<pin id="657" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_60/4 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_203_1_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="6" slack="0"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_203_1/4 "/>
</bind>
</comp>

<comp id="667" class="1004" name="qb_assign_1_1_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="1" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_1/4 "/>
</bind>
</comp>

<comp id="673" class="1004" name="p_0132_2_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="8" slack="0"/>
<pin id="675" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_2/4 "/>
</bind>
</comp>

<comp id="677" class="1004" name="p_Val2_2_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="8" slack="0"/>
<pin id="679" dir="0" index="1" bw="8" slack="0"/>
<pin id="680" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/4 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_614_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="16" slack="0"/>
<pin id="686" dir="0" index="2" bw="5" slack="0"/>
<pin id="687" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_614/4 "/>
</bind>
</comp>

<comp id="691" class="1004" name="p_Val2_75_2_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="8" slack="0"/>
<pin id="693" dir="0" index="1" bw="16" slack="0"/>
<pin id="694" dir="0" index="2" bw="4" slack="0"/>
<pin id="695" dir="0" index="3" bw="5" slack="0"/>
<pin id="696" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_75_2/4 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_615_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="16" slack="0"/>
<pin id="704" dir="0" index="2" bw="4" slack="0"/>
<pin id="705" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_615/4 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_616_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="16" slack="0"/>
<pin id="711" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_616/4 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_62_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_62/4 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp_63_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="5" slack="0"/>
<pin id="721" dir="0" index="1" bw="16" slack="0"/>
<pin id="722" dir="0" index="2" bw="1" slack="0"/>
<pin id="723" dir="0" index="3" bw="4" slack="0"/>
<pin id="724" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_63/4 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_64_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="6" slack="0"/>
<pin id="731" dir="0" index="1" bw="5" slack="0"/>
<pin id="732" dir="0" index="2" bw="1" slack="0"/>
<pin id="733" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_64/4 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_203_2_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="6" slack="0"/>
<pin id="739" dir="0" index="1" bw="1" slack="0"/>
<pin id="740" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_203_2/4 "/>
</bind>
</comp>

<comp id="743" class="1004" name="qb_assign_1_2_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="0"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_2/4 "/>
</bind>
</comp>

<comp id="749" class="1004" name="p_0132_3_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="8" slack="0"/>
<pin id="751" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_3/4 "/>
</bind>
</comp>

<comp id="753" class="1004" name="p_Val2_3_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="8" slack="0"/>
<pin id="755" dir="0" index="1" bw="8" slack="0"/>
<pin id="756" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/4 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_617_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="16" slack="0"/>
<pin id="762" dir="0" index="2" bw="5" slack="0"/>
<pin id="763" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_617/4 "/>
</bind>
</comp>

<comp id="767" class="1004" name="p_Val2_75_3_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="8" slack="0"/>
<pin id="769" dir="0" index="1" bw="16" slack="0"/>
<pin id="770" dir="0" index="2" bw="4" slack="0"/>
<pin id="771" dir="0" index="3" bw="5" slack="0"/>
<pin id="772" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_75_3/4 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_618_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="0"/>
<pin id="779" dir="0" index="1" bw="16" slack="0"/>
<pin id="780" dir="0" index="2" bw="4" slack="0"/>
<pin id="781" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_618/4 "/>
</bind>
</comp>

<comp id="785" class="1004" name="tmp_619_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="16" slack="0"/>
<pin id="787" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_619/4 "/>
</bind>
</comp>

<comp id="789" class="1004" name="tmp_66_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="0"/>
<pin id="791" dir="0" index="1" bw="1" slack="0"/>
<pin id="792" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_66/4 "/>
</bind>
</comp>

<comp id="795" class="1004" name="tmp_s_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="5" slack="0"/>
<pin id="797" dir="0" index="1" bw="16" slack="0"/>
<pin id="798" dir="0" index="2" bw="1" slack="0"/>
<pin id="799" dir="0" index="3" bw="4" slack="0"/>
<pin id="800" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_67_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="6" slack="0"/>
<pin id="807" dir="0" index="1" bw="5" slack="0"/>
<pin id="808" dir="0" index="2" bw="1" slack="0"/>
<pin id="809" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_67/4 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_203_3_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="6" slack="0"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_203_3/4 "/>
</bind>
</comp>

<comp id="819" class="1004" name="qb_assign_1_3_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="1" slack="0"/>
<pin id="822" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_3/4 "/>
</bind>
</comp>

<comp id="825" class="1004" name="macRegisters_0_V_2_s_load_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="8" slack="4"/>
<pin id="827" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_0_V_2_s/5 "/>
</bind>
</comp>

<comp id="828" class="1004" name="macRegisters_1_V_2_s_load_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="8" slack="4"/>
<pin id="830" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_1_V_2_s/5 "/>
</bind>
</comp>

<comp id="831" class="1004" name="macRegisters_2_V_2_s_load_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="8" slack="4"/>
<pin id="833" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_2_V_2_s/5 "/>
</bind>
</comp>

<comp id="834" class="1004" name="macRegisters_3_V_2_s_load_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="4"/>
<pin id="836" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_3_V_2_s/5 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_56_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="1"/>
<pin id="839" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_56/5 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp1_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="0"/>
<pin id="842" dir="0" index="1" bw="8" slack="0"/>
<pin id="843" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="846" class="1004" name="macRegisters_0_V_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="1"/>
<pin id="848" dir="0" index="1" bw="8" slack="0"/>
<pin id="849" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_0_V/5 "/>
</bind>
</comp>

<comp id="851" class="1004" name="tmp_204_1_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="1"/>
<pin id="853" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_204_1/5 "/>
</bind>
</comp>

<comp id="854" class="1004" name="tmp2_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="0"/>
<pin id="856" dir="0" index="1" bw="8" slack="0"/>
<pin id="857" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="860" class="1004" name="macRegisters_1_V_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="8" slack="1"/>
<pin id="862" dir="0" index="1" bw="8" slack="0"/>
<pin id="863" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_1_V/5 "/>
</bind>
</comp>

<comp id="865" class="1004" name="tmp_204_2_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="1"/>
<pin id="867" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_204_2/5 "/>
</bind>
</comp>

<comp id="868" class="1004" name="tmp3_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="0" index="1" bw="8" slack="0"/>
<pin id="871" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="874" class="1004" name="macRegisters_2_V_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="8" slack="1"/>
<pin id="876" dir="0" index="1" bw="8" slack="0"/>
<pin id="877" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_2_V/5 "/>
</bind>
</comp>

<comp id="879" class="1004" name="tmp_204_3_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="1"/>
<pin id="881" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_204_3/5 "/>
</bind>
</comp>

<comp id="882" class="1004" name="tmp4_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="0"/>
<pin id="884" dir="0" index="1" bw="8" slack="0"/>
<pin id="885" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="888" class="1004" name="macRegisters_3_V_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="8" slack="1"/>
<pin id="890" dir="0" index="1" bw="8" slack="0"/>
<pin id="891" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_3_V/5 "/>
</bind>
</comp>

<comp id="893" class="1004" name="StgValue_129_store_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="8" slack="0"/>
<pin id="895" dir="0" index="1" bw="8" slack="4"/>
<pin id="896" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_129/5 "/>
</bind>
</comp>

<comp id="898" class="1004" name="StgValue_130_store_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="8" slack="0"/>
<pin id="900" dir="0" index="1" bw="8" slack="4"/>
<pin id="901" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_130/5 "/>
</bind>
</comp>

<comp id="903" class="1004" name="StgValue_131_store_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="8" slack="0"/>
<pin id="905" dir="0" index="1" bw="8" slack="4"/>
<pin id="906" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_131/5 "/>
</bind>
</comp>

<comp id="908" class="1004" name="StgValue_132_store_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="8" slack="0"/>
<pin id="910" dir="0" index="1" bw="8" slack="4"/>
<pin id="911" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_132/5 "/>
</bind>
</comp>

<comp id="913" class="1004" name="tmp_69_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="8" slack="0"/>
<pin id="915" dir="0" index="1" bw="4" slack="0"/>
<pin id="916" dir="0" index="2" bw="1" slack="0"/>
<pin id="917" dir="0" index="3" bw="6" slack="0"/>
<pin id="918" dir="0" index="4" bw="5" slack="0"/>
<pin id="919" dir="0" index="5" bw="4" slack="0"/>
<pin id="920" dir="0" index="6" bw="4" slack="0"/>
<pin id="921" dir="0" index="7" bw="6" slack="0"/>
<pin id="922" dir="0" index="8" bw="4" slack="0"/>
<pin id="923" dir="0" index="9" bw="2" slack="0"/>
<pin id="924" dir="0" index="10" bw="6" slack="0"/>
<pin id="925" dir="0" index="11" bw="5" slack="0"/>
<pin id="926" dir="0" index="12" bw="5" slack="0"/>
<pin id="927" dir="0" index="13" bw="5" slack="0"/>
<pin id="928" dir="0" index="14" bw="4" slack="0"/>
<pin id="929" dir="0" index="15" bw="4" slack="0"/>
<pin id="930" dir="0" index="16" bw="6" slack="0"/>
<pin id="931" dir="0" index="17" bw="4" slack="3"/>
<pin id="932" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_69/5 "/>
</bind>
</comp>

<comp id="950" class="1004" name="p_Val2_5_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="8" slack="0"/>
<pin id="952" dir="0" index="1" bw="8" slack="0"/>
<pin id="953" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_5/5 "/>
</bind>
</comp>

<comp id="956" class="1004" name="tmp_70_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="8" slack="0"/>
<pin id="958" dir="0" index="1" bw="3" slack="0"/>
<pin id="959" dir="0" index="2" bw="4" slack="0"/>
<pin id="960" dir="0" index="3" bw="5" slack="0"/>
<pin id="961" dir="0" index="4" bw="6" slack="0"/>
<pin id="962" dir="0" index="5" bw="5" slack="0"/>
<pin id="963" dir="0" index="6" bw="5" slack="0"/>
<pin id="964" dir="0" index="7" bw="6" slack="0"/>
<pin id="965" dir="0" index="8" bw="8" slack="0"/>
<pin id="966" dir="0" index="9" bw="4" slack="0"/>
<pin id="967" dir="0" index="10" bw="4" slack="0"/>
<pin id="968" dir="0" index="11" bw="7" slack="0"/>
<pin id="969" dir="0" index="12" bw="4" slack="0"/>
<pin id="970" dir="0" index="13" bw="4" slack="0"/>
<pin id="971" dir="0" index="14" bw="3" slack="0"/>
<pin id="972" dir="0" index="15" bw="7" slack="0"/>
<pin id="973" dir="0" index="16" bw="5" slack="0"/>
<pin id="974" dir="0" index="17" bw="4" slack="3"/>
<pin id="975" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_70/5 "/>
</bind>
</comp>

<comp id="993" class="1004" name="p_Val2_20_1_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="8" slack="0"/>
<pin id="995" dir="0" index="1" bw="8" slack="0"/>
<pin id="996" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20_1/5 "/>
</bind>
</comp>

<comp id="999" class="1004" name="tmp_71_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="8" slack="0"/>
<pin id="1001" dir="0" index="1" bw="6" slack="0"/>
<pin id="1002" dir="0" index="2" bw="1" slack="0"/>
<pin id="1003" dir="0" index="3" bw="1" slack="0"/>
<pin id="1004" dir="0" index="4" bw="5" slack="0"/>
<pin id="1005" dir="0" index="5" bw="5" slack="0"/>
<pin id="1006" dir="0" index="6" bw="1" slack="0"/>
<pin id="1007" dir="0" index="7" bw="5" slack="0"/>
<pin id="1008" dir="0" index="8" bw="4" slack="0"/>
<pin id="1009" dir="0" index="9" bw="6" slack="0"/>
<pin id="1010" dir="0" index="10" bw="6" slack="0"/>
<pin id="1011" dir="0" index="11" bw="3" slack="0"/>
<pin id="1012" dir="0" index="12" bw="1" slack="0"/>
<pin id="1013" dir="0" index="13" bw="1" slack="0"/>
<pin id="1014" dir="0" index="14" bw="6" slack="0"/>
<pin id="1015" dir="0" index="15" bw="6" slack="0"/>
<pin id="1016" dir="0" index="16" bw="4" slack="0"/>
<pin id="1017" dir="0" index="17" bw="4" slack="3"/>
<pin id="1018" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_71/5 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="p_Val2_20_2_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="8" slack="0"/>
<pin id="1038" dir="0" index="1" bw="8" slack="0"/>
<pin id="1039" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20_2/5 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="tmp_72_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="8" slack="0"/>
<pin id="1044" dir="0" index="1" bw="6" slack="0"/>
<pin id="1045" dir="0" index="2" bw="5" slack="0"/>
<pin id="1046" dir="0" index="3" bw="4" slack="0"/>
<pin id="1047" dir="0" index="4" bw="7" slack="0"/>
<pin id="1048" dir="0" index="5" bw="6" slack="0"/>
<pin id="1049" dir="0" index="6" bw="1" slack="0"/>
<pin id="1050" dir="0" index="7" bw="6" slack="0"/>
<pin id="1051" dir="0" index="8" bw="4" slack="0"/>
<pin id="1052" dir="0" index="9" bw="5" slack="0"/>
<pin id="1053" dir="0" index="10" bw="6" slack="0"/>
<pin id="1054" dir="0" index="11" bw="1" slack="0"/>
<pin id="1055" dir="0" index="12" bw="4" slack="0"/>
<pin id="1056" dir="0" index="13" bw="4" slack="0"/>
<pin id="1057" dir="0" index="14" bw="1" slack="0"/>
<pin id="1058" dir="0" index="15" bw="3" slack="0"/>
<pin id="1059" dir="0" index="16" bw="7" slack="0"/>
<pin id="1060" dir="0" index="17" bw="4" slack="3"/>
<pin id="1061" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_72/5 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="p_Val2_20_3_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="8" slack="0"/>
<pin id="1081" dir="0" index="1" bw="8" slack="0"/>
<pin id="1082" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20_3/5 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="tmp_V_50_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="32" slack="0"/>
<pin id="1087" dir="0" index="1" bw="8" slack="0"/>
<pin id="1088" dir="0" index="2" bw="8" slack="0"/>
<pin id="1089" dir="0" index="3" bw="8" slack="0"/>
<pin id="1090" dir="0" index="4" bw="8" slack="0"/>
<pin id="1091" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_50/5 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="macRegisters_0_V_2_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="8" slack="0"/>
<pin id="1100" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_0_V_2 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="macRegisters_1_V_2_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="8" slack="0"/>
<pin id="1107" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_1_V_2 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="macRegisters_2_V_2_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="8" slack="0"/>
<pin id="1114" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_2_V_2 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="macRegisters_3_V_2_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="8" slack="0"/>
<pin id="1121" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_3_V_2 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="exitcond_flatten4_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="1" slack="1"/>
<pin id="1128" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten4 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="indvar_flatten_next4_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="23" slack="0"/>
<pin id="1132" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next4 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="nm_t_mid2_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="4" slack="3"/>
<pin id="1137" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="nm_t_mid2 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="nm_mid2_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="5" slack="0"/>
<pin id="1145" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="nm_mid2 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="tmp_48_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="10" slack="1"/>
<pin id="1150" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="tmp_68_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="1" slack="3"/>
<pin id="1155" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="sf_1_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="7" slack="0"/>
<pin id="1159" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="sf_1 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="indvar_flatten_next_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="12" slack="0"/>
<pin id="1164" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1167" class="1005" name="tmp_V_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="8" slack="1"/>
<pin id="1169" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1172" class="1005" name="weights2_m_weights_V_4_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="10" slack="1"/>
<pin id="1174" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights2_m_weights_V_4 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="weights2_m_weights_V_6_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="10" slack="1"/>
<pin id="1179" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights2_m_weights_V_6 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="weights2_m_weights_V_8_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="10" slack="1"/>
<pin id="1184" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights2_m_weights_V_8 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="weights2_m_weights_V_10_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="10" slack="1"/>
<pin id="1189" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights2_m_weights_V_10 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="p_Val2_s_140_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="8" slack="1"/>
<pin id="1194" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s_140 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="qb_assign_1_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="1" slack="1"/>
<pin id="1199" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="qb_assign_1 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="p_Val2_75_1_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="8" slack="1"/>
<pin id="1204" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_75_1 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="qb_assign_1_1_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="1" slack="1"/>
<pin id="1209" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="qb_assign_1_1 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="p_Val2_75_2_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="8" slack="1"/>
<pin id="1214" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_75_2 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="qb_assign_1_2_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="1" slack="1"/>
<pin id="1219" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="qb_assign_1_2 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="p_Val2_75_3_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="8" slack="1"/>
<pin id="1224" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_75_3 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="qb_assign_1_3_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="1" slack="1"/>
<pin id="1229" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="qb_assign_1_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="205"><net_src comp="12" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="84" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="0" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="198" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="2" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="4" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="86" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="231" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="6" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="86" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="244" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="262"><net_src comp="8" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="86" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="257" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="275"><net_src comp="10" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="86" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="270" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="50" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="52" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="54" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="56" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="331"><net_src comp="48" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="48" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="48" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="48" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="309" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="58" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="60" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="363"><net_src comp="287" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="62" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="64" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="287" pin="4"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="298" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="66" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="382"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="54" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="309" pin="4"/><net_sink comp="377" pin=2"/></net>

<net id="390"><net_src comp="371" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="68" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="351" pin="3"/><net_sink comp="385" pin=2"/></net>

<net id="398"><net_src comp="371" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="70" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="347" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="405"><net_src comp="371" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="72" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="320" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="74" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="401" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="76" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="377" pin="3"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="413" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="371" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="436"><net_src comp="425" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="56" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="320" pin="4"/><net_sink comp="431" pin=2"/></net>

<net id="442"><net_src comp="419" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="58" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="439" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="60" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="456"><net_src comp="413" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="443" pin="3"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="385" pin="3"/><net_sink comp="451" pin=2"/></net>

<net id="464"><net_src comp="413" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="439" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="393" pin="3"/><net_sink comp="459" pin=2"/></net>

<net id="472"><net_src comp="413" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="419" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="377" pin="3"/><net_sink comp="467" pin=2"/></net>

<net id="478"><net_src comp="431" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="475" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="451" pin="3"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="431" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="78" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="431" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="80" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="298" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="82" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="508"><net_src comp="371" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="82" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="497" pin="2"/><net_sink comp="503" pin=2"/></net>

<net id="514"><net_src comp="511" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="516"><net_src comp="511" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="517"><net_src comp="511" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="524"><net_src comp="238" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="518" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="521" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="536"><net_src comp="88" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="525" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="90" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="545"><net_src comp="92" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="525" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="547"><net_src comp="94" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="548"><net_src comp="96" pin="0"/><net_sink comp="539" pin=3"/></net>

<net id="554"><net_src comp="88" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="525" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="98" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="560"><net_src comp="525" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="565"><net_src comp="557" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="531" pin="3"/><net_sink comp="561" pin=1"/></net>

<net id="573"><net_src comp="100" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="525" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="575"><net_src comp="12" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="576"><net_src comp="102" pin="0"/><net_sink comp="567" pin=3"/></net>

<net id="582"><net_src comp="104" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="567" pin="4"/><net_sink comp="577" pin=1"/></net>

<net id="584"><net_src comp="561" pin="2"/><net_sink comp="577" pin=2"/></net>

<net id="589"><net_src comp="577" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="60" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="585" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="549" pin="3"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="251" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="605"><net_src comp="518" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="597" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="612"><net_src comp="88" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="601" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="614"><net_src comp="90" pin="0"/><net_sink comp="607" pin=2"/></net>

<net id="621"><net_src comp="92" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="601" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="623"><net_src comp="94" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="624"><net_src comp="96" pin="0"/><net_sink comp="615" pin=3"/></net>

<net id="630"><net_src comp="88" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="601" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="98" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="636"><net_src comp="601" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="641"><net_src comp="633" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="607" pin="3"/><net_sink comp="637" pin=1"/></net>

<net id="649"><net_src comp="100" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="601" pin="2"/><net_sink comp="643" pin=1"/></net>

<net id="651"><net_src comp="12" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="652"><net_src comp="102" pin="0"/><net_sink comp="643" pin=3"/></net>

<net id="658"><net_src comp="104" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="643" pin="4"/><net_sink comp="653" pin=1"/></net>

<net id="660"><net_src comp="637" pin="2"/><net_sink comp="653" pin=2"/></net>

<net id="665"><net_src comp="653" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="60" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="661" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="625" pin="3"/><net_sink comp="667" pin=1"/></net>

<net id="676"><net_src comp="264" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="681"><net_src comp="518" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="673" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="688"><net_src comp="88" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="689"><net_src comp="677" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="690"><net_src comp="90" pin="0"/><net_sink comp="683" pin=2"/></net>

<net id="697"><net_src comp="92" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="698"><net_src comp="677" pin="2"/><net_sink comp="691" pin=1"/></net>

<net id="699"><net_src comp="94" pin="0"/><net_sink comp="691" pin=2"/></net>

<net id="700"><net_src comp="96" pin="0"/><net_sink comp="691" pin=3"/></net>

<net id="706"><net_src comp="88" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="677" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="708"><net_src comp="98" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="712"><net_src comp="677" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="717"><net_src comp="709" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="683" pin="3"/><net_sink comp="713" pin=1"/></net>

<net id="725"><net_src comp="100" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="726"><net_src comp="677" pin="2"/><net_sink comp="719" pin=1"/></net>

<net id="727"><net_src comp="12" pin="0"/><net_sink comp="719" pin=2"/></net>

<net id="728"><net_src comp="102" pin="0"/><net_sink comp="719" pin=3"/></net>

<net id="734"><net_src comp="104" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="735"><net_src comp="719" pin="4"/><net_sink comp="729" pin=1"/></net>

<net id="736"><net_src comp="713" pin="2"/><net_sink comp="729" pin=2"/></net>

<net id="741"><net_src comp="729" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="60" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="747"><net_src comp="737" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="701" pin="3"/><net_sink comp="743" pin=1"/></net>

<net id="752"><net_src comp="277" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="757"><net_src comp="518" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="749" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="764"><net_src comp="88" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="765"><net_src comp="753" pin="2"/><net_sink comp="759" pin=1"/></net>

<net id="766"><net_src comp="90" pin="0"/><net_sink comp="759" pin=2"/></net>

<net id="773"><net_src comp="92" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="774"><net_src comp="753" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="775"><net_src comp="94" pin="0"/><net_sink comp="767" pin=2"/></net>

<net id="776"><net_src comp="96" pin="0"/><net_sink comp="767" pin=3"/></net>

<net id="782"><net_src comp="88" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="783"><net_src comp="753" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="784"><net_src comp="98" pin="0"/><net_sink comp="777" pin=2"/></net>

<net id="788"><net_src comp="753" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="793"><net_src comp="785" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="759" pin="3"/><net_sink comp="789" pin=1"/></net>

<net id="801"><net_src comp="100" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="802"><net_src comp="753" pin="2"/><net_sink comp="795" pin=1"/></net>

<net id="803"><net_src comp="12" pin="0"/><net_sink comp="795" pin=2"/></net>

<net id="804"><net_src comp="102" pin="0"/><net_sink comp="795" pin=3"/></net>

<net id="810"><net_src comp="104" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="811"><net_src comp="795" pin="4"/><net_sink comp="805" pin=1"/></net>

<net id="812"><net_src comp="789" pin="2"/><net_sink comp="805" pin=2"/></net>

<net id="817"><net_src comp="805" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="60" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="823"><net_src comp="813" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="777" pin="3"/><net_sink comp="819" pin=1"/></net>

<net id="844"><net_src comp="837" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="825" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="850"><net_src comp="840" pin="2"/><net_sink comp="846" pin=1"/></net>

<net id="858"><net_src comp="851" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="828" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="864"><net_src comp="854" pin="2"/><net_sink comp="860" pin=1"/></net>

<net id="872"><net_src comp="865" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="831" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="878"><net_src comp="868" pin="2"/><net_sink comp="874" pin=1"/></net>

<net id="886"><net_src comp="879" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="834" pin="1"/><net_sink comp="882" pin=1"/></net>

<net id="892"><net_src comp="882" pin="2"/><net_sink comp="888" pin=1"/></net>

<net id="897"><net_src comp="888" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="902"><net_src comp="874" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="907"><net_src comp="860" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="912"><net_src comp="846" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="933"><net_src comp="120" pin="0"/><net_sink comp="913" pin=0"/></net>

<net id="934"><net_src comp="122" pin="0"/><net_sink comp="913" pin=1"/></net>

<net id="935"><net_src comp="48" pin="0"/><net_sink comp="913" pin=2"/></net>

<net id="936"><net_src comp="124" pin="0"/><net_sink comp="913" pin=3"/></net>

<net id="937"><net_src comp="126" pin="0"/><net_sink comp="913" pin=4"/></net>

<net id="938"><net_src comp="122" pin="0"/><net_sink comp="913" pin=5"/></net>

<net id="939"><net_src comp="128" pin="0"/><net_sink comp="913" pin=6"/></net>

<net id="940"><net_src comp="130" pin="0"/><net_sink comp="913" pin=7"/></net>

<net id="941"><net_src comp="132" pin="0"/><net_sink comp="913" pin=8"/></net>

<net id="942"><net_src comp="134" pin="0"/><net_sink comp="913" pin=9"/></net>

<net id="943"><net_src comp="136" pin="0"/><net_sink comp="913" pin=10"/></net>

<net id="944"><net_src comp="138" pin="0"/><net_sink comp="913" pin=11"/></net>

<net id="945"><net_src comp="140" pin="0"/><net_sink comp="913" pin=12"/></net>

<net id="946"><net_src comp="142" pin="0"/><net_sink comp="913" pin=13"/></net>

<net id="947"><net_src comp="144" pin="0"/><net_sink comp="913" pin=14"/></net>

<net id="948"><net_src comp="146" pin="0"/><net_sink comp="913" pin=15"/></net>

<net id="949"><net_src comp="124" pin="0"/><net_sink comp="913" pin=16"/></net>

<net id="954"><net_src comp="846" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="913" pin="18"/><net_sink comp="950" pin=1"/></net>

<net id="976"><net_src comp="120" pin="0"/><net_sink comp="956" pin=0"/></net>

<net id="977"><net_src comp="148" pin="0"/><net_sink comp="956" pin=1"/></net>

<net id="978"><net_src comp="122" pin="0"/><net_sink comp="956" pin=2"/></net>

<net id="979"><net_src comp="150" pin="0"/><net_sink comp="956" pin=3"/></net>

<net id="980"><net_src comp="152" pin="0"/><net_sink comp="956" pin=4"/></net>

<net id="981"><net_src comp="154" pin="0"/><net_sink comp="956" pin=5"/></net>

<net id="982"><net_src comp="140" pin="0"/><net_sink comp="956" pin=6"/></net>

<net id="983"><net_src comp="156" pin="0"/><net_sink comp="956" pin=7"/></net>

<net id="984"><net_src comp="158" pin="0"/><net_sink comp="956" pin=8"/></net>

<net id="985"><net_src comp="160" pin="0"/><net_sink comp="956" pin=9"/></net>

<net id="986"><net_src comp="162" pin="0"/><net_sink comp="956" pin=10"/></net>

<net id="987"><net_src comp="164" pin="0"/><net_sink comp="956" pin=11"/></net>

<net id="988"><net_src comp="132" pin="0"/><net_sink comp="956" pin=12"/></net>

<net id="989"><net_src comp="166" pin="0"/><net_sink comp="956" pin=13"/></net>

<net id="990"><net_src comp="148" pin="0"/><net_sink comp="956" pin=14"/></net>

<net id="991"><net_src comp="168" pin="0"/><net_sink comp="956" pin=15"/></net>

<net id="992"><net_src comp="150" pin="0"/><net_sink comp="956" pin=16"/></net>

<net id="997"><net_src comp="860" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="956" pin="18"/><net_sink comp="993" pin=1"/></net>

<net id="1019"><net_src comp="120" pin="0"/><net_sink comp="999" pin=0"/></net>

<net id="1020"><net_src comp="170" pin="0"/><net_sink comp="999" pin=1"/></net>

<net id="1021"><net_src comp="172" pin="0"/><net_sink comp="999" pin=2"/></net>

<net id="1022"><net_src comp="48" pin="0"/><net_sink comp="999" pin=3"/></net>

<net id="1023"><net_src comp="174" pin="0"/><net_sink comp="999" pin=4"/></net>

<net id="1024"><net_src comp="176" pin="0"/><net_sink comp="999" pin=5"/></net>

<net id="1025"><net_src comp="48" pin="0"/><net_sink comp="999" pin=6"/></net>

<net id="1026"><net_src comp="126" pin="0"/><net_sink comp="999" pin=7"/></net>

<net id="1027"><net_src comp="146" pin="0"/><net_sink comp="999" pin=8"/></net>

<net id="1028"><net_src comp="152" pin="0"/><net_sink comp="999" pin=9"/></net>

<net id="1029"><net_src comp="178" pin="0"/><net_sink comp="999" pin=10"/></net>

<net id="1030"><net_src comp="180" pin="0"/><net_sink comp="999" pin=11"/></net>

<net id="1031"><net_src comp="48" pin="0"/><net_sink comp="999" pin=12"/></net>

<net id="1032"><net_src comp="48" pin="0"/><net_sink comp="999" pin=13"/></net>

<net id="1033"><net_src comp="182" pin="0"/><net_sink comp="999" pin=14"/></net>

<net id="1034"><net_src comp="184" pin="0"/><net_sink comp="999" pin=15"/></net>

<net id="1035"><net_src comp="166" pin="0"/><net_sink comp="999" pin=16"/></net>

<net id="1040"><net_src comp="874" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="999" pin="18"/><net_sink comp="1036" pin=1"/></net>

<net id="1062"><net_src comp="120" pin="0"/><net_sink comp="1042" pin=0"/></net>

<net id="1063"><net_src comp="186" pin="0"/><net_sink comp="1042" pin=1"/></net>

<net id="1064"><net_src comp="176" pin="0"/><net_sink comp="1042" pin=2"/></net>

<net id="1065"><net_src comp="160" pin="0"/><net_sink comp="1042" pin=3"/></net>

<net id="1066"><net_src comp="168" pin="0"/><net_sink comp="1042" pin=4"/></net>

<net id="1067"><net_src comp="188" pin="0"/><net_sink comp="1042" pin=5"/></net>

<net id="1068"><net_src comp="190" pin="0"/><net_sink comp="1042" pin=6"/></net>

<net id="1069"><net_src comp="192" pin="0"/><net_sink comp="1042" pin=7"/></net>

<net id="1070"><net_src comp="132" pin="0"/><net_sink comp="1042" pin=8"/></net>

<net id="1071"><net_src comp="126" pin="0"/><net_sink comp="1042" pin=9"/></net>

<net id="1072"><net_src comp="182" pin="0"/><net_sink comp="1042" pin=10"/></net>

<net id="1073"><net_src comp="48" pin="0"/><net_sink comp="1042" pin=11"/></net>

<net id="1074"><net_src comp="144" pin="0"/><net_sink comp="1042" pin=12"/></net>

<net id="1075"><net_src comp="144" pin="0"/><net_sink comp="1042" pin=13"/></net>

<net id="1076"><net_src comp="48" pin="0"/><net_sink comp="1042" pin=14"/></net>

<net id="1077"><net_src comp="180" pin="0"/><net_sink comp="1042" pin=15"/></net>

<net id="1078"><net_src comp="194" pin="0"/><net_sink comp="1042" pin=16"/></net>

<net id="1083"><net_src comp="888" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1084"><net_src comp="1042" pin="18"/><net_sink comp="1079" pin=1"/></net>

<net id="1092"><net_src comp="196" pin="0"/><net_sink comp="1085" pin=0"/></net>

<net id="1093"><net_src comp="1079" pin="2"/><net_sink comp="1085" pin=1"/></net>

<net id="1094"><net_src comp="1036" pin="2"/><net_sink comp="1085" pin=2"/></net>

<net id="1095"><net_src comp="993" pin="2"/><net_sink comp="1085" pin=3"/></net>

<net id="1096"><net_src comp="950" pin="2"/><net_sink comp="1085" pin=4"/></net>

<net id="1097"><net_src comp="1085" pin="5"/><net_sink comp="224" pin=2"/></net>

<net id="1101"><net_src comp="202" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="1103"><net_src comp="1098" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="1104"><net_src comp="1098" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="1108"><net_src comp="206" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="1110"><net_src comp="1105" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1111"><net_src comp="1105" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="1115"><net_src comp="210" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="1117"><net_src comp="1112" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="1118"><net_src comp="1112" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="1122"><net_src comp="214" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="1124"><net_src comp="1119" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1125"><net_src comp="1119" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="1129"><net_src comp="359" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1133"><net_src comp="365" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="1138"><net_src comp="459" pin="3"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="913" pin=17"/></net>

<net id="1140"><net_src comp="1135" pin="1"/><net_sink comp="956" pin=17"/></net>

<net id="1141"><net_src comp="1135" pin="1"/><net_sink comp="999" pin=17"/></net>

<net id="1142"><net_src comp="1135" pin="1"/><net_sink comp="1042" pin=17"/></net>

<net id="1146"><net_src comp="467" pin="3"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="1151"><net_src comp="479" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="1156"><net_src comp="485" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1160"><net_src comp="491" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1165"><net_src comp="503" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="1170"><net_src comp="218" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="1175"><net_src comp="231" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="1180"><net_src comp="244" pin="3"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="1185"><net_src comp="257" pin="3"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="1190"><net_src comp="270" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="1195"><net_src comp="539" pin="4"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1200"><net_src comp="591" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="1205"><net_src comp="615" pin="4"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1210"><net_src comp="667" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1215"><net_src comp="691" pin="4"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1220"><net_src comp="743" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="1225"><net_src comp="767" pin="4"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1230"><net_src comp="819" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="879" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {5 }
 - Input state : 
	Port: Conv1DMac_new411 : in_V_V | {3 }
	Port: Conv1DMac_new411 : weights2_m_weights_V | {3 4 }
	Port: Conv1DMac_new411 : weights2_m_weights_V_1 | {3 4 }
	Port: Conv1DMac_new411 : weights2_m_weights_V_2 | {3 4 }
	Port: Conv1DMac_new411 : weights2_m_weights_V_3 | {3 4 }
  - Chain level:
	State 1
		StgValue_13 : 1
		StgValue_14 : 1
		StgValue_15 : 1
		StgValue_16 : 1
	State 2
		tmp : 1
		tmp_45 : 2
		exitcond_flatten4 : 1
		indvar_flatten_next4 : 1
		StgValue_26 : 2
		exitcond_flatten : 1
		nm_mid : 2
		tmp_45_mid : 3
		nm_t_mid : 2
		not_exitcond_flatten : 2
		tmp_355 : 1
		tmp_46_mid : 2
		nm_1 : 3
		tmp_356 : 2
		sf_mid2 : 2
		tmp_607 : 4
		tmp_45_mid1 : 5
		tmp_45_mid2 : 6
		nm_t_mid2 : 5
		nm_mid2 : 2
		sf_cast1 : 3
		tmp_48 : 4
		tmp_68 : 3
		StgValue_45 : 4
		sf_1 : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		weights2_m_weights_V_4 : 1
		weights2_m_weights_V_5 : 2
		weights2_m_weights_V_6 : 1
		weights2_m_weights_V_7 : 2
		weights2_m_weights_V_8 : 1
		weights2_m_weights_V_9 : 2
		weights2_m_weights_V_10 : 1
		weights2_m_weights_V_11 : 2
	State 4
		p_2 : 1
		p_Val2_s : 2
		tmp_608 : 3
		p_Val2_s_140 : 3
		tmp_609 : 3
		tmp_610 : 3
		tmp_52 : 4
		tmp_53 : 3
		tmp_54 : 4
		tmp_55 : 5
		qb_assign_1 : 6
		p_0132_1 : 1
		p_Val2_1 : 2
		tmp_611 : 3
		p_Val2_75_1 : 3
		tmp_612 : 3
		tmp_613 : 3
		tmp_58 : 4
		tmp_59 : 3
		tmp_60 : 4
		tmp_203_1 : 5
		qb_assign_1_1 : 6
		p_0132_2 : 1
		p_Val2_2 : 2
		tmp_614 : 3
		p_Val2_75_2 : 3
		tmp_615 : 3
		tmp_616 : 3
		tmp_62 : 4
		tmp_63 : 3
		tmp_64 : 4
		tmp_203_2 : 5
		qb_assign_1_2 : 6
		p_0132_3 : 1
		p_Val2_3 : 2
		tmp_617 : 3
		p_Val2_75_3 : 3
		tmp_618 : 3
		tmp_619 : 3
		tmp_66 : 4
		tmp_s : 3
		tmp_67 : 4
		tmp_203_3 : 5
		qb_assign_1_3 : 6
	State 5
		tmp1 : 1
		macRegisters_0_V : 2
		tmp2 : 1
		macRegisters_1_V : 2
		tmp3 : 1
		macRegisters_2_V : 2
		tmp4 : 1
		macRegisters_3_V : 2
		StgValue_129 : 3
		StgValue_130 : 3
		StgValue_131 : 3
		StgValue_132 : 3
		p_Val2_5 : 3
		p_Val2_20_1 : 3
		p_Val2_20_2 : 3
		p_Val2_20_3 : 3
		tmp_V_50 : 4
		StgValue_143 : 5
		empty : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_69_fu_913        |    0    |    0    |    65   |
|    mux   |        tmp_70_fu_956        |    0    |    0    |    65   |
|          |        tmp_71_fu_999        |    0    |    0    |    65   |
|          |        tmp_72_fu_1042       |    0    |    0    |    65   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next4_fu_365 |    0    |    0    |    30   |
|          |         nm_1_fu_419         |    0    |    0    |    15   |
|          |        tmp_48_fu_479        |    0    |    0    |    17   |
|          |         sf_1_fu_491         |    0    |    0    |    15   |
|          |   indvar_flatten_op_fu_497  |    0    |    0    |    19   |
|          |         tmp1_fu_840         |    0    |    0    |    8    |
|          |   macRegisters_0_V_fu_846   |    0    |    0    |    8    |
|          |         tmp2_fu_854         |    0    |    0    |    8    |
|    add   |   macRegisters_1_V_fu_860   |    0    |    0    |    8    |
|          |         tmp3_fu_868         |    0    |    0    |    8    |
|          |   macRegisters_2_V_fu_874   |    0    |    0    |    8    |
|          |         tmp4_fu_882         |    0    |    0    |    8    |
|          |   macRegisters_3_V_fu_888   |    0    |    0    |    8    |
|          |       p_Val2_5_fu_950       |    0    |    0    |    15   |
|          |      p_Val2_20_1_fu_993     |    0    |    0    |    15   |
|          |     p_Val2_20_2_fu_1036     |    0    |    0    |    15   |
|          |     p_Val2_20_3_fu_1079     |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |       p_Val2_s_fu_525       |    0    |    0    |    41   |
|    mul   |       p_Val2_1_fu_601       |    0    |    0    |    41   |
|          |       p_Val2_2_fu_677       |    0    |    0    |    41   |
|          |       p_Val2_3_fu_753       |    0    |    0    |    41   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten4_fu_359  |    0    |    0    |    18   |
|          |   exitcond_flatten_fu_371   |    0    |    0    |    13   |
|          |        tmp_355_fu_407       |    0    |    0    |    11   |
|   icmp   |        tmp_68_fu_485        |    0    |    0    |    11   |
|          |        tmp_55_fu_585        |    0    |    0    |    11   |
|          |       tmp_203_1_fu_661      |    0    |    0    |    11   |
|          |       tmp_203_2_fu_737      |    0    |    0    |    11   |
|          |       tmp_203_3_fu_813      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |        nm_mid_fu_377        |    0    |    0    |    5    |
|          |      tmp_45_mid_fu_385      |    0    |    0    |    10   |
|          |       nm_t_mid_fu_393       |    0    |    0    |    4    |
|  select  |        sf_mid2_fu_431       |    0    |    0    |    7    |
|          |      tmp_45_mid2_fu_451     |    0    |    0    |    10   |
|          |       nm_t_mid2_fu_459      |    0    |    0    |    4    |
|          |        nm_mid2_fu_467       |    0    |    0    |    5    |
|          |  indvar_flatten_next_fu_503 |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_46_mid_fu_413      |    0    |    0    |    2    |
|          |      qb_assign_1_fu_591     |    0    |    0    |    2    |
|    and   |     qb_assign_1_1_fu_667    |    0    |    0    |    2    |
|          |     qb_assign_1_2_fu_743    |    0    |    0    |    2    |
|          |     qb_assign_1_3_fu_819    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_356_fu_425       |    0    |    0    |    2    |
|          |        tmp_52_fu_561        |    0    |    0    |    2    |
|    or    |        tmp_58_fu_637        |    0    |    0    |    2    |
|          |        tmp_62_fu_713        |    0    |    0    |    2    |
|          |        tmp_66_fu_789        |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_401 |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   |      tmp_V_read_fu_218      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_143_write_fu_224  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_347         |    0    |    0    |    0    |
|          |        tmp_607_fu_439       |    0    |    0    |    0    |
|   trunc  |        tmp_610_fu_557       |    0    |    0    |    0    |
|          |        tmp_613_fu_633       |    0    |    0    |    0    |
|          |        tmp_616_fu_709       |    0    |    0    |    0    |
|          |        tmp_619_fu_785       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_45_fu_351        |    0    |    0    |    0    |
|          |      tmp_45_mid1_fu_443     |    0    |    0    |    0    |
|          |        tmp_54_fu_577        |    0    |    0    |    0    |
|bitconcatenate|        tmp_60_fu_653        |    0    |    0    |    0    |
|          |        tmp_64_fu_729        |    0    |    0    |    0    |
|          |        tmp_67_fu_805        |    0    |    0    |    0    |
|          |       tmp_V_50_fu_1085      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sf_cast1_fu_475       |    0    |    0    |    0    |
|          |        tmp_49_fu_511        |    0    |    0    |    0    |
|   zext   |        tmp_56_fu_837        |    0    |    0    |    0    |
|          |       tmp_204_1_fu_851      |    0    |    0    |    0    |
|          |       tmp_204_2_fu_865      |    0    |    0    |    0    |
|          |       tmp_204_3_fu_879      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          p_s_fu_518         |    0    |    0    |    0    |
|          |          p_2_fu_521         |    0    |    0    |    0    |
|   sext   |       p_0132_1_fu_597       |    0    |    0    |    0    |
|          |       p_0132_2_fu_673       |    0    |    0    |    0    |
|          |       p_0132_3_fu_749       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_608_fu_531       |    0    |    0    |    0    |
|          |        tmp_609_fu_549       |    0    |    0    |    0    |
|          |        tmp_611_fu_607       |    0    |    0    |    0    |
| bitselect|        tmp_612_fu_625       |    0    |    0    |    0    |
|          |        tmp_614_fu_683       |    0    |    0    |    0    |
|          |        tmp_615_fu_701       |    0    |    0    |    0    |
|          |        tmp_617_fu_759       |    0    |    0    |    0    |
|          |        tmp_618_fu_777       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |     p_Val2_s_140_fu_539     |    0    |    0    |    0    |
|          |        tmp_53_fu_567        |    0    |    0    |    0    |
|          |      p_Val2_75_1_fu_615     |    0    |    0    |    0    |
|partselect|        tmp_59_fu_643        |    0    |    0    |    0    |
|          |      p_Val2_75_2_fu_691     |    0    |    0    |    0    |
|          |        tmp_63_fu_719        |    0    |    0    |    0    |
|          |      p_Val2_75_3_fu_767     |    0    |    0    |    0    |
|          |         tmp_s_fu_795        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    0    |   820   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|   exitcond_flatten4_reg_1126   |    1   |
|     indvar_flatten4_reg_283    |   23   |
|  indvar_flatten_next4_reg_1130 |   23   |
|  indvar_flatten_next_reg_1162  |   12   |
|     indvar_flatten_reg_294     |   12   |
|   macRegisters_0_V_2_reg_1098  |    8   |
|   macRegisters_1_V_2_reg_1105  |    8   |
|   macRegisters_2_V_2_reg_1112  |    8   |
|   macRegisters_3_V_2_reg_1119  |    8   |
|        nm_mid2_reg_1143        |    5   |
|           nm_reg_305           |    5   |
|       nm_t_mid2_reg_1135       |    4   |
|      p_Val2_75_1_reg_1202      |    8   |
|      p_Val2_75_2_reg_1212      |    8   |
|      p_Val2_75_3_reg_1222      |    8   |
|      p_Val2_s_140_reg_1192     |    8   |
|     qb_assign_1_1_reg_1207     |    1   |
|     qb_assign_1_2_reg_1217     |    1   |
|     qb_assign_1_3_reg_1227     |    1   |
|      qb_assign_1_reg_1197      |    1   |
|          sf_1_reg_1157         |    7   |
|           sf_reg_316           |    7   |
|         tmp_48_reg_1148        |   10   |
|         tmp_68_reg_1153        |    1   |
|         tmp_V_reg_1167         |    8   |
|weights2_m_weights_V_10_reg_1187|   10   |
| weights2_m_weights_V_4_reg_1172|   10   |
| weights2_m_weights_V_6_reg_1177|   10   |
| weights2_m_weights_V_8_reg_1182|   10   |
+--------------------------------+--------+
|              Total             |   226  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_238 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_251 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_264 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_277 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   80   ||  5.216  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   820  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   36   |
|  Register |    -   |    -   |   226  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   226  |   856  |
+-----------+--------+--------+--------+--------+
