TimeQuest Timing Analyzer report for cmos_lcd
Sat Feb 03 15:58:10 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'sys_clk'
 13. Slow 1200mV 85C Model Setup: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 14. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'i2c_dri:i2c_dri_inst|dri_clk'
 16. Slow 1200mV 85C Model Setup: 'cam_pclk'
 17. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 18. Slow 1200mV 85C Model Hold: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 19. Slow 1200mV 85C Model Hold: 'cam_pclk'
 20. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 21. Slow 1200mV 85C Model Hold: 'i2c_dri:i2c_dri_inst|dri_clk'
 22. Slow 1200mV 85C Model Hold: 'sys_clk'
 23. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Recovery: 'cam_pclk'
 25. Slow 1200mV 85C Model Recovery: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 26. Slow 1200mV 85C Model Removal: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 27. Slow 1200mV 85C Model Removal: 'cam_pclk'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'cam_pclk'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'i2c_dri:i2c_dri_inst|dri_clk'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Output Enable Times
 39. Minimum Output Enable Times
 40. Output Disable Times
 41. Minimum Output Disable Times
 42. Slow 1200mV 85C Model Metastability Report
 43. Slow 1200mV 0C Model Fmax Summary
 44. Slow 1200mV 0C Model Setup Summary
 45. Slow 1200mV 0C Model Hold Summary
 46. Slow 1200mV 0C Model Recovery Summary
 47. Slow 1200mV 0C Model Removal Summary
 48. Slow 1200mV 0C Model Minimum Pulse Width Summary
 49. Slow 1200mV 0C Model Setup: 'sys_clk'
 50. Slow 1200mV 0C Model Setup: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 51. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Setup: 'i2c_dri:i2c_dri_inst|dri_clk'
 53. Slow 1200mV 0C Model Setup: 'cam_pclk'
 54. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 55. Slow 1200mV 0C Model Hold: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 56. Slow 1200mV 0C Model Hold: 'cam_pclk'
 57. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 58. Slow 1200mV 0C Model Hold: 'i2c_dri:i2c_dri_inst|dri_clk'
 59. Slow 1200mV 0C Model Hold: 'sys_clk'
 60. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 61. Slow 1200mV 0C Model Recovery: 'cam_pclk'
 62. Slow 1200mV 0C Model Recovery: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 63. Slow 1200mV 0C Model Removal: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 64. Slow 1200mV 0C Model Removal: 'cam_pclk'
 65. Slow 1200mV 0C Model Minimum Pulse Width: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'i2c_dri:i2c_dri_inst|dri_clk'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 71. Setup Times
 72. Hold Times
 73. Clock to Output Times
 74. Minimum Clock to Output Times
 75. Output Enable Times
 76. Minimum Output Enable Times
 77. Output Disable Times
 78. Minimum Output Disable Times
 79. Slow 1200mV 0C Model Metastability Report
 80. Fast 1200mV 0C Model Setup Summary
 81. Fast 1200mV 0C Model Hold Summary
 82. Fast 1200mV 0C Model Recovery Summary
 83. Fast 1200mV 0C Model Removal Summary
 84. Fast 1200mV 0C Model Minimum Pulse Width Summary
 85. Fast 1200mV 0C Model Setup: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 86. Fast 1200mV 0C Model Setup: 'sys_clk'
 87. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 88. Fast 1200mV 0C Model Setup: 'i2c_dri:i2c_dri_inst|dri_clk'
 89. Fast 1200mV 0C Model Setup: 'cam_pclk'
 90. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 91. Fast 1200mV 0C Model Hold: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 92. Fast 1200mV 0C Model Hold: 'cam_pclk'
 93. Fast 1200mV 0C Model Hold: 'i2c_dri:i2c_dri_inst|dri_clk'
 94. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 95. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 96. Fast 1200mV 0C Model Hold: 'sys_clk'
 97. Fast 1200mV 0C Model Recovery: 'cam_pclk'
 98. Fast 1200mV 0C Model Recovery: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
 99. Fast 1200mV 0C Model Removal: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
100. Fast 1200mV 0C Model Removal: 'cam_pclk'
101. Fast 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'
102. Fast 1200mV 0C Model Minimum Pulse Width: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'
103. Fast 1200mV 0C Model Minimum Pulse Width: 'i2c_dri:i2c_dri_inst|dri_clk'
104. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
105. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
106. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
107. Setup Times
108. Hold Times
109. Clock to Output Times
110. Minimum Clock to Output Times
111. Output Enable Times
112. Minimum Output Enable Times
113. Output Disable Times
114. Minimum Output Disable Times
115. Fast 1200mV 0C Model Metastability Report
116. Multicorner Timing Analysis Summary
117. Setup Times
118. Hold Times
119. Clock to Output Times
120. Minimum Clock to Output Times
121. Board Trace Model Assignments
122. Input Transition Times
123. Signal Integrity Metrics (Slow 1200mv 0c Model)
124. Signal Integrity Metrics (Slow 1200mv 85c Model)
125. Signal Integrity Metrics (Fast 1200mv 0c Model)
126. Setup Transfers
127. Hold Transfers
128. Recovery Transfers
129. Removal Transfers
130. Report TCCS
131. Report RSKM
132. Unconstrained Paths
133. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; cmos_lcd                                            ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+-----------------------------------------------------------------+
; Clock Name                                                  ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                 ; Targets                                                         ;
+-------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+-----------------------------------------------------------------+
; cam_pclk                                                    ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { cam_pclk }                                                    ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { i2c_dri:i2c_dri_inst|dri_clk }                                ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m } ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; Generated ; 10.000 ; 100.0 MHz  ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] }        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ; Generated ; 10.000 ; 100.0 MHz  ; -2.083 ; 2.917  ; 50.00      ; 1         ; 2           ; -75.0 ;        ;           ;            ; false    ; sys_clk ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[1] }        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; Generated ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[2] }        ;
; sys_clk                                                     ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { sys_clk }                                                     ;
+-------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                          ;
+------------+-----------------+-------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                           ;
+------------+-----------------+-------------------------------------------------------------+------------------------------------------------+
; 85.09 MHz  ; 85.09 MHz       ; sys_clk                                                     ;                                                ;
; 91.61 MHz  ; 91.61 MHz       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;                                                ;
; 117.43 MHz ; 117.43 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;                                                ;
; 203.87 MHz ; 203.87 MHz      ; i2c_dri:i2c_dri_inst|dri_clk                                ;                                                ;
; 211.06 MHz ; 211.06 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;                                                ;
; 261.44 MHz ; 238.04 MHz      ; cam_pclk                                                    ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                   ;
+-------------------------------------------------------------+---------+---------------+
; Clock                                                       ; Slack   ; End Point TNS ;
+-------------------------------------------------------------+---------+---------------+
; sys_clk                                                     ; -10.104 ; -972.769      ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -9.916  ; -1539.944     ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; -6.725  ; -21.132       ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; -3.905  ; -203.958      ;
; cam_pclk                                                    ; -2.825  ; -110.834      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; -0.195  ; -0.390        ;
+-------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                   ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -2.603 ; -8.650        ;
; cam_pclk                                                    ; -1.202 ; -1.772        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; -0.147 ; -0.294        ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; -0.129 ; -0.129        ;
; sys_clk                                                     ; 0.452  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 0.453  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                               ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; cam_pclk                                                    ; -2.677 ; -85.653       ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -0.241 ; -6.209        ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -2.248 ; -85.689       ;
; cam_pclk                                                    ; 0.265  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                    ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -3.201 ; -694.837      ;
; cam_pclk                                                    ; -3.201 ; -129.270      ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; -1.487 ; -132.343      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 4.699  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; 9.718  ; 0.000         ;
; sys_clk                                                     ; 9.737  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_clk'                                                                                                                                                                                                                           ;
+---------+----------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                      ; To Node                                                          ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; -10.104 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.109     ; 8.986      ;
; -10.024 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.087     ; 8.928      ;
; -10.021 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.109     ; 8.903      ;
; -10.008 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[14]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.109     ; 8.890      ;
; -9.958  ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[13]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.109     ; 8.840      ;
; -9.927  ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[14]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.090     ; 8.828      ;
; -9.925  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[14]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.109     ; 8.807      ;
; -9.916  ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[14]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.087     ; 8.820      ;
; -9.899  ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.090     ; 8.800      ;
; -9.875  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[13]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.109     ; 8.757      ;
; -9.874  ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.084     ; 8.781      ;
; -9.874  ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.084     ; 8.781      ;
; -9.874  ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.084     ; 8.781      ;
; -9.874  ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.084     ; 8.781      ;
; -9.874  ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.084     ; 8.781      ;
; -9.874  ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.084     ; 8.781      ;
; -9.874  ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.084     ; 8.781      ;
; -9.874  ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.084     ; 8.781      ;
; -9.874  ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.084     ; 8.781      ;
; -9.874  ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[18] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.084     ; 8.781      ;
; -9.866  ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[3] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[14]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.090     ; 8.767      ;
; -9.862  ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[12]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.109     ; 8.744      ;
; -9.838  ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[3] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.090     ; 8.739      ;
; -9.821  ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[14]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.097     ; 8.715      ;
; -9.812  ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[11]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.109     ; 8.694      ;
; -9.793  ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.097     ; 8.687      ;
; -9.791  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.084     ; 8.698      ;
; -9.791  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.084     ; 8.698      ;
; -9.791  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.084     ; 8.698      ;
; -9.791  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.084     ; 8.698      ;
; -9.791  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.084     ; 8.698      ;
; -9.791  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.084     ; 8.698      ;
; -9.791  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.084     ; 8.698      ;
; -9.791  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.084     ; 8.698      ;
; -9.791  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.084     ; 8.698      ;
; -9.791  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[18] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.084     ; 8.698      ;
; -9.781  ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[12]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.090     ; 8.682      ;
; -9.779  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[12]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.109     ; 8.661      ;
; -9.770  ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[12]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.087     ; 8.674      ;
; -9.762  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.101     ; 8.652      ;
; -9.751  ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[13]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.090     ; 8.652      ;
; -9.740  ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[13]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.087     ; 8.644      ;
; -9.729  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[11]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.109     ; 8.611      ;
; -9.720  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.101     ; 8.610      ;
; -9.720  ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[3] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[12]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.090     ; 8.621      ;
; -9.716  ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[10]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.109     ; 8.598      ;
; -9.701  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[14]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.101     ; 8.591      ;
; -9.690  ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[3] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[13]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.090     ; 8.591      ;
; -9.675  ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[12]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.097     ; 8.569      ;
; -9.645  ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[13]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.097     ; 8.539      ;
; -9.633  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[10]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.109     ; 8.515      ;
; -9.624  ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.097     ; 8.518      ;
; -9.624  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[14]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.101     ; 8.514      ;
; -9.616  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[13]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.101     ; 8.506      ;
; -9.585  ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.101     ; 8.475      ;
; -9.574  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[13]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.101     ; 8.464      ;
; -9.557  ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[11]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.087     ; 8.461      ;
; -9.555  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[12]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.101     ; 8.445      ;
; -9.552  ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[11]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.090     ; 8.453      ;
; -9.549  ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.096     ; 8.444      ;
; -9.543  ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[10]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.087     ; 8.447      ;
; -9.526  ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[14]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.097     ; 8.420      ;
; -9.524  ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[14]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.101     ; 8.414      ;
; -9.490  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.076     ; 8.405      ;
; -9.490  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.076     ; 8.405      ;
; -9.490  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.076     ; 8.405      ;
; -9.490  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.076     ; 8.405      ;
; -9.490  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.076     ; 8.405      ;
; -9.490  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.076     ; 8.405      ;
; -9.490  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.076     ; 8.405      ;
; -9.490  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.076     ; 8.405      ;
; -9.490  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.076     ; 8.405      ;
; -9.490  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[18] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.076     ; 8.405      ;
; -9.478  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[12]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.101     ; 8.368      ;
; -9.475  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.076     ; 8.390      ;
; -9.475  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.076     ; 8.390      ;
; -9.475  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.076     ; 8.390      ;
; -9.475  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.076     ; 8.390      ;
; -9.475  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.076     ; 8.390      ;
; -9.475  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.076     ; 8.390      ;
; -9.475  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.076     ; 8.390      ;
; -9.475  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.076     ; 8.390      ;
; -9.475  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.076     ; 8.390      ;
; -9.475  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[18] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.076     ; 8.390      ;
; -9.473  ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[10]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.090     ; 8.374      ;
; -9.470  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[11]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.101     ; 8.360      ;
; -9.449  ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[4] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.101     ; 8.339      ;
; -9.446  ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[11]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.097     ; 8.340      ;
; -9.442  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[3] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.101     ; 8.332      ;
; -9.441  ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[14]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.096     ; 8.336      ;
; -9.441  ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[3] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[11]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.090     ; 8.342      ;
; -9.439  ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[3] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.101     ; 8.329      ;
; -9.439  ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[13]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.101     ; 8.329      ;
; -9.428  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[11]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.101     ; 8.318      ;
; -9.412  ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[3] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[10]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.090     ; 8.313      ;
; -9.409  ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[10]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.101     ; 8.299      ;
; -9.399  ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[18] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.084     ; 8.306      ;
; -9.399  ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.084     ; 8.306      ;
; -9.399  ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.084     ; 8.306      ;
; -9.399  ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.084     ; 8.306      ;
+---------+----------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------+---------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                               ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+---------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -9.916 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 11.271     ;
; -9.914 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 11.269     ;
; -9.912 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 11.267     ;
; -9.911 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 11.266     ;
; -9.911 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 11.266     ;
; -9.907 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 11.262     ;
; -9.904 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 11.259     ;
; -9.842 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[4]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.379      ; 11.222     ;
; -9.841 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[1]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.379      ; 11.221     ;
; -9.840 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[2]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.379      ; 11.220     ;
; -9.829 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[0]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.379      ; 11.209     ;
; -9.805 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.379      ; 11.185     ;
; -9.803 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.379      ; 11.183     ;
; -9.801 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.379      ; 11.181     ;
; -9.801 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.379      ; 11.181     ;
; -9.783 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.371      ; 11.155     ;
; -9.695 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.359      ; 11.055     ;
; -9.693 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.359      ; 11.053     ;
; -9.691 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.359      ; 11.051     ;
; -9.690 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.359      ; 11.050     ;
; -9.690 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.359      ; 11.050     ;
; -9.686 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.359      ; 11.046     ;
; -9.683 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.359      ; 11.043     ;
; -9.621 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[4]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.384      ; 11.006     ;
; -9.620 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[1]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.384      ; 11.005     ;
; -9.619 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[2]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.384      ; 11.004     ;
; -9.608 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.376      ; 10.985     ;
; -9.608 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[0]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.384      ; 10.993     ;
; -9.604 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.959     ;
; -9.601 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.956     ;
; -9.601 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.956     ;
; -9.600 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.955     ;
; -9.599 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.954     ;
; -9.597 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.952     ;
; -9.594 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.949     ;
; -9.584 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.384      ; 10.969     ;
; -9.582 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.384      ; 10.967     ;
; -9.580 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.384      ; 10.965     ;
; -9.580 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.384      ; 10.965     ;
; -9.514 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.379      ; 10.894     ;
; -9.512 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.379      ; 10.892     ;
; -9.511 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.379      ; 10.891     ;
; -9.511 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.379      ; 10.891     ;
; -9.510 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.865     ;
; -9.507 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.862     ;
; -9.507 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.862     ;
; -9.506 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.861     ;
; -9.505 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.860     ;
; -9.503 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.858     ;
; -9.500 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.350      ; 10.851     ;
; -9.500 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.855     ;
; -9.497 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.350      ; 10.848     ;
; -9.497 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.350      ; 10.848     ;
; -9.496 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.350      ; 10.847     ;
; -9.495 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.350      ; 10.846     ;
; -9.494 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.371      ; 10.866     ;
; -9.493 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.350      ; 10.844     ;
; -9.493 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[4]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.379      ; 10.873     ;
; -9.492 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[1]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.379      ; 10.872     ;
; -9.490 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.350      ; 10.841     ;
; -9.490 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[2]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.379      ; 10.870     ;
; -9.481 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[0]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.379      ; 10.861     ;
; -9.424 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.371      ; 10.796     ;
; -9.421 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; image_top:image_top_inst|post_rgb[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.776     ;
; -9.420 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.379      ; 10.800     ;
; -9.418 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; image_top:image_top_inst|post_rgb[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.773     ;
; -9.418 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; image_top:image_top_inst|post_rgb[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.773     ;
; -9.418 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.379      ; 10.798     ;
; -9.417 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; image_top:image_top_inst|post_rgb[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.772     ;
; -9.417 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.379      ; 10.797     ;
; -9.417 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.379      ; 10.797     ;
; -9.416 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; image_top:image_top_inst|post_rgb[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.771     ;
; -9.414 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; image_top:image_top_inst|post_rgb[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.769     ;
; -9.411 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; image_top:image_top_inst|post_rgb[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.766     ;
; -9.411 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; image_top:image_top_inst|post_rgb[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.355      ; 10.767     ;
; -9.410 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.375      ; 10.786     ;
; -9.408 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.375      ; 10.784     ;
; -9.408 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; image_top:image_top_inst|post_rgb[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.355      ; 10.764     ;
; -9.408 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; image_top:image_top_inst|post_rgb[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.355      ; 10.764     ;
; -9.407 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.375      ; 10.783     ;
; -9.407 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.375      ; 10.783     ;
; -9.407 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; image_top:image_top_inst|post_rgb[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.355      ; 10.763     ;
; -9.406 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; image_top:image_top_inst|post_rgb[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.355      ; 10.762     ;
; -9.404 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; image_top:image_top_inst|post_rgb[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.355      ; 10.760     ;
; -9.401 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; image_top:image_top_inst|post_rgb[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.355      ; 10.757     ;
; -9.399 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[4]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.379      ; 10.779     ;
; -9.398 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[1]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.379      ; 10.778     ;
; -9.396 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[2]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.379      ; 10.776     ;
; -9.389 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[4]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.375      ; 10.765     ;
; -9.388 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[1]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.375      ; 10.764     ;
; -9.387 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[0]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.379      ; 10.767     ;
; -9.386 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[2]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.375      ; 10.762     ;
; -9.377 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[0]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.375      ; 10.753     ;
; -9.365 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.367      ; 10.733     ;
; -9.357 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; image_top:image_top_inst|post_rgb[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.372      ; 10.730     ;
; -9.353 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; image_top:image_top_inst|post_rgb[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.371      ; 10.725     ;
; -9.349 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]  ; image_top:image_top_inst|post_rgb[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.704     ;
; -9.347 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]  ; image_top:image_top_inst|post_rgb[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.702     ;
; -9.345 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]  ; image_top:image_top_inst|post_rgb[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.700     ;
; -9.344 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]  ; image_top:image_top_inst|post_rgb[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.699     ;
+--------+-------------------------------------------------------------------+---------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                               ; Launch Clock                                                ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -6.725 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.156     ; 2.520      ;
; -6.616 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.156     ; 2.411      ;
; -6.586 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.156     ; 2.381      ;
; -6.511 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.156     ; 2.306      ;
; -6.282 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.156     ; 2.077      ;
; -6.128 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.658     ; 2.421      ;
; -6.115 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -5.156     ; 1.910      ;
; -5.982 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.658     ; 2.275      ;
; -5.889 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.658     ; 2.182      ;
; -5.753 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]         ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.658     ; 2.046      ;
; -5.722 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.658     ; 2.015      ;
; -4.152 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.696     ; 2.397      ;
; -4.127 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.675     ; 2.393      ;
; -4.127 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.696     ; 2.372      ;
; -4.044 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.675     ; 2.310      ;
; -4.017 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.696     ; 2.262      ;
; -3.995 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.696     ; 2.240      ;
; -3.945 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.675     ; 2.211      ;
; -3.886 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.675     ; 2.152      ;
; -3.822 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.675     ; 2.088      ;
; -3.748 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.675     ; 2.014      ;
; -3.639 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.675     ; 1.905      ;
; 1.484  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.434      ;
; 1.486  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.432      ;
; 1.642  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.276      ;
; 1.644  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.274      ;
; 1.723  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.195      ;
; 1.725  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.193      ;
; 1.743  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 8.173      ;
; 1.745  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 8.171      ;
; 1.855  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.063      ;
; 1.857  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.061      ;
; 1.925  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.996      ;
; 1.925  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.996      ;
; 1.925  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.996      ;
; 1.925  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.996      ;
; 1.925  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.996      ;
; 1.925  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.996      ;
; 1.925  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.996      ;
; 1.925  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.996      ;
; 1.925  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.996      ;
; 1.925  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.996      ;
; 1.988  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.930      ;
; 1.990  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.928      ;
; 2.009  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.909      ;
; 2.011  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.907      ;
; 2.017  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.901      ;
; 2.019  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.899      ;
; 2.029  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.889      ;
; 2.031  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.887      ;
; 2.083  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.838      ;
; 2.083  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.838      ;
; 2.083  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.838      ;
; 2.083  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.838      ;
; 2.083  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.838      ;
; 2.083  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.838      ;
; 2.083  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.838      ;
; 2.083  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.838      ;
; 2.083  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.838      ;
; 2.083  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.838      ;
; 2.085  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.837      ;
; 2.173  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.745      ;
; 2.175  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.743      ;
; 2.243  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.679      ;
; 2.253  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.665      ;
; 2.255  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.663      ;
; 2.290  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.628      ;
; 2.292  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.626      ;
; 2.296  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.625      ;
; 2.296  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.625      ;
; 2.296  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.625      ;
; 2.296  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.625      ;
; 2.296  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.625      ;
; 2.296  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.625      ;
; 2.296  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.625      ;
; 2.296  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.625      ;
; 2.296  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.625      ;
; 2.296  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.625      ;
; 2.309  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.617      ;
; 2.309  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.617      ;
; 2.316  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.602      ;
; 2.318  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.600      ;
; 2.324  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.598      ;
; 2.339  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.583      ;
; 2.344  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.576      ;
; 2.350  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.576      ;
; 2.350  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.576      ;
; 2.351  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.575      ;
; 2.351  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.575      ;
; 2.360  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.562      ;
; 2.363  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.563      ;
; 2.363  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 7.563      ;
; 2.429  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.492      ;
; 2.429  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.492      ;
; 2.429  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.492      ;
; 2.429  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.492      ;
; 2.429  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.492      ;
; 2.429  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.492      ;
; 2.429  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.492      ;
; 2.429  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.492      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i2c_dri:i2c_dri_inst|dri_clk'                                                                                                                                          ;
+--------+--------------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                 ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -3.905 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.092     ; 4.814      ;
; -3.874 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.091     ; 4.784      ;
; -3.857 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.092     ; 4.766      ;
; -3.818 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 4.740      ;
; -3.818 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 4.740      ;
; -3.806 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.091     ; 4.716      ;
; -3.770 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.091     ; 4.680      ;
; -3.683 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.091     ; 4.593      ;
; -3.670 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 4.592      ;
; -3.667 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.092     ; 4.576      ;
; -3.643 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.091     ; 4.553      ;
; -3.640 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.092     ; 4.549      ;
; -3.580 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.091     ; 4.490      ;
; -3.522 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 4.444      ;
; -3.459 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.091     ; 4.369      ;
; -3.454 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.091     ; 4.364      ;
; -3.453 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.092     ; 4.362      ;
; -3.444 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.091     ; 4.354      ;
; -3.438 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.092     ; 4.347      ;
; -3.407 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.092     ; 4.316      ;
; -3.406 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.062     ; 4.345      ;
; -3.382 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.062     ; 4.321      ;
; -3.346 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|cnt[4]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.097     ; 4.250      ;
; -3.346 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|cnt[2]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.097     ; 4.250      ;
; -3.346 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|cnt[1]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.097     ; 4.250      ;
; -3.346 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|cnt[3]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.097     ; 4.250      ;
; -3.346 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|cnt[6]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.097     ; 4.250      ;
; -3.346 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.062     ; 4.285      ;
; -3.316 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|cnt[4]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.097     ; 4.220      ;
; -3.316 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|cnt[2]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.097     ; 4.220      ;
; -3.316 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|cnt[1]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.097     ; 4.220      ;
; -3.316 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|cnt[3]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.097     ; 4.220      ;
; -3.316 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|cnt[6]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.097     ; 4.220      ;
; -3.256 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 4.178      ;
; -3.241 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 4.163      ;
; -3.232 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 4.154      ;
; -3.231 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|init_done    ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.101     ; 4.131      ;
; -3.230 ; i2c_dri:i2c_dri_inst|sda_out               ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.101     ; 4.130      ;
; -3.226 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 4.148      ;
; -3.219 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.062     ; 4.158      ;
; -3.212 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|sda_dir            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.133      ;
; -3.211 ; i2c_dri:i2c_dri_inst|cnt[0]                ; i2c_dri:i2c_dri_inst|sda_dir            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.534     ; 3.678      ;
; -3.199 ; i2c_dri:i2c_dri_inst|cnt[5]                ; i2c_dri:i2c_dri_inst|scl                ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.534     ; 3.666      ;
; -3.199 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 4.121      ;
; -3.184 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[17] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.084     ; 4.101      ;
; -3.182 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|sda_dir            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.103      ;
; -3.178 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[17] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.084     ; 4.095      ;
; -3.175 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 4.097      ;
; -3.170 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 4.092      ;
; -3.167 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 4.089      ;
; -3.165 ; i2c_dri:i2c_dri_inst|cnt[0]                ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.043     ; 4.123      ;
; -3.144 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|init_done    ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.101     ; 4.044      ;
; -3.135 ; i2c_dri:i2c_dri_inst|cnt[1]                ; i2c_dri:i2c_dri_inst|sda_dir            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.062     ; 4.074      ;
; -3.128 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 4.050      ;
; -3.128 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.092     ; 4.037      ;
; -3.125 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 4.047      ;
; -3.124 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 4.046      ;
; -3.120 ; i2c_dri:i2c_dri_inst|cnt[5]                ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.043     ; 4.078      ;
; -3.115 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|cnt[4]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.097     ; 4.019      ;
; -3.115 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|cnt[2]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.097     ; 4.019      ;
; -3.115 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|cnt[1]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.097     ; 4.019      ;
; -3.115 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|cnt[3]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.097     ; 4.019      ;
; -3.115 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|cnt[6]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.097     ; 4.019      ;
; -3.110 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.062     ; 4.049      ;
; -3.096 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[17] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.084     ; 4.013      ;
; -3.082 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|scl                ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 4.003      ;
; -3.076 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.062     ; 4.015      ;
; -3.076 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 3.998      ;
; -3.075 ; i2c_dri:i2c_dri_inst|cnt[6]                ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.429      ; 4.505      ;
; -3.072 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.091     ; 3.982      ;
; -3.052 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|scl                ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 3.973      ;
; -3.047 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.092     ; 3.956      ;
; -3.034 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 3.956      ;
; -3.024 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 3.945      ;
; -3.019 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.091     ; 3.929      ;
; -3.018 ; i2c_dri:i2c_dri_inst|cnt[2]                ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.429      ; 4.448      ;
; -3.015 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 3.936      ;
; -3.006 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 3.927      ;
; -2.997 ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd  ; i2c_dri:i2c_dri_inst|cnt[4]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.097     ; 3.901      ;
; -2.997 ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd  ; i2c_dri:i2c_dri_inst|cnt[2]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.097     ; 3.901      ;
; -2.997 ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd  ; i2c_dri:i2c_dri_inst|cnt[1]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.097     ; 3.901      ;
; -2.997 ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd  ; i2c_dri:i2c_dri_inst|cnt[3]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.097     ; 3.901      ;
; -2.997 ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd  ; i2c_dri:i2c_dri_inst|cnt[6]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.097     ; 3.901      ;
; -2.996 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 3.917      ;
; -2.987 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 3.909      ;
; -2.985 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.079     ; 3.907      ;
; -2.984 ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd  ; i2c_dri:i2c_dri_inst|cnt[4]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.097     ; 3.888      ;
; -2.984 ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd  ; i2c_dri:i2c_dri_inst|cnt[2]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.097     ; 3.888      ;
; -2.984 ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd  ; i2c_dri:i2c_dri_inst|cnt[1]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.097     ; 3.888      ;
; -2.984 ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd  ; i2c_dri:i2c_dri_inst|cnt[3]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.097     ; 3.888      ;
; -2.984 ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd  ; i2c_dri:i2c_dri_inst|cnt[6]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.097     ; 3.888      ;
; -2.981 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|sda_dir            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.080     ; 3.902      ;
; -2.978 ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr   ; i2c_dri:i2c_dri_inst|cnt[4]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.097     ; 3.882      ;
; -2.978 ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr   ; i2c_dri:i2c_dri_inst|cnt[2]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.097     ; 3.882      ;
; -2.978 ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr   ; i2c_dri:i2c_dri_inst|cnt[1]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.097     ; 3.882      ;
; -2.978 ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr   ; i2c_dri:i2c_dri_inst|cnt[3]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.097     ; 3.882      ;
; -2.978 ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr   ; i2c_dri:i2c_dri_inst|cnt[6]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.097     ; 3.882      ;
; -2.975 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[17] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.084     ; 3.892      ;
; -2.973 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[3]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.374      ; 4.348      ;
; -2.968 ; i2c_dri:i2c_dri_inst|cnt[4]                ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.429      ; 4.398      ;
+--------+--------------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                             ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.825 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.142      ; 3.988      ;
; -2.796 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 3.764      ;
; -2.795 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 3.763      ;
; -2.794 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 3.762      ;
; -2.793 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 3.761      ;
; -2.793 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 3.761      ;
; -2.779 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 3.747      ;
; -2.640 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.198      ; 3.859      ;
; -2.584 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 3.552      ;
; -2.533 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 3.501      ;
; -2.514 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.128      ; 3.663      ;
; -2.487 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 3.455      ;
; -2.485 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 3.453      ;
; -2.470 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 3.438      ;
; -2.448 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.408     ; 3.061      ;
; -2.434 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.193      ; 3.648      ;
; -2.433 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.131      ; 3.585      ;
; -2.432 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.137     ; 3.316      ;
; -2.431 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.131      ; 3.583      ;
; -2.428 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                           ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                                            ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.193     ; 3.256      ;
; -2.428 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.303     ; 3.146      ;
; -2.428 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.303     ; 3.146      ;
; -2.428 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.303     ; 3.146      ;
; -2.428 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.303     ; 3.146      ;
; -2.428 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.303     ; 3.146      ;
; -2.428 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.303     ; 3.146      ;
; -2.428 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.303     ; 3.146      ;
; -2.427 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.303     ; 3.145      ;
; -2.427 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.303     ; 3.145      ;
; -2.427 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.303     ; 3.145      ;
; -2.427 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.303     ; 3.145      ;
; -2.427 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.303     ; 3.145      ;
; -2.427 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.303     ; 3.145      ;
; -2.427 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.303     ; 3.145      ;
; -2.419 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 3.387      ;
; -2.417 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 3.385      ;
; -2.410 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 3.610      ;
; -2.402 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 3.370      ;
; -2.400 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 3.600      ;
; -2.387 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.408     ; 3.000      ;
; -2.375 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 3.575      ;
; -2.371 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 3.339      ;
; -2.370 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 3.338      ;
; -2.324 ; ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                             ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                                            ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.193     ; 3.152      ;
; -2.291 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.131      ; 3.443      ;
; -2.286 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 3.486      ;
; -2.278 ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                             ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                                            ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.193     ; 3.106      ;
; -2.275 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 3.243      ;
; -2.273 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.403     ; 2.891      ;
; -2.273 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.403     ; 2.891      ;
; -2.272 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.403     ; 2.890      ;
; -2.272 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.403     ; 2.890      ;
; -2.243 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.352     ; 2.912      ;
; -2.242 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.352     ; 2.911      ;
; -2.236 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.128      ; 3.385      ;
; -2.235 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.193      ; 3.449      ;
; -2.198 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.131      ; 3.350      ;
; -2.197 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.137     ; 3.081      ;
; -2.195 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.175      ; 3.438      ;
; -2.195 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.175      ; 3.438      ;
; -2.194 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.175      ; 3.437      ;
; -2.194 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.175      ; 3.437      ;
; -2.194 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.182      ; 3.444      ;
; -2.193 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.182      ; 3.443      ;
; -2.154 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.317     ; 2.858      ;
; -2.153 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.317     ; 2.857      ;
; -2.119 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.303     ; 2.837      ;
; -2.119 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.303     ; 2.837      ;
; -2.119 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.303     ; 2.837      ;
; -2.119 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.303     ; 2.837      ;
; -2.119 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.303     ; 2.837      ;
; -2.119 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.303     ; 2.837      ;
; -2.119 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.303     ; 2.837      ;
; -2.117 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.198      ; 3.336      ;
; -2.116 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.198      ; 3.335      ;
; -2.103 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.344     ; 2.780      ;
; -2.103 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.344     ; 2.780      ;
; -2.103 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.344     ; 2.780      ;
; -2.103 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.344     ; 2.780      ;
; -2.103 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.344     ; 2.780      ;
; -2.103 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.344     ; 2.780      ;
; -2.102 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.344     ; 2.779      ;
; -2.102 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.344     ; 2.779      ;
; -2.102 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.344     ; 2.779      ;
; -2.102 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.344     ; 2.779      ;
; -2.102 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.344     ; 2.779      ;
; -2.102 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.344     ; 2.779      ;
; -2.078 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.408     ; 2.691      ;
; -2.062 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 3.030      ;
; -2.061 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.352     ; 2.730      ;
; -2.060 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.352     ; 2.729      ;
; -2.059 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.188     ; 2.892      ;
; -2.058 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.128      ; 3.207      ;
; -2.055 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.352     ; 2.724      ;
; -2.054 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.352     ; 2.723      ;
; -2.054 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.352     ; 2.723      ;
; -2.054 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.352     ; 2.723      ;
; -2.053 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.408     ; 2.666      ;
; -2.053 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.352     ; 2.722      ;
; -2.053 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.352     ; 2.722      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                     ; Launch Clock                                                ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.195 ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.089     ; 0.818      ;
; -0.195 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.089     ; 0.818      ;
; 0.265  ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.089     ; 0.858      ;
; 0.265  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.089     ; 0.858      ;
; 15.262 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 4.650      ;
; 15.311 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 4.601      ;
; 15.366 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 4.546      ;
; 15.415 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 4.497      ;
; 15.439 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 4.473      ;
; 15.488 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 4.424      ;
; 15.634 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 4.278      ;
; 15.683 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 4.229      ;
; 15.746 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]    ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 4.166      ;
; 15.795 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]    ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 4.117      ;
; 15.977 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 3.935      ;
; 16.026 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 3.886      ;
; 16.107 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 3.822      ;
; 16.107 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 3.822      ;
; 16.107 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 3.822      ;
; 16.107 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 3.822      ;
; 16.107 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 3.822      ;
; 16.107 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 3.822      ;
; 16.107 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 3.822      ;
; 16.556 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 3.356      ;
; 16.605 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 3.307      ;
; 16.727 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 3.195      ;
; 16.900 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 3.022      ;
; 17.050 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.870      ;
; 17.089 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 2.833      ;
; 17.101 ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 2.821      ;
; 17.149 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.771      ;
; 17.167 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.753      ;
; 17.194 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.726      ;
; 17.198 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 2.724      ;
; 17.212 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.708      ;
; 17.234 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 2.688      ;
; 17.269 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 2.653      ;
; 17.293 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.627      ;
; 17.310 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.610      ;
; 17.311 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.609      ;
; 17.313 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.607      ;
; 17.318 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.602      ;
; 17.472 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 2.450      ;
; 17.487 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.433      ;
; 17.488 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.432      ;
; 17.495 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.425      ;
; 17.501 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.419      ;
; 17.530 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.390      ;
; 17.560 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.360      ;
; 17.620 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 2.302      ;
; 17.629 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.291      ;
; 17.647 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.273      ;
; 17.647 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.273      ;
; 17.674 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.246      ;
; 17.676 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.244      ;
; 17.676 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.244      ;
; 17.677 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.243      ;
; 17.684 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.236      ;
; 17.688 ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.232      ;
; 17.689 ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.231      ;
; 17.696 ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.224      ;
; 17.698 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.222      ;
; 17.699 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.221      ;
; 17.704 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.216      ;
; 17.706 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.214      ;
; 17.706 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.214      ;
; 17.773 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.147      ;
; 17.775 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.145      ;
; 17.793 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.127      ;
; 17.793 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.127      ;
; 17.794 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.126      ;
; 17.817 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.103      ;
; 17.820 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.100      ;
; 17.821 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.099      ;
; 17.822 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.098      ;
; 17.829 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.091      ;
; 17.847 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.073      ;
; 17.850 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.070      ;
; 17.852 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.068      ;
; 17.864 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.056      ;
; 17.906 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.014      ;
; 17.912 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.008      ;
; 17.919 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.001      ;
; 17.937 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.983      ;
; 17.939 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.981      ;
; 17.940 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.980      ;
; 17.951 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.969      ;
; 17.963 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.957      ;
; 17.968 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.952      ;
; 17.970 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 1.952      ;
; 17.981 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.939      ;
; 17.993 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.927      ;
; 17.993 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.927      ;
; 17.996 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.924      ;
; 18.052 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.868      ;
; 18.064 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.856      ;
; 18.067 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.853      ;
; 18.074 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.846      ;
; 18.083 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.837      ;
; 18.083 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.837      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                               ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -2.603 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.155      ; 2.834      ;
; -2.545 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.155      ; 2.892      ;
; -2.451 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.155      ; 2.986      ;
; -2.170 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.139      ; 3.251      ;
; -1.967 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.144      ; 3.459      ;
; -1.910 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.644      ; 3.016      ;
; -1.898 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.155      ; 3.539      ;
; -1.772 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.644      ; 3.154      ;
; -1.741 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.155      ; 3.696      ;
; -1.701 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.644      ; 3.225      ;
; -1.651 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.155      ; 3.786      ;
; -1.626 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.139      ; 3.795      ;
; -1.423 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.144      ; 4.003      ;
; -1.364 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.139      ; 4.057      ;
; -1.289 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.644      ; 3.637      ;
; -1.227 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.644      ; 3.699      ;
; -1.224 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.139      ; 4.197      ;
; -1.161 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.144      ; 4.265      ;
; -1.137 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.139      ; 4.284      ;
; -1.021 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.144      ; 4.405      ;
; -0.989 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.139      ; 4.432      ;
; -0.959 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.139      ; 4.462      ;
; -0.934 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.144      ; 4.492      ;
; -0.786 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.144      ; 4.640      ;
; -0.756 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.144      ; 4.670      ;
; 0.452  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.082      ; 0.746      ;
; 0.453  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                                                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.746      ;
; 0.458  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.473      ; 1.185      ;
; 0.458  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.474      ; 1.186      ;
; 0.478  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.473      ; 1.205      ;
; 0.478  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.474      ; 1.206      ;
; 0.493  ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_r1                                                                                                                                                              ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_pos                                                                                                                                                                                       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.082      ; 0.787      ;
; 0.500  ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[1]                                                                                                                                                            ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[2]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.793      ;
; 0.500  ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode_3                                                                                                                                                                 ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode                                                                                                                                                                                             ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.082      ; 0.794      ;
; 0.501  ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[0]                                                                                                                                                            ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[1]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.794      ;
; 0.501  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|vsync_i_r[1]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[0]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.794      ;
; 0.501  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_33[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.082      ; 0.795      ;
; 0.501  ; image_top:image_top_inst|erode_disp:erode_disp_inst|hsync_i_r[0]                                                                                                                                                            ; image_top:image_top_inst|erode_disp:erode_disp_inst|hsync_i_r[1]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.794      ;
; 0.501  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|clk_en_i_r[1]                                                                                                                    ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[0]                                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.793      ;
; 0.501  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_de_d[0]                                                                                                                                                       ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_de_d[1]                                                                                                                                                                                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.793      ;
; 0.502  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.473      ; 1.229      ;
; 0.502  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.474      ; 1.230      ;
; 0.502  ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[1]                                                                                                                                                          ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[2]                                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.794      ;
; 0.502  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_hsync_d[1]                                                                                                                                                    ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_hsync_d[2]                                                                                                                                                                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.794      ;
; 0.503  ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[2]                                                                                                                                                            ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|vsync_i_r[0]                                                                                                                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.796      ;
; 0.503  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_3                                                                                                                                                           ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate                                                                                                                                                                                       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.796      ;
; 0.503  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.473      ; 1.230      ;
; 0.503  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.474      ; 1.231      ;
; 0.503  ; image_top:image_top_inst|erode_disp:erode_disp_inst|hsync_i_r[1]                                                                                                                                                            ; image_top:image_top_inst|erode_disp:erode_disp_inst|hsync_i_r[2]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.796      ;
; 0.503  ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[0]                                                                                                                                                          ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[1]                                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.795      ;
; 0.503  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_de_d[2]                                                                                                                                                       ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_de_d                                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.795      ;
; 0.503  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_de_d[1]                                                                                                                                                       ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_de_d[2]                                                                                                                                                                                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.795      ;
; 0.503  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb0[11]                                                                                                                                                             ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb1[3]                                                                                                                                                                                        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.795      ;
; 0.504  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[1]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|hsync_i_r[0]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.797      ;
; 0.505  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]                                                                                                                                                          ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_g_m2[2]                                                                                                                                                                                       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.798      ;
; 0.508  ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_r1                                                                                                                                                              ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_neg                                                                                                                                                                                       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.082      ; 0.802      ;
; 0.508  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_32[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode_3                                                                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.082      ; 0.802      ;
; 0.510  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_32[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_3                                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.803      ;
; 0.511  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.474      ; 1.239      ;
; 0.511  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.475      ; 1.240      ;
; 0.512  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.473      ; 1.239      ;
; 0.512  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.474      ; 1.240      ;
; 0.512  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.475      ; 1.241      ;
; 0.512  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]                                                                                                                                                          ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_g_m1[2]                                                                                                                                                                                       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.805      ;
; 0.518  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.473      ; 1.245      ;
; 0.518  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.474      ; 1.246      ;
; 0.519  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.473      ; 1.246      ;
; 0.519  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.474      ; 1.247      ;
; 0.519  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.475      ; 1.248      ;
; 0.521  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.474      ; 1.249      ;
; 0.521  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.475      ; 1.250      ;
; 0.522  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.474      ; 1.250      ;
; 0.522  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.475      ; 1.251      ;
; 0.525  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.474      ; 1.253      ;
; 0.525  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.475      ; 1.254      ;
; 0.527  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_hsync_d[2]                                                                                                                                                    ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_hsync_d                                                                                                                                                                                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.819      ;
; 0.528  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.474      ; 1.256      ;
; 0.528  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.475      ; 1.257      ;
; 0.529  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.473      ; 1.256      ;
; 0.529  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.474      ; 1.257      ;
; 0.529  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[1]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.081      ; 0.822      ;
; 0.529  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                                                                             ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.080      ; 0.821      ;
; 0.533  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.474      ; 1.261      ;
; 0.533  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.475      ; 1.262      ;
; 0.538  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.474      ; 1.266      ;
; 0.538  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.475      ; 1.267      ;
; 0.547  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0                                                                ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.399      ; 1.200      ;
; 0.548  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.474      ; 1.276      ;
; 0.555  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0                                                                ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.399      ; 1.208      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                 ; To Node                                                                                                                                                                                ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.202 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.840      ; 1.930      ;
; -0.808 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.840      ; 2.324      ;
; -0.570 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.849      ; 2.571      ;
; -0.442 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.840      ; 2.690      ;
; -0.314 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.849      ; 2.827      ;
; -0.241 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.840      ; 2.891      ;
; -0.124 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.849      ; 3.017      ;
; -0.110 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.840      ; 3.022      ;
; -0.084 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.849      ; 3.057      ;
; -0.043 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.849      ; 3.098      ;
; 0.030  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.840      ; 3.162      ;
; 0.317  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.624      ; 1.195      ;
; 0.434  ; ov5640_data:ov5640_data_inst|cam_data_d0[4]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[12]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.149      ; 0.795      ;
; 0.479  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.964      ; 1.697      ;
; 0.485  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                               ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.497  ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                    ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                                 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.758      ;
; 0.504  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.624      ; 1.382      ;
; 0.507  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.117      ; 0.836      ;
; 0.512  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.056      ; 0.780      ;
; 0.517  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 1.023      ; 1.794      ;
; 0.523  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.942      ; 1.719      ;
; 0.569  ; ov5640_data:ov5640_data_inst|cam_data_d0[2]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[10]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.210      ; 0.991      ;
; 0.569  ; ov5640_data:ov5640_data_inst|cam_data_d0[7]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[15]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.210      ; 0.991      ;
; 0.569  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.942      ; 1.765      ;
; 0.570  ; ov5640_data:ov5640_data_inst|cam_data_d0[5]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[13]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.210      ; 0.992      ;
; 0.596  ; ov5640_data:ov5640_data_inst|cmos_data_t[14]                                                                                                                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.968      ; 1.818      ;
; 0.606  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.017      ; 0.835      ;
; 0.606  ; ov5640_data:ov5640_data_inst|cmos_data_t[2]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.628      ; 1.488      ;
; 0.612  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.964      ; 1.830      ;
; 0.614  ; ov5640_data:ov5640_data_inst|cmos_data_t[13]                                                                                                                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.597      ; 1.465      ;
; 0.617  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.964      ; 1.835      ;
; 0.618  ; ov5640_data:ov5640_data_inst|cmos_data_t[4]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.628      ; 1.500      ;
; 0.624  ; ov5640_data:ov5640_data_inst|cmos_data_t[0]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.628      ; 1.506      ;
; 0.632  ; ov5640_data:ov5640_data_inst|cam_data_d0[1]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[9]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.149      ; 0.993      ;
; 0.635  ; ov5640_data:ov5640_data_inst|cmos_data_t[10]                                                                                                                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.597      ; 1.486      ;
; 0.638  ; ov5640_data:ov5640_data_inst|cmos_data_t[6]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.257      ; 1.149      ;
; 0.639  ; ov5640_data:ov5640_data_inst|cmos_data_t[8]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.257      ; 1.150      ;
; 0.640  ; ov5640_data:ov5640_data_inst|cmos_data_t[7]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.257      ; 1.151      ;
; 0.642  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.964      ; 1.860      ;
; 0.645  ; ov5640_data:ov5640_data_inst|cmos_data_t[3]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.257      ; 1.156      ;
; 0.650  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.056      ; 0.918      ;
; 0.665  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.117      ; 0.994      ;
; 0.666  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.964      ; 1.884      ;
; 0.672  ; ov5640_data:ov5640_data_inst|cmos_data_t[1]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.628      ; 1.554      ;
; 0.674  ; ov5640_data:ov5640_data_inst|cmos_data_t[11]                                                                                                                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.597      ; 1.525      ;
; 0.686  ; ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                                 ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.058      ; 0.956      ;
; 0.737  ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.058      ; 1.007      ;
; 0.746  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.117      ; 1.075      ;
; 0.751  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.058      ; 1.021      ;
; 0.761  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                       ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.686      ; 1.659      ;
; 0.776  ; ov5640_data:ov5640_data_inst|cam_data_d0[3]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[11]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.536      ; 1.524      ;
; 0.779  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.058      ; 1.049      ;
; 0.789  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.680      ; 1.681      ;
; 0.794  ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.731      ; 1.779      ;
; 0.796  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.058      ; 1.066      ;
; 0.809  ; ov5640_data:ov5640_data_inst|cam_data_d0[0]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[8]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.536      ; 1.557      ;
; 0.812  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.054      ; 1.078      ;
; 0.817  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.117      ; 1.146      ;
; 0.817  ; ov5640_data:ov5640_data_inst|cmos_data_t[12]                                                                                                                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.968      ; 2.039      ;
; 0.822  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.731      ; 1.807      ;
; 0.824  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.056      ; 1.092      ;
; 0.828  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.117      ; 1.157      ;
; 0.829  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.054      ; 1.095      ;
; 0.831  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.602      ; 1.687      ;
; 0.833  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 1.023      ; 2.110      ;
; 0.851  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.147      ; 1.210      ;
; 0.855  ; ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                                 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.058      ; 1.125      ;
; 0.869  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.624      ; 1.747      ;
; 0.895  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.117      ; 1.224      ;
; 0.903  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.117      ; 1.232      ;
; 0.909  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.602      ; 1.765      ;
; 0.920  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                       ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.707      ; 1.839      ;
; 0.931  ; ov5640_data:ov5640_data_inst|cmos_data_t[15]                                                                                                                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.597      ; 1.782      ;
; 0.937  ; ov5640_data:ov5640_data_inst|cmos_data_t[9]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.968      ; 2.159      ;
; 0.947  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.117      ; 1.276      ;
; 0.958  ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.053      ; 1.223      ;
; 0.959  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.124      ; 1.295      ;
; 0.968  ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                    ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                                              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.408      ; 1.588      ;
; 0.975  ; ov5640_data:ov5640_data_inst|cmos_data_t[5]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.628      ; 1.857      ;
; 0.986  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.053      ; 1.251      ;
; 0.986  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.942      ; 2.182      ;
; 0.994  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.624      ; 1.872      ;
; 1.005  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                       ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.686      ; 1.903      ;
; 1.006  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.058      ; 1.276      ;
; 1.012  ; ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                                 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.058      ; 1.282      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                     ; Launch Clock                                                ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.147 ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.338      ; 0.764      ;
; -0.147 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.338      ; 0.764      ;
; 0.335  ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.338      ; 0.746      ;
; 0.335  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.338      ; 0.746      ;
; 0.465  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.483  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.776      ;
; 0.744  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.037      ;
; 0.747  ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.749  ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.042      ;
; 0.749  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.042      ;
; 0.764  ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.938  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.231      ;
; 0.945  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.238      ;
; 0.946  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.239      ;
; 1.099  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.392      ;
; 1.101  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.394      ;
; 1.108  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.401      ;
; 1.109  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.402      ;
; 1.110  ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.403      ;
; 1.110  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.403      ;
; 1.117  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.410      ;
; 1.118  ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.411      ;
; 1.119  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.412      ;
; 1.232  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.525      ;
; 1.232  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.525      ;
; 1.241  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.534      ;
; 1.241  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.534      ;
; 1.248  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.541      ;
; 1.249  ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.542      ;
; 1.249  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.542      ;
; 1.250  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.543      ;
; 1.257  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.550      ;
; 1.258  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.551      ;
; 1.293  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.586      ;
; 1.300  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.593      ;
; 1.301  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.594      ;
; 1.370  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.663      ;
; 1.372  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.665      ;
; 1.372  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.665      ;
; 1.379  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.672      ;
; 1.381  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.674      ;
; 1.388  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.681      ;
; 1.388  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.681      ;
; 1.389  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 1.696      ;
; 1.389  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.682      ;
; 1.397  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.690      ;
; 1.397  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.690      ;
; 1.433  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.726      ;
; 1.434  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.727      ;
; 1.470  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.763      ;
; 1.477  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.770      ;
; 1.510  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.803      ;
; 1.512  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.805      ;
; 1.519  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.812      ;
; 1.528  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.821      ;
; 1.528  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.821      ;
; 1.537  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.830      ;
; 1.627  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.920      ;
; 1.634  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.927      ;
; 1.635  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.928      ;
; 1.640  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.933      ;
; 1.647  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.940      ;
; 1.648  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.941      ;
; 1.650  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.943      ;
; 1.668  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.961      ;
; 1.729  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.022      ;
; 1.736  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.029      ;
; 1.744  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.051      ;
; 1.767  ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.060      ;
; 1.774  ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.067      ;
; 1.775  ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.068      ;
; 1.793  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.086      ;
; 1.800  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.093      ;
; 1.801  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.094      ;
; 1.985  ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.278      ;
; 1.992  ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.285      ;
; 1.993  ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.286      ;
; 2.002  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.309      ;
; 2.078  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.385      ;
; 2.091  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.398      ;
; 2.185  ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.478      ;
; 2.192  ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.485      ;
; 2.192  ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.485      ;
; 2.218  ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.525      ;
; 2.244  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.551      ;
; 2.279  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.586      ;
; 2.436  ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.743      ;
; 2.601  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.885      ;
; 2.650  ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 2.957      ;
; 2.682  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.966      ;
; 3.145  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 3.429      ;
; 3.226  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 3.510      ;
; 3.306  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 3.607      ;
; 3.306  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 3.607      ;
; 3.306  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 3.607      ;
; 3.306  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 3.607      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i2c_dri:i2c_dri_inst|dri_clk'                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                       ; Launch Clock                                         ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------------------+--------------+------------+------------+
; -0.129 ; picture_size:picture_size_inst|cmos_h_pixel[9]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.528      ; 2.181      ;
; 0.035  ; picture_size:picture_size_inst|cmos_h_pixel[9]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.527      ; 2.344      ;
; 0.047  ; picture_size:picture_size_inst|cmos_h_pixel[9]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.528      ; 2.357      ;
; 0.058  ; picture_size:picture_size_inst|cmos_h_pixel[9]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.533      ; 2.373      ;
; 0.189  ; picture_size:picture_size_inst|cmos_h_pixel[7]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.528      ; 2.499      ;
; 0.199  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.550      ; 2.531      ;
; 0.241  ; picture_size:picture_size_inst|cmos_h_pixel[7]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.527      ; 2.550      ;
; 0.253  ; picture_size:picture_size_inst|cmos_h_pixel[7]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.527      ; 2.562      ;
; 0.276  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.528      ; 2.586      ;
; 0.454  ; ov5640_cfg:ov5640_cfg_inst|init_done                  ; ov5640_cfg:ov5640_cfg_inst|init_done          ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; i2c_dri:i2c_dri_inst|sda_dir                          ; i2c_dri:i2c_dri_inst|sda_dir                  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; i2c_dri:i2c_dri_inst|i2c_done                         ; i2c_dri:i2c_dri_inst|i2c_done                 ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; i2c_dri:i2c_dri_inst|cur_state.st_idle                ; i2c_dri:i2c_dri_inst|cur_state.st_idle        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl                  ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl          ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.536  ; i2c_dri:i2c_dri_inst|cur_state.st_idle                ; i2c_dri:i2c_dri_inst|i2c_done                 ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 0.828      ;
; 0.625  ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl                  ; i2c_dri:i2c_dri_inst|wr_flag                  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 0.917      ;
; 0.669  ; i2c_dri:i2c_dri_inst|i2c_done                         ; ov5640_cfg:ov5640_cfg_inst|i2c_exec           ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 0.961      ;
; 0.679  ; i2c_dri:i2c_dri_inst|cur_state.st_addr8               ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 0.971      ;
; 0.723  ; i2c_dri:i2c_dri_inst|cur_state.st_addr16              ; i2c_dri:i2c_dri_inst|cur_state.st_addr8       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.015      ;
; 0.740  ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd             ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.032      ;
; 0.740  ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr              ; i2c_dri:i2c_dri_inst|cur_state.st_addr16      ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.032      ;
; 0.746  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.037      ;
; 0.746  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.037      ;
; 0.746  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.037      ;
; 0.748  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.039      ;
; 0.749  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.040      ;
; 0.757  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.048      ;
; 0.768  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.059      ;
; 0.770  ; i2c_dri:i2c_dri_inst|cnt[5]                           ; i2c_dri:i2c_dri_inst|cnt[5]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.098      ; 1.080      ;
; 0.774  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.065      ;
; 0.774  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.065      ;
; 0.775  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.066      ;
; 0.776  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.067      ;
; 0.784  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.075      ;
; 0.792  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.083      ;
; 0.793  ; i2c_dri:i2c_dri_inst|cnt[0]                           ; i2c_dri:i2c_dri_inst|cnt[0]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.098      ; 1.103      ;
; 0.795  ; i2c_dri:i2c_dri_inst|cnt[6]                           ; i2c_dri:i2c_dri_inst|cnt[6]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.086      ;
; 0.803  ; ov5640_cfg:ov5640_cfg_inst|i2c_exec                   ; i2c_dri:i2c_dri_inst|cur_state.st_idle        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.095      ;
; 0.805  ; i2c_dri:i2c_dri_inst|cnt[2]                           ; i2c_dri:i2c_dri_inst|cnt[2]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.096      ;
; 0.805  ; i2c_dri:i2c_dri_inst|cnt[3]                           ; i2c_dri:i2c_dri_inst|cnt[3]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.096      ;
; 0.809  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.100      ;
; 0.811  ; i2c_dri:i2c_dri_inst|cnt[1]                           ; i2c_dri:i2c_dri_inst|cnt[1]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.102      ;
; 0.816  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.107      ;
; 0.818  ; i2c_dri:i2c_dri_inst|cnt[3]                           ; i2c_dri:i2c_dri_inst|cnt[5]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.551      ; 1.581      ;
; 0.824  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.115      ;
; 0.832  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.123      ;
; 0.834  ; i2c_dri:i2c_dri_inst|cnt[2]                           ; i2c_dri:i2c_dri_inst|cnt[5]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.551      ; 1.597      ;
; 0.849  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.140      ;
; 0.872  ; i2c_dri:i2c_dri_inst|cnt[4]                           ; i2c_dri:i2c_dri_inst|cnt[5]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.551      ; 1.635      ;
; 0.919  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.583      ; 1.714      ;
; 0.954  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.246      ;
; 0.964  ; i2c_dri:i2c_dri_inst|cnt[1]                           ; i2c_dri:i2c_dri_inst|cnt[5]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.551      ; 1.727      ;
; 0.999  ; i2c_dri:i2c_dri_inst|cnt[6]                           ; i2c_dri:i2c_dri_inst|cnt[0]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.551      ; 1.762      ;
; 0.999  ; i2c_dri:i2c_dri_inst|cnt[6]                           ; i2c_dri:i2c_dri_inst|cnt[5]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.551      ; 1.762      ;
; 1.005  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.296      ;
; 1.009  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.300      ;
; 1.015  ; i2c_dri:i2c_dri_inst|cnt[4]                           ; i2c_dri:i2c_dri_inst|cnt[4]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.306      ;
; 1.016  ; ov5640_cfg:ov5640_cfg_inst|i2c_data[17]               ; i2c_dri:i2c_dri_inst|addr_t[9]                ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.098      ; 1.326      ;
; 1.047  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.583      ; 1.842      ;
; 1.054  ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd             ; i2c_dri:i2c_dri_inst|cur_state.st_stop        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.061      ; 1.327      ;
; 1.065  ; i2c_dri:i2c_dri_inst|cur_state.st_addr8               ; i2c_dri:i2c_dri_inst|sda_out                  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.592      ; 1.869      ;
; 1.100  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.392      ;
; 1.100  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.391      ;
; 1.101  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.392      ;
; 1.101  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.392      ;
; 1.109  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.400      ;
; 1.110  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.401      ;
; 1.111  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.402      ;
; 1.118  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.409      ;
; 1.119  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.410      ;
; 1.127  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.418      ;
; 1.128  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.419      ;
; 1.129  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.420      ;
; 1.135  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.426      ;
; 1.136  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.427      ;
; 1.137  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.428      ;
; 1.144  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.435      ;
; 1.146  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.437      ;
; 1.151  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.442      ;
; 1.159  ; i2c_dri:i2c_dri_inst|cnt[3]                           ; i2c_dri:i2c_dri_inst|cnt[4]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.450      ;
; 1.160  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.451      ;
; 1.165  ; i2c_dri:i2c_dri_inst|cnt[1]                           ; i2c_dri:i2c_dri_inst|cnt[2]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.456      ;
; 1.166  ; i2c_dri:i2c_dri_inst|cnt[2]                           ; i2c_dri:i2c_dri_inst|cnt[3]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.457      ;
; 1.167  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.458      ;
; 1.168  ; i2c_dri:i2c_dri_inst|cnt[3]                           ; i2c_dri:i2c_dri_inst|cnt[0]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.551      ; 1.931      ;
; 1.173  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[13]       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.605      ; 1.990      ;
; 1.175  ; i2c_dri:i2c_dri_inst|cnt[2]                           ; i2c_dri:i2c_dri_inst|cnt[4]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.466      ;
; 1.176  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.467      ;
; 1.177  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.468      ;
; 1.180  ; i2c_dri:i2c_dri_inst|cur_state.st_addr8               ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.080      ; 1.472      ;
; 1.186  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.477      ;
; 1.186  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.477      ;
; 1.203  ; i2c_dri:i2c_dri_inst|sda_out                          ; i2c_dri:i2c_dri_inst|sda_out                  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.101      ; 1.516      ;
; 1.210  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.501      ;
; 1.219  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.510      ;
; 1.226  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[3]        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.551      ; 1.989      ;
; 1.231  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.522      ;
; 1.232  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.523      ;
; 1.232  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.079      ; 1.523      ;
+--------+-------------------------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_clk'                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; bluetooth:bluetooth_inst|k210_ypos[0]                             ; bluetooth:bluetooth_inst|k210_ypos[0]                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; bluetooth:bluetooth_inst|byte_cnt[2]                              ; bluetooth:bluetooth_inst|byte_cnt[2]                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; bluetooth:bluetooth_inst|byte_cnt[1]                              ; bluetooth:bluetooth_inst|byte_cnt[1]                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; bluetooth:bluetooth_inst|byte_cnt[0]                              ; bluetooth:bluetooth_inst|byte_cnt[0]                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|work_en             ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|work_en                ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|tx                  ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|tx                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|bit_cnt[0]          ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|bit_cnt[0]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|bit_cnt[2]          ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|bit_cnt[2]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|bit_cnt[1]          ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|bit_cnt[1]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|bit_cnt[3]          ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|bit_cnt[3]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|work_en             ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|work_en                ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|bit_cnt[3]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|bit_cnt[3]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.758      ;
; 0.489 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[18]  ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[18]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 0.802      ;
; 0.508 ; servo_dri:servo_dri_inst|k210_x_duty_cycle[17]                    ; servo_dri:servo_dri_inst|k210_x_duty_cycle[17]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; servo_dri:servo_dri_inst|period_cnt[20]                           ; servo_dri:servo_dri_inst|period_cnt[20]                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[12]        ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[12]           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; servo_dri:servo_dri_inst|y_duty_cycle[17]                         ; servo_dri:servo_dri_inst|y_duty_cycle[17]                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.803      ;
; 0.511 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_reg2             ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_reg3                ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.805      ;
; 0.517 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|bit_flag            ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|bit_cnt[0]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.811      ;
; 0.524 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[2]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[1]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.818      ;
; 0.525 ; servo_dri:servo_dri_inst|k210_y_duty_cycle[17]                    ; servo_dri:servo_dri_inst|k210_y_duty_cycle[17]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.819      ;
; 0.527 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|work_en             ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|bit_cnt[0]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.820      ;
; 0.540 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|bit_cnt[0]          ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|bit_cnt[1]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.833      ;
; 0.651 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_reg3             ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|start_nedge            ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.945      ;
; 0.665 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[3]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[2]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.959      ;
; 0.699 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[0]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|po_data[0]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.993      ;
; 0.703 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[5]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|po_data[5]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.997      ;
; 0.705 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[6]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|po_data[6]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.999      ;
; 0.707 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[7]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[6]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.001      ;
; 0.708 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[5]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[4]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.002      ;
; 0.708 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[6]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[5]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.002      ;
; 0.708 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[7]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|po_data[7]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.002      ;
; 0.713 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_reg1             ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_reg2                ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.006      ;
; 0.722 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[12]        ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|bit_flag               ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.016      ;
; 0.727 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce[15] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce_d0[15] ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.019      ;
; 0.727 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[1]   ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[1]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 1.041      ;
; 0.730 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[4]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[3]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.024      ;
; 0.737 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[8]   ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb[8]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.029      ;
; 0.739 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[8]   ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[8]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 1.053      ;
; 0.742 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[10]  ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[10]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.055      ;
; 0.742 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb[8]         ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[1]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.034      ;
; 0.743 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[7]   ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[7]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 1.057      ;
; 0.744 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[13]  ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[13]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[16]  ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[16]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb[13]        ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb_reduce[4]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|bit_cnt[2]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|bit_cnt[2]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|bit_cnt[1]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|bit_cnt[1]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.038      ;
; 0.745 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[11]  ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[11]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.058      ;
; 0.745 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb[13]        ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb_reduce[6]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[15]  ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[15]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.058      ;
; 0.745 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[1]         ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[1]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[18]  ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[18]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.059      ;
; 0.746 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[0]   ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[0]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.059      ;
; 0.746 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb[15]        ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[8]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[7]         ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[7]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb[16]        ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb_reduce[9]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.041      ;
; 0.747 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb[16]        ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb_reduce[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.041      ;
; 0.747 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb[12]        ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb_reduce[5]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.041      ;
; 0.747 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb[15]        ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[6]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_reg2             ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|start_nedge            ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.041      ;
; 0.748 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb[12]        ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb_reduce[3]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.042      ;
; 0.748 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[4]   ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[4]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 1.062      ;
; 0.749 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb[14]        ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.041      ;
; 0.749 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[8]         ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[8]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.042      ;
; 0.750 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb[14]        ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[5]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.042      ;
; 0.751 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[5]   ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[5]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 1.065      ;
; 0.753 ; servo_dri:servo_dri_inst|x_duty_cycle[2]                          ; servo_dri:servo_dri_inst|x_duty_cycle[2]                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.066      ;
; 0.753 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[3]         ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[3]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.046      ;
; 0.755 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[17]  ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[17]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.068      ;
; 0.755 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[2]         ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[2]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.048      ;
; 0.755 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[5]         ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[5]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.048      ;
; 0.755 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[4]         ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[4]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.048      ;
; 0.757 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[12]  ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[12]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.070      ;
; 0.758 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[14]  ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[14]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.071      ;
; 0.760 ; servo_dri:servo_dri_inst|period_cnt[15]                           ; servo_dri:servo_dri_inst|period_cnt[15]                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; servo_dri:servo_dri_inst|period_cnt[13]                           ; servo_dri:servo_dri_inst|period_cnt[13]                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; servo_dri:servo_dri_inst|period_cnt[11]                           ; servo_dri:servo_dri_inst|period_cnt[11]                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; servo_dri:servo_dri_inst|k210_x_duty_cycle[11]                    ; servo_dri:servo_dri_inst|k210_x_duty_cycle[11]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; servo_dri:servo_dri_inst|y_duty_cycle[7]                          ; servo_dri:servo_dri_inst|y_duty_cycle[7]                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[3]         ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[3]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; servo_dri:servo_dri_inst|k210_x_duty_cycle[1]                     ; servo_dri:servo_dri_inst|k210_x_duty_cycle[1]                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; servo_dri:servo_dri_inst|y_duty_cycle[3]                          ; servo_dri:servo_dri_inst|y_duty_cycle[3]                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; servo_dri:servo_dri_inst|y_duty_cycle[6]                          ; servo_dri:servo_dri_inst|y_duty_cycle[6]                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; servo_dri:servo_dri_inst|y_duty_cycle[8]                          ; servo_dri:servo_dri_inst|y_duty_cycle[8]                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; servo_dri:servo_dri_inst|y_duty_cycle[15]                         ; servo_dri:servo_dri_inst|y_duty_cycle[15]                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; servo_dri:servo_dri_inst|x_duty_cycle[3]                          ; servo_dri:servo_dri_inst|x_duty_cycle[3]                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; servo_dri:servo_dri_inst|period_cnt[10]                           ; servo_dri:servo_dri_inst|period_cnt[10]                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[1]         ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[1]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[11]        ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[11]           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[9]         ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[9]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[11]        ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[11]           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[2]   ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[2]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb[14]        ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb_reduce[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; servo_dri:servo_dri_inst|k210_y_duty_cycle[1]                     ; servo_dri:servo_dri_inst|k210_y_duty_cycle[1]                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; servo_dri:servo_dri_inst|k210_x_duty_cycle[8]                     ; servo_dri:servo_dri_inst|k210_x_duty_cycle[8]                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; servo_dri:servo_dri_inst|y_duty_cycle[14]                         ; servo_dri:servo_dri_inst|y_duty_cycle[14]                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; servo_dri:servo_dri_inst|y_duty_cycle[13]                         ; servo_dri:servo_dri_inst|y_duty_cycle[13]                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; servo_dri:servo_dri_inst|period_cnt[12]                           ; servo_dri:servo_dri_inst|period_cnt[12]                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; servo_dri:servo_dri_inst|period_cnt[4]                            ; servo_dri:servo_dri_inst|period_cnt[4]                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[8]         ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[8]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.057      ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.473 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.207      ;
; 0.486 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.778      ;
; 0.486 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.779      ;
; 0.492 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.784      ;
; 0.493 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.220      ;
; 0.494 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.786      ;
; 0.500 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.792      ;
; 0.500 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.792      ;
; 0.504 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.797      ;
; 0.518 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.811      ;
; 0.519 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.811      ;
; 0.532 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.825      ;
; 0.534 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.826      ;
; 0.542 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.834      ;
; 0.546 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.838      ;
; 0.547 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.839      ;
; 0.550 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.842      ;
; 0.551 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.843      ;
; 0.556 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.848      ;
; 0.563 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.855      ;
; 0.566 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.216      ;
; 0.568 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.860      ;
; 0.580 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.230      ;
; 0.581 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.873      ;
; 0.622 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.355      ;
; 0.622 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.355      ;
; 0.624 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.917      ;
; 0.625 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.275      ;
; 0.631 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.363      ;
; 0.641 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.642 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[6]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.934      ;
; 0.642 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.934      ;
; 0.643 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.935      ;
; 0.644 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.377      ;
; 0.646 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.938      ;
; 0.656 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.389      ;
; 0.658 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.391      ;
; 0.658 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.391      ;
; 0.661 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.394      ;
; 0.662 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[9]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.955      ;
; 0.664 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.397      ;
; 0.668 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.961      ;
; 0.670 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.403      ;
; 0.674 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.407      ;
; 0.675 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.409      ;
; 0.678 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.970      ;
; 0.681 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.974      ;
; 0.686 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.419      ;
; 0.688 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.611      ; 1.511      ;
; 0.691 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.984      ;
; 0.697 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.989      ;
; 0.705 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.432      ;
; 0.706 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.999      ;
; 0.716 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.008      ;
; 0.718 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.444      ;
; 0.718 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.010      ;
; 0.720 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.013      ;
; 0.722 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.015      ;
; 0.723 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.016      ;
; 0.725 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.018      ;
; 0.731 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.024      ;
; 0.733 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.026      ;
; 0.739 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.742 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.744 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                          ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[0]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -2.677 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.216      ; 3.384      ;
; -2.677 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|frame_val_flag  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.216      ; 3.384      ;
; -2.673 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|byte_flag       ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.081     ; 3.083      ;
; -2.673 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.081     ; 3.083      ;
; -2.673 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.081     ; 3.083      ;
; -2.673 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.081     ; 3.083      ;
; -2.673 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.081     ; 3.083      ;
; -2.647 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.264      ; 3.402      ;
; -2.647 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.264      ; 3.402      ;
; -2.647 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.264      ; 3.402      ;
; -2.647 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.264      ; 3.402      ;
; -2.606 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.014     ; 3.083      ;
; -2.606 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.014     ; 3.083      ;
; -2.606 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.014     ; 3.083      ;
; -2.606 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.014     ; 3.083      ;
; -2.606 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.014     ; 3.083      ;
; -2.606 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.014     ; 3.083      ;
; -2.606 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.014     ; 3.083      ;
; -2.606 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.014     ; 3.083      ;
; -2.554 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.357      ; 3.402      ;
; -2.554 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.357      ; 3.402      ;
; -2.554 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.357      ; 3.402      ;
; -2.554 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.357      ; 3.402      ;
; -2.554 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.357      ; 3.402      ;
; -2.554 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.357      ; 3.402      ;
; -2.554 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.357      ; 3.402      ;
; -2.554 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.357      ; 3.402      ;
; -2.511 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.294      ; 3.296      ;
; -2.511 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.294      ; 3.296      ;
; -2.511 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.294      ; 3.296      ;
; -2.511 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.294      ; 3.296      ;
; -2.511 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.294      ; 3.296      ;
; -2.511 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.294      ; 3.296      ;
; -0.936 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.322      ; 4.169      ;
; -0.936 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.322      ; 4.169      ;
; -0.932 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.025      ; 3.868      ;
; -0.932 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.025      ; 3.868      ;
; -0.932 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.025      ; 3.868      ;
; -0.932 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.025      ; 3.868      ;
; -0.932 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.025      ; 3.868      ;
; -0.906 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.370      ; 4.187      ;
; -0.906 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.370      ; 4.187      ;
; -0.906 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.370      ; 4.187      ;
; -0.906 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.370      ; 4.187      ;
; -0.865 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.092      ; 3.868      ;
; -0.865 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.092      ; 3.868      ;
; -0.865 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.092      ; 3.868      ;
; -0.865 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.092      ; 3.868      ;
; -0.865 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.092      ; 3.868      ;
; -0.865 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.092      ; 3.868      ;
; -0.865 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.092      ; 3.868      ;
; -0.865 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.092      ; 3.868      ;
; -0.817 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.322      ; 4.050      ;
; -0.817 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.322      ; 4.050      ;
; -0.813 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.463      ; 4.187      ;
; -0.813 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.463      ; 4.187      ;
; -0.813 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.463      ; 4.187      ;
; -0.813 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.463      ; 4.187      ;
; -0.813 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.463      ; 4.187      ;
; -0.813 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.463      ; 4.187      ;
; -0.813 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.463      ; 4.187      ;
; -0.813 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.463      ; 4.187      ;
; -0.813 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.025      ; 3.749      ;
; -0.813 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.025      ; 3.749      ;
; -0.813 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.025      ; 3.749      ;
; -0.813 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.025      ; 3.749      ;
; -0.813 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.025      ; 3.749      ;
; -0.787 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.370      ; 4.068      ;
; -0.787 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.370      ; 4.068      ;
; -0.787 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.370      ; 4.068      ;
; -0.787 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.370      ; 4.068      ;
; -0.770 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.400      ; 4.081      ;
; -0.770 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.400      ; 4.081      ;
; -0.770 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.400      ; 4.081      ;
; -0.770 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.400      ; 4.081      ;
; -0.770 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.400      ; 4.081      ;
; -0.770 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.400      ; 4.081      ;
; -0.746 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.092      ; 3.749      ;
; -0.746 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.092      ; 3.749      ;
; -0.746 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.092      ; 3.749      ;
; -0.746 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.092      ; 3.749      ;
; -0.746 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.092      ; 3.749      ;
; -0.746 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.092      ; 3.749      ;
; -0.746 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.092      ; 3.749      ;
; -0.746 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.092      ; 3.749      ;
; -0.694 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.463      ; 4.068      ;
; -0.694 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.463      ; 4.068      ;
; -0.694 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.463      ; 4.068      ;
; -0.694 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.463      ; 4.068      ;
; -0.694 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.463      ; 4.068      ;
; -0.694 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.463      ; 4.068      ;
; -0.694 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.463      ; 4.068      ;
; -0.694 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.463      ; 4.068      ;
; -0.651 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.400      ; 3.962      ;
; -0.651 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.400      ; 3.962      ;
; -0.651 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.400      ; 3.962      ;
; -0.651 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.400      ; 3.962      ;
; -0.651 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.400      ; 3.962      ;
; -0.651 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.400      ; 3.962      ;
; -0.640 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.322      ; 3.873      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -0.241 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.350      ; 3.092      ;
; -0.241 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.350      ; 3.092      ;
; -0.241 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.350      ; 3.092      ;
; -0.241 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.350      ; 3.092      ;
; -0.167 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.351      ; 3.019      ;
; -0.167 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.351      ; 3.019      ;
; -0.167 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.351      ; 3.019      ;
; -0.167 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.351      ; 3.019      ;
; -0.167 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.351      ; 3.019      ;
; -0.167 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.351      ; 3.019      ;
; -0.167 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.351      ; 3.019      ;
; -0.167 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.351      ; 3.019      ;
; -0.167 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.351      ; 3.019      ;
; -0.167 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.351      ; 3.019      ;
; -0.167 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.351      ; 3.019      ;
; -0.167 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.351      ; 3.019      ;
; -0.167 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.351      ; 3.019      ;
; -0.153 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.347      ; 3.001      ;
; -0.153 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.347      ; 3.001      ;
; -0.153 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.347      ; 3.001      ;
; -0.153 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.347      ; 3.001      ;
; -0.153 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.347      ; 3.001      ;
; -0.153 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.347      ; 3.001      ;
; -0.153 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.347      ; 3.001      ;
; -0.153 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.347      ; 3.001      ;
; -0.153 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.347      ; 3.001      ;
; -0.153 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.347      ; 3.001      ;
; -0.143 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.366      ; 3.010      ;
; -0.131 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.351      ; 2.983      ;
; -0.131 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.351      ; 2.983      ;
; -0.131 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.351      ; 2.983      ;
; -0.131 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.351      ; 2.983      ;
; -0.131 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.351      ; 2.983      ;
; -0.131 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.351      ; 2.983      ;
; -0.131 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.351      ; 2.983      ;
; -0.131 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.351      ; 2.983      ;
; -0.131 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.351      ; 2.983      ;
; -0.131 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.351      ; 2.983      ;
; -0.091 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.346      ; 2.938      ;
; 1.500  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.456      ; 3.877      ;
; 1.500  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.456      ; 3.877      ;
; 1.500  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.456      ; 3.877      ;
; 1.500  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.456      ; 3.877      ;
; 1.574  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.804      ;
; 1.574  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.804      ;
; 1.574  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.804      ;
; 1.574  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.804      ;
; 1.574  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.804      ;
; 1.574  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.804      ;
; 1.574  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.804      ;
; 1.574  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.804      ;
; 1.574  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.804      ;
; 1.574  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.804      ;
; 1.574  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.804      ;
; 1.574  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.804      ;
; 1.574  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.804      ;
; 1.588  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.453      ; 3.786      ;
; 1.588  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.453      ; 3.786      ;
; 1.588  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.453      ; 3.786      ;
; 1.588  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.453      ; 3.786      ;
; 1.588  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.453      ; 3.786      ;
; 1.588  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.453      ; 3.786      ;
; 1.588  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.453      ; 3.786      ;
; 1.588  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.453      ; 3.786      ;
; 1.588  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.453      ; 3.786      ;
; 1.588  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.453      ; 3.786      ;
; 1.598  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.472      ; 3.795      ;
; 1.610  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.768      ;
; 1.610  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.768      ;
; 1.610  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.768      ;
; 1.610  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.768      ;
; 1.610  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.768      ;
; 1.610  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.768      ;
; 1.610  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.768      ;
; 1.610  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.768      ;
; 1.610  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.768      ;
; 1.610  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.768      ;
; 1.619  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.456      ; 3.758      ;
; 1.619  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.456      ; 3.758      ;
; 1.619  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.456      ; 3.758      ;
; 1.619  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.456      ; 3.758      ;
; 1.650  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.452      ; 3.723      ;
; 1.693  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.685      ;
; 1.693  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.685      ;
; 1.693  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.685      ;
; 1.693  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.685      ;
; 1.693  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.685      ;
; 1.693  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.685      ;
; 1.693  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.685      ;
; 1.693  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.685      ;
; 1.693  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.685      ;
; 1.693  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.685      ;
; 1.693  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.685      ;
; 1.693  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.685      ;
; 1.693  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.457      ; 3.685      ;
; 1.707  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.453      ; 3.667      ;
; 1.707  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.453      ; 3.667      ;
; 1.707  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.453      ; 3.667      ;
; 1.707  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.453      ; 3.667      ;
; 1.707  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.453      ; 3.667      ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -2.248 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.165      ; 3.199      ;
; -2.218 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.234      ;
; -2.218 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.234      ;
; -2.218 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.234      ;
; -2.218 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.234      ;
; -2.218 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.234      ;
; -2.218 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.234      ;
; -2.218 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.234      ;
; -2.218 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.234      ;
; -2.218 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.234      ;
; -2.218 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.234      ;
; -2.202 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.187      ; 3.267      ;
; -2.199 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.254      ;
; -2.199 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.254      ;
; -2.199 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.254      ;
; -2.199 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.254      ;
; -2.199 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.254      ;
; -2.199 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.254      ;
; -2.199 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.254      ;
; -2.199 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.254      ;
; -2.199 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.254      ;
; -2.199 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.254      ;
; -2.199 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.254      ;
; -2.199 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.254      ;
; -2.199 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.254      ;
; -2.198 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.166      ; 3.250      ;
; -2.198 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.166      ; 3.250      ;
; -2.198 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.166      ; 3.250      ;
; -2.198 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.166      ; 3.250      ;
; -2.198 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.166      ; 3.250      ;
; -2.198 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.166      ; 3.250      ;
; -2.198 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.166      ; 3.250      ;
; -2.198 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.166      ; 3.250      ;
; -2.198 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.166      ; 3.250      ;
; -2.198 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.166      ; 3.250      ;
; -2.123 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.329      ;
; -2.123 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.329      ;
; -2.123 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.329      ;
; -2.123 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.329      ;
; -2.106 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.165      ; 3.341      ;
; -2.076 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.376      ;
; -2.076 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.376      ;
; -2.076 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.376      ;
; -2.076 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.376      ;
; -2.076 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.376      ;
; -2.076 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.376      ;
; -2.076 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.376      ;
; -2.076 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.376      ;
; -2.076 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.376      ;
; -2.076 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.376      ;
; -2.060 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.187      ; 3.409      ;
; -2.057 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.396      ;
; -2.057 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.396      ;
; -2.057 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.396      ;
; -2.057 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.396      ;
; -2.057 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.396      ;
; -2.057 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.396      ;
; -2.057 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.396      ;
; -2.057 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.396      ;
; -2.057 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.396      ;
; -2.057 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.396      ;
; -2.057 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.396      ;
; -2.057 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.396      ;
; -2.057 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.396      ;
; -2.056 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.166      ; 3.392      ;
; -2.056 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.166      ; 3.392      ;
; -2.056 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.166      ; 3.392      ;
; -2.056 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.166      ; 3.392      ;
; -2.056 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.166      ; 3.392      ;
; -2.056 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.166      ; 3.392      ;
; -2.056 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.166      ; 3.392      ;
; -2.056 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.166      ; 3.392      ;
; -2.056 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.166      ; 3.392      ;
; -2.056 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.166      ; 3.392      ;
; -1.995 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.165      ; 3.452      ;
; -1.981 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.471      ;
; -1.981 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.471      ;
; -1.981 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.471      ;
; -1.981 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.471      ;
; -1.965 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.487      ;
; -1.965 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.487      ;
; -1.965 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.487      ;
; -1.965 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.487      ;
; -1.965 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.487      ;
; -1.965 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.487      ;
; -1.965 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.487      ;
; -1.965 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.487      ;
; -1.965 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.487      ;
; -1.965 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.170      ; 3.487      ;
; -1.949 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.187      ; 3.520      ;
; -1.946 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.507      ;
; -1.946 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.507      ;
; -1.946 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.507      ;
; -1.946 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.507      ;
; -1.946 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.507      ;
; -1.946 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.507      ;
; -1.946 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.507      ;
; -1.946 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.507      ;
; -1.946 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.507      ;
; -1.946 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 5.171      ; 3.507      ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cam_pclk'                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.265 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.941      ; 3.498      ;
; 0.265 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.941      ; 3.498      ;
; 0.265 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.941      ; 3.498      ;
; 0.265 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.941      ; 3.498      ;
; 0.265 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.941      ; 3.498      ;
; 0.265 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.941      ; 3.498      ;
; 0.299 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.006      ; 3.597      ;
; 0.299 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.006      ; 3.597      ;
; 0.299 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.006      ; 3.597      ;
; 0.299 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.006      ; 3.597      ;
; 0.299 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.006      ; 3.597      ;
; 0.299 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.006      ; 3.597      ;
; 0.299 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.006      ; 3.597      ;
; 0.299 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.006      ; 3.597      ;
; 0.396 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.909      ; 3.597      ;
; 0.396 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.909      ; 3.597      ;
; 0.396 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.909      ; 3.597      ;
; 0.396 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.909      ; 3.597      ;
; 0.407 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.941      ; 3.640      ;
; 0.407 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.941      ; 3.640      ;
; 0.407 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.941      ; 3.640      ;
; 0.407 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.941      ; 3.640      ;
; 0.407 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.941      ; 3.640      ;
; 0.407 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.941      ; 3.640      ;
; 0.420 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.859      ; 3.571      ;
; 0.420 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.859      ; 3.571      ;
; 0.428 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.619      ; 3.339      ;
; 0.428 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.619      ; 3.339      ;
; 0.428 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.619      ; 3.339      ;
; 0.428 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.619      ; 3.339      ;
; 0.428 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.619      ; 3.339      ;
; 0.428 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.619      ; 3.339      ;
; 0.428 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.619      ; 3.339      ;
; 0.428 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.619      ; 3.339      ;
; 0.441 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.006      ; 3.739      ;
; 0.441 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.006      ; 3.739      ;
; 0.441 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.006      ; 3.739      ;
; 0.441 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.006      ; 3.739      ;
; 0.441 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.006      ; 3.739      ;
; 0.441 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.006      ; 3.739      ;
; 0.441 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.006      ; 3.739      ;
; 0.441 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.006      ; 3.739      ;
; 0.497 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.550      ; 3.339      ;
; 0.497 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.550      ; 3.339      ;
; 0.497 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.550      ; 3.339      ;
; 0.497 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.550      ; 3.339      ;
; 0.497 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.550      ; 3.339      ;
; 0.518 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.941      ; 3.751      ;
; 0.518 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.941      ; 3.751      ;
; 0.518 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.941      ; 3.751      ;
; 0.518 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.941      ; 3.751      ;
; 0.518 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.941      ; 3.751      ;
; 0.518 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.941      ; 3.751      ;
; 0.538 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.909      ; 3.739      ;
; 0.538 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.909      ; 3.739      ;
; 0.538 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.909      ; 3.739      ;
; 0.538 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.909      ; 3.739      ;
; 0.552 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.006      ; 3.850      ;
; 0.552 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.006      ; 3.850      ;
; 0.552 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.006      ; 3.850      ;
; 0.552 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.006      ; 3.850      ;
; 0.552 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.006      ; 3.850      ;
; 0.552 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.006      ; 3.850      ;
; 0.552 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.006      ; 3.850      ;
; 0.552 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.006      ; 3.850      ;
; 0.562 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.859      ; 3.713      ;
; 0.562 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.859      ; 3.713      ;
; 0.570 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.619      ; 3.481      ;
; 0.570 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.619      ; 3.481      ;
; 0.570 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.619      ; 3.481      ;
; 0.570 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.619      ; 3.481      ;
; 0.570 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.619      ; 3.481      ;
; 0.570 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.619      ; 3.481      ;
; 0.570 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.619      ; 3.481      ;
; 0.570 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.619      ; 3.481      ;
; 0.639 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.550      ; 3.481      ;
; 0.639 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.550      ; 3.481      ;
; 0.639 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.550      ; 3.481      ;
; 0.639 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.550      ; 3.481      ;
; 0.639 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.550      ; 3.481      ;
; 0.649 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.909      ; 3.850      ;
; 0.649 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.909      ; 3.850      ;
; 0.649 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.909      ; 3.850      ;
; 0.649 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.909      ; 3.850      ;
; 0.673 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.859      ; 3.824      ;
; 0.673 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.859      ; 3.824      ;
; 0.681 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.619      ; 3.592      ;
; 0.681 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.619      ; 3.592      ;
; 0.681 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.619      ; 3.592      ;
; 0.681 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.619      ; 3.592      ;
; 0.681 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.619      ; 3.592      ;
; 0.681 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.619      ; 3.592      ;
; 0.681 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.619      ; 3.592      ;
; 0.681 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.619      ; 3.592      ;
; 0.750 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.550      ; 3.592      ;
; 0.750 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.550      ; 3.592      ;
; 0.750 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.550      ; 3.592      ;
; 0.750 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.550      ; 3.592      ;
; 0.750 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.550      ; 3.592      ;
; 2.708 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; -0.500       ; 0.528      ; 2.978      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------+-------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                                       ; Clock Edge ; Target                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------+-------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[16]                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[0]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[16]                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_datain_reg0      ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0                                                                ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|monoc                                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_de_d                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_hsync_d                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_vsync_d                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_flag                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[0]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[1]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[2]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[3]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[4]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[5]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[6]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[7]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[8]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_neg                                                                                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_pos                                                                                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_r1                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x[0]                                                                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x[1]                                                                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x[2]                                                                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x[3]                                                                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x[4]                                                                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x[5]                                                                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x[6]                                                                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x[7]                                                                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x[8]                                                                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x[9]                                                                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max[0]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max[1]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max[2]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max[3]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max[4]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max[5]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max[6]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max[7]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max[8]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max[9]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[0]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[1]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[2]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[3]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[4]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[5]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[6]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[7]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[8]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[9]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min[0]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min[1]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min[2]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min[3]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min[4]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min[5]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min[6]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min[7]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min[8]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min[9]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[0]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[1]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[2]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[3]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[4]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[5]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[6]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[7]                                                                                                                                                                                        ;
+--------+--------------+----------------+------------+-------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; cam_pclk ; Rise       ; cam_pclk                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[0]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[1]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[2]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[3]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[4]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[5]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[6]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[7]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[0]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[10]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[11]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[12]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[13]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[14]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[15]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[1]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[2]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[3]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[4]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[5]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[6]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[7]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[8]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[9]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                       ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                       ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                       ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                       ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                       ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                       ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                       ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[10]                                                                                                                                           ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[11]                                                                                                                                           ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[13]                                                                                                                                           ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[15]                                                                                                                                           ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[3]                                                                                                                                            ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[6]                                                                                                                                            ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[7]                                                                                                                                            ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[8]                                                                                                                                            ;
; 0.237  ; 0.472        ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 0.237  ; 0.472        ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; 0.239  ; 0.474        ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 0.240  ; 0.460        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ;
; 0.240  ; 0.460        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                       ;
; 0.240  ; 0.460        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                       ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'i2c_dri:i2c_dri_inst|dri_clk'                                                                             ;
+--------+--------------+----------------+------------------+------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+------------------------------+------------+-----------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[10]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[11]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[12]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[13]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[14]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[2]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[3]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[4]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[5]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[7]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[8]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[9]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[0]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[1]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[2]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[3]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[4]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[5]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[6]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_addr16      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_addr8       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_idle        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_stop        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[0]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[1]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[2]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[3]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[4]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[5]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[6]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[7]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|i2c_done                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|scl                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|sda_dir                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|sda_out                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|st_done                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|wr_flag                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[10]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[13]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[15]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[16]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[17]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[20]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[21]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[22]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[3]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_exec           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_done          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ;
; 0.240  ; 0.460        ; 0.220          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[15]       ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]        ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[21]       ;
; 0.242  ; 0.462        ; 0.220          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[10]               ;
; 0.242  ; 0.462        ; 0.220          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[11]               ;
; 0.242  ; 0.462        ; 0.220          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[12]               ;
; 0.242  ; 0.462        ; 0.220          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[13]               ;
; 0.242  ; 0.462        ; 0.220          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[14]               ;
; 0.242  ; 0.462        ; 0.220          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[8]                ;
; 0.242  ; 0.462        ; 0.220          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[9]                ;
; 0.242  ; 0.462        ; 0.220          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|st_done                  ;
+--------+--------------+----------------+------------------+------------------------------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                          ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                           ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                           ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                           ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                           ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[0]  ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2]  ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]  ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[0]                                                                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[2]                                                                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                          ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[10]                                                                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[11]                                                                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[13]                                                                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[15]                                                                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[1]                                                                                        ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[4]                                                                                        ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[5]                                                                                        ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[6]                                                                                        ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[4]  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[6]  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[7]  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[8]  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[5]                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[6]                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[7]                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[8]                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[9]                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                   ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                                   ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                   ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                             ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                             ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[3]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[4]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[12]                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[3]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[7]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[9]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|dri_clk                                               ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m                  ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt                ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                   ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                    ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                    ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                    ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                    ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                    ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                    ;
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[0]                                            ;
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                            ;
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                            ;
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[3]                                            ;
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[4]                                            ;
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                            ;
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                            ;
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                            ;
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                            ;
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[9]                                            ;
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                      ;
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[7]                             ;
; 9.721  ; 9.941        ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[9]                             ;
; 9.869  ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[0]                                            ;
; 9.869  ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                            ;
; 9.869  ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                            ;
; 9.869  ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[3]                                            ;
; 9.869  ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[4]                                            ;
; 9.869  ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                            ;
; 9.869  ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                            ;
; 9.869  ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                            ;
; 9.869  ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                            ;
; 9.869  ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[9]                                            ;
; 9.869  ; 10.057       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                      ;
; 9.870  ; 10.058       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[7]                             ;
; 9.870  ; 10.058       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[9]                             ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|dri_clk                                               ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m                  ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt                ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                   ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                    ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                    ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                    ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                    ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                    ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                    ;
; 9.967  ; 9.967        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 9.967  ; 9.967        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|dri_clk|clk                                                   ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|clk_12_5m|clk                                ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|clk_25m|clk                                  ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|div_4_cnt|clk                                ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[14]|clk                                 ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[1]|clk                                  ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[2]|clk                                  ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[6]|clk                                  ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[7]|clk                                  ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[8]|clk                                  ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[9]|clk                                  ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[0]|clk                                                ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[1]|clk                                                ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[2]|clk                                                ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[3]|clk                                                ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[4]|clk                                                ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[5]|clk                                                ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[6]|clk                                                ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[7]|clk                                                ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[8]|clk                                                ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[9]|clk                                                ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|rd_flag|clk                                    ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size_inst|cmos_h_pixel[7]|clk                                      ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size_inst|cmos_h_pixel[9]|clk                                      ;
; 10.009 ; 10.009       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[0]|clk                                                ;
; 10.009 ; 10.009       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[1]|clk                                                ;
; 10.009 ; 10.009       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[2]|clk                                                ;
; 10.009 ; 10.009       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[3]|clk                                                ;
; 10.009 ; 10.009       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[4]|clk                                                ;
; 10.009 ; 10.009       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[5]|clk                                                ;
; 10.009 ; 10.009       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[6]|clk                                                ;
; 10.009 ; 10.009       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[7]|clk                                                ;
; 10.009 ; 10.009       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[8]|clk                                                ;
; 10.009 ; 10.009       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[9]|clk                                                ;
; 10.009 ; 10.009       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|rd_flag|clk                                    ;
; 10.010 ; 10.010       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size_inst|cmos_h_pixel[7]|clk                                      ;
; 10.010 ; 10.010       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size_inst|cmos_h_pixel[9]|clk                                      ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|dri_clk|clk                                                   ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|clk_12_5m|clk                                ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|clk_25m|clk                                  ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|div_4_cnt|clk                                ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[14]|clk                                 ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[1]|clk                                  ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[2]|clk                                  ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[6]|clk                                  ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[7]|clk                                  ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[8]|clk                                  ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[9]|clk                                  ;
; 10.031 ; 10.031       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 10.031 ; 10.031       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                                  ;
+-------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                               ;
+-------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------+
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb[10]           ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb[11]           ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb[12]           ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb[13]           ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb[14]           ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb[15]           ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb[7]            ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb[8]            ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb[9]            ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb_reduce[0]     ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb_reduce[15]    ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb_reduce[1]     ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb_reduce[2]     ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb_reduce[3]     ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb_reduce[4]     ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb_reduce[5]     ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb_reduce[6]     ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb_reduce[7]     ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb_reduce[8]     ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_last_error[0]    ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_last_error[10]   ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_last_error[11]   ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_last_error[1]    ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_last_error[2]    ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_last_error[3]    ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_last_error[4]    ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_last_error[5]    ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_last_error[6]    ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_last_error[7]    ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_last_error[8]    ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_last_error[9]    ;
; 9.737 ; 9.925        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb[12]           ;
; 9.738 ; 9.926        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce[0]     ;
; 9.738 ; 9.926        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce[15]    ;
; 9.738 ; 9.926        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce[1]     ;
; 9.738 ; 9.926        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce[2]     ;
; 9.738 ; 9.926        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce[3]     ;
; 9.738 ; 9.926        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce[4]     ;
; 9.738 ; 9.926        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce[5]     ;
; 9.738 ; 9.926        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce[6]     ;
; 9.738 ; 9.926        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce[7]     ;
; 9.738 ; 9.926        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce[8]     ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|k210_y_duty_cycle[10]                       ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|k210_y_duty_cycle[11]                       ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|k210_y_duty_cycle[12]                       ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|k210_y_duty_cycle[13]                       ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|k210_y_duty_cycle[14]                       ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|k210_y_duty_cycle[15]                       ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|k210_y_duty_cycle[16]                       ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|k210_y_duty_cycle[17]                       ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|k210_y_duty_cycle[8]                        ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|k210_y_duty_cycle[9]                        ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb[13]           ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb[14]           ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb[15]           ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb[17]           ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb[18]           ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb[8]            ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[0]     ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[10]    ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[11]    ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[16]    ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[1]     ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[2]     ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[3]     ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[4]     ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[5]     ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[6]     ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[7]     ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[8]     ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[9]     ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce_d0[0]  ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce_d0[15] ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce_d0[1]  ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce_d0[2]  ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce_d0[3]  ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce_d0[4]  ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce_d0[5]  ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce_d0[6]  ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce_d0[7]  ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce_d0[8]  ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[10]                            ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[11]                            ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[12]                            ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[13]                            ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[14]                            ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[15]                            ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[16]                            ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[17]                            ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[9]                             ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[1]                             ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[2]                             ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[3]                             ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[4]                             ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[5]                             ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[6]                             ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[7]                             ;
; 9.739 ; 9.927        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|y_duty_cycle[8]                             ;
; 9.740 ; 9.928        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|k210_xpwm                                   ;
; 9.740 ; 9.928        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|k210_ypwm                                   ;
+-------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_data[*]     ; cam_pclk                                                    ; 3.240  ; 3.568  ; Rise       ; cam_pclk                                                    ;
;  cam_data[0]    ; cam_pclk                                                    ; 2.768  ; 3.084  ; Rise       ; cam_pclk                                                    ;
;  cam_data[1]    ; cam_pclk                                                    ; 2.971  ; 3.326  ; Rise       ; cam_pclk                                                    ;
;  cam_data[2]    ; cam_pclk                                                    ; 3.156  ; 3.401  ; Rise       ; cam_pclk                                                    ;
;  cam_data[3]    ; cam_pclk                                                    ; 3.029  ; 3.355  ; Rise       ; cam_pclk                                                    ;
;  cam_data[4]    ; cam_pclk                                                    ; 2.836  ; 3.201  ; Rise       ; cam_pclk                                                    ;
;  cam_data[5]    ; cam_pclk                                                    ; 3.240  ; 3.568  ; Rise       ; cam_pclk                                                    ;
;  cam_data[6]    ; cam_pclk                                                    ; 2.190  ; 2.502  ; Rise       ; cam_pclk                                                    ;
;  cam_data[7]    ; cam_pclk                                                    ; 2.148  ; 2.461  ; Rise       ; cam_pclk                                                    ;
; cam_href        ; cam_pclk                                                    ; 4.383  ; 4.523  ; Rise       ; cam_pclk                                                    ;
; cam_vsync       ; cam_pclk                                                    ; 1.779  ; 2.100  ; Rise       ; cam_pclk                                                    ;
; key_i[*]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.229  ; 0.313  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[0]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -0.307 ; -0.254 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[1]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -0.047 ; 0.026  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[2]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -0.053 ; 0.031  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[3]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.229  ; 0.313  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 5.437  ; 5.647  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 4.678  ; 4.994  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 5.274  ; 5.522  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 4.981  ; 5.223  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 4.698  ; 4.954  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 4.079  ; 4.396  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 4.081  ; 4.398  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 4.903  ; 5.238  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 4.676  ; 4.936  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 5.437  ; 5.647  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.942  ; 5.178  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.756  ; 4.990  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 4.883  ; 5.163  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.062  ; 4.385  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.081  ; 4.399  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 4.064  ; 4.388  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.526  ; 4.821  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sys_rst_n       ; sys_clk                                                     ; 6.332  ; 6.621  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; lcd_rgb[*]      ; sys_clk                                                     ; 7.124  ; 7.567  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[4]     ; sys_clk                                                     ; 7.124  ; 7.567  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[10]    ; sys_clk                                                     ; 6.687  ; 7.107  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[15]    ; sys_clk                                                     ; 6.427  ; 6.934  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; bluetooth_rx    ; sys_clk                                                     ; 2.269  ; 2.524  ; Rise       ; sys_clk                                                     ;
; sys_rst_n       ; sys_clk                                                     ; 1.719  ; 1.809  ; Rise       ; sys_clk                                                     ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                 ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_data[*]     ; cam_pclk                                                    ; -1.614 ; -1.901 ; Rise       ; cam_pclk                                                    ;
;  cam_data[0]    ; cam_pclk                                                    ; -2.265 ; -2.555 ; Rise       ; cam_pclk                                                    ;
;  cam_data[1]    ; cam_pclk                                                    ; -2.111 ; -2.427 ; Rise       ; cam_pclk                                                    ;
;  cam_data[2]    ; cam_pclk                                                    ; -2.599 ; -2.811 ; Rise       ; cam_pclk                                                    ;
;  cam_data[3]    ; cam_pclk                                                    ; -2.283 ; -2.574 ; Rise       ; cam_pclk                                                    ;
;  cam_data[4]    ; cam_pclk                                                    ; -2.328 ; -2.665 ; Rise       ; cam_pclk                                                    ;
;  cam_data[5]    ; cam_pclk                                                    ; -2.569 ; -2.852 ; Rise       ; cam_pclk                                                    ;
;  cam_data[6]    ; cam_pclk                                                    ; -1.655 ; -1.941 ; Rise       ; cam_pclk                                                    ;
;  cam_data[7]    ; cam_pclk                                                    ; -1.614 ; -1.901 ; Rise       ; cam_pclk                                                    ;
; cam_href        ; cam_pclk                                                    ; -1.774 ; -1.986 ; Rise       ; cam_pclk                                                    ;
; cam_vsync       ; cam_pclk                                                    ; -1.312 ; -1.623 ; Rise       ; cam_pclk                                                    ;
; key_i[*]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.173  ; 2.950  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[0]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.173  ; 2.950  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[1]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 2.896  ; 2.734  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[2]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 2.876  ; 2.679  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[3]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.586  ; 1.409  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; -3.292 ; -3.591 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; -3.880 ; -4.175 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; -4.474 ; -4.711 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; -4.192 ; -4.424 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; -3.903 ; -4.137 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; -3.310 ; -3.602 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; -3.311 ; -3.604 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; -4.113 ; -4.437 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; -3.883 ; -4.121 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; -4.614 ; -4.803 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; -4.154 ; -4.379 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; -3.960 ; -4.172 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; -4.097 ; -4.365 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; -3.292 ; -3.591 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; -3.311 ; -3.603 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; -3.295 ; -3.594 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; -3.756 ; -4.038 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sys_rst_n       ; sys_clk                                                     ; -5.462 ; -5.738 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; lcd_rgb[*]      ; sys_clk                                                     ; -4.804 ; -5.231 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[4]     ; sys_clk                                                     ; -5.469 ; -5.767 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[10]    ; sys_clk                                                     ; -5.049 ; -5.400 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[15]    ; sys_clk                                                     ; -4.804 ; -5.231 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; bluetooth_rx    ; sys_clk                                                     ; -1.783 ; -2.040 ; Rise       ; sys_clk                                                     ;
; sys_rst_n       ; sys_clk                                                     ; -0.171 ; -0.345 ; Rise       ; sys_clk                                                     ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                      ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_scl         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 7.827  ; 8.022  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 8.142  ; 8.298  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_de          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 11.657 ; 11.364 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_hs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 14.039 ; 14.281 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 6.034  ;        ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 11.214 ; 11.123 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.332 ; 10.198 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.387 ; 10.236 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.388 ; 10.287 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 11.214 ; 11.123 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.703 ; 10.557 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.385 ; 10.217 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.997  ; 9.891  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.028 ; 9.917  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.317 ; 10.176 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.512 ; 10.410 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.471 ; 10.329 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.319 ; 10.161 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.266 ; 10.092 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.266 ; 10.092 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.242 ; 10.080 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.955  ; 9.840  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_vs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 13.272 ; 13.434 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;        ; 6.052  ; Fall       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_addr[*]   ; sys_clk                                                     ; 8.247  ; 8.145  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[0]  ; sys_clk                                                     ; 5.607  ; 5.732  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[1]  ; sys_clk                                                     ; 5.441  ; 5.590  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[2]  ; sys_clk                                                     ; 5.132  ; 5.232  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[3]  ; sys_clk                                                     ; 4.851  ; 4.913  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[4]  ; sys_clk                                                     ; 5.488  ; 5.638  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[5]  ; sys_clk                                                     ; 5.726  ; 5.798  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[6]  ; sys_clk                                                     ; 5.336  ; 5.476  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[7]  ; sys_clk                                                     ; 5.555  ; 5.680  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[8]  ; sys_clk                                                     ; 5.603  ; 5.729  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[9]  ; sys_clk                                                     ; 5.551  ; 5.674  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[10] ; sys_clk                                                     ; 8.247  ; 8.145  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[11] ; sys_clk                                                     ; 5.565  ; 5.694  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[12] ; sys_clk                                                     ; 5.547  ; 5.681  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ba[*]     ; sys_clk                                                     ; 5.074  ; 5.177  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[0]    ; sys_clk                                                     ; 5.020  ; 5.115  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[1]    ; sys_clk                                                     ; 5.074  ; 5.177  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cas_n     ; sys_clk                                                     ; 4.831  ; 4.916  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cke       ; sys_clk                                                     ; 4.286  ; 4.275  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cs_n      ; sys_clk                                                     ; 4.351  ; 4.440  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_data[*]   ; sys_clk                                                     ; 7.492  ; 7.627  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 4.782  ; 4.673  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 4.738  ; 4.637  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 4.336  ; 4.272  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 4.385  ; 4.290  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 4.749  ; 4.623  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 7.492  ; 7.627  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 4.708  ; 4.587  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 4.347  ; 4.284  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 5.388  ; 5.314  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.091  ; 4.063  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 5.292  ; 5.174  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 5.285  ; 5.150  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.892  ; 4.807  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 5.238  ; 5.139  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 4.278  ; 4.267  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.903  ; 4.818  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ras_n     ; sys_clk                                                     ; 4.876  ; 5.036  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_we_n      ; sys_clk                                                     ; 4.653  ; 4.743  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_clk       ; sys_clk                                                     ; 1.145  ;        ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; sdram_clk       ; sys_clk                                                     ;        ; 1.043  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; lcd_pclk        ; sys_clk                                                     ; 7.458  ; 7.349  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; bluetooth_tx    ; sys_clk                                                     ; 7.748  ; 7.844  ; Rise       ; sys_clk                                                     ;
; k210_xpwm       ; sys_clk                                                     ; 7.523  ; 7.409  ; Rise       ; sys_clk                                                     ;
; k210_ypwm       ; sys_clk                                                     ; 7.499  ; 7.381  ; Rise       ; sys_clk                                                     ;
; x_pwm           ; sys_clk                                                     ; 8.457  ; 8.347  ; Rise       ; sys_clk                                                     ;
; y_pwm           ; sys_clk                                                     ; 9.612  ; 9.614  ; Rise       ; sys_clk                                                     ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                              ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_scl         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 7.521  ; 7.710  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 7.823  ; 7.974  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_de          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 11.137 ; 10.854 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_hs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 11.856 ; 12.045 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 5.751  ;        ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.503  ; 9.391  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.865  ; 9.735  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.917  ; 9.771  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.919  ; 9.819  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.710 ; 10.621 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.221 ; 10.078 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.915  ; 9.752  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.542  ; 9.439  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.573  ; 9.464  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.850  ; 9.713  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.038 ; 9.938  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.999  ; 9.860  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.852  ; 9.699  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.802  ; 9.633  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.801  ; 9.633  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.778  ; 9.621  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.503  ; 9.391  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_vs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.903 ; 11.059 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;        ; 5.752  ; Fall       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_addr[*]   ; sys_clk                                                     ; 4.273  ; 4.334  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[0]  ; sys_clk                                                     ; 4.999  ; 5.121  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[1]  ; sys_clk                                                     ; 4.839  ; 4.984  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[2]  ; sys_clk                                                     ; 4.543  ; 4.640  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[3]  ; sys_clk                                                     ; 4.273  ; 4.334  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[4]  ; sys_clk                                                     ; 4.885  ; 5.031  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[5]  ; sys_clk                                                     ; 5.114  ; 5.185  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[6]  ; sys_clk                                                     ; 4.735  ; 4.870  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[7]  ; sys_clk                                                     ; 4.952  ; 5.072  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[8]  ; sys_clk                                                     ; 4.998  ; 5.120  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[9]  ; sys_clk                                                     ; 4.948  ; 5.067  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[10] ; sys_clk                                                     ; 7.647  ; 7.541  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[11] ; sys_clk                                                     ; 4.962  ; 5.086  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[12] ; sys_clk                                                     ; 4.944  ; 5.073  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ba[*]     ; sys_clk                                                     ; 4.430  ; 4.523  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[0]    ; sys_clk                                                     ; 4.430  ; 4.523  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[1]    ; sys_clk                                                     ; 4.482  ; 4.582  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cas_n     ; sys_clk                                                     ; 4.257  ; 4.339  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cke       ; sys_clk                                                     ; 3.733  ; 3.722  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cs_n      ; sys_clk                                                     ; 3.792  ; 3.879  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_data[*]   ; sys_clk                                                     ; 3.538  ; 3.510  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 4.209  ; 4.103  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 4.161  ; 4.062  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 3.774  ; 3.711  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 3.821  ; 3.729  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 4.171  ; 4.049  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 6.915  ; 7.052  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 4.136  ; 4.019  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 3.786  ; 3.724  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 4.792  ; 4.719  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 3.538  ; 3.510  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.700  ; 4.586  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 4.693  ; 4.562  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.314  ; 4.232  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.647  ; 4.552  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 3.726  ; 3.715  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.326  ; 4.245  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ras_n     ; sys_clk                                                     ; 4.292  ; 4.446  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_we_n      ; sys_clk                                                     ; 4.076  ; 4.163  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_clk       ; sys_clk                                                     ; 0.646  ;        ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; sdram_clk       ; sys_clk                                                     ;        ; 0.547  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; lcd_pclk        ; sys_clk                                                     ; 5.048  ; 4.949  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; bluetooth_tx    ; sys_clk                                                     ; 7.479  ; 7.571  ; Rise       ; sys_clk                                                     ;
; k210_xpwm       ; sys_clk                                                     ; 7.260  ; 7.150  ; Rise       ; sys_clk                                                     ;
; k210_ypwm       ; sys_clk                                                     ; 7.237  ; 7.122  ; Rise       ; sys_clk                                                     ;
; x_pwm           ; sys_clk                                                     ; 8.157  ; 8.050  ; Rise       ; sys_clk                                                     ;
; y_pwm           ; sys_clk                                                     ; 9.260  ; 9.260  ; Rise       ; sys_clk                                                     ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                        ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 7.873  ; 7.760  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.873  ; 9.760  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.249 ; 10.136 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.490 ; 10.377 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.490 ; 10.377 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.463 ; 10.350 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.463 ; 10.350 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.873  ; 9.760  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.922  ; 9.809  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.922  ; 9.809  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.249 ; 10.136 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.209 ; 10.096 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.249 ; 10.136 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.156 ; 10.043 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.156 ; 10.043 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.110 ; 9.997  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.110 ; 9.997  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.873  ; 9.760  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 4.213  ; 4.121  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 4.662  ; 4.549  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 4.569  ; 4.477  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 4.213  ; 4.121  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 4.608  ; 4.516  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 4.613  ; 4.521  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 7.408  ; 7.544  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 4.662  ; 4.549  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 4.608  ; 4.516  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 5.982  ; 5.907  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.987  ; 4.895  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 5.168  ; 5.093  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 5.168  ; 5.093  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 5.168  ; 5.093  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 5.168  ; 5.093  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 4.793  ; 4.718  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.793  ; 4.718  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                              ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 7.541 ; 7.428 ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.398 ; 9.285 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.759 ; 9.646 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.990 ; 9.877 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.990 ; 9.877 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.964 ; 9.851 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.964 ; 9.851 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.398 ; 9.285 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.445 ; 9.332 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.445 ; 9.332 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.759 ; 9.646 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.721 ; 9.608 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.759 ; 9.646 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.669 ; 9.556 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.669 ; 9.556 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.626 ; 9.513 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.626 ; 9.513 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.398 ; 9.285 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 3.671 ; 3.579 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 4.067 ; 3.954 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 4.012 ; 3.920 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 3.671 ; 3.579 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 4.050 ; 3.958 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 4.054 ; 3.962 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 6.849 ; 6.985 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 4.067 ; 3.954 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 4.050 ; 3.958 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 5.376 ; 5.301 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.414 ; 4.322 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.595 ; 4.520 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 4.595 ; 4.520 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.595 ; 4.520 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.595 ; 4.520 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 4.235 ; 4.160 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.235 ; 4.160 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                             ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 7.639     ; 7.752     ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.728     ; 9.841     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.080    ; 10.193    ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.301    ; 10.414    ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.301    ; 10.414    ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.280    ; 10.393    ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.280    ; 10.393    ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.728     ; 9.841     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.796     ; 9.909     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.796     ; 9.909     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.080    ; 10.193    ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.058    ; 10.171    ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.080    ; 10.193    ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.959     ; 10.072    ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.959     ; 10.072    ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.926     ; 10.039    ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.926     ; 10.039    ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.728     ; 9.841     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 4.133     ; 4.225     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 4.532     ; 4.645     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 4.461     ; 4.553     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 4.133     ; 4.225     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 4.493     ; 4.585     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 4.515     ; 4.607     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 7.517     ; 7.381     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 4.532     ; 4.645     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 4.493     ; 4.585     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 5.806     ; 5.881     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.846     ; 4.938     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 5.044     ; 5.119     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 5.064     ; 5.139     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 5.044     ; 5.119     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 5.044     ; 5.119     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 4.713     ; 4.788     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.713     ; 4.788     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                     ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 7.312     ; 7.425     ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.254     ; 9.367     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.593     ; 9.706     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.804     ; 9.917     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.804     ; 9.917     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.784     ; 9.897     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.784     ; 9.897     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.254     ; 9.367     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.320     ; 9.433     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.320     ; 9.433     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.593     ; 9.706     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.571     ; 9.684     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.593     ; 9.706     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.476     ; 9.589     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.476     ; 9.589     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.445     ; 9.558     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.445     ; 9.558     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.254     ; 9.367     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 3.590     ; 3.682     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 3.937     ; 4.050     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 3.905     ; 3.997     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 3.590     ; 3.682     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 3.936     ; 4.028     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 3.957     ; 4.049     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 6.958     ; 6.822     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 3.937     ; 4.050     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 3.936     ; 4.028     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 5.204     ; 5.279     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.274     ; 4.366     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.472     ; 4.547     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 4.491     ; 4.566     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.472     ; 4.547     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.472     ; 4.547     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 4.155     ; 4.230     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.155     ; 4.230     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                           ;
+------------+-----------------+-------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                           ;
+------------+-----------------+-------------------------------------------------------------+------------------------------------------------+
; 93.27 MHz  ; 93.27 MHz       ; sys_clk                                                     ;                                                ;
; 98.64 MHz  ; 98.64 MHz       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;                                                ;
; 123.69 MHz ; 123.69 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;                                                ;
; 214.96 MHz ; 214.96 MHz      ; i2c_dri:i2c_dri_inst|dri_clk                                ;                                                ;
; 224.52 MHz ; 224.52 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;                                                ;
; 275.71 MHz ; 238.04 MHz      ; cam_pclk                                                    ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                   ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; sys_clk                                                     ; -9.190 ; -892.266      ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -9.138 ; -1410.528     ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; -6.069 ; -18.901       ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; -3.652 ; -185.517      ;
; cam_pclk                                                    ; -2.627 ; -100.357      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; 0.010  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                    ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -2.404 ; -7.890        ;
; cam_pclk                                                    ; -1.118 ; -1.663        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; -0.270 ; -0.540        ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; 0.046  ; 0.000         ;
; sys_clk                                                     ; 0.401  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 0.402  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; cam_pclk                                                    ; -2.346 ; -74.704       ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -0.118 ; -2.149        ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                 ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -1.993 ; -76.007       ;
; cam_pclk                                                    ; 0.263  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -3.201 ; -694.837      ;
; cam_pclk                                                    ; -3.201 ; -129.270      ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; -1.487 ; -132.343      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 4.667  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; 9.717  ; 0.000         ;
; sys_clk                                                     ; 9.749  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                          ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; -9.190 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.968     ; 8.214      ;
; -9.127 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.968     ; 8.151      ;
; -9.122 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.949     ; 8.165      ;
; -9.091 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[14]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.949     ; 8.134      ;
; -9.085 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[14]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.968     ; 8.109      ;
; -9.064 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[13]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.968     ; 8.088      ;
; -9.061 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.950     ; 8.103      ;
; -9.061 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.950     ; 8.103      ;
; -9.061 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.950     ; 8.103      ;
; -9.061 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.950     ; 8.103      ;
; -9.061 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.950     ; 8.103      ;
; -9.061 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.950     ; 8.103      ;
; -9.061 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.950     ; 8.103      ;
; -9.061 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.950     ; 8.103      ;
; -9.061 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.950     ; 8.103      ;
; -9.061 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[18] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.950     ; 8.103      ;
; -9.022 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[14]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.968     ; 8.046      ;
; -9.011 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[14]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.951     ; 8.052      ;
; -9.001 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[13]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.968     ; 8.025      ;
; -8.998 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.950     ; 8.040      ;
; -8.998 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.950     ; 8.040      ;
; -8.998 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.950     ; 8.040      ;
; -8.998 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.950     ; 8.040      ;
; -8.998 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.950     ; 8.040      ;
; -8.998 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.950     ; 8.040      ;
; -8.998 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.950     ; 8.040      ;
; -8.998 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.950     ; 8.040      ;
; -8.998 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.950     ; 8.040      ;
; -8.998 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[18] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.950     ; 8.040      ;
; -8.978 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.951     ; 8.019      ;
; -8.965 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[12]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.949     ; 8.008      ;
; -8.959 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[12]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.968     ; 7.983      ;
; -8.957 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[3] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[14]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.951     ; 7.998      ;
; -8.938 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[11]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.968     ; 7.962      ;
; -8.926 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[13]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.949     ; 7.969      ;
; -8.924 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[3] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.951     ; 7.965      ;
; -8.908 ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[14]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.957     ; 7.943      ;
; -8.896 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[12]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.968     ; 7.920      ;
; -8.885 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[12]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.951     ; 7.926      ;
; -8.875 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.961     ; 7.906      ;
; -8.875 ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.957     ; 7.910      ;
; -8.875 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[11]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.968     ; 7.899      ;
; -8.846 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[13]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.951     ; 7.887      ;
; -8.833 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[10]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.968     ; 7.857      ;
; -8.831 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[3] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[12]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.951     ; 7.872      ;
; -8.828 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.961     ; 7.859      ;
; -8.792 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[3] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[13]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.951     ; 7.833      ;
; -8.785 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[14]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.961     ; 7.816      ;
; -8.782 ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[12]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.957     ; 7.817      ;
; -8.770 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[10]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.968     ; 7.794      ;
; -8.754 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[11]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.949     ; 7.797      ;
; -8.749 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[13]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.961     ; 7.780      ;
; -8.743 ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[13]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.957     ; 7.778      ;
; -8.724 ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.957     ; 7.759      ;
; -8.724 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.961     ; 7.755      ;
; -8.723 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[14]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.961     ; 7.754      ;
; -8.720 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[11]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.951     ; 7.761      ;
; -8.702 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[13]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.961     ; 7.733      ;
; -8.699 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.943     ; 7.748      ;
; -8.699 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.943     ; 7.748      ;
; -8.699 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.943     ; 7.748      ;
; -8.699 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.943     ; 7.748      ;
; -8.699 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.943     ; 7.748      ;
; -8.699 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.943     ; 7.748      ;
; -8.699 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.943     ; 7.748      ;
; -8.699 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.943     ; 7.748      ;
; -8.699 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.943     ; 7.748      ;
; -8.699 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[18] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.943     ; 7.748      ;
; -8.693 ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[14]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.957     ; 7.728      ;
; -8.678 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[10]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.949     ; 7.721      ;
; -8.674 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[0] ; servo_dri:servo_dri_inst|x_duty_cycle[3]                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.387     ; 7.279      ;
; -8.674 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[0] ; servo_dri:servo_dri_inst|x_duty_cycle[4]                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.387     ; 7.279      ;
; -8.674 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[0] ; servo_dri:servo_dri_inst|x_duty_cycle[5]                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.387     ; 7.279      ;
; -8.674 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[0] ; servo_dri:servo_dri_inst|x_duty_cycle[6]                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.387     ; 7.279      ;
; -8.674 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[0] ; servo_dri:servo_dri_inst|x_duty_cycle[7]                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.387     ; 7.279      ;
; -8.674 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[0] ; servo_dri:servo_dri_inst|x_duty_cycle[8]                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.387     ; 7.279      ;
; -8.670 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.957     ; 7.705      ;
; -8.659 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[12]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.961     ; 7.690      ;
; -8.656 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.943     ; 7.705      ;
; -8.656 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.943     ; 7.705      ;
; -8.656 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.943     ; 7.705      ;
; -8.656 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.943     ; 7.705      ;
; -8.656 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.943     ; 7.705      ;
; -8.656 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.943     ; 7.705      ;
; -8.656 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.943     ; 7.705      ;
; -8.656 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.943     ; 7.705      ;
; -8.656 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.943     ; 7.705      ;
; -8.656 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[18] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.943     ; 7.705      ;
; -8.639 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[14]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.957     ; 7.674      ;
; -8.636 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|y_duty_cycle[1]                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.397     ; 7.231      ;
; -8.636 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|y_duty_cycle[2]                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.397     ; 7.231      ;
; -8.636 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|y_duty_cycle[3]                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.397     ; 7.231      ;
; -8.636 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|y_duty_cycle[4]                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.397     ; 7.231      ;
; -8.636 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|y_duty_cycle[5]                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.397     ; 7.231      ;
; -8.636 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|y_duty_cycle[6]                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.397     ; 7.231      ;
; -8.636 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|y_duty_cycle[7]                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.397     ; 7.231      ;
; -8.636 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|y_duty_cycle[8]                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -2.397     ; 7.231      ;
; -8.634 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[14]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.961     ; 7.665      ;
; -8.623 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[11]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.961     ; 7.654      ;
; -8.617 ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[11]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -1.957     ; 7.652      ;
+--------+----------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------+---------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                               ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+---------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -9.138 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.334      ; 10.474     ;
; -9.136 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.334      ; 10.472     ;
; -9.134 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.334      ; 10.470     ;
; -9.134 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.334      ; 10.470     ;
; -9.133 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.334      ; 10.469     ;
; -9.130 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.334      ; 10.466     ;
; -9.127 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.334      ; 10.463     ;
; -9.100 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[1]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.356      ; 10.458     ;
; -9.100 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[4]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.356      ; 10.458     ;
; -9.099 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[2]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.356      ; 10.457     ;
; -9.087 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[0]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.356      ; 10.445     ;
; -9.037 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.356      ; 10.395     ;
; -9.036 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.356      ; 10.394     ;
; -9.034 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.356      ; 10.392     ;
; -9.034 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.356      ; 10.392     ;
; -8.914 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.337      ; 10.253     ;
; -8.912 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.337      ; 10.251     ;
; -8.910 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.337      ; 10.249     ;
; -8.910 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.337      ; 10.249     ;
; -8.909 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.337      ; 10.248     ;
; -8.906 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.337      ; 10.245     ;
; -8.906 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.332      ; 10.240     ;
; -8.904 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.332      ; 10.238     ;
; -8.903 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.337      ; 10.242     ;
; -8.903 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.332      ; 10.237     ;
; -8.902 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.332      ; 10.236     ;
; -8.901 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.332      ; 10.235     ;
; -8.899 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.332      ; 10.233     ;
; -8.896 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.332      ; 10.230     ;
; -8.876 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[1]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.359      ; 10.237     ;
; -8.876 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[4]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.359      ; 10.237     ;
; -8.875 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[2]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.359      ; 10.236     ;
; -8.870 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.331      ; 10.203     ;
; -8.868 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.331      ; 10.201     ;
; -8.867 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.331      ; 10.200     ;
; -8.866 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.331      ; 10.199     ;
; -8.865 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.331      ; 10.198     ;
; -8.863 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[0]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.359      ; 10.224     ;
; -8.863 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.331      ; 10.196     ;
; -8.860 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.331      ; 10.193     ;
; -8.828 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.184     ;
; -8.826 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.182     ;
; -8.825 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.181     ;
; -8.824 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.180     ;
; -8.821 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.332      ; 10.155     ;
; -8.819 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.332      ; 10.153     ;
; -8.818 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.332      ; 10.152     ;
; -8.817 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.332      ; 10.151     ;
; -8.816 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.332      ; 10.150     ;
; -8.814 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.332      ; 10.148     ;
; -8.813 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.349      ; 10.164     ;
; -8.813 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.359      ; 10.174     ;
; -8.812 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.359      ; 10.173     ;
; -8.811 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.332      ; 10.145     ;
; -8.810 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.359      ; 10.171     ;
; -8.810 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.359      ; 10.171     ;
; -8.792 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.353      ; 10.147     ;
; -8.790 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.353      ; 10.145     ;
; -8.789 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.353      ; 10.144     ;
; -8.788 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.353      ; 10.143     ;
; -8.781 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[4]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.137     ;
; -8.780 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[1]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.136     ;
; -8.778 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[2]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.134     ;
; -8.769 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[0]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.125     ;
; -8.745 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[4]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.353      ; 10.100     ;
; -8.744 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[1]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.353      ; 10.099     ;
; -8.743 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; image_top:image_top_inst|post_rgb[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.332      ; 10.077     ;
; -8.743 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.099     ;
; -8.742 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[2]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.353      ; 10.097     ;
; -8.741 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; image_top:image_top_inst|post_rgb[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.332      ; 10.075     ;
; -8.741 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.097     ;
; -8.740 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; image_top:image_top_inst|post_rgb[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.332      ; 10.074     ;
; -8.740 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.096     ;
; -8.739 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; image_top:image_top_inst|post_rgb[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.332      ; 10.073     ;
; -8.739 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.095     ;
; -8.738 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; image_top:image_top_inst|post_rgb[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.332      ; 10.072     ;
; -8.736 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; image_top:image_top_inst|post_rgb[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.332      ; 10.070     ;
; -8.733 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; image_top:image_top_inst|post_rgb[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.332      ; 10.067     ;
; -8.733 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[0]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.353      ; 10.088     ;
; -8.724 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; image_top:image_top_inst|post_rgb[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.333      ; 10.059     ;
; -8.722 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; image_top:image_top_inst|post_rgb[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.333      ; 10.057     ;
; -8.721 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; image_top:image_top_inst|post_rgb[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.333      ; 10.056     ;
; -8.720 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; image_top:image_top_inst|post_rgb[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.333      ; 10.055     ;
; -8.719 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; image_top:image_top_inst|post_rgb[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.333      ; 10.054     ;
; -8.717 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; image_top:image_top_inst|post_rgb[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.333      ; 10.052     ;
; -8.714 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; image_top:image_top_inst|post_rgb[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.333      ; 10.049     ;
; -8.714 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.347      ; 10.063     ;
; -8.705 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]  ; image_top:image_top_inst|post_rgb[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.332      ; 10.039     ;
; -8.703 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]  ; image_top:image_top_inst|post_rgb[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.332      ; 10.037     ;
; -8.701 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]  ; image_top:image_top_inst|post_rgb[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.332      ; 10.035     ;
; -8.701 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]  ; image_top:image_top_inst|post_rgb[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.332      ; 10.035     ;
; -8.700 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]  ; image_top:image_top_inst|post_rgb[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.332      ; 10.034     ;
; -8.697 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]  ; image_top:image_top_inst|post_rgb[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.332      ; 10.031     ;
; -8.696 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[4]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.052     ;
; -8.695 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[1]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.051     ;
; -8.694 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]  ; image_top:image_top_inst|post_rgb[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.332      ; 10.028     ;
; -8.693 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]  ; image_top:image_top_inst|post_rgb[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.331      ; 10.026     ;
; -8.693 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[2]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.354      ; 10.049     ;
; -8.691 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]  ; image_top:image_top_inst|post_rgb[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.331      ; 10.024     ;
; -8.690 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]  ; image_top:image_top_inst|post_rgb[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.332      ; 10.024     ;
+--------+-------------------------------------------------------------------+---------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                               ; Launch Clock                                                ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -6.069 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.649     ; 2.372      ;
; -5.968 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.649     ; 2.271      ;
; -5.930 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.649     ; 2.233      ;
; -5.830 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.649     ; 2.133      ;
; -5.593 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.649     ; 1.896      ;
; -5.468 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.649     ; 1.771      ;
; -5.457 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.181     ; 2.228      ;
; -5.357 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.181     ; 2.128      ;
; -5.243 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.181     ; 2.014      ;
; -5.128 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]         ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.181     ; 1.899      ;
; -5.105 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.181     ; 1.876      ;
; -3.730 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.440     ; 2.232      ;
; -3.711 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.440     ; 2.213      ;
; -3.645 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.413     ; 2.174      ;
; -3.626 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.413     ; 2.155      ;
; -3.604 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.440     ; 2.106      ;
; -3.587 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.440     ; 2.089      ;
; -3.510 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.413     ; 2.039      ;
; -3.489 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.413     ; 2.018      ;
; -3.381 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.413     ; 1.910      ;
; -3.334 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.413     ; 1.863      ;
; -3.232 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.413     ; 1.761      ;
; 1.915  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.010      ;
; 1.917  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 8.008      ;
; 2.054  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.871      ;
; 2.056  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.869      ;
; 2.082  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.842      ;
; 2.084  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.840      ;
; 2.085  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.840      ;
; 2.087  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.838      ;
; 2.233  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.692      ;
; 2.235  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.690      ;
; 2.358  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.567      ;
; 2.360  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.565      ;
; 2.366  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.560      ;
; 2.368  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.558      ;
; 2.393  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.533      ;
; 2.395  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.531      ;
; 2.403  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.523      ;
; 2.405  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.521      ;
; 2.450  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.479      ;
; 2.450  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.479      ;
; 2.450  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.479      ;
; 2.450  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.479      ;
; 2.450  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.479      ;
; 2.450  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.479      ;
; 2.450  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.479      ;
; 2.450  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.479      ;
; 2.450  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.479      ;
; 2.450  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.479      ;
; 2.496  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.429      ;
; 2.498  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.427      ;
; 2.511  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.419      ;
; 2.589  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.340      ;
; 2.589  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.340      ;
; 2.589  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.340      ;
; 2.589  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.340      ;
; 2.589  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.340      ;
; 2.589  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.340      ;
; 2.589  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.340      ;
; 2.589  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.340      ;
; 2.589  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.340      ;
; 2.589  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.340      ;
; 2.601  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.324      ;
; 2.603  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.322      ;
; 2.642  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.283      ;
; 2.644  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.281      ;
; 2.650  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.280      ;
; 2.653  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.272      ;
; 2.655  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.270      ;
; 2.678  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.251      ;
; 2.681  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.249      ;
; 2.741  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.191      ;
; 2.741  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.191      ;
; 2.761  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.169      ;
; 2.768  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.161      ;
; 2.768  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.161      ;
; 2.768  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.161      ;
; 2.768  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.161      ;
; 2.768  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.161      ;
; 2.768  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.161      ;
; 2.768  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.161      ;
; 2.768  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.161      ;
; 2.768  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.161      ;
; 2.768  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.161      ;
; 2.775  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.155      ;
; 2.777  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.155      ;
; 2.777  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.155      ;
; 2.780  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.152      ;
; 2.780  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.152      ;
; 2.790  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.142      ;
; 2.790  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.142      ;
; 2.829  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.101      ;
; 2.869  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.063      ;
; 2.869  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.063      ;
; 2.884  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.048      ;
; 2.884  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.048      ;
; 2.893  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.036      ;
; 2.893  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.036      ;
; 2.893  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.036      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i2c_dri:i2c_dri_inst|dri_clk'                                                                                                                                           ;
+--------+--------------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                 ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -3.652 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.573      ;
; -3.580 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.501      ;
; -3.570 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.070     ; 4.502      ;
; -3.548 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.469      ;
; -3.532 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.453      ;
; -3.450 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.371      ;
; -3.434 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.070     ; 4.366      ;
; -3.434 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.355      ;
; -3.389 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.070     ; 4.321      ;
; -3.383 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.304      ;
; -3.383 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.304      ;
; -3.357 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.278      ;
; -3.253 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.174      ;
; -3.211 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.132      ;
; -3.187 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.108      ;
; -3.184 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.082     ; 4.104      ;
; -3.165 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.086      ;
; -3.164 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.070     ; 4.096      ;
; -3.151 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.072      ;
; -3.144 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.057     ; 4.089      ;
; -3.123 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 4.044      ;
; -3.117 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.057     ; 4.062      ;
; -3.083 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.057     ; 4.028      ;
; -3.035 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.069     ; 3.968      ;
; -3.016 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.069     ; 3.949      ;
; -3.009 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.069     ; 3.942      ;
; -3.006 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|cnt[4]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.083     ; 3.925      ;
; -3.006 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|cnt[2]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.083     ; 3.925      ;
; -3.006 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|cnt[1]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.083     ; 3.925      ;
; -3.006 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|cnt[3]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.083     ; 3.925      ;
; -3.006 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|cnt[6]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.083     ; 3.925      ;
; -2.994 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[17] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.075     ; 3.921      ;
; -2.979 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|cnt[4]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.083     ; 3.898      ;
; -2.979 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|cnt[2]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.083     ; 3.898      ;
; -2.979 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|cnt[1]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.083     ; 3.898      ;
; -2.979 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|cnt[3]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.083     ; 3.898      ;
; -2.979 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|cnt[6]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.083     ; 3.898      ;
; -2.976 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[17] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.075     ; 3.903      ;
; -2.946 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.069     ; 3.879      ;
; -2.939 ; i2c_dri:i2c_dri_inst|cnt[0]                ; i2c_dri:i2c_dri_inst|sda_dir            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.474     ; 3.467      ;
; -2.939 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.057     ; 3.884      ;
; -2.938 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.069     ; 3.871      ;
; -2.937 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|init_done    ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.088     ; 3.851      ;
; -2.936 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|sda_dir            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.867      ;
; -2.928 ; i2c_dri:i2c_dri_inst|cnt[0]                ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.044     ; 3.886      ;
; -2.927 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|init_done    ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.088     ; 3.841      ;
; -2.913 ; i2c_dri:i2c_dri_inst|sda_out               ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.088     ; 3.827      ;
; -2.909 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|sda_dir            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.840      ;
; -2.907 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.070     ; 3.839      ;
; -2.899 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.069     ; 3.832      ;
; -2.896 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.057     ; 3.841      ;
; -2.892 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.069     ; 3.825      ;
; -2.877 ; i2c_dri:i2c_dri_inst|cnt[5]                ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.044     ; 3.835      ;
; -2.872 ; i2c_dri:i2c_dri_inst|cnt[1]                ; i2c_dri:i2c_dri_inst|sda_dir            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.058     ; 3.816      ;
; -2.867 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.082     ; 3.787      ;
; -2.865 ; i2c_dri:i2c_dri_inst|cnt[5]                ; i2c_dri:i2c_dri_inst|scl                ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.474     ; 3.393      ;
; -2.860 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.070     ; 3.792      ;
; -2.857 ; i2c_dri:i2c_dri_inst|cnt[6]                ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.372      ; 4.231      ;
; -2.849 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.057     ; 3.794      ;
; -2.834 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|scl                ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.765      ;
; -2.830 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.070     ; 3.762      ;
; -2.826 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[17] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.075     ; 3.753      ;
; -2.821 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.070     ; 3.753      ;
; -2.817 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 3.738      ;
; -2.811 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|cnt[4]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.083     ; 3.730      ;
; -2.811 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|cnt[2]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.083     ; 3.730      ;
; -2.811 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|cnt[1]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.083     ; 3.730      ;
; -2.811 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|cnt[3]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.083     ; 3.730      ;
; -2.811 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|cnt[6]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.083     ; 3.730      ;
; -2.807 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|scl                ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.738      ;
; -2.804 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.070     ; 3.736      ;
; -2.794 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 3.715      ;
; -2.789 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[17] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.075     ; 3.716      ;
; -2.789 ; i2c_dri:i2c_dri_inst|cnt[2]                ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.372      ; 4.163      ;
; -2.787 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.070     ; 3.719      ;
; -2.784 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[10] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.329      ; 4.115      ;
; -2.783 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.069     ; 3.716      ;
; -2.783 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.070     ; 3.715      ;
; -2.771 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.070     ; 3.703      ;
; -2.771 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|init_done    ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.088     ; 3.685      ;
; -2.771 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.082     ; 3.691      ;
; -2.761 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[3]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.331      ; 4.094      ;
; -2.754 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.355      ; 4.111      ;
; -2.745 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.374      ; 4.121      ;
; -2.741 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|sda_dir            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.071     ; 3.672      ;
; -2.738 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.374      ; 4.114      ;
; -2.734 ; i2c_dri:i2c_dri_inst|cnt[3]                ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.372      ; 4.108      ;
; -2.732 ; i2c_dri:i2c_dri_inst|cnt[4]                ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.372      ; 4.106      ;
; -2.721 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[16] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.344      ; 4.067      ;
; -2.720 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.070     ; 3.652      ;
; -2.719 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.069     ; 3.652      ;
; -2.712 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|init_done    ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.088     ; 3.626      ;
; -2.700 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.081     ; 3.621      ;
; -2.698 ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd  ; i2c_dri:i2c_dri_inst|cnt[4]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.083     ; 3.617      ;
; -2.698 ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd  ; i2c_dri:i2c_dri_inst|cnt[2]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.083     ; 3.617      ;
; -2.698 ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd  ; i2c_dri:i2c_dri_inst|cnt[1]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.083     ; 3.617      ;
; -2.698 ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd  ; i2c_dri:i2c_dri_inst|cnt[3]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.083     ; 3.617      ;
; -2.698 ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd  ; i2c_dri:i2c_dri_inst|cnt[6]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.083     ; 3.617      ;
; -2.697 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.070     ; 3.629      ;
; -2.676 ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr   ; i2c_dri:i2c_dri_inst|cnt[4]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.083     ; 3.595      ;
+--------+--------------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                             ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.627 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.136      ; 3.785      ;
; -2.609 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 3.582      ;
; -2.607 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 3.580      ;
; -2.592 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 3.565      ;
; -2.578 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 3.551      ;
; -2.576 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 3.549      ;
; -2.561 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 3.534      ;
; -2.465 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.196      ; 3.683      ;
; -2.407 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 3.380      ;
; -2.362 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 3.335      ;
; -2.305 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 3.278      ;
; -2.303 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 3.276      ;
; -2.288 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 3.261      ;
; -2.280 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.190      ; 3.492      ;
; -2.280 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.130      ; 3.432      ;
; -2.267 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.182      ; 3.471      ;
; -2.266 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.130      ; 3.418      ;
; -2.266 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.130      ; 3.418      ;
; -2.249 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.182      ; 3.453      ;
; -2.244 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.293     ; 2.973      ;
; -2.244 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.293     ; 2.973      ;
; -2.244 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.293     ; 2.973      ;
; -2.244 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.293     ; 2.973      ;
; -2.244 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.293     ; 2.973      ;
; -2.244 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.293     ; 2.973      ;
; -2.244 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.293     ; 2.973      ;
; -2.240 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 3.213      ;
; -2.238 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 3.211      ;
; -2.225 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                           ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                                            ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.186     ; 3.061      ;
; -2.223 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 3.196      ;
; -2.213 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.293     ; 2.942      ;
; -2.213 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.293     ; 2.942      ;
; -2.213 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.293     ; 2.942      ;
; -2.213 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.293     ; 2.942      ;
; -2.213 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.293     ; 2.942      ;
; -2.213 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.293     ; 2.942      ;
; -2.213 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.293     ; 2.942      ;
; -2.206 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 3.179      ;
; -2.187 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.390     ; 2.819      ;
; -2.175 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 3.148      ;
; -2.166 ; ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                             ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                                            ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.186     ; 3.002      ;
; -2.156 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.390     ; 2.788      ;
; -2.155 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.122     ; 3.055      ;
; -2.154 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.182      ; 3.358      ;
; -2.134 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.130      ; 3.286      ;
; -2.108 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 3.081      ;
; -2.101 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.130      ; 3.253      ;
; -2.097 ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                             ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                                            ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.186     ; 2.933      ;
; -2.090 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.343     ; 2.769      ;
; -2.085 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.384     ; 2.723      ;
; -2.085 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.384     ; 2.723      ;
; -2.069 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.190      ; 3.281      ;
; -2.059 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.343     ; 2.738      ;
; -2.054 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.384     ; 2.692      ;
; -2.054 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.384     ; 2.692      ;
; -2.033 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.182      ; 3.237      ;
; -2.017 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.130      ; 3.169      ;
; -1.987 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.150      ; 3.196      ;
; -1.986 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.145      ; 3.190      ;
; -1.986 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.145      ; 3.190      ;
; -1.966 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.299     ; 2.689      ;
; -1.961 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.122     ; 2.861      ;
; -1.956 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.150      ; 3.165      ;
; -1.955 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.145      ; 3.159      ;
; -1.955 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.145      ; 3.159      ;
; -1.940 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.293     ; 2.669      ;
; -1.940 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.293     ; 2.669      ;
; -1.940 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.293     ; 2.669      ;
; -1.940 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.293     ; 2.669      ;
; -1.940 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.293     ; 2.669      ;
; -1.940 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.293     ; 2.669      ;
; -1.940 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.293     ; 2.669      ;
; -1.938 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.130      ; 3.090      ;
; -1.935 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.299     ; 2.658      ;
; -1.929 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.196      ; 3.147      ;
; -1.927 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.196      ; 3.145      ;
; -1.920 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.326     ; 2.616      ;
; -1.920 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.326     ; 2.616      ;
; -1.920 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.326     ; 2.616      ;
; -1.920 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.326     ; 2.616      ;
; -1.920 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.326     ; 2.616      ;
; -1.920 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.326     ; 2.616      ;
; -1.902 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.049     ; 2.875      ;
; -1.901 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.343     ; 2.580      ;
; -1.899 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.182      ; 3.103      ;
; -1.897 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                           ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                                            ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.186     ; 2.733      ;
; -1.896 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.343     ; 2.575      ;
; -1.896 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.343     ; 2.575      ;
; -1.896 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.343     ; 2.575      ;
; -1.889 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.326     ; 2.585      ;
; -1.889 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.326     ; 2.585      ;
; -1.889 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.326     ; 2.585      ;
; -1.889 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.326     ; 2.585      ;
; -1.889 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.326     ; 2.585      ;
; -1.889 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.326     ; 2.585      ;
; -1.883 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.390     ; 2.515      ;
; -1.877 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.390     ; 2.509      ;
; -1.875 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.293     ; 2.604      ;
; -1.875 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.293     ; 2.604      ;
; -1.875 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.293     ; 2.604      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                     ; Launch Clock                                                ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.010  ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.054      ; 0.736      ;
; 0.010  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.054      ; 0.736      ;
; 0.476  ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.054      ; 0.770      ;
; 0.476  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.054      ; 0.770      ;
; 15.546 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 4.376      ;
; 15.590 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 4.332      ;
; 15.607 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 4.315      ;
; 15.651 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 4.271      ;
; 15.694 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 4.228      ;
; 15.738 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 4.184      ;
; 15.857 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 4.065      ;
; 15.901 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 4.021      ;
; 15.955 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]    ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 3.967      ;
; 15.999 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]    ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 3.923      ;
; 16.167 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 3.755      ;
; 16.211 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 3.711      ;
; 16.266 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.064     ; 3.672      ;
; 16.266 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.064     ; 3.672      ;
; 16.266 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.064     ; 3.672      ;
; 16.266 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.064     ; 3.672      ;
; 16.266 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.064     ; 3.672      ;
; 16.266 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.064     ; 3.672      ;
; 16.266 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.064     ; 3.672      ;
; 16.753 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 3.169      ;
; 16.797 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 3.125      ;
; 16.960 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 2.972      ;
; 17.111 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 2.821      ;
; 17.279 ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 2.653      ;
; 17.292 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 2.640      ;
; 17.338 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.591      ;
; 17.358 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 2.574      ;
; 17.406 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 2.526      ;
; 17.419 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.510      ;
; 17.429 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.500      ;
; 17.442 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 2.490      ;
; 17.463 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.466      ;
; 17.501 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.428      ;
; 17.519 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.410      ;
; 17.519 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.410      ;
; 17.526 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.403      ;
; 17.545 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.384      ;
; 17.554 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.375      ;
; 17.611 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 2.321      ;
; 17.695 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.234      ;
; 17.695 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.234      ;
; 17.702 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.227      ;
; 17.749 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.180      ;
; 17.787 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 2.145      ;
; 17.794 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.135      ;
; 17.833 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.096      ;
; 17.863 ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.066      ;
; 17.863 ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.066      ;
; 17.870 ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.059      ;
; 17.875 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.054      ;
; 17.875 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.054      ;
; 17.876 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.053      ;
; 17.876 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.053      ;
; 17.883 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.046      ;
; 17.885 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.044      ;
; 17.919 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.010      ;
; 17.919 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.010      ;
; 17.919 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.010      ;
; 17.920 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.009      ;
; 17.926 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.003      ;
; 17.958 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.971      ;
; 17.959 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.970      ;
; 17.990 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.939      ;
; 17.990 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.939      ;
; 17.997 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.932      ;
; 18.001 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.928      ;
; 18.001 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.928      ;
; 18.001 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.928      ;
; 18.010 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.919      ;
; 18.011 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.918      ;
; 18.033 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.896      ;
; 18.043 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.886      ;
; 18.045 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.884      ;
; 18.082 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.847      ;
; 18.084 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.845      ;
; 18.085 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.844      ;
; 18.086 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.843      ;
; 18.100 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 1.832      ;
; 18.123 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.806      ;
; 18.125 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.804      ;
; 18.127 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.802      ;
; 18.127 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.802      ;
; 18.136 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.793      ;
; 18.157 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.772      ;
; 18.169 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.760      ;
; 18.172 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.757      ;
; 18.183 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.746      ;
; 18.196 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.733      ;
; 18.208 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.721      ;
; 18.210 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.719      ;
; 18.249 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.680      ;
; 18.250 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.679      ;
; 18.251 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.678      ;
; 18.253 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.676      ;
; 18.253 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.676      ;
; 18.259 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.670      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                               ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -2.404 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.650      ; 2.511      ;
; -2.349 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.650      ; 2.566      ;
; -2.264 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.650      ; 2.651      ;
; -1.988 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.636      ; 2.913      ;
; -1.765 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.650      ; 3.150      ;
; -1.749 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.169      ; 2.685      ;
; -1.749 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.639      ; 3.155      ;
; -1.640 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.650      ; 3.275      ;
; -1.627 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.169      ; 2.807      ;
; -1.566 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.169      ; 2.868      ;
; -1.562 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.649      ; 3.352      ;
; -1.507 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.636      ; 3.394      ;
; -1.273 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.636      ; 3.628      ;
; -1.268 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.639      ; 3.636      ;
; -1.197 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.169      ; 3.237      ;
; -1.140 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.636      ; 3.761      ;
; -1.134 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.169      ; 3.300      ;
; -1.043 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.636      ; 3.858      ;
; -1.034 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.639      ; 3.870      ;
; -0.906 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.636      ; 3.995      ;
; -0.902 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.636      ; 3.999      ;
; -0.901 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.639      ; 4.003      ;
; -0.804 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.639      ; 4.100      ;
; -0.667 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.639      ; 4.237      ;
; -0.663 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.639      ; 4.241      ;
; 0.401  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.669      ;
; 0.403  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                                                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.071      ; 0.669      ;
; 0.434  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.419      ; 1.083      ;
; 0.434  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.419      ; 1.083      ;
; 0.451  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.419      ; 1.100      ;
; 0.451  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.419      ; 1.100      ;
; 0.457  ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_r1                                                                                                                                                              ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_pos                                                                                                                                                                                       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.725      ;
; 0.468  ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[1]                                                                                                                                                            ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[2]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.736      ;
; 0.468  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]                                                                                                                                                          ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_g_m2[2]                                                                                                                                                                                       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.735      ;
; 0.469  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_de_d[0]                                                                                                                                                       ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_de_d[1]                                                                                                                                                                                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.736      ;
; 0.470  ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[0]                                                                                                                                                            ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[1]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.738      ;
; 0.470  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|vsync_i_r[1]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[0]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.738      ;
; 0.470  ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode_3                                                                                                                                                                 ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode                                                                                                                                                                                             ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.738      ;
; 0.470  ; image_top:image_top_inst|erode_disp:erode_disp_inst|hsync_i_r[0]                                                                                                                                                            ; image_top:image_top_inst|erode_disp:erode_disp_inst|hsync_i_r[1]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.738      ;
; 0.470  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|clk_en_i_r[1]                                                                                                                    ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[0]                                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.737      ;
; 0.470  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_hsync_d[1]                                                                                                                                                    ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_hsync_d[2]                                                                                                                                                                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.737      ;
; 0.471  ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[2]                                                                                                                                                            ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|vsync_i_r[0]                                                                                                                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.739      ;
; 0.471  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_33[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.739      ;
; 0.471  ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[1]                                                                                                                                                          ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[2]                                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.738      ;
; 0.472  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_3                                                                                                                                                           ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate                                                                                                                                                                                       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.740      ;
; 0.472  ; image_top:image_top_inst|erode_disp:erode_disp_inst|hsync_i_r[1]                                                                                                                                                            ; image_top:image_top_inst|erode_disp:erode_disp_inst|hsync_i_r[2]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.740      ;
; 0.472  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[1]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|hsync_i_r[0]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.740      ;
; 0.472  ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[0]                                                                                                                                                          ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[1]                                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.739      ;
; 0.472  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_de_d[2]                                                                                                                                                       ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_de_d                                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.739      ;
; 0.472  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_de_d[1]                                                                                                                                                       ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_de_d[2]                                                                                                                                                                                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.739      ;
; 0.472  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb0[11]                                                                                                                                                             ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb1[3]                                                                                                                                                                                        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.739      ;
; 0.473  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.419      ; 1.122      ;
; 0.473  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.419      ; 1.122      ;
; 0.474  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]                                                                                                                                                          ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_g_m1[2]                                                                                                                                                                                       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.741      ;
; 0.475  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.419      ; 1.124      ;
; 0.475  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.419      ; 1.124      ;
; 0.477  ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_r1                                                                                                                                                              ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_neg                                                                                                                                                                                       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.745      ;
; 0.479  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_32[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_3                                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.747      ;
; 0.479  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_32[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode_3                                                                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.747      ;
; 0.483  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.419      ; 1.132      ;
; 0.483  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.418      ; 1.131      ;
; 0.483  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.418      ; 1.131      ;
; 0.484  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.418      ; 1.132      ;
; 0.484  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.418      ; 1.132      ;
; 0.486  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.419      ; 1.135      ;
; 0.486  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.419      ; 1.135      ;
; 0.488  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.419      ; 1.137      ;
; 0.488  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.419      ; 1.137      ;
; 0.489  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.418      ; 1.137      ;
; 0.489  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.418      ; 1.137      ;
; 0.490  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                                                                             ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.071      ; 0.756      ;
; 0.491  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.418      ; 1.139      ;
; 0.492  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.418      ; 1.140      ;
; 0.492  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.418      ; 1.140      ;
; 0.492  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_hsync_d[2]                                                                                                                                                    ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_hsync_d                                                                                                                                                                                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.072      ; 0.759      ;
; 0.494  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[1]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.762      ;
; 0.495  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.418      ; 1.143      ;
; 0.495  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.418      ; 1.143      ;
; 0.496  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.419      ; 1.145      ;
; 0.496  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.419      ; 1.145      ;
; 0.498  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.418      ; 1.146      ;
; 0.498  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.418      ; 1.146      ;
; 0.498  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.418      ; 1.146      ;
; 0.498  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.418      ; 1.146      ;
; 0.503  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.418      ; 1.151      ;
; 0.503  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.418      ; 1.151      ;
; 0.510  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0                                                                ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.352      ; 1.092      ;
; 0.516  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.418      ; 1.164      ;
; 0.522  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_13[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.073      ; 0.790      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                 ; To Node                                                                                                                                                                                ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.118 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.557      ; 1.714      ;
; -0.752 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.557      ; 2.080      ;
; -0.545 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.566      ; 2.296      ;
; -0.440 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.556      ; 2.391      ;
; -0.308 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.566      ; 2.533      ;
; -0.202 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.556      ; 2.629      ;
; -0.112 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.566      ; 2.729      ;
; -0.102 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.556      ; 2.729      ;
; -0.060 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.566      ; 2.781      ;
; -0.011 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.566      ; 2.830      ;
; 0.012  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.556      ; 2.843      ;
; 0.306  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.566      ; 1.102      ;
; 0.398  ; ov5640_data:ov5640_data_inst|cam_data_d0[4]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[12]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.146      ; 0.739      ;
; 0.417  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.887      ; 1.534      ;
; 0.430  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                               ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.445  ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                    ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                                 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.044      ; 0.684      ;
; 0.454  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.871      ; 1.555      ;
; 0.457  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.945      ; 1.632      ;
; 0.459  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.566      ; 1.255      ;
; 0.467  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.113      ; 0.775      ;
; 0.473  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.051      ; 0.719      ;
; 0.496  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.871      ; 1.597      ;
; 0.525  ; ov5640_data:ov5640_data_inst|cam_data_d0[7]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[15]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.192      ; 0.912      ;
; 0.525  ; ov5640_data:ov5640_data_inst|cmos_data_t[14]                                                                                                                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.888      ; 1.643      ;
; 0.526  ; ov5640_data:ov5640_data_inst|cam_data_d0[2]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[10]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.192      ; 0.913      ;
; 0.526  ; ov5640_data:ov5640_data_inst|cam_data_d0[5]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[13]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.192      ; 0.913      ;
; 0.541  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.887      ; 1.658      ;
; 0.544  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.887      ; 1.661      ;
; 0.557  ; ov5640_data:ov5640_data_inst|cmos_data_t[2]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.567      ; 1.354      ;
; 0.564  ; ov5640_data:ov5640_data_inst|cmos_data_t[13]                                                                                                                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.530      ; 1.324      ;
; 0.564  ; ov5640_data:ov5640_data_inst|cmos_data_t[4]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.567      ; 1.361      ;
; 0.565  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.011      ; 0.771      ;
; 0.568  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.887      ; 1.685      ;
; 0.568  ; ov5640_data:ov5640_data_inst|cmos_data_t[0]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.567      ; 1.365      ;
; 0.574  ; ov5640_data:ov5640_data_inst|cam_data_d0[1]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[9]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.146      ; 0.915      ;
; 0.584  ; ov5640_data:ov5640_data_inst|cmos_data_t[10]                                                                                                                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.530      ; 1.344      ;
; 0.591  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.887      ; 1.708      ;
; 0.600  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.113      ; 0.908      ;
; 0.600  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.051      ; 0.846      ;
; 0.604  ; ov5640_data:ov5640_data_inst|cmos_data_t[6]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.209      ; 1.043      ;
; 0.604  ; ov5640_data:ov5640_data_inst|cmos_data_t[8]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.209      ; 1.043      ;
; 0.605  ; ov5640_data:ov5640_data_inst|cmos_data_t[7]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.209      ; 1.044      ;
; 0.609  ; ov5640_data:ov5640_data_inst|cmos_data_t[3]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.209      ; 1.048      ;
; 0.617  ; ov5640_data:ov5640_data_inst|cmos_data_t[1]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.567      ; 1.414      ;
; 0.620  ; ov5640_data:ov5640_data_inst|cmos_data_t[11]                                                                                                                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.530      ; 1.380      ;
; 0.634  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                       ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.659      ; 1.488      ;
; 0.643  ; ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                                 ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.051      ; 0.889      ;
; 0.656  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.659      ; 1.510      ;
; 0.664  ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.051      ; 0.910      ;
; 0.677  ; ov5640_data:ov5640_data_inst|cam_data_d0[3]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[11]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.518      ; 1.390      ;
; 0.679  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.051      ; 0.925      ;
; 0.688  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.113      ; 0.996      ;
; 0.698  ; ov5640_data:ov5640_data_inst|cam_data_d0[0]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[8]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.518      ; 1.411      ;
; 0.717  ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.664      ; 1.611      ;
; 0.727  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.051      ; 0.973      ;
; 0.727  ; ov5640_data:ov5640_data_inst|cmos_data_t[12]                                                                                                                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.888      ; 1.845      ;
; 0.729  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.945      ; 1.904      ;
; 0.739  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.051      ; 0.985      ;
; 0.740  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.550      ; 1.520      ;
; 0.747  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.113      ; 1.055      ;
; 0.755  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 0.999      ;
; 0.760  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.113      ; 1.068      ;
; 0.761  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.664      ; 1.655      ;
; 0.764  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.051      ; 1.010      ;
; 0.768  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.140      ; 1.103      ;
; 0.770  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 1.014      ;
; 0.773  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                       ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.686      ; 1.654      ;
; 0.777  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.566      ; 1.573      ;
; 0.796  ; ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                                 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.051      ; 1.042      ;
; 0.820  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.550      ; 1.600      ;
; 0.827  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.113      ; 1.135      ;
; 0.837  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.113      ; 1.145      ;
; 0.842  ; ov5640_data:ov5640_data_inst|cmos_data_t[9]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.888      ; 1.960      ;
; 0.847  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.113      ; 1.155      ;
; 0.851  ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 1.095      ;
; 0.853  ; ov5640_data:ov5640_data_inst|cmos_data_t[15]                                                                                                                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.530      ; 1.613      ;
; 0.855  ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                    ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                                              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.390      ; 1.440      ;
; 0.860  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.110      ; 1.165      ;
; 0.863  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                       ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.653      ; 1.711      ;
; 0.868  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                       ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.659      ; 1.722      ;
; 0.874  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.871      ; 1.975      ;
; 0.886  ; ov5640_data:ov5640_data_inst|cmos_data_t[5]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.567      ; 1.683      ;
; 0.888  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                       ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.659      ; 1.742      ;
; 0.893  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.127      ; 1.215      ;
; 0.895  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.049      ; 1.139      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                     ; Launch Clock                                                ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.270 ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 0.693      ;
; -0.270 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 0.693      ;
; 0.206  ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.428      ; 0.669      ;
; 0.206  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.428      ; 0.669      ;
; 0.417  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.448  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.715      ;
; 0.693  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.961      ;
; 0.694  ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.962      ;
; 0.696  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.964      ;
; 0.698  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.966      ;
; 0.699  ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.967      ;
; 0.709  ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.861  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.129      ;
; 0.867  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.135      ;
; 0.868  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.136      ;
; 1.015  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.283      ;
; 1.015  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.283      ;
; 1.016  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.284      ;
; 1.017  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.285      ;
; 1.018  ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.286      ;
; 1.020  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.288      ;
; 1.030  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.298      ;
; 1.031  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.299      ;
; 1.032  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.300      ;
; 1.033  ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.301      ;
; 1.115  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.383      ;
; 1.117  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.385      ;
; 1.128  ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.396      ;
; 1.137  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.405      ;
; 1.138  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.406      ;
; 1.139  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.407      ;
; 1.140  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.408      ;
; 1.142  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.410      ;
; 1.152  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.420      ;
; 1.153  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.421      ;
; 1.194  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.462      ;
; 1.200  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.468      ;
; 1.201  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.469      ;
; 1.233  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.501      ;
; 1.237  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.505      ;
; 1.239  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.507      ;
; 1.254  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.534      ;
; 1.259  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.527      ;
; 1.259  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.527      ;
; 1.259  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.527      ;
; 1.260  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.528      ;
; 1.262  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.530      ;
; 1.274  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.542      ;
; 1.274  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.542      ;
; 1.335  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.603      ;
; 1.338  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.606      ;
; 1.355  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.623      ;
; 1.359  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.627      ;
; 1.375  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.643      ;
; 1.381  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.649      ;
; 1.381  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.649      ;
; 1.381  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.649      ;
; 1.382  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.650      ;
; 1.396  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.664      ;
; 1.477  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.745      ;
; 1.484  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.752      ;
; 1.490  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.758      ;
; 1.491  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.759      ;
; 1.502  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.770      ;
; 1.503  ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.771      ;
; 1.508  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.776      ;
; 1.509  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.777      ;
; 1.587  ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.867      ;
; 1.615  ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.883      ;
; 1.617  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.885      ;
; 1.621  ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.889      ;
; 1.622  ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.890      ;
; 1.623  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.891      ;
; 1.643  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.911      ;
; 1.649  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.917      ;
; 1.650  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.918      ;
; 1.794  ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.074      ;
; 1.822  ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.090      ;
; 1.828  ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.096      ;
; 1.829  ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.097      ;
; 1.877  ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.157      ;
; 1.895  ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.175      ;
; 2.000  ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.268      ;
; 2.006  ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.274      ;
; 2.007  ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.275      ;
; 2.008  ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.288      ;
; 2.036  ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.316      ;
; 2.042  ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.322      ;
; 2.215  ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.495      ;
; 2.332  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 2.591      ;
; 2.413  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 2.672      ;
; 2.425  ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.705      ;
; 2.813  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 3.072      ;
; 2.894  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 3.153      ;
; 2.969  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 3.244      ;
; 2.969  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 3.244      ;
; 2.969  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 3.244      ;
; 2.969  ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 3.244      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i2c_dri:i2c_dri_inst|dri_clk'                                                                                                                                                                                    ;
+-------+-------------------------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                       ; Launch Clock                                         ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------------------+--------------+------------+------------+
; 0.046 ; picture_size:picture_size_inst|cmos_h_pixel[9]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.140      ; 1.951      ;
; 0.207 ; picture_size:picture_size_inst|cmos_h_pixel[9]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.146      ; 2.118      ;
; 0.209 ; picture_size:picture_size_inst|cmos_h_pixel[9]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.140      ; 2.114      ;
; 0.241 ; picture_size:picture_size_inst|cmos_h_pixel[9]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.140      ; 2.146      ;
; 0.355 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.159      ; 2.279      ;
; 0.356 ; picture_size:picture_size_inst|cmos_h_pixel[7]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.140      ; 2.261      ;
; 0.403 ; i2c_dri:i2c_dri_inst|sda_dir                          ; i2c_dri:i2c_dri_inst|sda_dir                  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; ov5640_cfg:ov5640_cfg_inst|init_done                  ; ov5640_cfg:ov5640_cfg_inst|init_done          ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; i2c_dri:i2c_dri_inst|i2c_done                         ; i2c_dri:i2c_dri_inst|i2c_done                 ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; i2c_dri:i2c_dri_inst|cur_state.st_idle                ; i2c_dri:i2c_dri_inst|cur_state.st_idle        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl                  ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl          ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.408 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.140      ; 2.313      ;
; 0.414 ; picture_size:picture_size_inst|cmos_h_pixel[7]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.140      ; 2.319      ;
; 0.434 ; picture_size:picture_size_inst|cmos_h_pixel[7]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 2.139      ; 2.338      ;
; 0.501 ; i2c_dri:i2c_dri_inst|cur_state.st_idle                ; i2c_dri:i2c_dri_inst|i2c_done                 ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.766      ;
; 0.580 ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl                  ; i2c_dri:i2c_dri_inst|wr_flag                  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.845      ;
; 0.624 ; i2c_dri:i2c_dri_inst|i2c_done                         ; ov5640_cfg:ov5640_cfg_inst|i2c_exec           ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 0.889      ;
; 0.632 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8               ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 0.898      ;
; 0.672 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16              ; i2c_dri:i2c_dri_inst|cur_state.st_addr8       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 0.938      ;
; 0.684 ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr              ; i2c_dri:i2c_dri_inst|cur_state.st_addr16      ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 0.950      ;
; 0.685 ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd             ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 0.951      ;
; 0.691 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 0.957      ;
; 0.693 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 0.959      ;
; 0.694 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 0.960      ;
; 0.698 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 0.964      ;
; 0.699 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 0.965      ;
; 0.707 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 0.973      ;
; 0.714 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 0.980      ;
; 0.717 ; i2c_dri:i2c_dri_inst|cnt[5]                           ; i2c_dri:i2c_dri_inst|cnt[5]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.087      ; 0.999      ;
; 0.718 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 0.984      ;
; 0.719 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 0.985      ;
; 0.719 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 0.985      ;
; 0.722 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 0.988      ;
; 0.730 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 0.996      ;
; 0.735 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.000      ;
; 0.741 ; i2c_dri:i2c_dri_inst|cnt[0]                           ; i2c_dri:i2c_dri_inst|cnt[0]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.087      ; 1.023      ;
; 0.741 ; i2c_dri:i2c_dri_inst|cnt[6]                           ; i2c_dri:i2c_dri_inst|cnt[6]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.006      ;
; 0.747 ; i2c_dri:i2c_dri_inst|cnt[2]                           ; i2c_dri:i2c_dri_inst|cnt[2]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.012      ;
; 0.749 ; i2c_dri:i2c_dri_inst|cnt[3]                           ; i2c_dri:i2c_dri_inst|cnt[3]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.014      ;
; 0.753 ; ov5640_cfg:ov5640_cfg_inst|i2c_exec                   ; i2c_dri:i2c_dri_inst|cur_state.st_idle        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.018      ;
; 0.756 ; i2c_dri:i2c_dri_inst|cnt[1]                           ; i2c_dri:i2c_dri_inst|cnt[1]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.021      ;
; 0.756 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.021      ;
; 0.757 ; i2c_dri:i2c_dri_inst|cnt[3]                           ; i2c_dri:i2c_dri_inst|cnt[5]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.486      ; 1.438      ;
; 0.759 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.024      ;
; 0.770 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.035      ;
; 0.772 ; i2c_dri:i2c_dri_inst|cnt[2]                           ; i2c_dri:i2c_dri_inst|cnt[5]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.486      ; 1.453      ;
; 0.774 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.039      ;
; 0.788 ; i2c_dri:i2c_dri_inst|cnt[4]                           ; i2c_dri:i2c_dri_inst|cnt[5]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.486      ; 1.469      ;
; 0.795 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.060      ;
; 0.851 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 1.117      ;
; 0.853 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.513      ; 1.561      ;
; 0.888 ; i2c_dri:i2c_dri_inst|cnt[1]                           ; i2c_dri:i2c_dri_inst|cnt[5]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.486      ; 1.569      ;
; 0.906 ; ov5640_cfg:ov5640_cfg_inst|i2c_data[17]               ; i2c_dri:i2c_dri_inst|addr_t[9]                ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.084      ; 1.185      ;
; 0.908 ; i2c_dri:i2c_dri_inst|cnt[4]                           ; i2c_dri:i2c_dri_inst|cnt[4]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.173      ;
; 0.929 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.194      ;
; 0.935 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.200      ;
; 0.937 ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd             ; i2c_dri:i2c_dri_inst|cur_state.st_stop        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.057      ; 1.189      ;
; 0.956 ; i2c_dri:i2c_dri_inst|cnt[6]                           ; i2c_dri:i2c_dri_inst|cnt[0]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.486      ; 1.637      ;
; 0.956 ; i2c_dri:i2c_dri_inst|cnt[6]                           ; i2c_dri:i2c_dri_inst|cnt[5]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.486      ; 1.637      ;
; 0.983 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8               ; i2c_dri:i2c_dri_inst|sda_out                  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.518      ; 1.696      ;
; 0.992 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 1.258      ;
; 1.013 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 1.279      ;
; 1.015 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.513      ; 1.723      ;
; 1.016 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 1.282      ;
; 1.017 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 1.283      ;
; 1.017 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 1.283      ;
; 1.018 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 1.284      ;
; 1.029 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 1.295      ;
; 1.031 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 1.297      ;
; 1.032 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 1.298      ;
; 1.032 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 1.298      ;
; 1.033 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 1.299      ;
; 1.038 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 1.304      ;
; 1.041 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 1.307      ;
; 1.043 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 1.309      ;
; 1.045 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 1.311      ;
; 1.048 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8               ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 1.314      ;
; 1.051 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[13]       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.533      ; 1.779      ;
; 1.052 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.317      ;
; 1.053 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 1.319      ;
; 1.056 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 1.322      ;
; 1.066 ; i2c_dri:i2c_dri_inst|cnt[2]                           ; i2c_dri:i2c_dri_inst|cnt[3]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.331      ;
; 1.067 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.332      ;
; 1.073 ; i2c_dri:i2c_dri_inst|cnt[3]                           ; i2c_dri:i2c_dri_inst|cnt[4]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.338      ;
; 1.074 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.339      ;
; 1.078 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.343      ;
; 1.080 ; i2c_dri:i2c_dri_inst|cnt[1]                           ; i2c_dri:i2c_dri_inst|cnt[2]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.345      ;
; 1.081 ; i2c_dri:i2c_dri_inst|cnt[2]                           ; i2c_dri:i2c_dri_inst|cnt[4]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.346      ;
; 1.089 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.354      ;
; 1.091 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[3]        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.488      ; 1.774      ;
; 1.093 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.358      ;
; 1.094 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.359      ;
; 1.109 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 1.375      ;
; 1.110 ; i2c_dri:i2c_dri_inst|cnt[3]                           ; i2c_dri:i2c_dri_inst|cnt[0]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.486      ; 1.791      ;
; 1.113 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 1.379      ;
; 1.114 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[10]       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.486      ; 1.795      ;
; 1.114 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.070      ; 1.379      ;
; 1.114 ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.071      ; 1.380      ;
; 1.115 ; i2c_dri:i2c_dri_inst|sda_out                          ; i2c_dri:i2c_dri_inst|sda_out                  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.088      ; 1.398      ;
+-------+-------------------------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; bluetooth:bluetooth_inst|k210_ypos[0]                             ; bluetooth:bluetooth_inst|k210_ypos[0]                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bluetooth:bluetooth_inst|byte_cnt[2]                              ; bluetooth:bluetooth_inst|byte_cnt[2]                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bluetooth:bluetooth_inst|byte_cnt[1]                              ; bluetooth:bluetooth_inst|byte_cnt[1]                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bluetooth:bluetooth_inst|byte_cnt[0]                              ; bluetooth:bluetooth_inst|byte_cnt[0]                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|tx                  ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|tx                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|bit_cnt[0]          ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|bit_cnt[0]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|bit_cnt[2]          ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|bit_cnt[2]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|bit_cnt[1]          ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|bit_cnt[1]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|bit_cnt[3]          ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|bit_cnt[3]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|work_en             ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|work_en                ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|work_en             ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|work_en                ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|bit_cnt[3]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|bit_cnt[3]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.684      ;
; 0.450 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[18]  ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[18]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 0.737      ;
; 0.468 ; servo_dri:servo_dri_inst|period_cnt[20]                           ; servo_dri:servo_dri_inst|period_cnt[20]                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[12]        ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[12]           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.736      ;
; 0.469 ; servo_dri:servo_dri_inst|k210_x_duty_cycle[17]                    ; servo_dri:servo_dri_inst|k210_x_duty_cycle[17]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; servo_dri:servo_dri_inst|y_duty_cycle[17]                         ; servo_dri:servo_dri_inst|y_duty_cycle[17]                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.737      ;
; 0.480 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|bit_flag            ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|bit_cnt[0]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.748      ;
; 0.481 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_reg2             ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_reg3                ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.750      ;
; 0.483 ; servo_dri:servo_dri_inst|k210_y_duty_cycle[17]                    ; servo_dri:servo_dri_inst|k210_y_duty_cycle[17]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.751      ;
; 0.486 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|work_en             ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|bit_cnt[0]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.754      ;
; 0.489 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[2]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[1]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.758      ;
; 0.496 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|bit_cnt[0]          ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|bit_cnt[1]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.764      ;
; 0.601 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_reg3             ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|start_nedge            ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.870      ;
; 0.618 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[3]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[2]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.887      ;
; 0.630 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_reg1             ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_reg2                ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.898      ;
; 0.646 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[0]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|po_data[0]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.914      ;
; 0.649 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce[15] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce_d0[15] ; sys_clk      ; sys_clk     ; 0.000        ; 0.070      ; 0.914      ;
; 0.649 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[4]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[3]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.918      ;
; 0.651 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[8]   ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb[8]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.918      ;
; 0.651 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[5]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|po_data[5]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.919      ;
; 0.652 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[6]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|po_data[6]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.920      ;
; 0.655 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[5]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[4]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.923      ;
; 0.655 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[6]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[5]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.923      ;
; 0.655 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[7]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|po_data[7]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.923      ;
; 0.655 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[7]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[6]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.923      ;
; 0.677 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[7]   ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb[7]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.944      ;
; 0.677 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[1]   ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[1]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 0.964      ;
; 0.681 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[12]        ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|bit_flag               ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.950      ;
; 0.685 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[8]   ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[8]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 0.972      ;
; 0.687 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[6]   ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[9]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.541      ; 1.423      ;
; 0.688 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[10]  ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[10]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 0.975      ;
; 0.689 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[15]  ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[15]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 0.976      ;
; 0.690 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[16]  ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[16]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 0.977      ;
; 0.690 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb[8]         ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[1]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[11]  ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[11]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 0.978      ;
; 0.691 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[7]   ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[7]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 0.978      ;
; 0.692 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[18]  ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[18]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 0.979      ;
; 0.692 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[8]   ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[9]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.541      ; 1.428      ;
; 0.693 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[4]   ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[4]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 0.980      ;
; 0.693 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|bit_cnt[2]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|bit_cnt[2]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[1]         ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[1]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[13]  ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[13]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 0.981      ;
; 0.694 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb[13]        ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb_reduce[4]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb[15]        ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[8]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|bit_cnt[1]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|bit_cnt[1]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_reg2             ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|start_nedge            ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.963      ;
; 0.695 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb[13]        ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb_reduce[6]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb[15]        ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[6]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[7]         ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[7]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb[12]        ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb_reduce[5]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb[12]        ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb_reduce[3]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[8]         ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[8]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.965      ;
; 0.698 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb[16]        ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb_reduce[9]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.966      ;
; 0.698 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb[16]        ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb_reduce[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.966      ;
; 0.698 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[5]   ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[5]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 0.985      ;
; 0.698 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[3]         ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[3]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.966      ;
; 0.699 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[0]   ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[0]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 0.985      ;
; 0.699 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb[14]        ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.966      ;
; 0.700 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[17]  ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[17]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 0.987      ;
; 0.700 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[14]  ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[14]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 0.987      ;
; 0.700 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb[14]        ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[5]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.967      ;
; 0.700 ; servo_dri:servo_dri_inst|x_duty_cycle[2]                          ; servo_dri:servo_dri_inst|x_duty_cycle[2]                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 0.987      ;
; 0.702 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[6]   ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[10]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.541      ; 1.438      ;
; 0.703 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[12]  ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[12]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 0.990      ;
; 0.703 ; servo_dri:servo_dri_inst|period_cnt[13]                           ; servo_dri:servo_dri_inst|period_cnt[13]                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.972      ;
; 0.703 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[5]         ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[5]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.971      ;
; 0.704 ; servo_dri:servo_dri_inst|period_cnt[15]                           ; servo_dri:servo_dri_inst|period_cnt[15]                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.973      ;
; 0.704 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[3]         ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[3]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.973      ;
; 0.704 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[4]         ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[4]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; servo_dri:servo_dri_inst|k210_x_duty_cycle[11]                    ; servo_dri:servo_dri_inst|k210_x_duty_cycle[11]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; servo_dri:servo_dri_inst|period_cnt[11]                           ; servo_dri:servo_dri_inst|period_cnt[11]                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.974      ;
; 0.706 ; servo_dri:servo_dri_inst|y_duty_cycle[8]                          ; servo_dri:servo_dri_inst|y_duty_cycle[8]                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; servo_dri:servo_dri_inst|y_duty_cycle[15]                         ; servo_dri:servo_dri_inst|y_duty_cycle[15]                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[10]        ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[10]           ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[2]         ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[2]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[2]         ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[2]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[9]         ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[9]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[11]        ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[11]           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; servo_dri:servo_dri_inst|y_duty_cycle[6]                          ; servo_dri:servo_dri_inst|y_duty_cycle[6]                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; servo_dri:servo_dri_inst|y_duty_cycle[7]                          ; servo_dri:servo_dri_inst|y_duty_cycle[7]                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; servo_dri:servo_dri_inst|period_cnt[19]                           ; servo_dri:servo_dri_inst|x_pwm                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[8]         ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[8]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[1]         ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[1]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[7]         ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[7]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[9]         ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[9]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[11]        ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[11]           ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.976      ;
; 0.708 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[2]   ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[2]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb[14]        ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb_reduce[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; servo_dri:servo_dri_inst|k210_y_duty_cycle[1]                     ; servo_dri:servo_dri_inst|k210_y_duty_cycle[1]                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.976      ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.449 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.102      ;
; 0.450 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.717      ;
; 0.450 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.717      ;
; 0.456 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.723      ;
; 0.457 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.724      ;
; 0.464 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.731      ;
; 0.465 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.732      ;
; 0.466 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.114      ;
; 0.474 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.741      ;
; 0.478 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.745      ;
; 0.479 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.746      ;
; 0.493 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.760      ;
; 0.503 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.770      ;
; 0.503 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.770      ;
; 0.505 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.772      ;
; 0.511 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.778      ;
; 0.515 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.782      ;
; 0.517 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.784      ;
; 0.525 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.792      ;
; 0.530 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.106      ;
; 0.534 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.801      ;
; 0.544 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.120      ;
; 0.549 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.816      ;
; 0.578 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.231      ;
; 0.579 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.232      ;
; 0.579 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.582 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.158      ;
; 0.584 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.236      ;
; 0.595 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.572      ; 1.362      ;
; 0.596 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[6]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.863      ;
; 0.596 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.863      ;
; 0.597 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.864      ;
; 0.597 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.864      ;
; 0.599 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.252      ;
; 0.600 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.867      ;
; 0.611 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.264      ;
; 0.611 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.264      ;
; 0.611 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.264      ;
; 0.613 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[9]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.880      ;
; 0.614 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.267      ;
; 0.616 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.269      ;
; 0.618 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.885      ;
; 0.621 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.274      ;
; 0.624 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.891      ;
; 0.625 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.278      ;
; 0.627 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.279      ;
; 0.629 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.896      ;
; 0.630 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.897      ;
; 0.636 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.289      ;
; 0.643 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.910      ;
; 0.649 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.916      ;
; 0.651 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.299      ;
; 0.651 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.918      ;
; 0.655 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.922      ;
; 0.655 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.922      ;
; 0.657 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.924      ;
; 0.663 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.310      ;
; 0.665 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.932      ;
; 0.668 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.935      ;
; 0.669 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.936      ;
; 0.675 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.942      ;
; 0.677 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.944      ;
; 0.679 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.946      ;
; 0.691 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.692 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -2.346 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.327      ; 3.165      ;
; -2.346 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|frame_val_flag  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.327      ; 3.165      ;
; -2.332 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|byte_flag       ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.040      ; 2.864      ;
; -2.332 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.040      ; 2.864      ;
; -2.332 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.040      ; 2.864      ;
; -2.332 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.040      ; 2.864      ;
; -2.332 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.040      ; 2.864      ;
; -2.310 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.383      ; 3.185      ;
; -2.310 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.383      ; 3.185      ;
; -2.310 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.383      ; 3.185      ;
; -2.310 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.383      ; 3.185      ;
; -2.263 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.109      ; 2.864      ;
; -2.263 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.109      ; 2.864      ;
; -2.263 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.109      ; 2.864      ;
; -2.263 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.109      ; 2.864      ;
; -2.263 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.109      ; 2.864      ;
; -2.263 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.109      ; 2.864      ;
; -2.263 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.109      ; 2.864      ;
; -2.263 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.109      ; 2.864      ;
; -2.226 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.467      ; 3.185      ;
; -2.226 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.467      ; 3.185      ;
; -2.226 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.467      ; 3.185      ;
; -2.226 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.467      ; 3.185      ;
; -2.226 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.467      ; 3.185      ;
; -2.226 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.467      ; 3.185      ;
; -2.226 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.467      ; 3.185      ;
; -2.226 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.467      ; 3.185      ;
; -2.200 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.407      ; 3.099      ;
; -2.200 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.407      ; 3.099      ;
; -2.200 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.407      ; 3.099      ;
; -2.200 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.407      ; 3.099      ;
; -2.200 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.407      ; 3.099      ;
; -2.200 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; 0.407      ; 3.099      ;
; -0.852 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.098      ; 3.862      ;
; -0.852 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.098      ; 3.862      ;
; -0.838 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.811      ; 3.561      ;
; -0.838 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.811      ; 3.561      ;
; -0.838 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.811      ; 3.561      ;
; -0.838 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.811      ; 3.561      ;
; -0.838 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.811      ; 3.561      ;
; -0.816 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.154      ; 3.882      ;
; -0.816 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.154      ; 3.882      ;
; -0.816 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.154      ; 3.882      ;
; -0.816 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.154      ; 3.882      ;
; -0.769 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.880      ; 3.561      ;
; -0.769 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.880      ; 3.561      ;
; -0.769 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.880      ; 3.561      ;
; -0.769 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.880      ; 3.561      ;
; -0.769 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.880      ; 3.561      ;
; -0.769 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.880      ; 3.561      ;
; -0.769 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.880      ; 3.561      ;
; -0.769 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.880      ; 3.561      ;
; -0.748 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.098      ; 3.758      ;
; -0.748 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.098      ; 3.758      ;
; -0.734 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.811      ; 3.457      ;
; -0.734 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.811      ; 3.457      ;
; -0.734 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.811      ; 3.457      ;
; -0.734 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.811      ; 3.457      ;
; -0.734 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.811      ; 3.457      ;
; -0.732 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.238      ; 3.882      ;
; -0.732 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.238      ; 3.882      ;
; -0.732 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.238      ; 3.882      ;
; -0.732 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.238      ; 3.882      ;
; -0.732 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.238      ; 3.882      ;
; -0.732 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.238      ; 3.882      ;
; -0.732 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.238      ; 3.882      ;
; -0.732 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.238      ; 3.882      ;
; -0.712 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.154      ; 3.778      ;
; -0.712 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.154      ; 3.778      ;
; -0.712 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.154      ; 3.778      ;
; -0.712 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.154      ; 3.778      ;
; -0.706 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.178      ; 3.796      ;
; -0.706 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.178      ; 3.796      ;
; -0.706 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.178      ; 3.796      ;
; -0.706 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.178      ; 3.796      ;
; -0.706 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.178      ; 3.796      ;
; -0.706 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.178      ; 3.796      ;
; -0.665 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.880      ; 3.457      ;
; -0.665 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.880      ; 3.457      ;
; -0.665 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.880      ; 3.457      ;
; -0.665 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.880      ; 3.457      ;
; -0.665 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.880      ; 3.457      ;
; -0.665 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.880      ; 3.457      ;
; -0.665 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.880      ; 3.457      ;
; -0.665 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.880      ; 3.457      ;
; -0.628 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.238      ; 3.778      ;
; -0.628 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.238      ; 3.778      ;
; -0.628 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.238      ; 3.778      ;
; -0.628 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.238      ; 3.778      ;
; -0.628 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.238      ; 3.778      ;
; -0.628 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.238      ; 3.778      ;
; -0.628 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.238      ; 3.778      ;
; -0.628 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.238      ; 3.778      ;
; -0.602 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.178      ; 3.692      ;
; -0.602 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.178      ; 3.692      ;
; -0.602 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.178      ; 3.692      ;
; -0.602 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.178      ; 3.692      ;
; -0.602 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.178      ; 3.692      ;
; -0.602 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.178      ; 3.692      ;
; -0.585 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.098      ; 3.595      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -0.118 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.252      ; 2.872      ;
; -0.118 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.252      ; 2.872      ;
; -0.118 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.252      ; 2.872      ;
; -0.118 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.252      ; 2.872      ;
; -0.064 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.253      ; 2.819      ;
; -0.064 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.253      ; 2.819      ;
; -0.064 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.253      ; 2.819      ;
; -0.064 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.253      ; 2.819      ;
; -0.064 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.253      ; 2.819      ;
; -0.064 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.253      ; 2.819      ;
; -0.064 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.253      ; 2.819      ;
; -0.064 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.253      ; 2.819      ;
; -0.064 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.253      ; 2.819      ;
; -0.064 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.253      ; 2.819      ;
; -0.064 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.253      ; 2.819      ;
; -0.064 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.253      ; 2.819      ;
; -0.064 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.253      ; 2.819      ;
; -0.055 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.267      ; 2.824      ;
; -0.048 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.251      ; 2.801      ;
; -0.048 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.251      ; 2.801      ;
; -0.048 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.251      ; 2.801      ;
; -0.048 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.251      ; 2.801      ;
; -0.048 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.251      ; 2.801      ;
; -0.048 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.251      ; 2.801      ;
; -0.048 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.251      ; 2.801      ;
; -0.048 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.251      ; 2.801      ;
; -0.048 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.251      ; 2.801      ;
; -0.048 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.251      ; 2.801      ;
; -0.031 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.252      ; 2.785      ;
; -0.031 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.252      ; 2.785      ;
; -0.031 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.252      ; 2.785      ;
; -0.031 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.252      ; 2.785      ;
; -0.031 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.252      ; 2.785      ;
; -0.031 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.252      ; 2.785      ;
; -0.031 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.252      ; 2.785      ;
; -0.031 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.252      ; 2.785      ;
; -0.031 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.252      ; 2.785      ;
; -0.031 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.252      ; 2.785      ;
; 0.006  ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 2.250      ; 2.746      ;
; 1.376  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.023      ; 3.569      ;
; 1.376  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.023      ; 3.569      ;
; 1.376  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.023      ; 3.569      ;
; 1.376  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.023      ; 3.569      ;
; 1.430  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.024      ; 3.516      ;
; 1.430  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.024      ; 3.516      ;
; 1.430  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.024      ; 3.516      ;
; 1.430  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.024      ; 3.516      ;
; 1.430  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.024      ; 3.516      ;
; 1.430  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.024      ; 3.516      ;
; 1.430  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.024      ; 3.516      ;
; 1.430  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.024      ; 3.516      ;
; 1.430  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.024      ; 3.516      ;
; 1.430  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.024      ; 3.516      ;
; 1.430  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.024      ; 3.516      ;
; 1.430  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.024      ; 3.516      ;
; 1.430  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.024      ; 3.516      ;
; 1.439  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.038      ; 3.521      ;
; 1.446  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.022      ; 3.498      ;
; 1.446  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.022      ; 3.498      ;
; 1.446  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.022      ; 3.498      ;
; 1.446  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.022      ; 3.498      ;
; 1.446  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.022      ; 3.498      ;
; 1.446  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.022      ; 3.498      ;
; 1.446  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.022      ; 3.498      ;
; 1.446  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.022      ; 3.498      ;
; 1.446  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.022      ; 3.498      ;
; 1.446  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.022      ; 3.498      ;
; 1.463  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.023      ; 3.482      ;
; 1.463  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.023      ; 3.482      ;
; 1.463  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.023      ; 3.482      ;
; 1.463  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.023      ; 3.482      ;
; 1.463  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.023      ; 3.482      ;
; 1.463  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.023      ; 3.482      ;
; 1.463  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.023      ; 3.482      ;
; 1.463  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.023      ; 3.482      ;
; 1.463  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.023      ; 3.482      ;
; 1.463  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.023      ; 3.482      ;
; 1.480  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.023      ; 3.465      ;
; 1.480  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.023      ; 3.465      ;
; 1.480  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.023      ; 3.465      ;
; 1.480  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.023      ; 3.465      ;
; 1.500  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.021      ; 3.443      ;
; 1.534  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.024      ; 3.412      ;
; 1.534  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.024      ; 3.412      ;
; 1.534  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.024      ; 3.412      ;
; 1.534  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.024      ; 3.412      ;
; 1.534  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.024      ; 3.412      ;
; 1.534  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.024      ; 3.412      ;
; 1.534  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.024      ; 3.412      ;
; 1.534  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.024      ; 3.412      ;
; 1.534  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.024      ; 3.412      ;
; 1.534  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.024      ; 3.412      ;
; 1.534  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.024      ; 3.412      ;
; 1.534  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.024      ; 3.412      ;
; 1.534  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.024      ; 3.412      ;
; 1.543  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.038      ; 3.417      ;
; 1.550  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.022      ; 3.394      ;
; 1.550  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.022      ; 3.394      ;
; 1.550  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.022      ; 3.394      ;
; 1.550  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 4.022      ; 3.394      ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -1.993 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.660      ; 2.932      ;
; -1.971 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 2.956      ;
; -1.971 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 2.956      ;
; -1.971 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 2.956      ;
; -1.971 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 2.956      ;
; -1.971 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 2.956      ;
; -1.971 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 2.956      ;
; -1.971 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 2.956      ;
; -1.971 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 2.956      ;
; -1.971 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 2.956      ;
; -1.971 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 2.956      ;
; -1.953 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 2.975      ;
; -1.953 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 2.975      ;
; -1.953 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 2.975      ;
; -1.953 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 2.975      ;
; -1.953 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 2.975      ;
; -1.953 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 2.975      ;
; -1.953 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 2.975      ;
; -1.953 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 2.975      ;
; -1.953 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 2.975      ;
; -1.953 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 2.975      ;
; -1.953 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 2.975      ;
; -1.953 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 2.975      ;
; -1.953 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 2.975      ;
; -1.949 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.678      ; 2.994      ;
; -1.945 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.661      ; 2.981      ;
; -1.945 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.661      ; 2.981      ;
; -1.945 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.661      ; 2.981      ;
; -1.945 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.661      ; 2.981      ;
; -1.945 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.661      ; 2.981      ;
; -1.945 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.661      ; 2.981      ;
; -1.945 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.661      ; 2.981      ;
; -1.945 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.661      ; 2.981      ;
; -1.945 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.661      ; 2.981      ;
; -1.945 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.661      ; 2.981      ;
; -1.879 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 3.048      ;
; -1.879 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 3.048      ;
; -1.879 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 3.048      ;
; -1.879 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 3.048      ;
; -1.867 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.660      ; 3.058      ;
; -1.845 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 3.082      ;
; -1.845 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 3.082      ;
; -1.845 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 3.082      ;
; -1.845 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 3.082      ;
; -1.845 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 3.082      ;
; -1.845 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 3.082      ;
; -1.845 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 3.082      ;
; -1.845 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 3.082      ;
; -1.845 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 3.082      ;
; -1.845 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 3.082      ;
; -1.827 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 3.101      ;
; -1.827 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 3.101      ;
; -1.827 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 3.101      ;
; -1.827 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 3.101      ;
; -1.827 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 3.101      ;
; -1.827 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 3.101      ;
; -1.827 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 3.101      ;
; -1.827 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 3.101      ;
; -1.827 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 3.101      ;
; -1.827 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 3.101      ;
; -1.827 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 3.101      ;
; -1.827 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 3.101      ;
; -1.827 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 3.101      ;
; -1.823 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.678      ; 3.120      ;
; -1.819 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.661      ; 3.107      ;
; -1.819 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.661      ; 3.107      ;
; -1.819 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.661      ; 3.107      ;
; -1.819 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.661      ; 3.107      ;
; -1.819 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.661      ; 3.107      ;
; -1.819 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.661      ; 3.107      ;
; -1.819 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.661      ; 3.107      ;
; -1.819 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.661      ; 3.107      ;
; -1.819 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.661      ; 3.107      ;
; -1.819 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.661      ; 3.107      ;
; -1.763 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.660      ; 3.162      ;
; -1.753 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 3.174      ;
; -1.753 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 3.174      ;
; -1.753 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 3.174      ;
; -1.753 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 3.174      ;
; -1.741 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 3.186      ;
; -1.741 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 3.186      ;
; -1.741 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 3.186      ;
; -1.741 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 3.186      ;
; -1.741 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 3.186      ;
; -1.741 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 3.186      ;
; -1.741 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 3.186      ;
; -1.741 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 3.186      ;
; -1.741 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 3.186      ;
; -1.741 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.662      ; 3.186      ;
; -1.723 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 3.205      ;
; -1.723 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 3.205      ;
; -1.723 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 3.205      ;
; -1.723 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 3.205      ;
; -1.723 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 3.205      ;
; -1.723 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 3.205      ;
; -1.723 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 3.205      ;
; -1.723 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 3.205      ;
; -1.723 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 3.205      ;
; -1.723 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 3.205      ;
; -1.723 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 4.663      ; 3.205      ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.263 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.196      ;
; 0.263 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.196      ;
; 0.263 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.196      ;
; 0.263 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.196      ;
; 0.263 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.196      ;
; 0.263 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.196      ;
; 0.289 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.720      ; 3.284      ;
; 0.289 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.720      ; 3.284      ;
; 0.289 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.720      ; 3.284      ;
; 0.289 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.720      ; 3.284      ;
; 0.289 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.720      ; 3.284      ;
; 0.289 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.720      ; 3.284      ;
; 0.289 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.720      ; 3.284      ;
; 0.289 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.720      ; 3.284      ;
; 0.376 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.633      ; 3.284      ;
; 0.376 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.633      ; 3.284      ;
; 0.376 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.633      ; 3.284      ;
; 0.376 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.633      ; 3.284      ;
; 0.389 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.322      ;
; 0.389 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.322      ;
; 0.389 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.322      ;
; 0.389 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.322      ;
; 0.389 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.322      ;
; 0.389 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.322      ;
; 0.415 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.720      ; 3.410      ;
; 0.415 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.720      ; 3.410      ;
; 0.415 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.720      ; 3.410      ;
; 0.415 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.720      ; 3.410      ;
; 0.415 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.720      ; 3.410      ;
; 0.415 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.720      ; 3.410      ;
; 0.415 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.720      ; 3.410      ;
; 0.415 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.720      ; 3.410      ;
; 0.419 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.575      ; 3.269      ;
; 0.419 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.575      ; 3.269      ;
; 0.444 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.348      ; 3.067      ;
; 0.444 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.348      ; 3.067      ;
; 0.444 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.348      ; 3.067      ;
; 0.444 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.348      ; 3.067      ;
; 0.444 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.348      ; 3.067      ;
; 0.444 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.348      ; 3.067      ;
; 0.444 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.348      ; 3.067      ;
; 0.444 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.348      ; 3.067      ;
; 0.493 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.426      ;
; 0.493 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.426      ;
; 0.493 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.426      ;
; 0.493 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.426      ;
; 0.493 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.426      ;
; 0.493 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.426      ;
; 0.502 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.633      ; 3.410      ;
; 0.502 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.633      ; 3.410      ;
; 0.502 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.633      ; 3.410      ;
; 0.502 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.633      ; 3.410      ;
; 0.516 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.276      ; 3.067      ;
; 0.516 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.276      ; 3.067      ;
; 0.516 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.276      ; 3.067      ;
; 0.516 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.276      ; 3.067      ;
; 0.516 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.276      ; 3.067      ;
; 0.519 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.720      ; 3.514      ;
; 0.519 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.720      ; 3.514      ;
; 0.519 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.720      ; 3.514      ;
; 0.519 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.720      ; 3.514      ;
; 0.519 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.720      ; 3.514      ;
; 0.519 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.720      ; 3.514      ;
; 0.519 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.720      ; 3.514      ;
; 0.519 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.720      ; 3.514      ;
; 0.545 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.575      ; 3.395      ;
; 0.545 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.575      ; 3.395      ;
; 0.570 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.348      ; 3.193      ;
; 0.570 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.348      ; 3.193      ;
; 0.570 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.348      ; 3.193      ;
; 0.570 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.348      ; 3.193      ;
; 0.570 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.348      ; 3.193      ;
; 0.570 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.348      ; 3.193      ;
; 0.570 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.348      ; 3.193      ;
; 0.570 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.348      ; 3.193      ;
; 0.606 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.633      ; 3.514      ;
; 0.606 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.633      ; 3.514      ;
; 0.606 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.633      ; 3.514      ;
; 0.606 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.633      ; 3.514      ;
; 0.642 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.276      ; 3.193      ;
; 0.642 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.276      ; 3.193      ;
; 0.642 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.276      ; 3.193      ;
; 0.642 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.276      ; 3.193      ;
; 0.642 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.276      ; 3.193      ;
; 0.649 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.575      ; 3.499      ;
; 0.649 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.575      ; 3.499      ;
; 0.674 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.348      ; 3.297      ;
; 0.674 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.348      ; 3.297      ;
; 0.674 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.348      ; 3.297      ;
; 0.674 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.348      ; 3.297      ;
; 0.674 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.348      ; 3.297      ;
; 0.674 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.348      ; 3.297      ;
; 0.674 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.348      ; 3.297      ;
; 0.674 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.348      ; 3.297      ;
; 0.746 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.276      ; 3.297      ;
; 0.746 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.276      ; 3.297      ;
; 0.746 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.276      ; 3.297      ;
; 0.746 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.276      ; 3.297      ;
; 0.746 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.276      ; 3.297      ;
; 2.346 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; -0.500       ; 0.619      ; 2.690      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------+-------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                                       ; Clock Edge ; Target                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------+-------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[16]                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[0]                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[16]                             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_datain_reg0      ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                                                                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0                                                                ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|monoc                                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_de_d                                                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_hsync_d                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_vsync_d                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_flag                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[0]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15]                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[1]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[2]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[3]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[4]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[5]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[6]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[7]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[8]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]                                                                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_neg                                                                                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_pos                                                                                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_r1                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x[0]                                                                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x[1]                                                                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x[2]                                                                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x[3]                                                                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x[4]                                                                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x[5]                                                                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x[6]                                                                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x[7]                                                                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x[8]                                                                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x[9]                                                                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max[0]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max[1]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max[2]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max[3]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max[4]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max[5]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max[6]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max[7]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max[8]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max[9]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[0]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[1]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[2]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[3]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[4]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[5]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[6]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[7]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[8]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[9]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min[0]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min[1]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min[2]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min[3]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min[4]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min[5]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min[6]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min[7]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min[8]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min[9]                                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[0]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[1]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[2]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[3]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[4]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[5]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[6]                                                                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[7]                                                                                                                                                                                        ;
+--------+--------------+----------------+------------+-------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; cam_pclk ; Rise       ; cam_pclk                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[0]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[1]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[2]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[3]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[4]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[5]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[6]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[7]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[0]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[10]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[11]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[12]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[13]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[14]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[15]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[1]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[2]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[3]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[4]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[5]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[6]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[7]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[8]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[9]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ;
; 0.116  ; 0.332        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ;
; 0.116  ; 0.332        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                       ;
; 0.116  ; 0.332        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                       ;
; 0.116  ; 0.332        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                       ;
; 0.119  ; 0.335        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                       ;
; 0.119  ; 0.335        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                       ;
; 0.119  ; 0.335        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                       ;
; 0.119  ; 0.335        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                       ;
; 0.119  ; 0.335        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                       ;
; 0.119  ; 0.335        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                       ;
; 0.119  ; 0.335        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                       ;
; 0.135  ; 0.351        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[10]                                                                                                                                           ;
; 0.135  ; 0.351        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[11]                                                                                                                                           ;
; 0.135  ; 0.351        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[13]                                                                                                                                           ;
; 0.135  ; 0.351        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[15]                                                                                                                                           ;
; 0.135  ; 0.351        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[3]                                                                                                                                            ;
; 0.135  ; 0.351        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[6]                                                                                                                                            ;
; 0.135  ; 0.351        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[7]                                                                                                                                            ;
; 0.135  ; 0.351        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[8]                                                                                                                                            ;
; 0.144  ; 0.360        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[2]                                                                                                                                            ;
; 0.144  ; 0.360        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[5]                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'i2c_dri:i2c_dri_inst|dri_clk'                                                                             ;
+--------+--------------+----------------+-----------------+------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                        ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+-----------------+------------------------------+------------+-----------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[10]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[11]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[12]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[13]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[14]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[2]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[3]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[4]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[5]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[7]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[8]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[9]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[0]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[1]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[2]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[3]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[4]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[5]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[6]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_addr16      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_addr8       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_idle        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_stop        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[0]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[1]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[2]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[3]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[4]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[5]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[6]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[7]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|i2c_done                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|scl                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|sda_dir                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|sda_out                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|st_done                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|wr_flag                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[10]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[13]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[15]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[16]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[17]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[20]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[21]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[22]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[3]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_exec           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_done          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ;
; 0.259  ; 0.443        ; 0.184          ; Low Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]        ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|sda_out                  ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[13]       ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19]       ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[22]       ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[10]       ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[3]        ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]        ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[0]                   ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[5]                   ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[16]       ;
+--------+--------------+----------------+-----------------+------------------------------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                         ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                          ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                          ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                          ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                          ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[0] ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2] ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3] ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[4]                                                                                         ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                          ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                         ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                         ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                         ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                          ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                          ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                          ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                          ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                          ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                                          ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                                          ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                          ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                          ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                            ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                            ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                                         ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                         ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                          ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[14]                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[9]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                         ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                 ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[3]                               ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                                               ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                                                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                                                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                                                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                                                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                                                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                                                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                                                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                                                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                                                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_req                                                                                                                   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r1                                                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                      ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 9.717  ; 9.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                ;
; 9.717  ; 9.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m                  ;
; 9.717  ; 9.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt                ;
; 9.717  ; 9.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                   ;
; 9.717  ; 9.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                    ;
; 9.717  ; 9.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                    ;
; 9.717  ; 9.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                    ;
; 9.717  ; 9.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                    ;
; 9.717  ; 9.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                    ;
; 9.717  ; 9.933        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                    ;
; 9.718  ; 9.934        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|dri_clk                                               ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[0]                                            ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                            ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                            ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[3]                                            ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[4]                                            ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                            ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                            ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                            ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                            ;
; 9.719  ; 9.935        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[9]                                            ;
; 9.720  ; 9.936        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                      ;
; 9.720  ; 9.936        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[7]                             ;
; 9.720  ; 9.936        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[9]                             ;
; 9.876  ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[0]                                            ;
; 9.876  ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                            ;
; 9.876  ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                            ;
; 9.876  ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[3]                                            ;
; 9.876  ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[4]                                            ;
; 9.876  ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                            ;
; 9.876  ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                            ;
; 9.876  ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                            ;
; 9.876  ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                            ;
; 9.876  ; 10.060       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[9]                                            ;
; 9.877  ; 10.061       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                      ;
; 9.877  ; 10.061       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[7]                             ;
; 9.877  ; 10.061       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[9]                             ;
; 9.878  ; 10.062       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|dri_clk                                               ;
; 9.880  ; 10.064       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                ;
; 9.880  ; 10.064       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m                  ;
; 9.880  ; 10.064       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt                ;
; 9.880  ; 10.064       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                   ;
; 9.880  ; 10.064       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                    ;
; 9.880  ; 10.064       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                    ;
; 9.880  ; 10.064       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                    ;
; 9.880  ; 10.064       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                    ;
; 9.880  ; 10.064       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                    ;
; 9.880  ; 10.064       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                    ;
; 9.965  ; 9.965        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 9.965  ; 9.965        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|clk_12_5m|clk                                ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|clk_25m|clk                                  ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|div_4_cnt|clk                                ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[14]|clk                                 ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[1]|clk                                  ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[2]|clk                                  ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[6]|clk                                  ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[7]|clk                                  ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[8]|clk                                  ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[9]|clk                                  ;
; 9.988  ; 9.988        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|dri_clk|clk                                                   ;
; 9.989  ; 9.989        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[0]|clk                                                ;
; 9.989  ; 9.989        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[1]|clk                                                ;
; 9.989  ; 9.989        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[2]|clk                                                ;
; 9.989  ; 9.989        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[3]|clk                                                ;
; 9.989  ; 9.989        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[4]|clk                                                ;
; 9.989  ; 9.989        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[5]|clk                                                ;
; 9.989  ; 9.989        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[6]|clk                                                ;
; 9.989  ; 9.989        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[7]|clk                                                ;
; 9.989  ; 9.989        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[8]|clk                                                ;
; 9.989  ; 9.989        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[9]|clk                                                ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|rd_flag|clk                                    ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size_inst|cmos_h_pixel[7]|clk                                      ;
; 9.990  ; 9.990        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size_inst|cmos_h_pixel[9]|clk                                      ;
; 10.009 ; 10.009       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[0]|clk                                                ;
; 10.009 ; 10.009       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[1]|clk                                                ;
; 10.009 ; 10.009       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[2]|clk                                                ;
; 10.009 ; 10.009       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[3]|clk                                                ;
; 10.009 ; 10.009       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[4]|clk                                                ;
; 10.009 ; 10.009       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[5]|clk                                                ;
; 10.009 ; 10.009       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[6]|clk                                                ;
; 10.009 ; 10.009       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[7]|clk                                                ;
; 10.009 ; 10.009       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[8]|clk                                                ;
; 10.009 ; 10.009       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[9]|clk                                                ;
; 10.010 ; 10.010       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|rd_flag|clk                                    ;
; 10.010 ; 10.010       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size_inst|cmos_h_pixel[7]|clk                                      ;
; 10.010 ; 10.010       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size_inst|cmos_h_pixel[9]|clk                                      ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|dri_clk|clk                                                   ;
; 10.013 ; 10.013       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|clk_12_5m|clk                                ;
; 10.013 ; 10.013       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|clk_25m|clk                                  ;
; 10.013 ; 10.013       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|div_4_cnt|clk                                ;
; 10.013 ; 10.013       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[14]|clk                                 ;
; 10.013 ; 10.013       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[1]|clk                                  ;
; 10.013 ; 10.013       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[2]|clk                                  ;
; 10.013 ; 10.013       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[6]|clk                                  ;
; 10.013 ; 10.013       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[7]|clk                                  ;
; 10.013 ; 10.013       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[8]|clk                                  ;
; 10.013 ; 10.013       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[9]|clk                                  ;
; 10.033 ; 10.033       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 10.033 ; 10.033       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                   ;
+-------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                               ;
+-------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------+
; 9.749 ; 9.933        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb[12]           ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb[10]           ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb[11]           ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb[12]           ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb[13]           ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb[14]           ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb[15]           ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb[9]            ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_last_error[0]    ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_last_error[10]   ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_last_error[11]   ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_last_error[1]    ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_last_error[2]    ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_last_error[3]    ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_last_error[4]    ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_last_error[5]    ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_last_error[6]    ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_last_error[7]    ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_last_error[8]    ;
; 9.750 ; 9.934        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_last_error[9]    ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb[7]            ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb[8]            ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb[14]           ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb[15]           ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb[18]           ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb[8]            ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[0]     ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[10]    ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[11]    ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[16]    ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[1]     ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[2]     ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[3]     ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[4]     ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[5]     ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[6]     ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[7]     ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[8]     ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[9]     ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce_d0[0]  ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce_d0[15] ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce_d0[1]  ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce_d0[2]  ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce_d0[3]  ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce_d0[4]  ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce_d0[5]  ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce_d0[6]  ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce_d0[7]  ;
; 9.751 ; 9.935        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce_d0[8]  ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; bluetooth:bluetooth_inst|k210_xpos[0]                                ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; bluetooth:bluetooth_inst|k210_xpos[1]                                ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; bluetooth:bluetooth_inst|k210_xpos[2]                                ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; bluetooth:bluetooth_inst|k210_xpos[3]                                ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; bluetooth:bluetooth_inst|k210_xpos[4]                                ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; bluetooth:bluetooth_inst|k210_xpos[5]                                ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; bluetooth:bluetooth_inst|k210_xpos[6]                                ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; bluetooth:bluetooth_inst|k210_xpos[7]                                ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; bluetooth:bluetooth_inst|k210_ypos[0]                                ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; bluetooth:bluetooth_inst|xdata1[0]                                   ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; bluetooth:bluetooth_inst|xdata1[1]                                   ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; bluetooth:bluetooth_inst|xdata1[4]                                   ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; bluetooth:bluetooth_inst|xdata2[0]                                   ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; bluetooth:bluetooth_inst|xdata2[1]                                   ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb[15]           ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb[17]           ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb_reduce[0]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb_reduce[15]    ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb_reduce[1]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb_reduce[2]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb_reduce[3]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb_reduce[4]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb_reduce[5]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb_reduce[6]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb_reduce[7]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb_reduce[8]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb[13]           ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb[17]           ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce[0]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce[15]    ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce[1]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce[2]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce[3]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce[4]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce[5]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce[6]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce[7]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce[8]     ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[10]                            ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[11]                            ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[12]                            ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[13]                            ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[14]                            ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[15]                            ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[16]                            ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[17]                            ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[9]                             ;
; 9.752 ; 9.936        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_pwm                                       ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; bluetooth:bluetooth_inst|xdata3[0]                                   ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; bluetooth:bluetooth_inst|xdata3[1]                                   ;
; 9.753 ; 9.937        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; bluetooth:bluetooth_inst|xdata3[2]                                   ;
+-------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_data[*]     ; cam_pclk                                                    ; 2.847  ; 2.998  ; Rise       ; cam_pclk                                                    ;
;  cam_data[0]    ; cam_pclk                                                    ; 2.418  ; 2.550  ; Rise       ; cam_pclk                                                    ;
;  cam_data[1]    ; cam_pclk                                                    ; 2.617  ; 2.760  ; Rise       ; cam_pclk                                                    ;
;  cam_data[2]    ; cam_pclk                                                    ; 2.787  ; 2.843  ; Rise       ; cam_pclk                                                    ;
;  cam_data[3]    ; cam_pclk                                                    ; 2.668  ; 2.796  ; Rise       ; cam_pclk                                                    ;
;  cam_data[4]    ; cam_pclk                                                    ; 2.475  ; 2.666  ; Rise       ; cam_pclk                                                    ;
;  cam_data[5]    ; cam_pclk                                                    ; 2.847  ; 2.998  ; Rise       ; cam_pclk                                                    ;
;  cam_data[6]    ; cam_pclk                                                    ; 1.847  ; 2.008  ; Rise       ; cam_pclk                                                    ;
;  cam_data[7]    ; cam_pclk                                                    ; 1.802  ; 1.972  ; Rise       ; cam_pclk                                                    ;
; cam_href        ; cam_pclk                                                    ; 3.932  ; 3.843  ; Rise       ; cam_pclk                                                    ;
; cam_vsync       ; cam_pclk                                                    ; 1.443  ; 1.663  ; Rise       ; cam_pclk                                                    ;
; key_i[*]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.261  ; 0.356  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[0]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -0.228 ; -0.185 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[1]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.003  ; 0.078  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[2]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -0.005 ; 0.081  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[3]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.261  ; 0.356  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 4.823  ; 4.842  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 4.081  ; 4.251  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 4.656  ; 4.742  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 4.378  ; 4.470  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 4.116  ; 4.210  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 3.510  ; 3.718  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 3.512  ; 3.719  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 4.283  ; 4.486  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 4.096  ; 4.200  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 4.823  ; 4.842  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.335  ; 4.435  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.172  ; 4.245  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 4.274  ; 4.421  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 3.488  ; 3.709  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 3.511  ; 3.719  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 3.491  ; 3.713  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 3.932  ; 4.111  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sys_rst_n       ; sys_clk                                                     ; 5.618  ; 6.183  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; lcd_rgb[*]      ; sys_clk                                                     ; 6.329  ; 6.671  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[4]     ; sys_clk                                                     ; 6.329  ; 6.671  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[10]    ; sys_clk                                                     ; 5.914  ; 6.256  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[15]    ; sys_clk                                                     ; 5.669  ; 6.110  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; bluetooth_rx    ; sys_clk                                                     ; 2.002  ; 2.127  ; Rise       ; sys_clk                                                     ;
; sys_rst_n       ; sys_clk                                                     ; 1.626  ; 1.755  ; Rise       ; sys_clk                                                     ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                 ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_data[*]     ; cam_pclk                                                    ; -1.315 ; -1.485 ; Rise       ; cam_pclk                                                    ;
;  cam_data[0]    ; cam_pclk                                                    ; -1.950 ; -2.083 ; Rise       ; cam_pclk                                                    ;
;  cam_data[1]    ; cam_pclk                                                    ; -1.821 ; -1.950 ; Rise       ; cam_pclk                                                    ;
;  cam_data[2]    ; cam_pclk                                                    ; -2.272 ; -2.263 ; Rise       ; cam_pclk                                                    ;
;  cam_data[3]    ; cam_pclk                                                    ; -1.968 ; -2.087 ; Rise       ; cam_pclk                                                    ;
;  cam_data[4]    ; cam_pclk                                                    ; -2.002 ; -2.191 ; Rise       ; cam_pclk                                                    ;
;  cam_data[5]    ; cam_pclk                                                    ; -2.237 ; -2.307 ; Rise       ; cam_pclk                                                    ;
;  cam_data[6]    ; cam_pclk                                                    ; -1.359 ; -1.521 ; Rise       ; cam_pclk                                                    ;
;  cam_data[7]    ; cam_pclk                                                    ; -1.315 ; -1.485 ; Rise       ; cam_pclk                                                    ;
; cam_href        ; cam_pclk                                                    ; -1.470 ; -1.528 ; Rise       ; cam_pclk                                                    ;
; cam_vsync       ; cam_pclk                                                    ; -1.023 ; -1.238 ; Rise       ; cam_pclk                                                    ;
; key_i[*]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 2.959  ; 2.669  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[0]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 2.959  ; 2.669  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[1]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 2.703  ; 2.470  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[2]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 2.693  ; 2.420  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[3]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.452  ; 1.233  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; -2.807 ; -3.010 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; -3.373 ; -3.532 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; -3.944 ; -4.027 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; -3.677 ; -3.765 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; -3.409 ; -3.490 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; -2.828 ; -3.018 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; -2.829 ; -3.020 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; -3.583 ; -3.782 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; -3.390 ; -3.481 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; -4.089 ; -4.097 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; -3.636 ; -3.732 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; -3.464 ; -3.525 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; -3.577 ; -3.718 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; -2.807 ; -3.010 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; -2.829 ; -3.019 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; -2.810 ; -3.014 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; -3.249 ; -3.421 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sys_rst_n       ; sys_clk                                                     ; -4.837 ; -5.376 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; lcd_rgb[*]      ; sys_clk                                                     ; -4.220 ; -4.534 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[4]     ; sys_clk                                                     ; -4.887 ; -4.978 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[10]    ; sys_clk                                                     ; -4.449 ; -4.683 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[15]    ; sys_clk                                                     ; -4.220 ; -4.534 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; bluetooth_rx    ; sys_clk                                                     ; -1.566 ; -1.697 ; Rise       ; sys_clk                                                     ;
; sys_rst_n       ; sys_clk                                                     ; -0.145 ; -0.431 ; Rise       ; sys_clk                                                     ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                      ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_scl         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 6.987  ; 7.317  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 7.260  ; 7.519  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_de          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.846 ; 10.290 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_hs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 12.829 ; 13.203 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 5.543  ;        ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.333 ; 10.121 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.520  ; 9.285  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.568  ; 9.316  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.574  ; 9.361  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.333 ; 10.121 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.877  ; 9.601  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.561  ; 9.304  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.186  ; 9.003  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.220  ; 9.030  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.503  ; 9.263  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.679  ; 9.482  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.651  ; 9.403  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.504  ; 9.243  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.451  ; 9.180  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.451  ; 9.188  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.432  ; 9.177  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.151  ; 8.961  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_vs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 12.114 ; 12.407 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;        ; 5.367  ; Fall       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_addr[*]   ; sys_clk                                                     ; 7.290  ; 7.365  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[0]  ; sys_clk                                                     ; 5.119  ; 5.376  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[1]  ; sys_clk                                                     ; 4.970  ; 5.233  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[2]  ; sys_clk                                                     ; 4.687  ; 4.894  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[3]  ; sys_clk                                                     ; 4.439  ; 4.582  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[4]  ; sys_clk                                                     ; 5.014  ; 5.280  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[5]  ; sys_clk                                                     ; 5.217  ; 5.438  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[6]  ; sys_clk                                                     ; 4.862  ; 5.131  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[7]  ; sys_clk                                                     ; 5.069  ; 5.312  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[8]  ; sys_clk                                                     ; 5.110  ; 5.365  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[9]  ; sys_clk                                                     ; 5.065  ; 5.308  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[10] ; sys_clk                                                     ; 7.290  ; 7.365  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[11] ; sys_clk                                                     ; 5.079  ; 5.333  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[12] ; sys_clk                                                     ; 5.060  ; 5.315  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ba[*]     ; sys_clk                                                     ; 4.638  ; 4.847  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[0]    ; sys_clk                                                     ; 4.578  ; 4.786  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[1]    ; sys_clk                                                     ; 4.638  ; 4.847  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cas_n     ; sys_clk                                                     ; 4.417  ; 4.578  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cke       ; sys_clk                                                     ; 3.972  ; 3.920  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cs_n      ; sys_clk                                                     ; 3.985  ; 4.133  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_data[*]   ; sys_clk                                                     ; 6.739  ; 6.733  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 4.457  ; 4.277  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 4.421  ; 4.237  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 4.032  ; 3.908  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 4.081  ; 3.925  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 4.428  ; 4.226  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 6.739  ; 6.733  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 4.390  ; 4.196  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 4.044  ; 3.920  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 5.032  ; 4.842  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 3.789  ; 3.726  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.942  ; 4.723  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 4.937  ; 4.700  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.564  ; 4.390  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.890  ; 4.686  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 3.963  ; 3.911  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.574  ; 4.401  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ras_n     ; sys_clk                                                     ; 4.449  ; 4.711  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_we_n      ; sys_clk                                                     ; 4.253  ; 4.419  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_clk       ; sys_clk                                                     ; 0.927  ;        ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; sdram_clk       ; sys_clk                                                     ;        ; 0.785  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; lcd_pclk        ; sys_clk                                                     ; 6.950  ; 6.663  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; bluetooth_tx    ; sys_clk                                                     ; 6.942  ; 7.212  ; Rise       ; sys_clk                                                     ;
; k210_xpwm       ; sys_clk                                                     ; 6.872  ; 6.664  ; Rise       ; sys_clk                                                     ;
; k210_ypwm       ; sys_clk                                                     ; 6.850  ; 6.641  ; Rise       ; sys_clk                                                     ;
; x_pwm           ; sys_clk                                                     ; 7.763  ; 7.520  ; Rise       ; sys_clk                                                     ;
; y_pwm           ; sys_clk                                                     ; 8.837  ; 8.671  ; Rise       ; sys_clk                                                     ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                              ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_scl         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 6.693  ; 7.012  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 6.955  ; 7.206  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_de          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.342 ; 9.806  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_hs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.841 ; 11.083 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 5.261  ;        ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.715  ; 8.531  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.069  ; 8.842  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.115  ; 8.871  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.121  ; 8.914  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.849  ; 9.644  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.411  ; 9.145  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.108  ; 8.860  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.748  ; 8.571  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.781  ; 8.597  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.053  ; 8.820  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.221  ; 9.030  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.195  ; 8.955  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.053  ; 8.801  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.003  ; 8.740  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.002  ; 8.748  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.985  ; 8.737  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.715  ; 8.531  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_vs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.948  ; 10.135 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;        ; 5.075  ; Fall       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_addr[*]   ; sys_clk                                                     ; 3.908  ; 4.047  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[0]  ; sys_clk                                                     ; 4.561  ; 4.810  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[1]  ; sys_clk                                                     ; 4.417  ; 4.671  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[2]  ; sys_clk                                                     ; 4.146  ; 4.347  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[3]  ; sys_clk                                                     ; 3.908  ; 4.047  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[4]  ; sys_clk                                                     ; 4.461  ; 4.718  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[5]  ; sys_clk                                                     ; 4.656  ; 4.870  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[6]  ; sys_clk                                                     ; 4.312  ; 4.572  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[7]  ; sys_clk                                                     ; 4.517  ; 4.751  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[8]  ; sys_clk                                                     ; 4.557  ; 4.803  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[9]  ; sys_clk                                                     ; 4.513  ; 4.748  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[10] ; sys_clk                                                     ; 6.741  ; 6.808  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[11] ; sys_clk                                                     ; 4.527  ; 4.772  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[12] ; sys_clk                                                     ; 4.508  ; 4.754  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ba[*]     ; sys_clk                                                     ; 4.038  ; 4.240  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[0]    ; sys_clk                                                     ; 4.038  ; 4.240  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[1]    ; sys_clk                                                     ; 4.096  ; 4.298  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cas_n     ; sys_clk                                                     ; 3.891  ; 4.046  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cke       ; sys_clk                                                     ; 3.464  ; 3.413  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cs_n      ; sys_clk                                                     ; 3.472  ; 3.616  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_data[*]   ; sys_clk                                                     ; 3.283  ; 3.220  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 3.927  ; 3.753  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 3.889  ; 3.711  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 3.516  ; 3.395  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 3.562  ; 3.411  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 3.895  ; 3.700  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 6.208  ; 6.207  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 3.863  ; 3.675  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 3.527  ; 3.407  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 4.482  ; 4.299  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 3.283  ; 3.220  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.396  ; 4.184  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 4.391  ; 4.162  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.033  ; 3.865  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.346  ; 4.149  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 3.456  ; 3.405  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.042  ; 3.875  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ras_n     ; sys_clk                                                     ; 3.914  ; 4.168  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_we_n      ; sys_clk                                                     ; 3.725  ; 3.886  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_clk       ; sys_clk                                                     ; 0.466  ;        ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; sdram_clk       ; sys_clk                                                     ;        ; 0.329  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; lcd_pclk        ; sys_clk                                                     ; 4.743  ; 4.495  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; bluetooth_tx    ; sys_clk                                                     ; 6.683  ; 6.942  ; Rise       ; sys_clk                                                     ;
; k210_xpwm       ; sys_clk                                                     ; 6.613  ; 6.411  ; Rise       ; sys_clk                                                     ;
; k210_ypwm       ; sys_clk                                                     ; 6.591  ; 6.389  ; Rise       ; sys_clk                                                     ;
; x_pwm           ; sys_clk                                                     ; 7.468  ; 7.233  ; Rise       ; sys_clk                                                     ;
; y_pwm           ; sys_clk                                                     ; 8.495  ; 8.335  ; Rise       ; sys_clk                                                     ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                      ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 7.144 ; 7.037 ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.034 ; 8.927 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.415 ; 9.308 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.655 ; 9.548 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.655 ; 9.548 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.629 ; 9.522 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.629 ; 9.522 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.034 ; 8.927 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.090 ; 8.983 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.090 ; 8.983 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.415 ; 9.308 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.378 ; 9.271 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.415 ; 9.308 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.316 ; 9.209 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.316 ; 9.209 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.276 ; 9.169 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.276 ; 9.169 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.034 ; 8.927 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 3.877 ; 3.780 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 4.316 ; 4.209 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 4.220 ; 4.123 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 3.877 ; 3.780 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 4.260 ; 4.163 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 4.261 ; 4.164 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 6.620 ; 6.691 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 4.316 ; 4.209 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 4.260 ; 4.163 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 5.562 ; 5.473 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.618 ; 4.521 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.781 ; 4.692 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 4.781 ; 4.692 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.781 ; 4.692 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.781 ; 4.692 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 4.424 ; 4.335 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.424 ; 4.335 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                              ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 6.830 ; 6.723 ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.586 ; 8.479 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.951 ; 8.844 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.182 ; 9.075 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.182 ; 9.075 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.157 ; 9.050 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.157 ; 9.050 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.586 ; 8.479 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.640 ; 8.533 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.640 ; 8.533 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.951 ; 8.844 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.916 ; 8.809 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.951 ; 8.844 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.857 ; 8.750 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.857 ; 8.750 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.818 ; 8.711 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.818 ; 8.711 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.586 ; 8.479 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 3.396 ; 3.299 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 3.776 ; 3.669 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 3.726 ; 3.629 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 3.396 ; 3.299 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 3.764 ; 3.667 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 3.766 ; 3.669 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 6.123 ; 6.194 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 3.776 ; 3.669 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 3.764 ; 3.667 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 5.021 ; 4.932 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.108 ; 4.011 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.271 ; 4.182 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 4.271 ; 4.182 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.271 ; 4.182 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.271 ; 4.182 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 3.929 ; 3.840 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 3.929 ; 3.840 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                             ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 6.804     ; 6.911     ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.841     ; 8.948     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.155     ; 9.262     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.350     ; 9.457     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.350     ; 9.457     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.332     ; 9.439     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.332     ; 9.439     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.841     ; 8.948     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.903     ; 9.010     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.903     ; 9.010     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.155     ; 9.262     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.131     ; 9.238     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.155     ; 9.262     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.044     ; 9.151     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.044     ; 9.151     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.013     ; 9.120     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.013     ; 9.120     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.841     ; 8.948     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 3.764     ; 3.861     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 4.140     ; 4.247     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 4.059     ; 4.156     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 3.764     ; 3.861     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 4.085     ; 4.182     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 4.105     ; 4.202     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 6.608     ; 6.537     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 4.140     ; 4.247     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 4.085     ; 4.182     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 5.261     ; 5.350     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.402     ; 4.499     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.573     ; 4.662     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 4.592     ; 4.681     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.573     ; 4.662     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.573     ; 4.662     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 4.276     ; 4.365     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.276     ; 4.365     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                     ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 6.500     ; 6.607     ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.396     ; 8.503     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.698     ; 8.805     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.885     ; 8.992     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.885     ; 8.992     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.868     ; 8.975     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.868     ; 8.975     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.396     ; 8.503     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.456     ; 8.563     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.456     ; 8.563     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.698     ; 8.805     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.675     ; 8.782     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.698     ; 8.805     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.591     ; 8.698     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.591     ; 8.698     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.561     ; 8.668     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.561     ; 8.668     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 8.396     ; 8.503     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 3.285     ; 3.382     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 3.603     ; 3.710     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 3.568     ; 3.665     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 3.285     ; 3.382     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 3.592     ; 3.689     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 3.612     ; 3.709     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 6.114     ; 6.043     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 3.603     ; 3.710     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 3.592     ; 3.689     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 4.729     ; 4.818     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 3.897     ; 3.994     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.068     ; 4.157     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 4.086     ; 4.175     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.068     ; 4.157     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.068     ; 4.157     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 3.783     ; 3.872     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 3.783     ; 3.872     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                   ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -3.842 ; -459.396      ;
; sys_clk                                                     ; -3.836 ; -357.246      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; -2.562 ; -7.628        ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; -1.199 ; -39.953       ;
; cam_pclk                                                    ; -0.688 ; -15.186       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; -0.056 ; -0.108        ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                    ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -1.442 ; -4.895        ;
; cam_pclk                                                    ; -0.662 ; -1.096        ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; -0.165 ; -0.503        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; 0.056  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 0.164  ; 0.000         ;
; sys_clk                                                     ; 0.186  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; cam_pclk                                                    ; -1.080 ; -34.334       ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.117  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                 ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -1.208 ; -46.655       ;
; cam_pclk                                                    ; -0.023 ; -0.210        ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; cam_pclk                                                    ; -3.000 ; -111.707      ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -1.000 ; -435.000      ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; -1.000 ; -89.000       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 4.734  ; 0.000         ;
; sys_clk                                                     ; 9.235  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; 9.796  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------+---------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                               ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+---------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -3.842 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.138      ; 4.967      ;
; -3.841 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.138      ; 4.966      ;
; -3.838 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.138      ; 4.963      ;
; -3.837 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.138      ; 4.962      ;
; -3.837 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.138      ; 4.962      ;
; -3.833 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.138      ; 4.958      ;
; -3.831 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.138      ; 4.956      ;
; -3.803 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.141      ; 4.931      ;
; -3.802 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.141      ; 4.930      ;
; -3.799 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.141      ; 4.927      ;
; -3.798 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.141      ; 4.926      ;
; -3.798 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.141      ; 4.926      ;
; -3.796 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.149      ; 4.932      ;
; -3.794 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.141      ; 4.922      ;
; -3.792 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.141      ; 4.920      ;
; -3.775 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.153      ; 4.915      ;
; -3.771 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.153      ; 4.911      ;
; -3.771 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.153      ; 4.911      ;
; -3.770 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.153      ; 4.910      ;
; -3.763 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[4]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.153      ; 4.903      ;
; -3.762 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[1]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.153      ; 4.902      ;
; -3.762 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[2]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.153      ; 4.902      ;
; -3.757 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.152      ; 4.896      ;
; -3.750 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3] ; image_top:image_top_inst|post_rgb[0]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.153      ; 4.890      ;
; -3.736 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.156      ; 4.879      ;
; -3.732 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.156      ; 4.875      ;
; -3.732 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.156      ; 4.875      ;
; -3.731 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.156      ; 4.874      ;
; -3.724 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[4]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.156      ; 4.867      ;
; -3.723 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[1]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.156      ; 4.866      ;
; -3.723 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[2]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.156      ; 4.866      ;
; -3.711 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1] ; image_top:image_top_inst|post_rgb[0]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.156      ; 4.854      ;
; -3.641 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.147      ; 4.775      ;
; -3.637 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.760      ;
; -3.636 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.759      ;
; -3.633 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.756      ;
; -3.632 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.755      ;
; -3.632 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.755      ;
; -3.628 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.751      ;
; -3.626 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.749      ;
; -3.621 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.146      ; 4.754      ;
; -3.618 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.135      ; 4.740      ;
; -3.617 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.135      ; 4.739      ;
; -3.614 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.135      ; 4.736      ;
; -3.613 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.135      ; 4.735      ;
; -3.613 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.135      ; 4.735      ;
; -3.609 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.147      ; 4.743      ;
; -3.609 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.135      ; 4.731      ;
; -3.607 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.135      ; 4.729      ;
; -3.605 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.728      ;
; -3.604 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.727      ;
; -3.601 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.724      ;
; -3.600 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.723      ;
; -3.600 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.723      ;
; -3.596 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.719      ;
; -3.594 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]  ; image_top:image_top_inst|post_rgb[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.717      ;
; -3.581 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; image_top:image_top_inst|post_rgb[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.147      ; 4.715      ;
; -3.580 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; image_top:image_top_inst|post_rgb[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.148      ; 4.715      ;
; -3.577 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; image_top:image_top_inst|post_rgb[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.700      ;
; -3.576 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; image_top:image_top_inst|post_rgb[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.699      ;
; -3.576 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; image_top:image_top_inst|post_rgb[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.137      ; 4.700      ;
; -3.575 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; image_top:image_top_inst|post_rgb[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.137      ; 4.699      ;
; -3.573 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; image_top:image_top_inst|post_rgb[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.696      ;
; -3.572 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; image_top:image_top_inst|post_rgb[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.695      ;
; -3.572 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; image_top:image_top_inst|post_rgb[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.695      ;
; -3.572 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; image_top:image_top_inst|post_rgb[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.137      ; 4.696      ;
; -3.571 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; image_top:image_top_inst|post_rgb[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.137      ; 4.695      ;
; -3.571 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; image_top:image_top_inst|post_rgb[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.137      ; 4.695      ;
; -3.570 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.151      ; 4.708      ;
; -3.568 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; image_top:image_top_inst|post_rgb[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.691      ;
; -3.567 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; image_top:image_top_inst|post_rgb[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.137      ; 4.691      ;
; -3.566 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]  ; image_top:image_top_inst|post_rgb[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.689      ;
; -3.566 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.151      ; 4.704      ;
; -3.566 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.151      ; 4.704      ;
; -3.565 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.151      ; 4.703      ;
; -3.565 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]  ; image_top:image_top_inst|post_rgb[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.137      ; 4.689      ;
; -3.561 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]  ; image_top:image_top_inst|post_rgb[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.684      ;
; -3.560 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]  ; image_top:image_top_inst|post_rgb[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.683      ;
; -3.558 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[4]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.151      ; 4.696      ;
; -3.557 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]  ; image_top:image_top_inst|post_rgb[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.680      ;
; -3.557 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[1]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.151      ; 4.695      ;
; -3.557 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[2]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.151      ; 4.695      ;
; -3.556 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]  ; image_top:image_top_inst|post_rgb[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.679      ;
; -3.556 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]  ; image_top:image_top_inst|post_rgb[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.679      ;
; -3.554 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]  ; image_top:image_top_inst|post_rgb[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.677      ;
; -3.553 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]  ; image_top:image_top_inst|post_rgb[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.676      ;
; -3.552 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]  ; image_top:image_top_inst|post_rgb[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.675      ;
; -3.551 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[6]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.150      ; 4.688      ;
; -3.550 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]  ; image_top:image_top_inst|post_rgb[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.673      ;
; -3.550 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]  ; image_top:image_top_inst|post_rgb[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.673      ;
; -3.549 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]  ; image_top:image_top_inst|post_rgb[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.672      ;
; -3.549 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]  ; image_top:image_top_inst|post_rgb[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.672      ;
; -3.549 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]  ; image_top:image_top_inst|post_rgb[3]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.147      ; 4.683      ;
; -3.547 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[5]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.150      ; 4.684      ;
; -3.547 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[7]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.150      ; 4.684      ;
; -3.546 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]  ; image_top:image_top_inst|post_rgb[8]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.150      ; 4.683      ;
; -3.545 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]  ; image_top:image_top_inst|post_rgb[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.668      ;
; -3.545 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]  ; image_top:image_top_inst|post_rgb[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.668      ;
; -3.545 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]  ; image_top:image_top_inst|post_rgb[0]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.151      ; 4.683      ;
; -3.544 ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]  ; image_top:image_top_inst|post_rgb[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 0.136      ; 4.667      ;
+--------+-------------------------------------------------------------------+---------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                          ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.836 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.952     ; 3.861      ;
; -3.791 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.952     ; 3.816      ;
; -3.785 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[14]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.952     ; 3.810      ;
; -3.784 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.934     ; 3.827      ;
; -3.768 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[13]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.952     ; 3.793      ;
; -3.765 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.932     ; 3.810      ;
; -3.763 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.939     ; 3.801      ;
; -3.763 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.939     ; 3.801      ;
; -3.763 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.939     ; 3.801      ;
; -3.763 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.939     ; 3.801      ;
; -3.763 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.939     ; 3.801      ;
; -3.763 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.939     ; 3.801      ;
; -3.763 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.939     ; 3.801      ;
; -3.763 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.939     ; 3.801      ;
; -3.763 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.939     ; 3.801      ;
; -3.763 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[18] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.939     ; 3.801      ;
; -3.759 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[3] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.934     ; 3.802      ;
; -3.740 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[14]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.952     ; 3.765      ;
; -3.725 ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.942     ; 3.760      ;
; -3.723 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[14]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.934     ; 3.766      ;
; -3.723 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[13]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.952     ; 3.748      ;
; -3.718 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.939     ; 3.756      ;
; -3.718 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.939     ; 3.756      ;
; -3.718 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.939     ; 3.756      ;
; -3.718 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.939     ; 3.756      ;
; -3.718 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.939     ; 3.756      ;
; -3.718 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.939     ; 3.756      ;
; -3.718 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.939     ; 3.756      ;
; -3.718 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.939     ; 3.756      ;
; -3.718 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.939     ; 3.756      ;
; -3.718 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[18] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.939     ; 3.756      ;
; -3.717 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[12]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.952     ; 3.742      ;
; -3.708 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.945     ; 3.740      ;
; -3.704 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[14]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.932     ; 3.749      ;
; -3.700 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[11]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.952     ; 3.725      ;
; -3.698 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[3] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[14]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.934     ; 3.741      ;
; -3.672 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.945     ; 3.704      ;
; -3.672 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[12]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.952     ; 3.697      ;
; -3.664 ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[14]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.942     ; 3.699      ;
; -3.659 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[13]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.934     ; 3.702      ;
; -3.657 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[14]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.945     ; 3.689      ;
; -3.655 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[12]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.934     ; 3.698      ;
; -3.655 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[11]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.952     ; 3.680      ;
; -3.649 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[10]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.952     ; 3.674      ;
; -3.640 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[13]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.945     ; 3.672      ;
; -3.640 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[13]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.932     ; 3.685      ;
; -3.636 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[12]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.932     ; 3.681      ;
; -3.635 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.932     ; 3.680      ;
; -3.635 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.932     ; 3.680      ;
; -3.635 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.932     ; 3.680      ;
; -3.635 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.932     ; 3.680      ;
; -3.635 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.932     ; 3.680      ;
; -3.635 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.932     ; 3.680      ;
; -3.635 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.932     ; 3.680      ;
; -3.635 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.932     ; 3.680      ;
; -3.635 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.932     ; 3.680      ;
; -3.635 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[18] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.932     ; 3.680      ;
; -3.634 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[3] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[13]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.934     ; 3.677      ;
; -3.630 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[3] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[12]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.934     ; 3.673      ;
; -3.624 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.945     ; 3.656      ;
; -3.621 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[14]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.945     ; 3.653      ;
; -3.604 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[13]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.945     ; 3.636      ;
; -3.604 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[10]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.952     ; 3.629      ;
; -3.602 ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.942     ; 3.637      ;
; -3.600 ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[13]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.942     ; 3.635      ;
; -3.599 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.932     ; 3.644      ;
; -3.599 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.932     ; 3.644      ;
; -3.599 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.932     ; 3.644      ;
; -3.599 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.932     ; 3.644      ;
; -3.599 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.932     ; 3.644      ;
; -3.599 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.932     ; 3.644      ;
; -3.599 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.932     ; 3.644      ;
; -3.599 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.932     ; 3.644      ;
; -3.599 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.932     ; 3.644      ;
; -3.599 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[18] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.932     ; 3.644      ;
; -3.596 ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[12]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.942     ; 3.631      ;
; -3.589 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[12]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.945     ; 3.621      ;
; -3.586 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[11]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.934     ; 3.629      ;
; -3.573 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[14]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.945     ; 3.605      ;
; -3.572 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[11]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.945     ; 3.604      ;
; -3.567 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[11]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.932     ; 3.612      ;
; -3.561 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[3] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[11]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.934     ; 3.604      ;
; -3.559 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[3] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.945     ; 3.591      ;
; -3.556 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[13]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.945     ; 3.588      ;
; -3.555 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[3] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.945     ; 3.587      ;
; -3.555 ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.941     ; 3.591      ;
; -3.553 ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[12]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.945     ; 3.585      ;
; -3.551 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[9]  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.932     ; 3.596      ;
; -3.551 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[15] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.932     ; 3.596      ;
; -3.551 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[10] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.932     ; 3.596      ;
; -3.551 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[11] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.932     ; 3.596      ;
; -3.551 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[12] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.932     ; 3.596      ;
; -3.551 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[13] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.932     ; 3.596      ;
; -3.551 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[14] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.932     ; 3.596      ;
; -3.551 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[16] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.932     ; 3.596      ;
; -3.551 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[17] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.932     ; 3.596      ;
; -3.551 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[1] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[18] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.932     ; 3.596      ;
; -3.542 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[2] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.945     ; 3.574      ;
; -3.541 ; image_top:image_top_inst|coordinate:coordinate_inst|y_min_r[4] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[15]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.945     ; 3.573      ;
; -3.541 ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[0] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[14]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk     ; 1.000        ; -0.942     ; 3.576      ;
+--------+----------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                               ; Launch Clock                                                ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -2.562 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.437     ; 1.062      ;
; -2.529 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.437     ; 1.029      ;
; -2.521 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.437     ; 1.021      ;
; -2.491 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.437     ; 0.991      ;
; -2.379 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.437     ; 0.879      ;
; -2.339 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.242     ; 1.034      ;
; -2.307 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.437     ; 0.807      ;
; -2.275 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.242     ; 0.970      ;
; -2.234 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.242     ; 0.929      ;
; -2.181 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]         ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.242     ; 0.876      ;
; -2.181 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.242     ; 0.876      ;
; -1.370 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.278     ; 1.019      ;
; -1.357 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.272     ; 1.012      ;
; -1.357 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.278     ; 1.006      ;
; -1.328 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.272     ; 0.983      ;
; -1.299 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.278     ; 0.948      ;
; -1.288 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.272     ; 0.943      ;
; -1.283 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.278     ; 0.932      ;
; -1.256 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.272     ; 0.911      ;
; -1.228 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.272     ; 0.883      ;
; -1.190 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.272     ; 0.845      ;
; -1.126 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.272     ; 0.781      ;
; 6.301  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.647      ;
; 6.303  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.645      ;
; 6.314  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.633      ;
; 6.316  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 3.631      ;
; 6.335  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.613      ;
; 6.337  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.611      ;
; 6.369  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.579      ;
; 6.371  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.577      ;
; 6.451  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.498      ;
; 6.453  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.496      ;
; 6.461  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.487      ;
; 6.463  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.485      ;
; 6.518  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.430      ;
; 6.519  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.430      ;
; 6.520  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.428      ;
; 6.521  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.428      ;
; 6.522  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.427      ;
; 6.524  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.425      ;
; 6.541  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.407      ;
; 6.543  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.405      ;
; 6.570  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.378      ;
; 6.572  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.376      ;
; 6.576  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.376      ;
; 6.589  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.362      ;
; 6.597  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.351      ;
; 6.599  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.349      ;
; 6.599  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.349      ;
; 6.601  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.347      ;
; 6.610  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.342      ;
; 6.638  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.313      ;
; 6.638  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.313      ;
; 6.638  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.313      ;
; 6.638  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.313      ;
; 6.638  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.313      ;
; 6.638  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.313      ;
; 6.638  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.313      ;
; 6.638  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.313      ;
; 6.638  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.313      ;
; 6.638  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.313      ;
; 6.644  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.308      ;
; 6.685  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.267      ;
; 6.698  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.253      ;
; 6.700  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.252      ;
; 6.706  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.242      ;
; 6.708  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.240      ;
; 6.713  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.238      ;
; 6.717  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.234      ;
; 6.717  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.234      ;
; 6.717  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.234      ;
; 6.717  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.234      ;
; 6.717  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.234      ;
; 6.717  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.234      ;
; 6.717  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.234      ;
; 6.717  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.234      ;
; 6.717  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.234      ;
; 6.717  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.234      ;
; 6.719  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.233      ;
; 6.726  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.227      ;
; 6.727  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.226      ;
; 6.727  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.226      ;
; 6.734  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.218      ;
; 6.736  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.216      ;
; 6.737  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.216      ;
; 6.737  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.216      ;
; 6.744  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.209      ;
; 6.744  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.209      ;
; 6.745  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.208      ;
; 6.745  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.208      ;
; 6.753  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.199      ;
; 6.768  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.184      ;
; 6.781  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.172      ;
; 6.781  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.172      ;
; 6.790  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.163      ;
; 6.790  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.163      ;
; 6.793  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.159      ;
; 6.794  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.159      ;
; 6.797  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.156      ;
; 6.811  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.143      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i2c_dri:i2c_dri_inst|dri_clk'                                                                                                                                           ;
+--------+--------------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                 ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -1.199 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 2.140      ;
; -1.158 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 2.099      ;
; -1.143 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 2.084      ;
; -1.126 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 2.067      ;
; -1.121 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 2.062      ;
; -1.109 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 2.058      ;
; -1.076 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 2.017      ;
; -1.071 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 2.020      ;
; -1.069 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 2.010      ;
; -1.058 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 1.999      ;
; -1.056 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 1.997      ;
; -1.050 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.999      ;
; -1.010 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.032     ; 1.965      ;
; -0.980 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.032     ; 1.935      ;
; -0.978 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 1.919      ;
; -0.974 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|init_done    ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.053     ; 1.908      ;
; -0.970 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 1.911      ;
; -0.964 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 1.905      ;
; -0.960 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.909      ;
; -0.955 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 1.896      ;
; -0.955 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 1.896      ;
; -0.950 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.032     ; 1.905      ;
; -0.948 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 1.889      ;
; -0.935 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 1.876      ;
; -0.926 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.032     ; 1.881      ;
; -0.915 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.864      ;
; -0.907 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.856      ;
; -0.902 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.851      ;
; -0.894 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.843      ;
; -0.885 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[17] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.043     ; 1.829      ;
; -0.883 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.832      ;
; -0.874 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[17] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.043     ; 1.818      ;
; -0.873 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.032     ; 1.828      ;
; -0.868 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|init_done    ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.053     ; 1.802      ;
; -0.863 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.032     ; 1.818      ;
; -0.852 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|init_done    ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.053     ; 1.786      ;
; -0.845 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.794      ;
; -0.842 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.791      ;
; -0.830 ; i2c_dri:i2c_dri_inst|cnt[0]                ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.025     ; 1.792      ;
; -0.828 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 1.769      ;
; -0.827 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 1.768      ;
; -0.827 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|init_done    ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.053     ; 1.761      ;
; -0.819 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|init_done    ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.053     ; 1.753      ;
; -0.815 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.764      ;
; -0.812 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.761      ;
; -0.803 ; i2c_dri:i2c_dri_inst|cnt[5]                ; i2c_dri:i2c_dri_inst|scl                ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.254     ; 1.536      ;
; -0.802 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|cnt[4]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 1.743      ;
; -0.802 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|cnt[2]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 1.743      ;
; -0.802 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|cnt[1]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 1.743      ;
; -0.802 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|cnt[3]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 1.743      ;
; -0.802 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|cnt[6]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 1.743      ;
; -0.799 ; i2c_dri:i2c_dri_inst|sda_out               ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.048     ; 1.738      ;
; -0.796 ; i2c_dri:i2c_dri_inst|cnt[0]                ; i2c_dri:i2c_dri_inst|sda_dir            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.254     ; 1.529      ;
; -0.791 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.740      ;
; -0.790 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.739      ;
; -0.789 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.039     ; 1.737      ;
; -0.787 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|cnt[4]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 1.728      ;
; -0.787 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|cnt[2]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 1.728      ;
; -0.787 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|cnt[1]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 1.728      ;
; -0.787 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|cnt[3]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 1.728      ;
; -0.787 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|cnt[6]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 1.728      ;
; -0.785 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.734      ;
; -0.784 ; i2c_dri:i2c_dri_inst|cnt[6]                ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.198      ; 1.969      ;
; -0.778 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|sda_dir            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.039     ; 1.726      ;
; -0.778 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 1.719      ;
; -0.775 ; i2c_dri:i2c_dri_inst|cnt[5]                ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.025     ; 1.737      ;
; -0.772 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.721      ;
; -0.771 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.039     ; 1.719      ;
; -0.771 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[17] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.043     ; 1.715      ;
; -0.770 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 1.711      ;
; -0.767 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 1.708      ;
; -0.765 ; i2c_dri:i2c_dri_inst|cur_state.st_addr16   ; i2c_dri:i2c_dri_inst|sda_dir            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.039     ; 1.713      ;
; -0.762 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.711      ;
; -0.762 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[17] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.043     ; 1.706      ;
; -0.759 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.708      ;
; -0.758 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|init_done    ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.053     ; 1.692      ;
; -0.754 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 1.695      ;
; -0.745 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.694      ;
; -0.744 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.039     ; 1.692      ;
; -0.742 ; i2c_dri:i2c_dri_inst|cnt[1]                ; i2c_dri:i2c_dri_inst|sda_dir            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.031     ; 1.698      ;
; -0.741 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[10] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.175      ; 1.903      ;
; -0.734 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[3]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.176      ; 1.897      ;
; -0.734 ; i2c_dri:i2c_dri_inst|cnt[4]                ; i2c_dri:i2c_dri_inst|sda_out            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.198      ; 1.919      ;
; -0.724 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.039     ; 1.672      ;
; -0.713 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.196      ; 1.896      ;
; -0.711 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.660      ;
; -0.710 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.039     ; 1.658      ;
; -0.708 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.038     ; 1.657      ;
; -0.705 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19] ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.196      ; 1.888      ;
; -0.699 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.185      ; 1.871      ;
; -0.697 ; i2c_dri:i2c_dri_inst|cnt[0]                ; i2c_dri:i2c_dri_inst|scl                ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.254     ; 1.430      ;
; -0.692 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|cnt[4]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 1.633      ;
; -0.692 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|cnt[2]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 1.633      ;
; -0.692 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|cnt[1]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 1.633      ;
; -0.692 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|cnt[3]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 1.633      ;
; -0.692 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|cnt[6]             ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.046     ; 1.633      ;
; -0.690 ; i2c_dri:i2c_dri_inst|cnt[5]                ; i2c_dri:i2c_dri_inst|sda_dir            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.254     ; 1.423      ;
; -0.690 ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0] ; ov5640_cfg:ov5640_cfg_inst|i2c_data[3]  ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; 0.176      ; 1.853      ;
; -0.687 ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr  ; i2c_dri:i2c_dri_inst|scl                ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.039     ; 1.635      ;
; -0.682 ; i2c_dri:i2c_dri_inst|cur_state.st_addr8    ; i2c_dri:i2c_dri_inst|sda_dir            ; i2c_dri:i2c_dri_inst|dri_clk ; i2c_dri:i2c_dri_inst|dri_clk ; 1.000        ; -0.039     ; 1.630      ;
+--------+--------------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                             ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.688 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.065      ; 1.760      ;
; -0.687 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.671      ;
; -0.680 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.664      ;
; -0.677 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.661      ;
; -0.617 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.066      ; 1.690      ;
; -0.605 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.589      ;
; -0.598 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.582      ;
; -0.595 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.579      ;
; -0.588 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.572      ;
; -0.567 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.551      ;
; -0.530 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.046      ; 1.583      ;
; -0.518 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.046      ; 1.571      ;
; -0.517 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.066      ; 1.590      ;
; -0.509 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.050      ; 1.566      ;
; -0.502 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.126     ; 1.383      ;
; -0.502 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.126     ; 1.383      ;
; -0.502 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.126     ; 1.383      ;
; -0.502 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.126     ; 1.383      ;
; -0.502 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.126     ; 1.383      ;
; -0.502 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.126     ; 1.383      ;
; -0.502 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.126     ; 1.383      ;
; -0.501 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.485      ;
; -0.499 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.159     ; 1.347      ;
; -0.491 ; ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                             ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                                            ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.099     ; 1.399      ;
; -0.490 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.068      ; 1.565      ;
; -0.489 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.473      ;
; -0.483 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.068      ; 1.558      ;
; -0.483 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.068      ; 1.558      ;
; -0.482 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.466      ;
; -0.479 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.463      ;
; -0.477 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.461      ;
; -0.470 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.454      ;
; -0.470 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.066      ; 1.543      ;
; -0.467 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.451      ;
; -0.454 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.051     ; 1.410      ;
; -0.450 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                           ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                                            ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.099     ; 1.358      ;
; -0.449 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.046      ; 1.502      ;
; -0.440 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.159     ; 1.288      ;
; -0.440 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.159     ; 1.288      ;
; -0.431 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.068      ; 1.506      ;
; -0.426 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.086      ; 1.541      ;
; -0.426 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.086      ; 1.541      ;
; -0.424 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.089      ; 1.542      ;
; -0.420 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.404      ;
; -0.420 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.144     ; 1.283      ;
; -0.420 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.126     ; 1.301      ;
; -0.420 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.126     ; 1.301      ;
; -0.420 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.126     ; 1.301      ;
; -0.420 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.126     ; 1.301      ;
; -0.420 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.126     ; 1.301      ;
; -0.420 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.126     ; 1.301      ;
; -0.420 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.126     ; 1.301      ;
; -0.419 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.066      ; 1.492      ;
; -0.419 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.403      ;
; -0.417 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.066      ; 1.490      ;
; -0.417 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.159     ; 1.265      ;
; -0.406 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.141     ; 1.272      ;
; -0.403 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.050      ; 1.460      ;
; -0.395 ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                             ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                                            ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.099     ; 1.303      ;
; -0.391 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.046      ; 1.444      ;
; -0.362 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.050      ; 1.419      ;
; -0.360 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.159     ; 1.208      ;
; -0.360 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.159     ; 1.208      ;
; -0.356 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                           ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                                            ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.099     ; 1.264      ;
; -0.351 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.144     ; 1.214      ;
; -0.350 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.144     ; 1.213      ;
; -0.350 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.144     ; 1.213      ;
; -0.348 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.144     ; 1.211      ;
; -0.347 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.086      ; 1.462      ;
; -0.347 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.089      ; 1.465      ;
; -0.347 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.086      ; 1.462      ;
; -0.342 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.140     ; 1.209      ;
; -0.342 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.140     ; 1.209      ;
; -0.342 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.140     ; 1.209      ;
; -0.342 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.140     ; 1.209      ;
; -0.342 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.140     ; 1.209      ;
; -0.342 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.140     ; 1.209      ;
; -0.341 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.051     ; 1.297      ;
; -0.340 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.050      ; 1.397      ;
; -0.338 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.144     ; 1.201      ;
; -0.335 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.141     ; 1.201      ;
; -0.325 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.046      ; 1.378      ;
; -0.324 ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.144     ; 1.187      ;
; -0.321 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.068      ; 1.396      ;
; -0.306 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.159     ; 1.154      ;
; -0.304 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.126     ; 1.185      ;
; -0.304 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.126     ; 1.185      ;
; -0.304 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.126     ; 1.185      ;
; -0.304 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.126     ; 1.185      ;
; -0.304 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.126     ; 1.185      ;
; -0.304 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.126     ; 1.185      ;
; -0.304 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.126     ; 1.185      ;
; -0.303 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.287      ;
; -0.301 ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                             ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.159     ; 1.149      ;
; -0.292 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.126     ; 1.173      ;
; -0.292 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.126     ; 1.173      ;
; -0.292 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.126     ; 1.173      ;
; -0.292 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.126     ; 1.173      ;
; -0.292 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.126     ; 1.173      ;
; -0.292 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.126     ; 1.173      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                     ; Launch Clock                                                ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.056 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.248     ; 0.350      ;
; -0.052 ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.244     ; 0.350      ;
; 0.435  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.248     ; 0.359      ;
; 0.439  ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.244     ; 0.359      ;
; 17.950 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 2.002      ;
; 17.970 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 1.982      ;
; 17.981 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 1.971      ;
; 18.001 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 1.951      ;
; 18.045 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 1.907      ;
; 18.065 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 1.887      ;
; 18.067 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 1.885      ;
; 18.087 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 1.865      ;
; 18.122 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]    ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 1.830      ;
; 18.142 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]    ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 1.810      ;
; 18.242 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.708      ;
; 18.242 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.708      ;
; 18.242 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.708      ;
; 18.242 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.708      ;
; 18.242 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.708      ;
; 18.242 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.708      ;
; 18.242 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.708      ;
; 18.244 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 1.708      ;
; 18.264 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 1.688      ;
; 18.494 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 1.458      ;
; 18.514 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.035     ; 1.438      ;
; 18.624 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 1.325      ;
; 18.698 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 1.251      ;
; 18.712 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.238      ;
; 18.746 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 1.203      ;
; 18.759 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.191      ;
; 18.775 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.175      ;
; 18.776 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.174      ;
; 18.781 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 1.168      ;
; 18.784 ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 1.165      ;
; 18.790 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.160      ;
; 18.826 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.124      ;
; 18.842 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 1.107      ;
; 18.846 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 1.103      ;
; 18.854 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.096      ;
; 18.854 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.096      ;
; 18.857 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.093      ;
; 18.860 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.090      ;
; 18.871 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 1.078      ;
; 18.914 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.036      ;
; 18.918 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.032      ;
; 18.928 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.022      ;
; 18.939 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.011      ;
; 18.939 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.011      ;
; 18.945 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 1.005      ;
; 18.965 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.985      ;
; 18.977 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.973      ;
; 18.981 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.969      ;
; 18.982 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.968      ;
; 18.986 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.964      ;
; 18.995 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.955      ;
; 18.996 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 0.953      ;
; 18.996 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.954      ;
; 19.003 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.947      ;
; 19.003 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.947      ;
; 19.010 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.940      ;
; 19.014 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.936      ;
; 19.014 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.936      ;
; 19.020 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.930      ;
; 19.032 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.918      ;
; 19.033 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.917      ;
; 19.036 ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.914      ;
; 19.036 ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.914      ;
; 19.042 ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.908      ;
; 19.045 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.905      ;
; 19.047 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.903      ;
; 19.049 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.901      ;
; 19.050 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.900      ;
; 19.051 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.899      ;
; 19.060 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.890      ;
; 19.063 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.887      ;
; 19.064 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.886      ;
; 19.087 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.863      ;
; 19.087 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.863      ;
; 19.090 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.860      ;
; 19.093 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.857      ;
; 19.095 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.855      ;
; 19.100 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.850      ;
; 19.110 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.840      ;
; 19.110 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.840      ;
; 19.113 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.837      ;
; 19.114 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.836      ;
; 19.115 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.835      ;
; 19.119 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.831      ;
; 19.122 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.828      ;
; 19.128 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.822      ;
; 19.131 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.819      ;
; 19.132 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.818      ;
; 19.135 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.815      ;
; 19.155 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 0.794      ;
; 19.161 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.789      ;
; 19.163 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.787      ;
; 19.168 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.782      ;
; 19.169 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.781      ;
; 19.196 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.754      ;
; 19.198 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.752      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                               ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -1.442 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.437      ; 1.149      ;
; -1.417 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.437      ; 1.174      ;
; -1.365 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.437      ; 1.226      ;
; -1.172 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.437      ; 1.419      ;
; -1.172 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.429      ; 1.411      ;
; -1.143 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.432      ; 1.443      ;
; -1.138 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                                                           ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.236      ; 1.252      ;
; -1.095 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.437      ; 1.496      ;
; -1.095 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.236      ; 1.295      ;
; -1.063 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.236      ; 1.327      ;
; -1.050 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.437      ; 1.541      ;
; -0.970 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.429      ; 1.613      ;
; -0.941 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.432      ; 1.645      ;
; -0.902 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.236      ; 1.488      ;
; -0.873 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.429      ; 1.710      ;
; -0.871 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                                                            ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.236      ; 1.519      ;
; -0.844 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.432      ; 1.742      ;
; -0.825 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.429      ; 1.758      ;
; -0.796 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.432      ; 1.790      ;
; -0.738 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.429      ; 1.845      ;
; -0.719 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.429      ; 1.864      ;
; -0.709 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.432      ; 1.877      ;
; -0.690 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.432      ; 1.896      ;
; -0.648 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.429      ; 1.935      ;
; -0.619 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]                                                                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.432      ; 1.967      ;
; 0.163  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.221      ; 0.488      ;
; 0.164  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.219      ; 0.487      ;
; 0.173  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.221      ; 0.498      ;
; 0.174  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.219      ; 0.497      ;
; 0.181  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.221      ; 0.506      ;
; 0.182  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.219      ; 0.505      ;
; 0.183  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.221      ; 0.508      ;
; 0.184  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.219      ; 0.507      ;
; 0.186  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.220      ; 0.510      ;
; 0.186  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.218      ; 0.509      ;
; 0.187  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.220      ; 0.511      ;
; 0.187  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                                                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.307      ;
; 0.188  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.221      ; 0.513      ;
; 0.188  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.221      ; 0.513      ;
; 0.188  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.218      ; 0.510      ;
; 0.188  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.035      ; 0.307      ;
; 0.189  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.219      ; 0.512      ;
; 0.189  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.219      ; 0.512      ;
; 0.189  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.220      ; 0.513      ;
; 0.190  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.218      ; 0.512      ;
; 0.190  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.220      ; 0.514      ;
; 0.191  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.218      ; 0.513      ;
; 0.192  ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[1]                                                                                                                                                            ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[2]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.037      ; 0.313      ;
; 0.192  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.220      ; 0.516      ;
; 0.193  ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[0]                                                                                                                                                            ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[1]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|vsync_i_r[1]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[0]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode_3                                                                                                                                                                 ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode                                                                                                                                                                                             ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.220      ; 0.517      ;
; 0.194  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.221      ; 0.519      ;
; 0.194  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.218      ; 0.516      ;
; 0.194  ; image_top:image_top_inst|erode_disp:erode_disp_inst|hsync_i_r[0]                                                                                                                                                            ; image_top:image_top_inst|erode_disp:erode_disp_inst|hsync_i_r[1]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|clk_en_i_r[1]                                                                                                                    ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[0]                                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.035      ; 0.313      ;
; 0.194  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_de_d[0]                                                                                                                                                       ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_de_d[1]                                                                                                                                                                                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.035      ; 0.313      ;
; 0.194  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb0[11]                                                                                                                                                             ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|img_cb1[3]                                                                                                                                                                                        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.314      ;
; 0.195  ; image_top:image_top_inst|erode_disp:erode_disp_inst|vsync_i_r[2]                                                                                                                                                            ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|vsync_i_r[0]                                                                                                                                                                                  ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.037      ; 0.316      ;
; 0.195  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_3                                                                                                                                                           ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate                                                                                                                                                                                       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.037      ; 0.316      ;
; 0.195  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.219      ; 0.518      ;
; 0.195  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.219      ; 0.518      ;
; 0.195  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.220      ; 0.519      ;
; 0.195  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.220      ; 0.519      ;
; 0.195  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|row3_data[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_33[0]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.037      ; 0.316      ;
; 0.195  ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[1]                                                                                                                                                          ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[2]                                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_hsync_d[1]                                                                                                                                                    ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_hsync_d[2]                                                                                                                                                                              ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.035      ; 0.314      ;
; 0.196  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.218      ; 0.518      ;
; 0.196  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.218      ; 0.518      ;
; 0.196  ; image_top:image_top_inst|erode_disp:erode_disp_inst|hsync_i_r[1]                                                                                                                                                            ; image_top:image_top_inst|erode_disp:erode_disp_inst|hsync_i_r[2]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.316      ;
; 0.196  ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[0]                                                                                                                                                          ; image_top:image_top_inst|erode_disp:erode_disp_inst|data_en_i_r[1]                                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.035      ; 0.315      ;
; 0.196  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_de_d[2]                                                                                                                                                       ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_de_d                                                                                                                                                                                    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.035      ; 0.315      ;
; 0.196  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_de_d[1]                                                                                                                                                       ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_de_d[2]                                                                                                                                                                                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.035      ; 0.315      ;
; 0.197  ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_r1                                                                                                                                                              ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_neg                                                                                                                                                                                       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.317      ;
; 0.197  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.220      ; 0.521      ;
; 0.197  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[1]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|hsync_i_r[0]                                                                                                                                                                                      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.317      ;
; 0.198  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_32[0]                                                                                                                 ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|dialate_3                                                                                                                                                                                     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.037      ; 0.319      ;
; 0.198  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.218      ; 0.520      ;
; 0.198  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_32[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|erode_3                                                                                                                                                                                           ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.037      ; 0.319      ;
; 0.203  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.218      ; 0.525      ;
; 0.204  ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_r1                                                                                                                                                              ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_pos                                                                                                                                                                                       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.324      ;
; 0.204  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]                                                                                                                                                          ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_g_m2[2]                                                                                                                                                                                       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.324      ;
; 0.206  ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|pre_frame_hsync_d[2]                                                                                                                                                    ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_hsync_d                                                                                                                                                                                 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.035      ; 0.325      ;
; 0.208  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.221      ; 0.533      ;
; 0.208  ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[0]                                                                                                                     ; image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|hsync_i_r[1]                                                                                                                                               ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.328      ;
; 0.209  ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]                                                                                                                                                          ; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_g_m1[2]                                                                                                                                                                                       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.036      ; 0.329      ;
; 0.212  ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|counter_reg_bit[0] ; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.221      ; 0.537      ;
; 0.212  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                        ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0                                                                ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 0.182      ; 0.498      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                 ; To Node                                                                                                                                                                                ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -0.662 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.321      ; 0.823      ;
; -0.553 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.321      ; 0.932      ;
; -0.434 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.325      ; 1.055      ;
; -0.396 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.320      ; 1.088      ;
; -0.332 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.320      ; 1.152      ;
; -0.291 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.320      ; 1.193      ;
; -0.273 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.325      ; 1.216      ;
; -0.262 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.325      ; 1.227      ;
; -0.260 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.325      ; 1.229      ;
; -0.244 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.320      ; 1.240      ;
; -0.240 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.325      ; 1.249      ;
; 0.105  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.281      ; 0.490      ;
; 0.174  ; ov5640_data:ov5640_data_inst|cam_data_d0[4]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[12]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.056      ; 0.314      ;
; 0.177  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.432      ; 0.713      ;
; 0.187  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.281      ; 0.572      ;
; 0.198  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.427      ; 0.729      ;
; 0.199  ; ov5640_data:ov5640_data_inst|cam_data_d0[2]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[10]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.104      ; 0.387      ;
; 0.199  ; ov5640_data:ov5640_data_inst|cam_data_d0[5]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[13]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.104      ; 0.387      ;
; 0.199  ; ov5640_data:ov5640_data_inst|cam_data_d0[7]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[15]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.104      ; 0.387      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                               ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.203  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.047      ; 0.334      ;
; 0.208  ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                    ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                                 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.022      ; 0.314      ;
; 0.208  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.427      ; 0.739      ;
; 0.208  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.025      ; 0.317      ;
; 0.215  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.451      ; 0.770      ;
; 0.231  ; ov5640_data:ov5640_data_inst|cmos_data_t[13]                                                                                                                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.278      ; 0.613      ;
; 0.236  ; ov5640_data:ov5640_data_inst|cmos_data_t[14]                                                                                                                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.433      ; 0.773      ;
; 0.238  ; ov5640_data:ov5640_data_inst|cmos_data_t[10]                                                                                                                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.278      ; 0.620      ;
; 0.240  ; ov5640_data:ov5640_data_inst|cmos_data_t[6]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.127      ; 0.471      ;
; 0.241  ; ov5640_data:ov5640_data_inst|cmos_data_t[2]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.282      ; 0.627      ;
; 0.241  ; ov5640_data:ov5640_data_inst|cmos_data_t[7]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.127      ; 0.472      ;
; 0.241  ; ov5640_data:ov5640_data_inst|cmos_data_t[8]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.127      ; 0.472      ;
; 0.241  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.432      ; 0.777      ;
; 0.243  ; ov5640_data:ov5640_data_inst|cmos_data_t[3]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.127      ; 0.474      ;
; 0.244  ; ov5640_data:ov5640_data_inst|cmos_data_t[1]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.282      ; 0.630      ;
; 0.244  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.432      ; 0.780      ;
; 0.247  ; ov5640_data:ov5640_data_inst|cmos_data_t[0]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.282      ; 0.633      ;
; 0.247  ; ov5640_data:ov5640_data_inst|cmos_data_t[4]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.282      ; 0.633      ;
; 0.249  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.011      ; 0.344      ;
; 0.249  ; ov5640_data:ov5640_data_inst|cam_data_d0[1]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[9]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.056      ; 0.389      ;
; 0.254  ; ov5640_data:ov5640_data_inst|cmos_data_t[11]                                                                                                                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.278      ; 0.636      ;
; 0.257  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.432      ; 0.793      ;
; 0.263  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.025      ; 0.372      ;
; 0.264  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.047      ; 0.395      ;
; 0.272  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.432      ; 0.808      ;
; 0.275  ; ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                                 ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.026      ; 0.385      ;
; 0.285  ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.026      ; 0.395      ;
; 0.294  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.026      ; 0.404      ;
; 0.301  ; ov5640_data:ov5640_data_inst|cam_data_d0[3]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[11]                                                                                                                                           ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.218      ; 0.603      ;
; 0.304  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.047      ; 0.435      ;
; 0.308  ; ov5640_data:ov5640_data_inst|cmos_data_t[12]                                                                                                                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.433      ; 0.845      ;
; 0.310  ; ov5640_data:ov5640_data_inst|cam_data_d0[0]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[8]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.218      ; 0.612      ;
; 0.315  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                       ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.290      ; 0.689      ;
; 0.316  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.026      ; 0.426      ;
; 0.318  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.451      ; 0.873      ;
; 0.320  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.026      ; 0.430      ;
; 0.322  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.047      ; 0.453      ;
; 0.322  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.276      ; 0.702      ;
; 0.324  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.297      ; 0.705      ;
; 0.328  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.047      ; 0.459      ;
; 0.331  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.025      ; 0.440      ;
; 0.331  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.025      ; 0.440      ;
; 0.332  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.055      ; 0.471      ;
; 0.337  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.025      ; 0.446      ;
; 0.340  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.047      ; 0.471      ;
; 0.343  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.047      ; 0.474      ;
; 0.351  ; ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                                 ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.026      ; 0.461      ;
; 0.356  ; ov5640_data:ov5640_data_inst|cmos_data_t[9]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.433      ; 0.893      ;
; 0.359  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.281      ; 0.744      ;
; 0.361  ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.341      ; 0.806      ;
; 0.362  ; ov5640_data:ov5640_data_inst|cmos_data_t[5]                                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.282      ; 0.748      ;
; 0.364  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.341      ; 0.809      ;
; 0.367  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.276      ; 0.747      ;
; 0.370  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.047      ; 0.501      ;
; 0.371  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.050      ; 0.505      ;
; 0.380  ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                    ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                                              ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.159      ; 0.623      ;
; 0.380  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                       ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.296      ; 0.760      ;
; 0.381  ; ov5640_data:ov5640_data_inst|cmos_data_t[15]                                                                                                                              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.278      ; 0.763      ;
; 0.391  ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                                 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.023      ; 0.498      ;
; 0.394  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                       ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.290      ; 0.768      ;
; 0.395  ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.026      ; 0.505      ;
; 0.396  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.281      ; 0.781      ;
; 0.397  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                       ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.290      ; 0.771      ;
; 0.401  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.058      ; 0.543      ;
; 0.409  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ; cam_pclk                                             ; cam_pclk    ; 0.000        ; 0.038      ; 0.531      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i2c_dri:i2c_dri_inst|dri_clk'                                                                                                                                                                                     ;
+--------+-------------------------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                       ; Launch Clock                                         ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------------------+--------------+------------+------------+
; -0.165 ; picture_size:picture_size_inst|cmos_h_pixel[9]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 1.387      ; 0.876      ;
; -0.118 ; picture_size:picture_size_inst|cmos_h_pixel[9]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 1.386      ; 0.922      ;
; -0.105 ; picture_size:picture_size_inst|cmos_h_pixel[9]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 1.387      ; 0.936      ;
; -0.064 ; picture_size:picture_size_inst|cmos_h_pixel[7]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 1.387      ; 0.977      ;
; -0.060 ; picture_size:picture_size_inst|cmos_h_pixel[9]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 1.389      ; 0.983      ;
; -0.042 ; picture_size:picture_size_inst|cmos_h_pixel[7]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 1.386      ; 0.998      ;
; -0.035 ; picture_size:picture_size_inst|cmos_h_pixel[7]        ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 1.386      ; 1.005      ;
; -0.020 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 1.396      ; 1.030      ;
; -0.002 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; i2c_dri:i2c_dri_inst|dri_clk ; -0.500       ; 1.387      ; 1.039      ;
; 0.184  ; i2c_dri:i2c_dri_inst|sda_dir                          ; i2c_dri:i2c_dri_inst|sda_dir                  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; i2c_dri:i2c_dri_inst|i2c_done                         ; i2c_dri:i2c_dri_inst|i2c_done                 ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; i2c_dri:i2c_dri_inst|cur_state.st_idle                ; i2c_dri:i2c_dri_inst|cur_state.st_idle        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl                  ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl          ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.185  ; ov5640_cfg:ov5640_cfg_inst|init_done                  ; ov5640_cfg:ov5640_cfg_inst|init_done          ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.206  ; i2c_dri:i2c_dri_inst|cur_state.st_idle                ; i2c_dri:i2c_dri_inst|i2c_done                 ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.329      ;
; 0.248  ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl                  ; i2c_dri:i2c_dri_inst|wr_flag                  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.371      ;
; 0.263  ; i2c_dri:i2c_dri_inst|i2c_done                         ; ov5640_cfg:ov5640_cfg_inst|i2c_exec           ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.386      ;
; 0.267  ; i2c_dri:i2c_dri_inst|cur_state.st_addr8               ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.390      ;
; 0.277  ; i2c_dri:i2c_dri_inst|cur_state.st_addr16              ; i2c_dri:i2c_dri_inst|cur_state.st_addr8       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.400      ;
; 0.285  ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd             ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.408      ;
; 0.285  ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr              ; i2c_dri:i2c_dri_inst|cur_state.st_addr16      ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.408      ;
; 0.295  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.417      ;
; 0.295  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.417      ;
; 0.297  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.419      ;
; 0.297  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.419      ;
; 0.298  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.420      ;
; 0.303  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.425      ;
; 0.306  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.428      ;
; 0.309  ; i2c_dri:i2c_dri_inst|cnt[5]                           ; i2c_dri:i2c_dri_inst|cnt[5]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.047      ; 0.440      ;
; 0.309  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.431      ;
; 0.309  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.431      ;
; 0.309  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.431      ;
; 0.309  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.431      ;
; 0.310  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.432      ;
; 0.315  ; i2c_dri:i2c_dri_inst|cnt[3]                           ; i2c_dri:i2c_dri_inst|cnt[5]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.261      ; 0.660      ;
; 0.316  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.438      ;
; 0.318  ; i2c_dri:i2c_dri_inst|cnt[0]                           ; i2c_dri:i2c_dri_inst|cnt[0]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.047      ; 0.449      ;
; 0.319  ; i2c_dri:i2c_dri_inst|cnt[6]                           ; i2c_dri:i2c_dri_inst|cnt[6]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.441      ;
; 0.322  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.444      ;
; 0.322  ; ov5640_cfg:ov5640_cfg_inst|i2c_exec                   ; i2c_dri:i2c_dri_inst|cur_state.st_idle        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.445      ;
; 0.324  ; i2c_dri:i2c_dri_inst|cnt[2]                           ; i2c_dri:i2c_dri_inst|cnt[2]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.446      ;
; 0.325  ; i2c_dri:i2c_dri_inst|cnt[2]                           ; i2c_dri:i2c_dri_inst|cnt[5]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.261      ; 0.670      ;
; 0.326  ; i2c_dri:i2c_dri_inst|cnt[3]                           ; i2c_dri:i2c_dri_inst|cnt[3]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.448      ;
; 0.328  ; i2c_dri:i2c_dri_inst|cnt[4]                           ; i2c_dri:i2c_dri_inst|cnt[5]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.261      ; 0.673      ;
; 0.329  ; i2c_dri:i2c_dri_inst|cnt[1]                           ; i2c_dri:i2c_dri_inst|cnt[1]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.451      ;
; 0.330  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.452      ;
; 0.334  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.456      ;
; 0.337  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.459      ;
; 0.341  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.271      ; 0.696      ;
; 0.350  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.472      ;
; 0.360  ; i2c_dri:i2c_dri_inst|cnt[6]                           ; i2c_dri:i2c_dri_inst|cnt[0]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.261      ; 0.705      ;
; 0.360  ; i2c_dri:i2c_dri_inst|cnt[6]                           ; i2c_dri:i2c_dri_inst|cnt[5]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.261      ; 0.705      ;
; 0.365  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.488      ;
; 0.384  ; i2c_dri:i2c_dri_inst|cnt[1]                           ; i2c_dri:i2c_dri_inst|cnt[5]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.261      ; 0.729      ;
; 0.388  ; i2c_dri:i2c_dri_inst|cur_state.st_addr8               ; i2c_dri:i2c_dri_inst|sda_out                  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.277      ; 0.749      ;
; 0.393  ; i2c_dri:i2c_dri_inst|cnt[4]                           ; i2c_dri:i2c_dri_inst|cnt[4]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.515      ;
; 0.393  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.515      ;
; 0.397  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.519      ;
; 0.407  ; ov5640_cfg:ov5640_cfg_inst|i2c_data[17]               ; i2c_dri:i2c_dri_inst|addr_t[9]                ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.045      ; 0.536      ;
; 0.415  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.271      ; 0.770      ;
; 0.421  ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd             ; i2c_dri:i2c_dri_inst|cur_state.st_stop        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.031      ; 0.536      ;
; 0.430  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.552      ;
; 0.430  ; i2c_dri:i2c_dri_inst|cnt[3]                           ; i2c_dri:i2c_dri_inst|cnt[0]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.261      ; 0.775      ;
; 0.444  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.566      ;
; 0.444  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.566      ;
; 0.446  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.568      ;
; 0.447  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[13]       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.283      ; 0.814      ;
; 0.452  ; i2c_dri:i2c_dri_inst|cur_state.st_addr8               ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd     ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.039      ; 0.575      ;
; 0.452  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.574      ;
; 0.455  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.577      ;
; 0.456  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.578      ;
; 0.458  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.580      ;
; 0.458  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.580      ;
; 0.459  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.581      ;
; 0.462  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.584      ;
; 0.464  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[3]        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.262      ; 0.810      ;
; 0.464  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11]         ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.586      ;
; 0.465  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.587      ;
; 0.467  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.589      ;
; 0.468  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.590      ;
; 0.470  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.592      ;
; 0.471  ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]          ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.593      ;
; 0.472  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]        ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.262      ; 0.818      ;
; 0.474  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.596      ;
; 0.475  ; i2c_dri:i2c_dri_inst|cnt[3]                           ; i2c_dri:i2c_dri_inst|cnt[4]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.597      ;
; 0.477  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.599      ;
; 0.478  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[13]       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.283      ; 0.845      ;
; 0.478  ; i2c_dri:i2c_dri_inst|cnt[1]                           ; i2c_dri:i2c_dri_inst|cnt[2]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.600      ;
; 0.481  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19]       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.282      ; 0.847      ;
; 0.482  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[10]       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.260      ; 0.826      ;
; 0.482  ; i2c_dri:i2c_dri_inst|cnt[2]                           ; i2c_dri:i2c_dri_inst|cnt[3]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.604      ;
; 0.485  ; i2c_dri:i2c_dri_inst|cnt[2]                           ; i2c_dri:i2c_dri_inst|cnt[4]                   ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.607      ;
; 0.486  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.608      ;
; 0.487  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.609      ;
; 0.488  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.610      ;
; 0.490  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.612      ;
; 0.491  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]            ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.038      ; 0.613      ;
; 0.493  ; i2c_dri:i2c_dri_inst|sda_out                          ; i2c_dri:i2c_dri_inst|sda_out                  ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.048      ; 0.625      ;
; 0.501  ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]            ; ov5640_cfg:ov5640_cfg_inst|i2c_data[16]       ; i2c_dri:i2c_dri_inst|dri_clk                         ; i2c_dri:i2c_dri_inst|dri_clk ; 0.000        ; 0.268      ; 0.853      ;
+--------+-------------------------------------------------------+-----------------------------------------------+------------------------------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock                                                ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.056 ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.038     ; 0.307      ;
; 0.061 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.043     ; 0.307      ;
; 0.193 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m   ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m   ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.298 ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.421      ;
; 0.306 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.388 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.509      ;
; 0.395 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.516      ;
; 0.396 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.517      ;
; 0.447 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.568      ;
; 0.455 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.581      ;
; 0.462 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.583      ;
; 0.510 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.631      ;
; 0.512 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.633      ;
; 0.513 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.634      ;
; 0.515 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.636      ;
; 0.518 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.639      ;
; 0.523 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.644      ;
; 0.525 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.646      ;
; 0.526 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.647      ;
; 0.528 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.649      ;
; 0.533 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.654      ;
; 0.540 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.661      ;
; 0.541 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.662      ;
; 0.563 ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -0.038     ; 0.314      ;
; 0.568 ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -0.043     ; 0.314      ;
; 0.576 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.697      ;
; 0.576 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.697      ;
; 0.576 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.697      ;
; 0.577 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.698      ;
; 0.578 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.699      ;
; 0.579 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.700      ;
; 0.581 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.702      ;
; 0.583 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.704      ;
; 0.588 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.709      ;
; 0.589 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.710      ;
; 0.590 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.711      ;
; 0.591 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.712      ;
; 0.591 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.712      ;
; 0.592 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.713      ;
; 0.620 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.748      ;
; 0.642 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.763      ;
; 0.644 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.765      ;
; 0.645 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.766      ;
; 0.654 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.775      ;
; 0.655 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.776      ;
; 0.657 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.778      ;
; 0.675 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.796      ;
; 0.681 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.802      ;
; 0.682 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.803      ;
; 0.689 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.810      ;
; 0.691 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.812      ;
; 0.696 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.817      ;
; 0.697 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.818      ;
; 0.697 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.818      ;
; 0.708 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.829      ;
; 0.720 ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.841      ;
; 0.743 ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.864      ;
; 0.747 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.868      ;
; 0.749 ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.870      ;
; 0.750 ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.871      ;
; 0.754 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.875      ;
; 0.755 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.876      ;
; 0.772 ; i2c_dri:i2c_dri_inst|clk_cnt[1]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.900      ;
; 0.792 ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.920      ;
; 0.828 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.949      ;
; 0.835 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.956      ;
; 0.836 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.957      ;
; 0.884 ; i2c_dri:i2c_dri_inst|clk_cnt[2]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.012      ;
; 0.898 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[0]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.019      ;
; 0.900 ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.028      ;
; 0.903 ; i2c_dri:i2c_dri_inst|clk_cnt[6]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.031      ;
; 0.905 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[3]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.026      ;
; 0.906 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|clk_cnt[4]                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.027      ;
; 0.952 ; i2c_dri:i2c_dri_inst|clk_cnt[9]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.080      ;
; 0.975 ; i2c_dri:i2c_dri_inst|clk_cnt[5]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.103      ;
; 1.046 ; i2c_dri:i2c_dri_inst|clk_cnt[8]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.174      ;
; 1.129 ; i2c_dri:i2c_dri_inst|clk_cnt[7]                             ; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.257      ;
; 1.151 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.272      ;
; 1.168 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.289      ;
; 1.353 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]     ; picture_size:picture_size_inst|cmos_h_pixel[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.474      ;
; 1.370 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]     ; picture_size:picture_size_inst|cmos_h_pixel[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.491      ;
; 1.437 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.556      ;
; 1.437 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.556      ;
; 1.437 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.556      ;
; 1.437 ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.556      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.164 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.488      ;
; 0.172 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.494      ;
; 0.186 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                               ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.197 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.199 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.202 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.323      ;
; 0.210 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.331      ;
; 0.210 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.212 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.217 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.337      ;
; 0.217 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.338      ;
; 0.217 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.498      ;
; 0.218 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.338      ;
; 0.218 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.338      ;
; 0.218 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.499      ;
; 0.224 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.344      ;
; 0.224 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.344      ;
; 0.225 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.345      ;
; 0.227 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.347      ;
; 0.228 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.348      ;
; 0.235 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.355      ;
; 0.238 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.562      ;
; 0.239 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.563      ;
; 0.244 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.566      ;
; 0.244 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.525      ;
; 0.247 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.571      ;
; 0.249 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.573      ;
; 0.250 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.574      ;
; 0.251 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.575      ;
; 0.251 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.575      ;
; 0.251 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.372      ;
; 0.252 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.575      ;
; 0.253 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 0.582      ;
; 0.257 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.580      ;
; 0.258 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.582      ;
; 0.259 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.582      ;
; 0.261 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.585      ;
; 0.262 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.382      ;
; 0.263 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[6]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.263 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.264 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.385      ;
; 0.267 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.588      ;
; 0.267 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                  ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.270 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.592      ;
; 0.270 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[9]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.272 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.274 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.395      ;
; 0.277 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.278 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.281 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.282 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.403      ;
; 0.282 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[8]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.403      ;
; 0.282 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.402      ;
; 0.284 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.404      ;
; 0.285 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.285 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.408      ;
; 0.289 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.410      ;
; 0.292 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                   ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.613      ;
; 0.294 ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; bluetooth:bluetooth_inst|k210_ypos[0]                             ; bluetooth:bluetooth_inst|k210_ypos[0]                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bluetooth:bluetooth_inst|byte_cnt[2]                              ; bluetooth:bluetooth_inst|byte_cnt[2]                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bluetooth:bluetooth_inst|byte_cnt[1]                              ; bluetooth:bluetooth_inst|byte_cnt[1]                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bluetooth:bluetooth_inst|byte_cnt[0]                              ; bluetooth:bluetooth_inst|byte_cnt[0]                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|work_en             ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|work_en                ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|tx                  ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|tx                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|bit_cnt[0]          ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|bit_cnt[0]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|bit_cnt[2]          ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|bit_cnt[2]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|bit_cnt[1]          ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|bit_cnt[1]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|bit_cnt[3]          ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|bit_cnt[3]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|work_en             ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|work_en                ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|bit_cnt[3]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|bit_cnt[3]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.196 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[18]  ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[18]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.325      ;
; 0.201 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_reg2             ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_reg3                ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.322      ;
; 0.203 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[2]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[1]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[12]        ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[12]           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; servo_dri:servo_dri_inst|k210_x_duty_cycle[17]                    ; servo_dri:servo_dri_inst|k210_x_duty_cycle[17]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; servo_dri:servo_dri_inst|period_cnt[20]                           ; servo_dri:servo_dri_inst|period_cnt[20]                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; servo_dri:servo_dri_inst|y_duty_cycle[17]                         ; servo_dri:servo_dri_inst|y_duty_cycle[17]                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.325      ;
; 0.212 ; servo_dri:servo_dri_inst|k210_y_duty_cycle[17]                    ; servo_dri:servo_dri_inst|k210_y_duty_cycle[17]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.333      ;
; 0.215 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|bit_flag            ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|bit_cnt[0]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.336      ;
; 0.216 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|work_en             ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|bit_cnt[0]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.336      ;
; 0.220 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|bit_cnt[0]          ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|bit_cnt[1]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.340      ;
; 0.263 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[3]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[2]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.384      ;
; 0.265 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_reg3             ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|start_nedge            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.386      ;
; 0.268 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[0]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|po_data[0]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[5]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|po_data[5]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_reg1             ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_reg2                ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[6]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|po_data[6]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.391      ;
; 0.273 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[7]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[6]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[4]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[3]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.395      ;
; 0.274 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[5]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[4]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.394      ;
; 0.274 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[6]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[5]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.394      ;
; 0.274 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_data[7]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|po_data[7]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.394      ;
; 0.276 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce[15] ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb_reduce_d0[15] ; sys_clk      ; sys_clk     ; 0.000        ; 0.034      ; 0.394      ;
; 0.282 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[8]   ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb[8]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.035      ; 0.401      ;
; 0.282 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[12]        ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|bit_flag               ; sys_clk      ; sys_clk     ; 0.000        ; 0.038      ; 0.404      ;
; 0.290 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[1]   ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[1]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.419      ;
; 0.295 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[7]   ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb[7]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[8]   ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[8]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.424      ;
; 0.296 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[10]  ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[10]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[0]   ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[0]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.425      ;
; 0.297 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[16]  ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[16]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb[8]         ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[1]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[7]   ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[7]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|rx_reg2             ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|start_nedge            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[11]  ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[11]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.427      ;
; 0.298 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[15]  ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[15]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; servo_dri:servo_dri_inst|period_cnt[19]                           ; servo_dri:servo_dri_inst|x_pwm                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|bit_cnt[2]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|bit_cnt[2]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|bit_cnt[1]          ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|bit_cnt[1]             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[1]         ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[1]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb[13]        ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb_reduce[4]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[18]  ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[18]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb[15]        ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[8]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[7]         ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[7]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[8]         ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[8]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb[16]        ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb_reduce[9]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb[13]        ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb_reduce[6]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb[15]        ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[6]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[4]   ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[4]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.429      ;
; 0.301 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[13]  ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[13]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.430      ;
; 0.301 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb[16]        ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb_reduce[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.422      ;
; 0.301 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb[12]        ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb_reduce[5]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.422      ;
; 0.301 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb[14]        ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[7]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.422      ;
; 0.301 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[3]         ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[3]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.422      ;
; 0.302 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[17]  ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[17]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.431      ;
; 0.302 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb[12]        ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_fb_reduce[3]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb[14]        ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_fb_reduce[5]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[5]   ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[5]      ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.431      ;
; 0.302 ; servo_dri:servo_dri_inst|x_duty_cycle[2]                          ; servo_dri:servo_dri_inst|x_duty_cycle[2]                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.431      ;
; 0.303 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[5]         ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[5]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; servo_dri:servo_dri_inst|k210_x_duty_cycle[11]                    ; servo_dri:servo_dri_inst|k210_x_duty_cycle[11]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; servo_dri:servo_dri_inst|y_duty_cycle[6]                          ; servo_dri:servo_dri_inst|y_duty_cycle[6]                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; servo_dri:servo_dri_inst|y_duty_cycle[7]                          ; servo_dri:servo_dri_inst|y_duty_cycle[7]                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; servo_dri:servo_dri_inst|y_duty_cycle[8]                          ; servo_dri:servo_dri_inst|y_duty_cycle[8]                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; servo_dri:servo_dri_inst|period_cnt[15]                           ; servo_dri:servo_dri_inst|period_cnt[15]                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; servo_dri:servo_dri_inst|period_cnt[13]                           ; servo_dri:servo_dri_inst|period_cnt[13]                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; servo_dri:servo_dri_inst|period_cnt[11]                           ; servo_dri:servo_dri_inst|period_cnt[11]                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; servo_dri:servo_dri_inst|period_cnt[10]                           ; servo_dri:servo_dri_inst|period_cnt[10]                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[3]         ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[3]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[12]        ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[12]           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[2]         ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[2]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[4]         ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[4]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[9]         ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[9]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[11]        ; bluetooth:bluetooth_inst|uart_rx:uart_rx_inst|baud_cnt[11]           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[14]  ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[14]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.433      ;
; 0.305 ; servo_dri:servo_dri_inst|k210_y_duty_cycle[1]                     ; servo_dri:servo_dri_inst|k210_y_duty_cycle[1]                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; servo_dri:servo_dri_inst|k210_x_duty_cycle[14]                    ; servo_dri:servo_dri_inst|k210_x_duty_cycle[14]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; servo_dri:servo_dri_inst|k210_x_duty_cycle[8]                     ; servo_dri:servo_dri_inst|k210_x_duty_cycle[8]                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; servo_dri:servo_dri_inst|y_duty_cycle[3]                          ; servo_dri:servo_dri_inst|y_duty_cycle[3]                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; servo_dri:servo_dri_inst|y_duty_cycle[15]                         ; servo_dri:servo_dri_inst|y_duty_cycle[15]                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; servo_dri:servo_dri_inst|x_duty_cycle[3]                          ; servo_dri:servo_dri_inst|x_duty_cycle[3]                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; servo_dri:servo_dri_inst|period_cnt[12]                           ; servo_dri:servo_dri_inst|period_cnt[12]                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[8]         ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[8]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[10]        ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[10]           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[1]         ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[1]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[2]         ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[2]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[5]         ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[5]            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[11]        ; bluetooth:bluetooth_inst|uart_tx:uart_tx_inst|baud_cnt[11]           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.080 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|byte_flag       ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.215     ; 1.342      ;
; -1.080 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.215     ; 1.342      ;
; -1.080 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.215     ; 1.342      ;
; -1.080 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.215     ; 1.342      ;
; -1.080 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.215     ; 1.342      ;
; -1.072 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.105     ; 1.444      ;
; -1.072 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|frame_val_flag  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.105     ; 1.444      ;
; -1.067 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.092     ; 1.452      ;
; -1.067 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.092     ; 1.452      ;
; -1.067 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.092     ; 1.452      ;
; -1.067 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.092     ; 1.452      ;
; -1.060 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.195     ; 1.342      ;
; -1.060 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.195     ; 1.342      ;
; -1.060 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.195     ; 1.342      ;
; -1.060 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.195     ; 1.342      ;
; -1.060 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.195     ; 1.342      ;
; -1.060 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.195     ; 1.342      ;
; -1.060 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.195     ; 1.342      ;
; -1.060 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.195     ; 1.342      ;
; -1.015 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.040     ; 1.452      ;
; -1.015 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.040     ; 1.452      ;
; -1.015 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.040     ; 1.452      ;
; -1.015 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.040     ; 1.452      ;
; -1.015 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.040     ; 1.452      ;
; -1.015 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.040     ; 1.452      ;
; -1.015 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.040     ; 1.452      ;
; -1.015 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.040     ; 1.452      ;
; -0.987 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.057     ; 1.407      ;
; -0.987 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.057     ; 1.407      ;
; -0.987 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.057     ; 1.407      ;
; -0.987 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.057     ; 1.407      ;
; -0.987 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.057     ; 1.407      ;
; -0.987 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; 0.500        ; -0.057     ; 1.407      ;
; 0.199  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.968      ; 1.666      ;
; 0.199  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.968      ; 1.666      ;
; 0.199  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.968      ; 1.666      ;
; 0.199  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.968      ; 1.666      ;
; 0.199  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.968      ; 1.666      ;
; 0.212  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.078      ; 1.763      ;
; 0.212  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.078      ; 1.763      ;
; 0.217  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.091      ; 1.771      ;
; 0.217  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.091      ; 1.771      ;
; 0.217  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.091      ; 1.771      ;
; 0.217  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.091      ; 1.771      ;
; 0.219  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.988      ; 1.666      ;
; 0.219  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.988      ; 1.666      ;
; 0.219  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.988      ; 1.666      ;
; 0.219  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.988      ; 1.666      ;
; 0.219  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.988      ; 1.666      ;
; 0.219  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.988      ; 1.666      ;
; 0.219  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.988      ; 1.666      ;
; 0.219  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.988      ; 1.666      ;
; 0.259  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.968      ; 1.606      ;
; 0.259  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.968      ; 1.606      ;
; 0.259  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.968      ; 1.606      ;
; 0.259  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.968      ; 1.606      ;
; 0.259  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.968      ; 1.606      ;
; 0.267  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.078      ; 1.708      ;
; 0.267  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.078      ; 1.708      ;
; 0.269  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.143      ; 1.771      ;
; 0.269  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.143      ; 1.771      ;
; 0.269  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.143      ; 1.771      ;
; 0.269  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.143      ; 1.771      ;
; 0.269  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.143      ; 1.771      ;
; 0.269  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.143      ; 1.771      ;
; 0.269  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.143      ; 1.771      ;
; 0.269  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.143      ; 1.771      ;
; 0.272  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.091      ; 1.716      ;
; 0.272  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.091      ; 1.716      ;
; 0.272  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.091      ; 1.716      ;
; 0.272  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.091      ; 1.716      ;
; 0.279  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.988      ; 1.606      ;
; 0.279  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.988      ; 1.606      ;
; 0.279  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.988      ; 1.606      ;
; 0.279  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.988      ; 1.606      ;
; 0.279  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.988      ; 1.606      ;
; 0.279  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.988      ; 1.606      ;
; 0.279  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.988      ; 1.606      ;
; 0.279  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.988      ; 1.606      ;
; 0.297  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.126      ; 1.726      ;
; 0.297  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.126      ; 1.726      ;
; 0.297  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.126      ; 1.726      ;
; 0.297  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.126      ; 1.726      ;
; 0.297  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.126      ; 1.726      ;
; 0.297  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.126      ; 1.726      ;
; 0.318  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.968      ; 1.547      ;
; 0.318  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.968      ; 1.547      ;
; 0.318  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.968      ; 1.547      ;
; 0.318  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.968      ; 1.547      ;
; 0.318  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 0.968      ; 1.547      ;
; 0.324  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.143      ; 1.716      ;
; 0.324  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.143      ; 1.716      ;
; 0.324  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.143      ; 1.716      ;
; 0.324  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.143      ; 1.716      ;
; 0.324  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.143      ; 1.716      ;
; 0.324  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.143      ; 1.716      ;
; 0.324  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.143      ; 1.716      ;
; 0.324  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.143      ; 1.716      ;
; 0.326  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.078      ; 1.649      ;
; 0.326  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.078      ; 1.649      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.117 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.930      ; 1.300      ;
; 0.117 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.930      ; 1.300      ;
; 0.117 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.930      ; 1.300      ;
; 0.117 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.930      ; 1.300      ;
; 0.127 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.935      ; 1.295      ;
; 0.142 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.929      ; 1.274      ;
; 0.142 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.929      ; 1.274      ;
; 0.142 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.929      ; 1.274      ;
; 0.142 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.929      ; 1.274      ;
; 0.142 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.929      ; 1.274      ;
; 0.142 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.929      ; 1.274      ;
; 0.142 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.929      ; 1.274      ;
; 0.142 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.929      ; 1.274      ;
; 0.142 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.929      ; 1.274      ;
; 0.142 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.929      ; 1.274      ;
; 0.155 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.931      ; 1.263      ;
; 0.155 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.931      ; 1.263      ;
; 0.155 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.931      ; 1.263      ;
; 0.155 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.931      ; 1.263      ;
; 0.155 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.931      ; 1.263      ;
; 0.155 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.931      ; 1.263      ;
; 0.155 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.931      ; 1.263      ;
; 0.155 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.931      ; 1.263      ;
; 0.155 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.931      ; 1.263      ;
; 0.155 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.931      ; 1.263      ;
; 0.155 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.931      ; 1.263      ;
; 0.155 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.931      ; 1.263      ;
; 0.155 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.931      ; 1.263      ;
; 0.163 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.928      ; 1.252      ;
; 0.165 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.930      ; 1.252      ;
; 0.165 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.930      ; 1.252      ;
; 0.165 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.930      ; 1.252      ;
; 0.165 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.930      ; 1.252      ;
; 0.165 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.930      ; 1.252      ;
; 0.165 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.930      ; 1.252      ;
; 0.165 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.930      ; 1.252      ;
; 0.165 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.930      ; 1.252      ;
; 0.165 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.930      ; 1.252      ;
; 0.165 ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.500        ; 0.930      ; 1.252      ;
; 1.393 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.113      ; 1.627      ;
; 1.393 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.113      ; 1.627      ;
; 1.393 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.113      ; 1.627      ;
; 1.393 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.113      ; 1.627      ;
; 1.404 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.118      ; 1.621      ;
; 1.419 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.112      ; 1.600      ;
; 1.419 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.112      ; 1.600      ;
; 1.419 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.112      ; 1.600      ;
; 1.419 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.112      ; 1.600      ;
; 1.419 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.112      ; 1.600      ;
; 1.419 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.112      ; 1.600      ;
; 1.419 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.112      ; 1.600      ;
; 1.419 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.112      ; 1.600      ;
; 1.419 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.112      ; 1.600      ;
; 1.419 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.112      ; 1.600      ;
; 1.433 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.111      ; 1.585      ;
; 1.435 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.114      ; 1.586      ;
; 1.435 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.114      ; 1.586      ;
; 1.435 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.114      ; 1.586      ;
; 1.435 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.114      ; 1.586      ;
; 1.435 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.114      ; 1.586      ;
; 1.435 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.114      ; 1.586      ;
; 1.435 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.114      ; 1.586      ;
; 1.435 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.114      ; 1.586      ;
; 1.435 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.114      ; 1.586      ;
; 1.435 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.114      ; 1.586      ;
; 1.435 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.114      ; 1.586      ;
; 1.435 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.114      ; 1.586      ;
; 1.435 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.114      ; 1.586      ;
; 1.439 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.113      ; 1.581      ;
; 1.439 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.113      ; 1.581      ;
; 1.439 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.113      ; 1.581      ;
; 1.439 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.113      ; 1.581      ;
; 1.439 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.113      ; 1.581      ;
; 1.439 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.113      ; 1.581      ;
; 1.439 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.113      ; 1.581      ;
; 1.439 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.113      ; 1.581      ;
; 1.439 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.113      ; 1.581      ;
; 1.439 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.113      ; 1.581      ;
; 1.456 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.113      ; 1.564      ;
; 1.456 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.113      ; 1.564      ;
; 1.456 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.113      ; 1.564      ;
; 1.456 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.113      ; 1.564      ;
; 1.466 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.118      ; 1.559      ;
; 1.481 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.112      ; 1.538      ;
; 1.481 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.112      ; 1.538      ;
; 1.481 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.112      ; 1.538      ;
; 1.481 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.112      ; 1.538      ;
; 1.481 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.112      ; 1.538      ;
; 1.481 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.112      ; 1.538      ;
; 1.481 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.112      ; 1.538      ;
; 1.481 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.112      ; 1.538      ;
; 1.481 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.112      ; 1.538      ;
; 1.481 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.112      ; 1.538      ;
; 1.494 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.114      ; 1.527      ;
; 1.494 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.114      ; 1.527      ;
; 1.494 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.114      ; 1.527      ;
; 1.494 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.114      ; 1.527      ;
; 1.494 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.114      ; 1.527      ;
; 1.494 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.114      ; 1.527      ;
; 1.494 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.000        ; 2.114      ; 1.527      ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -1.208 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.389      ;
; -1.208 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.389      ;
; -1.208 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.389      ;
; -1.208 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.389      ;
; -1.208 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.389      ;
; -1.208 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.389      ;
; -1.208 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.389      ;
; -1.208 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.389      ;
; -1.208 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.389      ;
; -1.208 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.389      ;
; -1.204 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.394      ;
; -1.204 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.394      ;
; -1.204 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.394      ;
; -1.204 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.394      ;
; -1.204 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.394      ;
; -1.204 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.394      ;
; -1.204 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.394      ;
; -1.204 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.394      ;
; -1.204 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.394      ;
; -1.204 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.394      ;
; -1.204 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.394      ;
; -1.204 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.394      ;
; -1.204 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.394      ;
; -1.202 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.441      ; 1.393      ;
; -1.189 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.442      ; 1.407      ;
; -1.189 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.442      ; 1.407      ;
; -1.189 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.442      ; 1.407      ;
; -1.189 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.442      ; 1.407      ;
; -1.189 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.442      ; 1.407      ;
; -1.189 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.442      ; 1.407      ;
; -1.189 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.442      ; 1.407      ;
; -1.189 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.442      ; 1.407      ;
; -1.189 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.442      ; 1.407      ;
; -1.189 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.442      ; 1.407      ;
; -1.175 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.448      ; 1.427      ;
; -1.164 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.433      ;
; -1.164 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.433      ;
; -1.164 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.433      ;
; -1.164 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.433      ;
; -1.145 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.452      ;
; -1.145 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.452      ;
; -1.145 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.452      ;
; -1.145 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.452      ;
; -1.145 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.452      ;
; -1.145 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.452      ;
; -1.145 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.452      ;
; -1.145 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.452      ;
; -1.145 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.452      ;
; -1.145 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.452      ;
; -1.143 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.441      ; 1.452      ;
; -1.136 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.462      ;
; -1.136 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.462      ;
; -1.136 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.462      ;
; -1.136 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.462      ;
; -1.136 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.462      ;
; -1.136 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.462      ;
; -1.136 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.462      ;
; -1.136 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.462      ;
; -1.136 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.462      ;
; -1.136 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.462      ;
; -1.136 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.462      ;
; -1.136 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.462      ;
; -1.136 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.462      ;
; -1.124 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.442      ; 1.472      ;
; -1.124 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.442      ; 1.472      ;
; -1.124 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.442      ; 1.472      ;
; -1.124 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.442      ; 1.472      ;
; -1.124 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.442      ; 1.472      ;
; -1.124 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.442      ; 1.472      ;
; -1.124 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.442      ; 1.472      ;
; -1.124 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.442      ; 1.472      ;
; -1.124 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.442      ; 1.472      ;
; -1.124 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.442      ; 1.472      ;
; -1.110 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.448      ; 1.492      ;
; -1.099 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.498      ;
; -1.099 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.498      ;
; -1.099 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.498      ;
; -1.099 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.498      ;
; -1.098 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.499      ;
; -1.098 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.499      ;
; -1.098 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.499      ;
; -1.098 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.499      ;
; -1.098 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.499      ;
; -1.098 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.499      ;
; -1.098 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.499      ;
; -1.098 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.499      ;
; -1.098 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.499      ;
; -1.098 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_cnt[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.443      ; 1.499      ;
; -1.096 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_cnt[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.441      ; 1.499      ;
; -1.092 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.506      ;
; -1.092 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_de      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.506      ;
; -1.092 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.506      ;
; -1.092 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.506      ;
; -1.092 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.506      ;
; -1.092 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.506      ;
; -1.092 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.506      ;
; -1.092 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.506      ;
; -1.092 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.506      ;
; -1.092 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.506      ;
; -1.092 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|lcd_rgb[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.000        ; 2.444      ; 1.506      ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -0.023 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.382      ; 1.523      ;
; -0.023 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.382      ; 1.523      ;
; -0.023 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.382      ; 1.523      ;
; -0.023 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.382      ; 1.523      ;
; -0.023 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.382      ; 1.523      ;
; -0.023 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.382      ; 1.523      ;
; -0.009 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.400      ; 1.555      ;
; -0.009 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.400      ; 1.555      ;
; -0.009 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.400      ; 1.555      ;
; -0.009 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.400      ; 1.555      ;
; -0.009 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.400      ; 1.555      ;
; -0.009 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.400      ; 1.555      ;
; -0.009 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.400      ; 1.555      ;
; -0.009 ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.400      ; 1.555      ;
; 0.045  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.346      ; 1.555      ;
; 0.045  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.346      ; 1.555      ;
; 0.045  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.346      ; 1.555      ;
; 0.045  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.346      ; 1.555      ;
; 0.046  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.382      ; 1.592      ;
; 0.046  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.382      ; 1.592      ;
; 0.046  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.382      ; 1.592      ;
; 0.046  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.382      ; 1.592      ;
; 0.046  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.382      ; 1.592      ;
; 0.046  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.382      ; 1.592      ;
; 0.060  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.400      ; 1.624      ;
; 0.060  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.400      ; 1.624      ;
; 0.060  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.400      ; 1.624      ;
; 0.060  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.400      ; 1.624      ;
; 0.060  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.400      ; 1.624      ;
; 0.060  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.400      ; 1.624      ;
; 0.060  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.400      ; 1.624      ;
; 0.060  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.400      ; 1.624      ;
; 0.067  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.332      ; 1.563      ;
; 0.067  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.332      ; 1.563      ;
; 0.069  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.238      ; 1.471      ;
; 0.069  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.238      ; 1.471      ;
; 0.069  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.238      ; 1.471      ;
; 0.069  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.238      ; 1.471      ;
; 0.069  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.238      ; 1.471      ;
; 0.069  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.238      ; 1.471      ;
; 0.069  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.238      ; 1.471      ;
; 0.069  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.238      ; 1.471      ;
; 0.089  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.382      ; 1.635      ;
; 0.089  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_vsync_d1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.382      ; 1.635      ;
; 0.089  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.382      ; 1.635      ;
; 0.089  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.382      ; 1.635      ;
; 0.089  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.382      ; 1.635      ;
; 0.089  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.382      ; 1.635      ;
; 0.090  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.217      ; 1.471      ;
; 0.090  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.217      ; 1.471      ;
; 0.090  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.217      ; 1.471      ;
; 0.090  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.217      ; 1.471      ;
; 0.090  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.217      ; 1.471      ;
; 0.103  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.400      ; 1.667      ;
; 0.103  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.400      ; 1.667      ;
; 0.103  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.400      ; 1.667      ;
; 0.103  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.400      ; 1.667      ;
; 0.103  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.400      ; 1.667      ;
; 0.103  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.400      ; 1.667      ;
; 0.103  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.400      ; 1.667      ;
; 0.103  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.400      ; 1.667      ;
; 0.114  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.346      ; 1.624      ;
; 0.114  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.346      ; 1.624      ;
; 0.114  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.346      ; 1.624      ;
; 0.114  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.346      ; 1.624      ;
; 0.136  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.332      ; 1.632      ;
; 0.136  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.332      ; 1.632      ;
; 0.136  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.238      ; 1.538      ;
; 0.136  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.238      ; 1.538      ;
; 0.136  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.238      ; 1.538      ;
; 0.136  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.238      ; 1.538      ;
; 0.136  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.238      ; 1.538      ;
; 0.136  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.238      ; 1.538      ;
; 0.136  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.238      ; 1.538      ;
; 0.136  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.238      ; 1.538      ;
; 0.157  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.346      ; 1.667      ;
; 0.157  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.346      ; 1.667      ;
; 0.157  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.346      ; 1.667      ;
; 0.157  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.346      ; 1.667      ;
; 0.157  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.217      ; 1.538      ;
; 0.157  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.217      ; 1.538      ;
; 0.157  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.217      ; 1.538      ;
; 0.157  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.217      ; 1.538      ;
; 0.157  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.217      ; 1.538      ;
; 0.179  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag_d0    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.332      ; 1.675      ;
; 0.179  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|frame_val_flag  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.332      ; 1.675      ;
; 0.181  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.238      ; 1.583      ;
; 0.181  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.238      ; 1.583      ;
; 0.181  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.238      ; 1.583      ;
; 0.181  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.238      ; 1.583      ;
; 0.181  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.238      ; 1.583      ;
; 0.181  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.238      ; 1.583      ;
; 0.181  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.238      ; 1.583      ;
; 0.181  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cmos_data_t[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.238      ; 1.583      ;
; 0.202  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|byte_flag       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.217      ; 1.583      ;
; 0.202  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.217      ; 1.583      ;
; 0.202  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.217      ; 1.583      ;
; 0.202  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.217      ; 1.583      ;
; 0.202  ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_data:ov5640_data_inst|cam_data_d0[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.217      ; 1.583      ;
; 1.634  ; ov5640_cfg:ov5640_cfg_inst|init_done                                                               ; ov5640_data:ov5640_data_inst|cam_vsync_d0    ; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk    ; -0.500       ; 0.051      ; 1.299      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                                                      ;
+--------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                 ;
+--------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; cam_pclk ; Rise       ; cam_pclk                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|byte_flag                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|byte_flag_d0                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[0]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[1]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[2]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[3]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[4]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[5]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[6]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[7]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_vsync_d0                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_vsync_d1                                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[0]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[10]                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[11]                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[12]                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[13]                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[14]                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[15]                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[1]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[2]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[3]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[4]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[5]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[6]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[7]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[8]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_data_t[9]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[0]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[1]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[2]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cmos_ps_cnt[3]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|frame_val_flag                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ;
; -0.348 ; -0.118       ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; -0.348 ; -0.118       ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; -0.346 ; -0.116       ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; -0.333 ; -0.103       ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -0.333 ; -0.103       ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; -0.331 ; -0.101       ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -0.320 ; -0.136       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ;
; -0.320 ; -0.136       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                       ;
; -0.320 ; -0.136       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                       ;
; -0.320 ; -0.136       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                       ;
; -0.312 ; -0.128       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                       ;
; -0.312 ; -0.128       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                       ;
; -0.312 ; -0.128       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                       ;
; -0.312 ; -0.128       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                       ;
; -0.312 ; -0.128       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                       ;
; -0.312 ; -0.128       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                       ;
; -0.312 ; -0.128       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                       ;
; -0.303 ; -0.119       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[2]                                                                                                                                            ;
; -0.303 ; -0.119       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[5]                                                                                                                                            ;
; -0.303 ; -0.119       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[6]                                                                                                                                            ;
; -0.303 ; -0.119       ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; ov5640_data:ov5640_data_inst|cam_data_d0[7]                                                                                                                                            ;
+--------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m'                                                                                                ;
+--------+--------------+----------------+------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                                       ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|monoc         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_de_d    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_hsync_d ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|binarization:binarization_inst|ycbcr_vsync_d ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_flag        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_neg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_pos       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|vsync_i_r1        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x[5]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x[6]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x[7]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x[8]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x[9]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max[8]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max[9]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[8]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_max_r[9]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min[8]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min[9]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[8]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|x_min_r[9]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y[5]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y[6]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y[7]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y[8]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y[9]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_max[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_max[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_max[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_max[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_max[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_max[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_max[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_max[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_max[8]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_max[9]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; Rise       ; image_top:image_top_inst|coordinate:coordinate_inst|y_max_r[5]        ;
+--------+--------------+----------------+------------+-------------------------------------------------------------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'i2c_dri:i2c_dri_inst|dri_clk'                                                                              ;
+--------+--------------+----------------+------------------+------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[10]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[11]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[12]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[13]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[14]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[8]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|addr_t[9]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[0]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[1]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[2]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[3]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[4]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[5]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[6]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_addr16      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_addr8       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_addr_rd     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_data_rd     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_data_wr     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_idle        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_sladdr      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cur_state.st_stop        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|data_wr_t[7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|i2c_done                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|scl                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|sda_dir                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|sda_out                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|st_done                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|wr_flag                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[10]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[11]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[12]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[13]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[15]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[16]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[17]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[18]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[20]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[21]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[22]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_exec           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_rh_wl          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_done          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|init_reg_cnt[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|start_init_cnt[9]  ;
; 0.198  ; 0.414        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[19]       ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|sda_out                  ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[13]       ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[22]       ;
; 0.199  ; 0.415        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[8]        ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[3]        ;
; 0.201  ; 0.417        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[9]        ;
; 0.202  ; 0.418        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[16]       ;
; 0.202  ; 0.418        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; ov5640_cfg:ov5640_cfg_inst|i2c_data[20]       ;
; 0.203  ; 0.419        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[0]                   ;
; 0.203  ; 0.419        ; 0.216          ; High Pulse Width ; i2c_dri:i2c_dri_inst|dri_clk ; Fall       ; i2c_dri:i2c_dri_inst|cnt[5]                   ;
+--------+--------------+----------------+------------------+------------------------------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                ; Clock Edge ; Target                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0    ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg          ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0    ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg          ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0    ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0    ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0     ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0     ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                         ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                          ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                          ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                          ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                          ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[0] ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2] ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3] ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[0]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[10]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[11]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[13]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[15]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[1]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[2]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[4]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[5]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[8]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[9]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                                                              ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                                                              ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                                                              ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                                                              ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                                                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_req                                                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                 ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[0]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[1]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[2]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[3]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                                  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                                  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                                  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                                  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                                  ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                                         ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                         ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                         ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                         ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                         ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                         ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                         ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                         ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                 ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                             ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------+
; 9.235 ; 9.419        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[0]    ;
; 9.235 ; 9.419        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[1]    ;
; 9.235 ; 9.419        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[2]    ;
; 9.235 ; 9.419        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[3]    ;
; 9.235 ; 9.419        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[4]    ;
; 9.235 ; 9.419        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[5]    ;
; 9.235 ; 9.419        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[6]    ;
; 9.235 ; 9.419        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[7]    ;
; 9.235 ; 9.419        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[8]    ;
; 9.235 ; 9.419        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[1]                           ;
; 9.235 ; 9.419        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|x_duty_cycle[2]                           ;
; 9.236 ; 9.420        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kd_error[0]       ;
; 9.236 ; 9.420        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kd_error[10]      ;
; 9.236 ; 9.420        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kd_error[11]      ;
; 9.236 ; 9.420        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kd_error[1]       ;
; 9.236 ; 9.420        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kd_error[2]       ;
; 9.236 ; 9.420        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kd_error[3]       ;
; 9.236 ; 9.420        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kd_error[4]       ;
; 9.236 ; 9.420        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kd_error[5]       ;
; 9.236 ; 9.420        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kd_error[6]       ;
; 9.236 ; 9.420        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kd_error[7]       ;
; 9.236 ; 9.420        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kd_error[8]       ;
; 9.236 ; 9.420        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kd_error[9]       ;
; 9.236 ; 9.420        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[0]    ;
; 9.237 ; 9.421        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[10]         ;
; 9.237 ; 9.421        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[11]         ;
; 9.237 ; 9.421        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[12]         ;
; 9.237 ; 9.421        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[13]         ;
; 9.237 ; 9.421        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[14]         ;
; 9.237 ; 9.421        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[15]         ;
; 9.237 ; 9.421        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[7]          ;
; 9.237 ; 9.421        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[8]          ;
; 9.237 ; 9.421        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Kp_fb[9]          ;
; 9.238 ; 9.422        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[10]         ;
; 9.238 ; 9.422        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[11]         ;
; 9.238 ; 9.422        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[12]         ;
; 9.238 ; 9.422        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[13]         ;
; 9.238 ; 9.422        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[14]         ;
; 9.238 ; 9.422        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[15]         ;
; 9.238 ; 9.422        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[7]          ;
; 9.238 ; 9.422        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[8]          ;
; 9.238 ; 9.422        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kp_fb[9]          ;
; 9.239 ; 9.423        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_error[0]       ;
; 9.239 ; 9.423        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_error[10]      ;
; 9.239 ; 9.423        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_error[11]      ;
; 9.239 ; 9.423        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_error[1]       ;
; 9.239 ; 9.423        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_error[2]       ;
; 9.239 ; 9.423        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_error[3]       ;
; 9.239 ; 9.423        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_error[4]       ;
; 9.239 ; 9.423        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_error[5]       ;
; 9.239 ; 9.423        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_error[6]       ;
; 9.239 ; 9.423        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_error[7]       ;
; 9.239 ; 9.423        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_error[8]       ;
; 9.239 ; 9.423        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_error[9]       ;
; 9.239 ; 9.423        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[10]   ;
; 9.239 ; 9.423        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[11]   ;
; 9.239 ; 9.423        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[12]   ;
; 9.239 ; 9.423        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[13]   ;
; 9.239 ; 9.423        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[14]   ;
; 9.239 ; 9.423        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[15]   ;
; 9.239 ; 9.423        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[16]   ;
; 9.239 ; 9.423        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[17]   ;
; 9.239 ; 9.423        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[18]   ;
; 9.239 ; 9.423        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Ki_integral[9]    ;
; 9.240 ; 9.424        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[10]   ;
; 9.240 ; 9.424        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[11]   ;
; 9.240 ; 9.424        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[12]   ;
; 9.240 ; 9.424        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[13]   ;
; 9.240 ; 9.424        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[14]   ;
; 9.240 ; 9.424        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[15]   ;
; 9.240 ; 9.424        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[16]   ;
; 9.240 ; 9.424        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[17]   ;
; 9.240 ; 9.424        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[18]   ;
; 9.240 ; 9.424        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_instx|Ki_integral[9]    ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb[10]         ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb[11]         ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb[12]         ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb[13]         ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb[14]         ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb[15]         ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb[9]          ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb_reduce[0]   ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb_reduce[15]  ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb_reduce[1]   ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb_reduce[2]   ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb_reduce[3]   ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb_reduce[4]   ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb_reduce[5]   ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb_reduce[6]   ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb_reduce[7]   ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_fb_reduce[8]   ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_last_error[0]  ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_last_error[10] ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_last_error[11] ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_last_error[1]  ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_last_error[2]  ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_last_error[3]  ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_last_error[4]  ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_last_error[5]  ;
; 9.262 ; 9.446        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; servo_dri:servo_dri_inst|pid_ctrl:pid_ctrl_insty|Kd_last_error[6]  ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 9.796  ; 9.980        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                      ;
; 9.796  ; 9.980        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[7]                             ;
; 9.796  ; 9.980        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[9]                             ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[0]                                            ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                            ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                            ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[3]                                            ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[4]                                            ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                            ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                            ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                            ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                            ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[9]                                            ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|dri_clk                                               ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m                  ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt                ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                   ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                    ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                    ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                    ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                    ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                    ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                    ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m                ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_25m                  ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|div_4_cnt                ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[14]                   ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[1]                    ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[2]                    ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[6]                    ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[7]                    ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[8]                    ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[9]                    ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                      ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[7]                             ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size:picture_size_inst|cmos_h_pixel[9]                             ;
; 9.801  ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[0]                                            ;
; 9.801  ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[1]                                            ;
; 9.801  ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[2]                                            ;
; 9.801  ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[3]                                            ;
; 9.801  ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[4]                                            ;
; 9.801  ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[5]                                            ;
; 9.801  ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[6]                                            ;
; 9.801  ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[7]                                            ;
; 9.801  ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[8]                                            ;
; 9.801  ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|clk_cnt[9]                                            ;
; 9.801  ; 10.017       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:i2c_dri_inst|dri_clk                                               ;
; 9.976  ; 9.976        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|rd_flag|clk                                    ;
; 9.976  ; 9.976        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size_inst|cmos_h_pixel[7]|clk                                      ;
; 9.976  ; 9.976        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size_inst|cmos_h_pixel[9]|clk                                      ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[0]|clk                                                ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[1]|clk                                                ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[2]|clk                                                ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[3]|clk                                                ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[4]|clk                                                ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[5]|clk                                                ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[6]|clk                                                ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[7]|clk                                                ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[8]|clk                                                ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[9]|clk                                                ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|dri_clk|clk                                                   ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|clk_12_5m|clk                                ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|clk_25m|clk                                  ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|div_4_cnt|clk                                ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[14]|clk                                 ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[1]|clk                                  ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[2]|clk                                  ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[6]|clk                                  ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[7]|clk                                  ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[8]|clk                                  ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[9]|clk                                  ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 10.001 ; 10.001       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 10.001 ; 10.001       ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|clk_12_5m|clk                                ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|clk_25m|clk                                  ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|clk_div_inst|div_4_cnt|clk                                ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[14]|clk                                 ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[1]|clk                                  ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[2]|clk                                  ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[6]|clk                                  ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[7]|clk                                  ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[8]|clk                                  ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|lcd_id[9]|clk                                  ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_rgb_top_inst|rd_id_inst|rd_flag|clk                                    ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size_inst|cmos_h_pixel[7]|clk                                      ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; picture_size_inst|cmos_h_pixel[9]|clk                                      ;
; 10.023 ; 10.023       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[0]|clk                                                ;
; 10.023 ; 10.023       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[1]|clk                                                ;
; 10.023 ; 10.023       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[2]|clk                                                ;
; 10.023 ; 10.023       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[3]|clk                                                ;
; 10.023 ; 10.023       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[4]|clk                                                ;
; 10.023 ; 10.023       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[5]|clk                                                ;
; 10.023 ; 10.023       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[6]|clk                                                ;
; 10.023 ; 10.023       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[7]|clk                                                ;
; 10.023 ; 10.023       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[8]|clk                                                ;
; 10.023 ; 10.023       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|clk_cnt[9]|clk                                                ;
; 10.023 ; 10.023       ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri_inst|dri_clk|clk                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                               ;
+-----------------+-------------------------------------------------------------+--------+-------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+-------+------------+-------------------------------------------------------------+
; cam_data[*]     ; cam_pclk                                                    ; 1.551  ; 2.384 ; Rise       ; cam_pclk                                                    ;
;  cam_data[0]    ; cam_pclk                                                    ; 1.320  ; 2.128 ; Rise       ; cam_pclk                                                    ;
;  cam_data[1]    ; cam_pclk                                                    ; 1.406  ; 2.239 ; Rise       ; cam_pclk                                                    ;
;  cam_data[2]    ; cam_pclk                                                    ; 1.484  ; 2.311 ; Rise       ; cam_pclk                                                    ;
;  cam_data[3]    ; cam_pclk                                                    ; 1.445  ; 2.277 ; Rise       ; cam_pclk                                                    ;
;  cam_data[4]    ; cam_pclk                                                    ; 1.378  ; 2.201 ; Rise       ; cam_pclk                                                    ;
;  cam_data[5]    ; cam_pclk                                                    ; 1.551  ; 2.384 ; Rise       ; cam_pclk                                                    ;
;  cam_data[6]    ; cam_pclk                                                    ; 1.129  ; 1.905 ; Rise       ; cam_pclk                                                    ;
;  cam_data[7]    ; cam_pclk                                                    ; 1.118  ; 1.889 ; Rise       ; cam_pclk                                                    ;
; cam_href        ; cam_pclk                                                    ; 1.975  ; 2.782 ; Rise       ; cam_pclk                                                    ;
; cam_vsync       ; cam_pclk                                                    ; 0.918  ; 1.648 ; Rise       ; cam_pclk                                                    ;
; key_i[*]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.026  ; 0.561 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[0]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -0.235 ; 0.325 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[1]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -0.113 ; 0.462 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[2]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -0.129 ; 0.446 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[3]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.026  ; 0.561 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 2.592  ; 3.381 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 2.284  ; 3.053 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 2.494  ; 3.262 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 2.349  ; 3.104 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 2.252  ; 3.005 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 2.000  ; 2.724 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 2.001  ; 2.725 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 2.356  ; 3.125 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 2.258  ; 3.009 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 2.592  ; 3.381 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 2.336  ; 3.078 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 2.276  ; 3.030 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 2.329  ; 3.077 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 2.003  ; 2.724 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 2.001  ; 2.726 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 2.005  ; 2.727 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 2.181  ; 2.901 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sys_rst_n       ; sys_clk                                                     ; 3.154  ; 3.427 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; lcd_rgb[*]      ; sys_clk                                                     ; 3.420  ; 4.149 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[4]     ; sys_clk                                                     ; 3.420  ; 4.149 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[10]    ; sys_clk                                                     ; 3.220  ; 3.908 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[15]    ; sys_clk                                                     ; 3.136  ; 3.853 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; bluetooth_rx    ; sys_clk                                                     ; 1.047  ; 1.772 ; Rise       ; sys_clk                                                     ;
; sys_rst_n       ; sys_clk                                                     ; 0.733  ; 1.235 ; Rise       ; sys_clk                                                     ;
+-----------------+-------------------------------------------------------------+--------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                 ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_data[*]     ; cam_pclk                                                    ; -0.866 ; -1.611 ; Rise       ; cam_pclk                                                    ;
;  cam_data[0]    ; cam_pclk                                                    ; -1.105 ; -1.885 ; Rise       ; cam_pclk                                                    ;
;  cam_data[1]    ; cam_pclk                                                    ; -1.052 ; -1.849 ; Rise       ; cam_pclk                                                    ;
;  cam_data[2]    ; cam_pclk                                                    ; -1.246 ; -2.050 ; Rise       ; cam_pclk                                                    ;
;  cam_data[3]    ; cam_pclk                                                    ; -1.140 ; -1.949 ; Rise       ; cam_pclk                                                    ;
;  cam_data[4]    ; cam_pclk                                                    ; -1.157 ; -1.952 ; Rise       ; cam_pclk                                                    ;
;  cam_data[5]    ; cam_pclk                                                    ; -1.259 ; -2.098 ; Rise       ; cam_pclk                                                    ;
;  cam_data[6]    ; cam_pclk                                                    ; -0.878 ; -1.627 ; Rise       ; cam_pclk                                                    ;
;  cam_data[7]    ; cam_pclk                                                    ; -0.866 ; -1.611 ; Rise       ; cam_pclk                                                    ;
; cam_href        ; cam_pclk                                                    ; -0.920 ; -1.673 ; Rise       ; cam_pclk                                                    ;
; cam_vsync       ; cam_pclk                                                    ; -0.715 ; -1.437 ; Rise       ; cam_pclk                                                    ;
; key_i[*]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.369  ; 0.879  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[0]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.369  ; 0.879  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[1]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.256  ; 0.774  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[2]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.250  ; 0.759  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[3]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.720  ; 0.238  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; -1.645 ; -2.357 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; -1.920 ; -2.673 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; -2.124 ; -2.885 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; -1.985 ; -2.733 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; -1.886 ; -2.626 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; -1.645 ; -2.357 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; -1.647 ; -2.359 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; -1.993 ; -2.754 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; -1.893 ; -2.631 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; -2.213 ; -2.988 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; -1.972 ; -2.708 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; -1.910 ; -2.651 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; -1.966 ; -2.707 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; -1.649 ; -2.358 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; -1.647 ; -2.359 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; -1.651 ; -2.361 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; -1.824 ; -2.538 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sys_rst_n       ; sys_clk                                                     ; -2.750 ; -3.038 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; lcd_rgb[*]      ; sys_clk                                                     ; -2.335 ; -3.109 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[4]     ; sys_clk                                                     ; -2.572 ; -3.403 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[10]    ; sys_clk                                                     ; -2.420 ; -3.166 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[15]    ; sys_clk                                                     ; -2.335 ; -3.109 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; bluetooth_rx    ; sys_clk                                                     ; -0.831 ; -1.558 ; Rise       ; sys_clk                                                     ;
; sys_rst_n       ; sys_clk                                                     ; -0.103 ; -0.545 ; Rise       ; sys_clk                                                     ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                      ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_scl         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 3.922  ; 3.810  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 4.065  ; 3.957  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_de          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 5.253  ; 5.428  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_hs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 6.498  ; 6.432  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 2.816  ;        ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 5.151  ; 5.315  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.721  ; 4.796  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.730  ; 4.814  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.745  ; 4.834  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 5.151  ; 5.315  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.878  ; 4.981  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.727  ; 4.801  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.570  ; 4.629  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.587  ; 4.648  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.706  ; 4.780  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.818  ; 4.923  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.775  ; 4.875  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.677  ; 4.754  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.653  ; 4.718  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.660  ; 4.726  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.655  ; 4.718  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.544  ; 4.602  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_vs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 6.104  ; 6.007  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;        ; 3.005  ; Fall       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_addr[*]   ; sys_clk                                                     ; 4.558  ; 4.145  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[0]  ; sys_clk                                                     ; 2.705  ; 2.575  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[1]  ; sys_clk                                                     ; 2.600  ; 2.491  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[2]  ; sys_clk                                                     ; 2.435  ; 2.336  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[3]  ; sys_clk                                                     ; 2.293  ; 2.206  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[4]  ; sys_clk                                                     ; 2.640  ; 2.530  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[5]  ; sys_clk                                                     ; 2.744  ; 2.598  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[6]  ; sys_clk                                                     ; 2.535  ; 2.428  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[7]  ; sys_clk                                                     ; 2.718  ; 2.533  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[8]  ; sys_clk                                                     ; 2.752  ; 2.562  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[9]  ; sys_clk                                                     ; 2.717  ; 2.534  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[10] ; sys_clk                                                     ; 4.558  ; 4.145  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[11] ; sys_clk                                                     ; 2.725  ; 2.537  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[12] ; sys_clk                                                     ; 2.712  ; 2.525  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ba[*]     ; sys_clk                                                     ; 2.412  ; 2.311  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[0]    ; sys_clk                                                     ; 2.367  ; 2.267  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[1]    ; sys_clk                                                     ; 2.412  ; 2.311  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cas_n     ; sys_clk                                                     ; 2.336  ; 2.198  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cke       ; sys_clk                                                     ; 1.937  ; 2.048  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cs_n      ; sys_clk                                                     ; 2.031  ; 1.990  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_data[*]   ; sys_clk                                                     ; 3.870  ; 4.247  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 2.140  ; 2.198  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 2.102  ; 2.173  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 1.932  ; 1.981  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 1.939  ; 1.986  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 2.098  ; 2.164  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 3.870  ; 4.247  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 2.097  ; 2.147  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 1.943  ; 1.993  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 2.403  ; 2.574  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 1.837  ; 1.880  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 2.348  ; 2.510  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 2.339  ; 2.490  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 2.182  ; 2.314  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 2.328  ; 2.486  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 1.933  ; 2.044  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 2.190  ; 2.324  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ras_n     ; sys_clk                                                     ; 2.290  ; 2.204  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_we_n      ; sys_clk                                                     ; 2.182  ; 2.103  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_clk       ; sys_clk                                                     ; -0.586 ;        ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; sdram_clk       ; sys_clk                                                     ;        ; -0.543 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; lcd_pclk        ; sys_clk                                                     ; 3.239  ; 3.373  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; bluetooth_tx    ; sys_clk                                                     ; 3.796  ; 3.618  ; Rise       ; sys_clk                                                     ;
; k210_xpwm       ; sys_clk                                                     ; 3.504  ; 3.593  ; Rise       ; sys_clk                                                     ;
; k210_ypwm       ; sys_clk                                                     ; 3.486  ; 3.574  ; Rise       ; sys_clk                                                     ;
; x_pwm           ; sys_clk                                                     ; 3.950  ; 4.119  ; Rise       ; sys_clk                                                     ;
; y_pwm           ; sys_clk                                                     ; 4.531  ; 4.831  ; Rise       ; sys_clk                                                     ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                              ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_scl         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 3.779  ; 3.670  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 3.916  ; 3.812  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_de          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 5.031  ; 5.200  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_hs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 5.544  ; 5.523  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 2.697  ;        ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.350  ; 4.406  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.520  ; 4.592  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.529  ; 4.609  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.543  ; 4.628  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.932  ; 5.090  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.671  ; 4.770  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.525  ; 4.597  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.375  ; 4.431  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.392  ; 4.450  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.505  ; 4.576  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.613  ; 4.715  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.572  ; 4.668  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.478  ; 4.552  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.455  ; 4.518  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.461  ; 4.525  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.457  ; 4.517  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.350  ; 4.406  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_vs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 5.091  ; 5.075  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;        ; 2.876  ; Fall       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_addr[*]   ; sys_clk                                                     ; 2.019  ; 1.936  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[0]  ; sys_clk                                                     ; 2.417  ; 2.292  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[1]  ; sys_clk                                                     ; 2.314  ; 2.209  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[2]  ; sys_clk                                                     ; 2.155  ; 2.061  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[3]  ; sys_clk                                                     ; 2.019  ; 1.936  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[4]  ; sys_clk                                                     ; 2.353  ; 2.247  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[5]  ; sys_clk                                                     ; 2.454  ; 2.314  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[6]  ; sys_clk                                                     ; 2.254  ; 2.152  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[7]  ; sys_clk                                                     ; 2.435  ; 2.255  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[8]  ; sys_clk                                                     ; 2.469  ; 2.284  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[9]  ; sys_clk                                                     ; 2.435  ; 2.256  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[10] ; sys_clk                                                     ; 4.278  ; 3.869  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[11] ; sys_clk                                                     ; 2.443  ; 2.259  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[12] ; sys_clk                                                     ; 2.430  ; 2.247  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ba[*]     ; sys_clk                                                     ; 2.092  ; 1.996  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[0]    ; sys_clk                                                     ; 2.092  ; 1.996  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[1]    ; sys_clk                                                     ; 2.135  ; 2.039  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cas_n     ; sys_clk                                                     ; 2.068  ; 1.933  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cke       ; sys_clk                                                     ; 1.681  ; 1.792  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cs_n      ; sys_clk                                                     ; 1.768  ; 1.728  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_data[*]   ; sys_clk                                                     ; 1.582  ; 1.625  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 1.873  ; 1.929  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 1.837  ; 1.906  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 1.674  ; 1.722  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 1.680  ; 1.725  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 1.833  ; 1.897  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 3.605  ; 3.979  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 1.830  ; 1.879  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 1.685  ; 1.733  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 2.130  ; 2.297  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 1.582  ; 1.625  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 2.077  ; 2.235  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 2.068  ; 2.216  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 1.917  ; 2.047  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 2.058  ; 2.212  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 1.678  ; 1.789  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 1.926  ; 2.057  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ras_n     ; sys_clk                                                     ; 2.018  ; 1.935  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_we_n      ; sys_clk                                                     ; 1.914  ; 1.838  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_clk       ; sys_clk                                                     ; -0.821 ;        ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; sdram_clk       ; sys_clk                                                     ;        ; -0.779 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; lcd_pclk        ; sys_clk                                                     ; 2.199  ; 2.304  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; bluetooth_tx    ; sys_clk                                                     ; 3.678  ; 3.504  ; Rise       ; sys_clk                                                     ;
; k210_xpwm       ; sys_clk                                                     ; 3.390  ; 3.475  ; Rise       ; sys_clk                                                     ;
; k210_ypwm       ; sys_clk                                                     ; 3.372  ; 3.456  ; Rise       ; sys_clk                                                     ;
; x_pwm           ; sys_clk                                                     ; 3.817  ; 3.979  ; Rise       ; sys_clk                                                     ;
; y_pwm           ; sys_clk                                                     ; 4.376  ; 4.664  ; Rise       ; sys_clk                                                     ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                      ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 3.764 ; 3.737 ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.562 ; 4.535 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.726 ; 4.699 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.826 ; 4.799 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.826 ; 4.799 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.820 ; 4.793 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.820 ; 4.793 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.562 ; 4.535 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.586 ; 4.559 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.586 ; 4.559 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.726 ; 4.699 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.715 ; 4.688 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.726 ; 4.699 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.667 ; 4.640 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.667 ; 4.640 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.653 ; 4.626 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.653 ; 4.626 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.562 ; 4.535 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 1.922 ; 1.902 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 2.116 ; 2.089 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 2.072 ; 2.052 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 1.922 ; 1.902 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 2.083 ; 2.063 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 2.098 ; 2.078 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 3.881 ; 4.157 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 2.116 ; 2.089 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 2.083 ; 2.063 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 2.695 ; 2.736 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 2.252 ; 2.232 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 2.341 ; 2.382 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 2.348 ; 2.389 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 2.341 ; 2.382 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 2.341 ; 2.382 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 2.187 ; 2.228 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 2.187 ; 2.228 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                              ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 3.626 ; 3.599 ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.368 ; 4.341 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.526 ; 4.499 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.622 ; 4.595 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.622 ; 4.595 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.616 ; 4.589 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.616 ; 4.589 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.368 ; 4.341 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.391 ; 4.364 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.391 ; 4.364 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.526 ; 4.499 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.516 ; 4.489 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.526 ; 4.499 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.469 ; 4.442 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.469 ; 4.442 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.456 ; 4.429 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.456 ; 4.429 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.368 ; 4.341 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 1.670 ; 1.650 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 1.849 ; 1.822 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 1.814 ; 1.794 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 1.670 ; 1.650 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 1.825 ; 1.805 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 1.839 ; 1.819 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 3.622 ; 3.898 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 1.849 ; 1.822 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 1.825 ; 1.805 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 2.416 ; 2.457 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 1.987 ; 1.967 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 2.076 ; 2.117 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 2.083 ; 2.124 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 2.076 ; 2.117 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 2.076 ; 2.117 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 1.928 ; 1.969 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 1.928 ; 1.969 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                             ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 3.851     ; 3.878     ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.628     ; 4.655     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.826     ; 4.853     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.939     ; 4.966     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.939     ; 4.966     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.930     ; 4.957     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.930     ; 4.957     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.628     ; 4.655     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.665     ; 4.692     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.665     ; 4.692     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.826     ; 4.853     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.814     ; 4.841     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.826     ; 4.853     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.741     ; 4.768     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.741     ; 4.768     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.725     ; 4.752     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.725     ; 4.752     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.628     ; 4.655     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 1.943     ; 1.963     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 2.142     ; 2.169     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 2.113     ; 2.133     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 1.943     ; 1.963     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 2.124     ; 2.144     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 2.143     ; 2.163     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 4.220     ; 3.944     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 2.142     ; 2.169     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 2.124     ; 2.144     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 2.869     ; 2.828     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 2.309     ; 2.329     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 2.459     ; 2.418     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 2.477     ; 2.436     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 2.459     ; 2.418     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 2.459     ; 2.418     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 2.293     ; 2.252     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 2.293     ; 2.252     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                     ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 3.709     ; 3.736     ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.431     ; 4.458     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.621     ; 4.648     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.730     ; 4.757     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.730     ; 4.757     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.721     ; 4.748     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.721     ; 4.748     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.431     ; 4.458     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.466     ; 4.493     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.466     ; 4.493     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.621     ; 4.648     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.609     ; 4.636     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.621     ; 4.648     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.539     ; 4.566     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.539     ; 4.566     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.523     ; 4.550     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.523     ; 4.550     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.431     ; 4.458     ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 1.689     ; 1.709     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 1.873     ; 1.900     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 1.852     ; 1.872     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 1.689     ; 1.709     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 1.864     ; 1.884     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 1.882     ; 1.902     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 3.958     ; 3.682     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 1.873     ; 1.900     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 1.864     ; 1.884     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 2.584     ; 2.543     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 2.041     ; 2.061     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 2.191     ; 2.150     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 2.208     ; 2.167     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 2.191     ; 2.150     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 2.191     ; 2.150     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 2.032     ; 1.991     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 2.032     ; 1.991     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
+-----------------+-------------------------------------------------------------+-----------+-----------+------------+-------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                           ;
+--------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                                        ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                             ; -10.104   ; -2.603  ; -2.677   ; -2.248  ; -3.201              ;
;  cam_pclk                                                    ; -2.825    ; -1.202  ; -2.677   ; -0.023  ; -3.201              ;
;  i2c_dri:i2c_dri_inst|dri_clk                                ; -3.905    ; -0.165  ; N/A      ; N/A     ; -1.487              ;
;  lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -9.916    ; -2.603  ; -0.241   ; -2.248  ; -3.201              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; -6.725    ; 0.164   ; N/A      ; N/A     ; 4.667               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; -0.195    ; -0.270  ; N/A      ; N/A     ; 9.717               ;
;  sys_clk                                                     ; -10.104   ; 0.186   ; N/A      ; N/A     ; 9.235               ;
; Design-wide TNS                                              ; -2849.027 ; -10.845 ; -91.862  ; -85.689 ; -956.45             ;
;  cam_pclk                                                    ; -110.834  ; -1.772  ; -85.653  ; -0.210  ; -129.270            ;
;  i2c_dri:i2c_dri_inst|dri_clk                                ; -203.958  ; -0.503  ; N/A      ; N/A     ; -132.343            ;
;  lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -1539.944 ; -8.650  ; -6.209   ; -85.689 ; -694.837            ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; -21.132   ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; -0.390    ; -0.540  ; N/A      ; N/A     ; 0.000               ;
;  sys_clk                                                     ; -972.769  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------------+-----------+---------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                               ;
+-----------------+-------------------------------------------------------------+--------+-------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+-------+------------+-------------------------------------------------------------+
; cam_data[*]     ; cam_pclk                                                    ; 3.240  ; 3.568 ; Rise       ; cam_pclk                                                    ;
;  cam_data[0]    ; cam_pclk                                                    ; 2.768  ; 3.084 ; Rise       ; cam_pclk                                                    ;
;  cam_data[1]    ; cam_pclk                                                    ; 2.971  ; 3.326 ; Rise       ; cam_pclk                                                    ;
;  cam_data[2]    ; cam_pclk                                                    ; 3.156  ; 3.401 ; Rise       ; cam_pclk                                                    ;
;  cam_data[3]    ; cam_pclk                                                    ; 3.029  ; 3.355 ; Rise       ; cam_pclk                                                    ;
;  cam_data[4]    ; cam_pclk                                                    ; 2.836  ; 3.201 ; Rise       ; cam_pclk                                                    ;
;  cam_data[5]    ; cam_pclk                                                    ; 3.240  ; 3.568 ; Rise       ; cam_pclk                                                    ;
;  cam_data[6]    ; cam_pclk                                                    ; 2.190  ; 2.502 ; Rise       ; cam_pclk                                                    ;
;  cam_data[7]    ; cam_pclk                                                    ; 2.148  ; 2.461 ; Rise       ; cam_pclk                                                    ;
; cam_href        ; cam_pclk                                                    ; 4.383  ; 4.523 ; Rise       ; cam_pclk                                                    ;
; cam_vsync       ; cam_pclk                                                    ; 1.779  ; 2.100 ; Rise       ; cam_pclk                                                    ;
; key_i[*]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.261  ; 0.561 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[0]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -0.228 ; 0.325 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[1]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.003  ; 0.462 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[2]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; -0.005 ; 0.446 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[3]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0.261  ; 0.561 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; 5.437  ; 5.647 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 4.678  ; 4.994 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 5.274  ; 5.522 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 4.981  ; 5.223 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 4.698  ; 4.954 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 4.079  ; 4.396 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 4.081  ; 4.398 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 4.903  ; 5.238 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 4.676  ; 4.936 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 5.437  ; 5.647 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.942  ; 5.178 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 4.756  ; 4.990 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 4.883  ; 5.163 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.062  ; 4.385 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 4.081  ; 4.399 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 4.064  ; 4.388 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.526  ; 4.821 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sys_rst_n       ; sys_clk                                                     ; 6.332  ; 6.621 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; lcd_rgb[*]      ; sys_clk                                                     ; 7.124  ; 7.567 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[4]     ; sys_clk                                                     ; 7.124  ; 7.567 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[10]    ; sys_clk                                                     ; 6.687  ; 7.107 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[15]    ; sys_clk                                                     ; 6.427  ; 6.934 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; bluetooth_rx    ; sys_clk                                                     ; 2.269  ; 2.524 ; Rise       ; sys_clk                                                     ;
; sys_rst_n       ; sys_clk                                                     ; 1.719  ; 1.809 ; Rise       ; sys_clk                                                     ;
+-----------------+-------------------------------------------------------------+--------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                 ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_data[*]     ; cam_pclk                                                    ; -0.866 ; -1.485 ; Rise       ; cam_pclk                                                    ;
;  cam_data[0]    ; cam_pclk                                                    ; -1.105 ; -1.885 ; Rise       ; cam_pclk                                                    ;
;  cam_data[1]    ; cam_pclk                                                    ; -1.052 ; -1.849 ; Rise       ; cam_pclk                                                    ;
;  cam_data[2]    ; cam_pclk                                                    ; -1.246 ; -2.050 ; Rise       ; cam_pclk                                                    ;
;  cam_data[3]    ; cam_pclk                                                    ; -1.140 ; -1.949 ; Rise       ; cam_pclk                                                    ;
;  cam_data[4]    ; cam_pclk                                                    ; -1.157 ; -1.952 ; Rise       ; cam_pclk                                                    ;
;  cam_data[5]    ; cam_pclk                                                    ; -1.259 ; -2.098 ; Rise       ; cam_pclk                                                    ;
;  cam_data[6]    ; cam_pclk                                                    ; -0.878 ; -1.521 ; Rise       ; cam_pclk                                                    ;
;  cam_data[7]    ; cam_pclk                                                    ; -0.866 ; -1.485 ; Rise       ; cam_pclk                                                    ;
; cam_href        ; cam_pclk                                                    ; -0.920 ; -1.528 ; Rise       ; cam_pclk                                                    ;
; cam_vsync       ; cam_pclk                                                    ; -0.715 ; -1.238 ; Rise       ; cam_pclk                                                    ;
; key_i[*]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.173  ; 2.950  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[0]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 3.173  ; 2.950  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[1]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 2.896  ; 2.734  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[2]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 2.876  ; 2.679  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  key_i[3]       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 1.586  ; 1.409  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_data[*]   ; sys_clk                                                     ; -1.645 ; -2.357 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; -1.920 ; -2.673 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; -2.124 ; -2.885 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; -1.985 ; -2.733 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; -1.886 ; -2.626 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; -1.645 ; -2.357 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; -1.647 ; -2.359 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; -1.993 ; -2.754 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; -1.893 ; -2.631 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; -2.213 ; -2.988 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; -1.972 ; -2.708 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; -1.910 ; -2.651 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; -1.966 ; -2.707 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; -1.649 ; -2.358 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; -1.647 ; -2.359 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; -1.651 ; -2.361 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; -1.824 ; -2.538 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sys_rst_n       ; sys_clk                                                     ; -2.750 ; -3.038 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; lcd_rgb[*]      ; sys_clk                                                     ; -2.335 ; -3.109 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[4]     ; sys_clk                                                     ; -2.572 ; -3.403 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[10]    ; sys_clk                                                     ; -2.420 ; -3.166 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
;  lcd_rgb[15]    ; sys_clk                                                     ; -2.335 ; -3.109 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; bluetooth_rx    ; sys_clk                                                     ; -0.831 ; -1.558 ; Rise       ; sys_clk                                                     ;
; sys_rst_n       ; sys_clk                                                     ; -0.103 ; -0.345 ; Rise       ; sys_clk                                                     ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                      ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_scl         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 7.827  ; 8.022  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 8.142  ; 8.298  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_de          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 11.657 ; 11.364 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_hs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 14.039 ; 14.281 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 6.034  ;        ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 11.214 ; 11.123 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.332 ; 10.198 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.387 ; 10.236 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.388 ; 10.287 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 11.214 ; 11.123 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.703 ; 10.557 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.385 ; 10.217 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.997  ; 9.891  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.028 ; 9.917  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.317 ; 10.176 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.512 ; 10.410 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.471 ; 10.329 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.319 ; 10.161 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.266 ; 10.092 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.266 ; 10.092 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 10.242 ; 10.080 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 9.955  ; 9.840  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_vs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 13.272 ; 13.434 ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;        ; 6.052  ; Fall       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_addr[*]   ; sys_clk                                                     ; 8.247  ; 8.145  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[0]  ; sys_clk                                                     ; 5.607  ; 5.732  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[1]  ; sys_clk                                                     ; 5.441  ; 5.590  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[2]  ; sys_clk                                                     ; 5.132  ; 5.232  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[3]  ; sys_clk                                                     ; 4.851  ; 4.913  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[4]  ; sys_clk                                                     ; 5.488  ; 5.638  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[5]  ; sys_clk                                                     ; 5.726  ; 5.798  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[6]  ; sys_clk                                                     ; 5.336  ; 5.476  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[7]  ; sys_clk                                                     ; 5.555  ; 5.680  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[8]  ; sys_clk                                                     ; 5.603  ; 5.729  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[9]  ; sys_clk                                                     ; 5.551  ; 5.674  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[10] ; sys_clk                                                     ; 8.247  ; 8.145  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[11] ; sys_clk                                                     ; 5.565  ; 5.694  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[12] ; sys_clk                                                     ; 5.547  ; 5.681  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ba[*]     ; sys_clk                                                     ; 5.074  ; 5.177  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[0]    ; sys_clk                                                     ; 5.020  ; 5.115  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[1]    ; sys_clk                                                     ; 5.074  ; 5.177  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cas_n     ; sys_clk                                                     ; 4.831  ; 4.916  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cke       ; sys_clk                                                     ; 4.286  ; 4.275  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cs_n      ; sys_clk                                                     ; 4.351  ; 4.440  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_data[*]   ; sys_clk                                                     ; 7.492  ; 7.627  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 4.782  ; 4.673  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 4.738  ; 4.637  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 4.336  ; 4.272  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 4.385  ; 4.290  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 4.749  ; 4.623  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 7.492  ; 7.627  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 4.708  ; 4.587  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 4.347  ; 4.284  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 5.388  ; 5.314  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 4.091  ; 4.063  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 5.292  ; 5.174  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 5.285  ; 5.150  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 4.892  ; 4.807  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 5.238  ; 5.139  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 4.278  ; 4.267  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 4.903  ; 4.818  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ras_n     ; sys_clk                                                     ; 4.876  ; 5.036  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_we_n      ; sys_clk                                                     ; 4.653  ; 4.743  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_clk       ; sys_clk                                                     ; 1.145  ;        ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; sdram_clk       ; sys_clk                                                     ;        ; 1.043  ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; lcd_pclk        ; sys_clk                                                     ; 7.458  ; 7.349  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; bluetooth_tx    ; sys_clk                                                     ; 7.748  ; 7.844  ; Rise       ; sys_clk                                                     ;
; k210_xpwm       ; sys_clk                                                     ; 7.523  ; 7.409  ; Rise       ; sys_clk                                                     ;
; k210_ypwm       ; sys_clk                                                     ; 7.499  ; 7.381  ; Rise       ; sys_clk                                                     ;
; x_pwm           ; sys_clk                                                     ; 8.457  ; 8.347  ; Rise       ; sys_clk                                                     ;
; y_pwm           ; sys_clk                                                     ; 9.612  ; 9.614  ; Rise       ; sys_clk                                                     ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                              ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; Data Port       ; Clock Port                                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                             ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+
; cam_scl         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 3.779  ; 3.670  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; cam_sda         ; i2c_dri:i2c_dri_inst|dri_clk                                ; 3.916  ; 3.812  ; Fall       ; i2c_dri:i2c_dri_inst|dri_clk                                ;
; lcd_de          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 5.031  ; 5.200  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_hs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 5.544  ; 5.523  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 2.697  ;        ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_rgb[*]      ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.350  ; 4.406  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[0]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.520  ; 4.592  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[1]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.529  ; 4.609  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[2]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.543  ; 4.628  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[3]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.932  ; 5.090  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[4]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.671  ; 4.770  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[5]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.525  ; 4.597  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[6]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.375  ; 4.431  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[7]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.392  ; 4.450  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[8]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.505  ; 4.576  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[9]     ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.613  ; 4.715  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[10]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.572  ; 4.668  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[11]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.478  ; 4.552  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[12]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.455  ; 4.518  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[13]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.461  ; 4.525  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[14]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.457  ; 4.517  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
;  lcd_rgb[15]    ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 4.350  ; 4.406  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_vs          ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 5.091  ; 5.075  ; Rise       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; lcd_pclk        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;        ; 2.876  ; Fall       ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ;
; sdram_addr[*]   ; sys_clk                                                     ; 2.019  ; 1.936  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[0]  ; sys_clk                                                     ; 2.417  ; 2.292  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[1]  ; sys_clk                                                     ; 2.314  ; 2.209  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[2]  ; sys_clk                                                     ; 2.155  ; 2.061  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[3]  ; sys_clk                                                     ; 2.019  ; 1.936  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[4]  ; sys_clk                                                     ; 2.353  ; 2.247  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[5]  ; sys_clk                                                     ; 2.454  ; 2.314  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[6]  ; sys_clk                                                     ; 2.254  ; 2.152  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[7]  ; sys_clk                                                     ; 2.435  ; 2.255  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[8]  ; sys_clk                                                     ; 2.469  ; 2.284  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[9]  ; sys_clk                                                     ; 2.435  ; 2.256  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[10] ; sys_clk                                                     ; 4.278  ; 3.869  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[11] ; sys_clk                                                     ; 2.443  ; 2.259  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_addr[12] ; sys_clk                                                     ; 2.430  ; 2.247  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ba[*]     ; sys_clk                                                     ; 2.092  ; 1.996  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[0]    ; sys_clk                                                     ; 2.092  ; 1.996  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_ba[1]    ; sys_clk                                                     ; 2.135  ; 2.039  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cas_n     ; sys_clk                                                     ; 2.068  ; 1.933  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cke       ; sys_clk                                                     ; 1.681  ; 1.792  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_cs_n      ; sys_clk                                                     ; 1.768  ; 1.728  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_data[*]   ; sys_clk                                                     ; 1.582  ; 1.625  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[0]  ; sys_clk                                                     ; 1.873  ; 1.929  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[1]  ; sys_clk                                                     ; 1.837  ; 1.906  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[2]  ; sys_clk                                                     ; 1.674  ; 1.722  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[3]  ; sys_clk                                                     ; 1.680  ; 1.725  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[4]  ; sys_clk                                                     ; 1.833  ; 1.897  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[5]  ; sys_clk                                                     ; 3.605  ; 3.979  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[6]  ; sys_clk                                                     ; 1.830  ; 1.879  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[7]  ; sys_clk                                                     ; 1.685  ; 1.733  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[8]  ; sys_clk                                                     ; 2.130  ; 2.297  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[9]  ; sys_clk                                                     ; 1.582  ; 1.625  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[10] ; sys_clk                                                     ; 2.077  ; 2.235  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[11] ; sys_clk                                                     ; 2.068  ; 2.216  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[12] ; sys_clk                                                     ; 1.917  ; 2.047  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[13] ; sys_clk                                                     ; 2.058  ; 2.212  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[14] ; sys_clk                                                     ; 1.678  ; 1.789  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
;  sdram_data[15] ; sys_clk                                                     ; 1.926  ; 2.057  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_ras_n     ; sys_clk                                                     ; 2.018  ; 1.935  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_we_n      ; sys_clk                                                     ; 1.914  ; 1.838  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ;
; sdram_clk       ; sys_clk                                                     ; -0.821 ;        ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; sdram_clk       ; sys_clk                                                     ;        ; -0.779 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]        ;
; lcd_pclk        ; sys_clk                                                     ; 2.199  ; 2.304  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ;
; bluetooth_tx    ; sys_clk                                                     ; 3.678  ; 3.504  ; Rise       ; sys_clk                                                     ;
; k210_xpwm       ; sys_clk                                                     ; 3.390  ; 3.475  ; Rise       ; sys_clk                                                     ;
; k210_ypwm       ; sys_clk                                                     ; 3.372  ; 3.456  ; Rise       ; sys_clk                                                     ;
; x_pwm           ; sys_clk                                                     ; 3.817  ; 3.979  ; Rise       ; sys_clk                                                     ;
; y_pwm           ; sys_clk                                                     ; 4.376  ; 4.664  ; Rise       ; sys_clk                                                     ;
+-----------------+-------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bluetooth_tx   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; x_pwm          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; y_pwm          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; k210_xpwm      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; k210_ypwm      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_rst_n      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_pwdn       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_scl        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_hs         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_vs         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_de         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_bl         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rst        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_pclk       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_sda        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[0]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[1]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[2]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[3]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[4]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[5]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[6]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[7]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[8]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[9]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[10]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[11]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[12]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[13]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[14]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[15]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; rx             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_sda        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[10] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[11] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[12] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[13] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[14] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_data[15] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[0]     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[1]     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[2]     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[3]     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[4]     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[5]     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[6]     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[7]     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[8]     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[9]     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[10]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[11]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[12]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[13]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[14]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; lcd_rgb[15]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sys_clk        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sys_rst_n      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_pclk       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; key_i[0]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; key_i[1]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; key_i[2]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; key_i[3]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[0]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_href       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[1]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[2]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[3]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[4]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[5]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[6]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_data[7]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; cam_vsync      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; bluetooth_rx   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+----------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; bluetooth_tx   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; x_pwm          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; y_pwm          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; k210_xpwm      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; k210_ypwm      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; cam_rst_n      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; cam_pwdn       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; lcd_hs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rst        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; lcd_pclk       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; cam_sda        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; bluetooth_tx   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; x_pwm          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; y_pwm          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; k210_xpwm      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; k210_ypwm      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; cam_rst_n      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; cam_pwdn       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; lcd_hs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rst        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; lcd_pclk       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; cam_sda        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; bluetooth_tx   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; x_pwm          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; y_pwm          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; k210_xpwm      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; k210_ypwm      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; cam_rst_n      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; cam_pwdn       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; cam_scl        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_clk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cke      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_cs_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_ras_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_cas_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_we_n     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_ba[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_ba[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_dqm[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_dqm[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_addr[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_addr[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_addr[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_addr[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; lcd_hs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_vs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_de         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_bl         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; lcd_rst        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; lcd_pclk       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; cam_sda        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_data[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_data[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_data[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_data[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_data[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_data[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; lcd_rgb[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[8]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[9]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[10]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[11]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[12]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[13]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[14]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; lcd_rgb[15]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                       ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; cam_pclk                                                    ; cam_pclk                                                    ; 408      ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; cam_pclk                                                    ; 21       ; 0        ; 0        ; 0        ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; 0        ; 0        ; 0        ; 2156     ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; i2c_dri:i2c_dri_inst|dri_clk                                ; 0        ; 0        ; 10       ; 0        ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 249322   ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 22       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 14       ; 0        ; 0        ; 0        ;
; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 33       ; 0        ; 0        ; 0        ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 33       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 6010     ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 664      ; 0        ; 0        ; 0        ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; 1        ; 1        ; 0        ; 0        ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; 1        ; 1        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; 119      ; 0        ; 0        ; 0        ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk                                                     ; 144870   ; 0        ; 0        ; 0        ;
; sys_clk                                                     ; sys_clk                                                     ; 190441   ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; cam_pclk                                                    ; cam_pclk                                                    ; 408      ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; cam_pclk                                                    ; 21       ; 0        ; 0        ; 0        ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; i2c_dri:i2c_dri_inst|dri_clk                                ; 0        ; 0        ; 0        ; 2156     ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; i2c_dri:i2c_dri_inst|dri_clk                                ; 0        ; 0        ; 10       ; 0        ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 249322   ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 22       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 14       ; 0        ; 0        ; 0        ;
; cam_pclk                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 33       ; 0        ; 0        ; 0        ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 33       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 6010     ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0]        ; 664      ; 0        ; 0        ; 0        ;
; i2c_dri:i2c_dri_inst|dri_clk                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; 1        ; 1        ; 0        ; 0        ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; 1        ; 1        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2]        ; 119      ; 0        ; 0        ; 0        ;
; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; sys_clk                                                     ; 144870   ; 0        ; 0        ; 0        ;
; sys_clk                                                     ; sys_clk                                                     ; 190441   ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                             ;
+------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk                                                    ; 0        ; 33       ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk                                                    ; 99       ; 0        ; 0        ; 0        ;
; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0        ; 39       ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 117      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                              ;
+------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; i2c_dri:i2c_dri_inst|dri_clk                         ; cam_pclk                                                    ; 0        ; 33       ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk                                                    ; 99       ; 0        ; 0        ; 0        ;
; i2c_dri:i2c_dri_inst|dri_clk                         ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 0        ; 39       ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m ; 117      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 35    ; 35   ;
; Unconstrained Input Port Paths  ; 1515  ; 1515 ;
; Unconstrained Output Ports      ; 64    ; 64   ;
; Unconstrained Output Port Paths ; 127   ; 127  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sat Feb 03 15:58:06 2024
Info: Command: quartus_sta cmos_lcd -c cmos_lcd
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_aol1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe4|dffe5a* 
    Info (332165): Entity dcfifo_nnl1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cmos_lcd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -75.00 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[2]} {pll_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i2c_dri:i2c_dri_inst|dri_clk i2c_dri:i2c_dri_inst|dri_clk
    Info (332105): create_clock -period 1.000 -name cam_pclk cam_pclk
    Info (332105): create_clock -period 1.000 -name lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -10.104
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.104            -972.769 sys_clk 
    Info (332119):    -9.916           -1539.944 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):    -6.725             -21.132 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.905            -203.958 i2c_dri:i2c_dri_inst|dri_clk 
    Info (332119):    -2.825            -110.834 cam_pclk 
    Info (332119):    -0.195              -0.390 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -2.603
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.603              -8.650 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):    -1.202              -1.772 cam_pclk 
    Info (332119):    -0.147              -0.294 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.129              -0.129 i2c_dri:i2c_dri_inst|dri_clk 
    Info (332119):     0.452               0.000 sys_clk 
    Info (332119):     0.453               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.677
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.677             -85.653 cam_pclk 
    Info (332119):    -0.241              -6.209 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
Info (332146): Worst-case removal slack is -2.248
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.248             -85.689 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):     0.265               0.000 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -694.837 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):    -3.201            -129.270 cam_pclk 
    Info (332119):    -1.487            -132.343 i2c_dri:i2c_dri_inst|dri_clk 
    Info (332119):     4.699               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.718               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.737               0.000 sys_clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -9.190
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.190            -892.266 sys_clk 
    Info (332119):    -9.138           -1410.528 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):    -6.069             -18.901 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.652            -185.517 i2c_dri:i2c_dri_inst|dri_clk 
    Info (332119):    -2.627            -100.357 cam_pclk 
    Info (332119):     0.010               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -2.404
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.404              -7.890 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):    -1.118              -1.663 cam_pclk 
    Info (332119):    -0.270              -0.540 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.046               0.000 i2c_dri:i2c_dri_inst|dri_clk 
    Info (332119):     0.401               0.000 sys_clk 
    Info (332119):     0.402               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.346
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.346             -74.704 cam_pclk 
    Info (332119):    -0.118              -2.149 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
Info (332146): Worst-case removal slack is -1.993
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.993             -76.007 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):     0.263               0.000 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -694.837 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):    -3.201            -129.270 cam_pclk 
    Info (332119):    -1.487            -132.343 i2c_dri:i2c_dri_inst|dri_clk 
    Info (332119):     4.667               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.717               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.749               0.000 sys_clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.842
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.842            -459.396 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):    -3.836            -357.246 sys_clk 
    Info (332119):    -2.562              -7.628 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.199             -39.953 i2c_dri:i2c_dri_inst|dri_clk 
    Info (332119):    -0.688             -15.186 cam_pclk 
    Info (332119):    -0.056              -0.108 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -1.442
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.442              -4.895 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):    -0.662              -1.096 cam_pclk 
    Info (332119):    -0.165              -0.503 i2c_dri:i2c_dri_inst|dri_clk 
    Info (332119):     0.056               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.164               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 sys_clk 
Info (332146): Worst-case recovery slack is -1.080
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.080             -34.334 cam_pclk 
    Info (332119):     0.117               0.000 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
Info (332146): Worst-case removal slack is -1.208
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.208             -46.655 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):    -0.023              -0.210 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -111.707 cam_pclk 
    Info (332119):    -1.000            -435.000 lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst|clk_12_5m 
    Info (332119):    -1.000             -89.000 i2c_dri:i2c_dri_inst|dri_clk 
    Info (332119):     4.734               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.235               0.000 sys_clk 
    Info (332119):     9.796               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4769 megabytes
    Info: Processing ended: Sat Feb 03 15:58:10 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


