THC63LVDM83E_Rev.1.30_E
                                         THC63LVDM83E
                      SMALL PACKAGE / 24Bit COLOR LVDS TRANSMITTER
General Description                                                  Features
   The THC63LVDM83E transmitter is designed to                       ･49pin 0.65mm pitch VFBGA Package
support pixel data transmission between Host and                     ･Wide dot clock range: 8-160MHz suited for
Flat Panel Display up to 1080p/WUXGA resolutions.                     TV Signal : NTSC(12.27MHz) - 1080p(148.5MHz)
   The THC63LVDM83E converts 28bits of                                PC Signal : QVGA(8MHz) - WUXGA(154MHz)
CMOS/TTL data into LVDS (Low Voltage                                 ･1.2V to 3.3V CMOS inputs are supported.
Differential Signaling) data stream. The transmitter
                                                                     ･LVDS swing is reducible by RS-pin to reduce EMI
can be programmed for rising edge or falling edge
                                                                      and power consumption.
clocks through a dedicated pin. At a transmit clock
frequency of 160MHz, 24bits of RGB data and 4bits                    ･PLL requires no external components.
of timing and control data (HSYNC, VSYNC, DE,                        ･On chip jitter filtering.
CONT1) are transmitted at an effective rate of                       ･Spread Spectrum Clock input tolerant.
1120Mbps per LVDS channel.                                           ･Power down mode.
                                                                     ･Input clock triggering edge is selectable by R/F-pin.
                                                                     ･Operates from a Single 3.3V Supply and
                                                                      110mW(typ.) at 75MHz.
Block Diagram
                                              THC63LVDM83E
                            CMOS/TTL                                               DATA
                             INPUTS                                               (LVDS)
                                         7
                                                 CMOS/TTL PARALLEL
                             TA0-6                                                 TA +/-
                                         7
                             TB0-6                                                 TB +/-
                                                     TO SERIAL
                                         7
                             TC0-6                                                 TC +/-
                                         7
                             TD0-6                                                 TD +/-
                                                                                 (56-1120Mbit/On Each
                                                                                     LVDS Channel)
                    TRANSMITTER
                          CLKIN                  PLL                               TCLK +/-
                     (8 to 160MHz)
                                                                                  CLOCK
                                R/F                                                (LVDS)
                                                                                 8-160MHz
                            /PDWN
                                 RS
Copyright©2012 THine Electronics, Inc.                           1                                 THine Electronics, Inc.


THC63LVDM83E_Rev.1.30_E
Ball Out
                                         TOP VIEW
                  1                2    3      4    5    6              7
          A      TA6             TA5   TA4    TA3  TA2  TA1           TA0          A
          B      TB4             TD3   TD2    TD1  TD0  TA-           TA+          B
          C      TB5             TB0   GND   VCC    RS  TB-           TB+          C
                                             LVDS LVDS
          D      TB6             TB1   GND              TC-           TC+          D
                                             VCC  VCC
                                              PLL
          E      TC0             TB2   GND         R/F TCLK-        TCLK+          E
                                             VCC
          F      TC1             TB3   TD4    TD5  TD6  TD-           TD+          F
          G      TC2             TC3   TC4    TC5  TC6 CLKIN        /PDWN          G
                  1                2    3      4    5    6              7
Copyright©2012 THine Electronics, Inc.     2               THine Electronics, Inc.


THC63LVDM83E_Rev.1.30_E
Pin Description
  Pin Name                 Pin #       Direction     Type                   Description
  TA+, TA-                B7, B6
  TB+, TB-                C7, C6
                                                           LVDS Data Out
  TC+, TC-                D7, D6
                                        Output       LVDS
  TD+, TD-                 F7, F6
   TCLK+,                  E7, E6
                                                           LVDS Clock Out
   TCLK-
 TA0 ~ TA6      A7,A6,A5,A4,A3,A2,A1
 TB0 ~ TB6       C2,D2,E2,F2,B1,C1,D1
                                                           Pixel Data Input
 TC0 ~ TC6      E1,F1,G1,G2,G3,G4,G5
 TD0 ~ TD6       B5,B4,B3,B2,F3,F4,F5
   /PDWN                    G7                             H : Normal operation
                                                           L : Power down (all outputs are Hi-Z)
      RS                     C5                            LVDS swing mode, VREF select See Fig.5, 6
                                                                             LVDS           Small Swing
                                                   LV-CMOS        RS
                                         Input                               Swing         Input Support
                                                     /TTL
                                                                VCC         350mV                 N/A
                                                             0.6 ~ 1.4V     350mV            RS=VREF
                                                                GND         200mV                 N/A
                                                            VREF is Input Reference Voltage
     R/F                     E5                            Input Clock Triggering Edge Select
                                                           H : Rising edge
                                                           L : Falling edge
   CLKIN                    G6                             Input Clock
     VCC                     C4                            Power Supply Pin for CMOS input and digital
                                                           circuit.
    GND                 C3,D3,E3        Power         ---  Ground Pins for Common.
 LVDS VCC                  D4,D5                           Power Supply Pins for LVDS Outputs.
  PLL VCC                    E4                            Power Supply Pin for PLL circuit.
Copyright©2012 THine Electronics, Inc.           3                          THine Electronics, Inc.


THC63LVDM83E_Rev.1.30_E
Absolute Maximum Ratings
                    Parameter                  Min         Max                Units
Supply Voltage                                 -0.3        +4.0                 V
LV-CMOS/TTL Input Voltage                      -0.3     VCC + 0.3               V
LVDS Transmitter Output Voltage                -0.3     VCC + 0.3               V
Output Current                                 -30          30                 mA
Junction Temperature                                      +125                 °C
Storage Temperature                            -55        +125                 °C
Reflow Peak Temperature                                   +260                 °C
Reflow Peak Temperature Time                                10                 sec
Maximum Power Dissipation @+25°C                           1.2                 W
Recommended Operating Conditions
  Symbol                           Parameter        Min  Typ        Max           Units
              All Supply Voltage                    3.0  3.3        3.6              V
     Ta       Operating Ambient Temperature          0    25        +70              °C
              Clock Frequency                        8              160            MHz
Copyright©2012 THine Electronics, Inc.       4                    THine Electronics, Inc.


THC63LVDM83E_Rev.1.30_E
Power Consumption                                                 VCC = 3.0~3.6V, Ta= 0~+70ºC
 Symbol               Parameter                     Conditions        Typ*      Max          Units
              LVDS Transmitter         RL=100Ω, CL=5pF, f=85MHz        42
                                                                                              mA
              Operating Current        RS=VCC, (RS=GND)               (34)
              Gray Scale Pattern 16    RL=100Ω, CL=5pF, f=160MHz       58
              (Fig.1)                                                                         mA
                                       RS=VCC, (RS=GND)               (50)
  ITCCW
              LVDS Transmitter         RL=100Ω, CL=5pF, f=85MHz        45         67
                                                                                              mA
              Operating Current        RS=VCC, (RS=GND)               (36)       (56)
              Worst Case Pattern       RL=100Ω, CL=5pF, f=160MHz       63         92
              (Fig.2)                                                                         mA
                                       RS=VCC, (RS=GND)               (55)       (80)
              LVDS Transmitter
  ITCCS                                                                           10           µA
              Power Down Current
*Typ values are at VCC=3.3V, Ta = +25ºC
16 Grayscale Pattern
             CLKIN                                                                           f
      TA0, TB1, TC2                                                                          f/16
      TA1, TB2, TC3                                                                          f/8
      TA2, TB3, TC4                                                                          f/4
      TA3, TB4, TC5                                                                          f/2
     TA4-6, TB0,5,6
                                                                                             Steady State Low
     TC0,1,6, TD0-2
              TD3-6                                                                          Steady State High
                                       Fig.1 16 Grayscale Pattern
Worst Case Pattern
            CLKIN
             Tx0-6
         x=A,B,C,D
                                        Fig.2 Worst Case Pattern
Copyright©2012 THine Electronics, Inc.              5                    THine Electronics, Inc.


THC63LVDM83E_Rev.1.30_E
Electrical Characteristics
 LV-CMOS/TTL DC Specifications                                                    VCC = 3.0~3.6V, Ta= 0~+70ºC
 Symbol                Parameter                       Conditions                Min        Typ         Max        Units
   VIH       High Level Input Voltage         RS=VCC or GND                       2.0                  VCC           V
   VIL       Low Level Input Voltage          RS=VCC or GND                      GND                    0.8         V
  VDDQ1      Small Swing Voltage                                                  1.2                   2.8          V
  VREF       Input Reference Voltage          Small Swing (RS=VDDQ/2)                      VDDQ/2
  VSH2       Small Swing High Level                                             VDDQ/2
                                              VREF= VDDQ/2                                                           V
             Input Voltage                                                     +100mV
  VSL2       Small Swing Low Level                                                                    VDDQ/2
                                              VREF= VDDQ/2                                                          V
             Input Voltage                                                                           -100mV
   IINC      Input Current                    GND ≤ VIN ≤ VCC                                           ±10         μA
*Typ values are at VCC=3.3V, Ta = +25ºC
Notes : 1 VDDQ voltage defines max voltage of small swing input. It is not an actual input voltage.
        2
          Small swing signal is applied to TA0-6, TB0-6, TC0-6, TD0-6 and CLKIN.
 LVDS Transmitter DC Specifications                                             VCC = 3.0~3.6V, Ta= 0~+70ºC
 Symbol                Parameter                       Conditions                Min        Typ         Max        Units
                                                           Normal swing
                                                                                 250        350         450         mV
                                                              RS=VCC
  VOD        Differential Output Voltage      RL=100Ω
                                                           Reduced swing
                                                                                 120        200         300         mV
                                                              RS=GND
 ∆VOD        Change in VOD between
                                                                                                         35         mV
             complementary output states
  VOC        Common Mode Voltage              RL=100Ω                           1.125       1.25       1.375         V
 ∆VOC        Change in VOC between
                                                                                                         35         mV
             complementary output states
   IOS       Output Short Circuit Current        VOUT=GND, RL=100Ω                                      -24         mA
                                                     /PDWN=GND,
   IOZ       Output TRI-STATE Current                                                                   ±10         μA
                                                   VOUT=GND to VCC
*Typ values are at VCC=3.3V, Ta = +25ºC
Copyright©2012 THine Electronics, Inc.                   6                                 THine Electronics, Inc.


THC63LVDM83E_Rev.1.30_E
   LV-CMOS/TTL & LVDS Transmitter AC Specifications                             VCC = 3.0~3.6V, Ta= 0~+70ºC
 Symbol                        Parameter                             Min      Typ            Max             Units
  tTCIT     CLK IN Transition Time                                                            5.0              ns
   tTCP     CLK IN Period                                           6.25        T            125               ns
  tTCH      CLK IN High Time                                       0.35T     0.5T           0.65T              ns
   tTCL     CLK IN Low Time                                        0.35T     0.5T           0.65T              ns
  tTCD      CLK IN to TCLK+/- Delay                                            3T                              ns
    tTS     LV-CMOS/TTL Data Setup to CLK IN                         2.0                                       ns
    tTH     LV-CMOS/TTL Data Hold from CLK IN                        0.0                                       ns
   tLVT     LVDS Transition Time                                              0.6             1.5              ns
  tTOP1     Output Data Position0 (T=6.25ns ~ 20ns)                 -0.15     0.0           +0.15              ns
  tTop0     Output Data Position1 (T=6.25ns ~ 20ns)               T/7-0.15    T/7          T/7+0.15            ns
  tTop6     Output Data Position2 (T=6.25ns ~ 20ns)               2T/7-0.15  2T/7         2T/7+0.15            ns
  tTop5     Output Data Position3 (T=6.25ns ~ 20ns)               3T/7-0.15  3T/7         3T/7+0.15            ns
  tTop4     Output Data Position4 (T=6.25ns ~ 20ns)               4T/7-0.15  4T/7         4T/7+0.15            ns
  tTop3     Output Data Position5 (T=6.25ns ~ 20ns)               5T/7-0.15  5T/7         5T/7+0.15            ns
  tTop2     Output Data Position6 (T=6.25ns ~ 20ns)               6T/7-0.15  6T/7         6T/7+0.15            ns
  tTPLL     Phase Lock Loop Set                                                              10.0              ms
*Typ values are at VCC=3.3V, Ta = +25ºC
 LV-CMOS/TTL Input
                                                   90%                              90%
                                       CLK IN     10%                                 10%
                                                       t TCIT               t TCIT
                                                 Fig.3 CLKIN Transmission Time
 LVDS Output
           VDiff = (TA+) – (TA-)
                                                      80%                              80%
             TA+
                     5pF     100Ω        Vd if f    20%                                  20%
             TA-
           LVDS Output Load
                                                            t LVT                t LVT
                                       Fig.4 LVDS Output Load and Transmission Time
Copyright©2012 THine Electronics, Inc.                    7                               THine Electronics, Inc.


THC63LVDM83E_Rev.1.30_E
AC Timing Diagrams
  LV-CMOS/TTL Inputs
                                                                                                         RS            VOD
                                                 tTCP                                                   VCC
                                                                                                                     350mV
                                                                                                     0.6 ~ 1.4V
                                  tTC H                                                                 GND          200mV
                                                                                                           VCC
           CLK IN
                                                                                                           GND
                                                          t T CL
                                     tTS                      tTH
                                                                                                           VCC
           Tx0-Tx6
                                                                                                           GND
                                                               t TCD
           TCLK+
                                                                                          VOD              VOC
           TCLK-
                                                    Note :
                                                    CLKIN : for R/F=GND, denote as solid line,
                                                                       for R/F = VCC, denote as dashed line.
                     Fig.5 CLKIN Period, High/Low Time, Setup/Hold Timing
  Small Swing Inputs                                                                                        RS           VREF
                                                                                                           VCC       ---
                                                      tTC P                                             0.6 ~ 1.4V VDDQ/2
                                                                                                           GND       ---
                                        t T CH
                                                                                                                VD DQ
              CLK IN   VD DQ /2            V DD Q /2                              VDD Q /2                 VREF
                                                                                                                GND
                                                                  t TCL
                                             t TS                    t TH
                                                                                                                VDDQ
              Tx0-Tx6   V D D Q/2                                       VD DQ /2                               VREF
                                                                                                                GND
                                                                        tTCD
              TCLK+
                                                                                              VOD               VOC
              TCLK-
                                                    Note :
                                                    CLKIN : for R/F=GND, denote as solid line,
                                                                       for R/F = VCC, denote as dashed line.
                                                   Fig.6 Small Swing Inputs
Copyright©2012 THine Electronics, Inc.                                          8                            THine Electronics, Inc.


THC63LVDM83E_Rev.1.30_E
  LVDS Output
                                   Vdiff = 0V                                           Vdiff = 0V
                 TCLK+/-
                (Differential)
                  TA+/-                                     TA6    TA5 TA4 TA3      TA2 TA1      TA0
                  TB+/-                                     TB6    TB5 TB4 TB3      TB2 TB1      TB0
                  TC+/-                                     TC6    TC5 TC4 TC3      TC2 TC1      TC0
                  TD+/-                                     TD6    TD5 TD4 TD3      TD2 TD1      TD0
                             Previous Cycle                                                             Next Cycle
                                   t TOP1
                                          t TOP0
                                          t TOP6
                                          t TOP5
                                          t TOP4
                                          t TOP3
                                          t TOP2
                                         Fig.7 LVDS Output Data Position
  Phase Lock Loop Set Time
                   /PDWN                       2.0V
                                                3.0V
                     VCC
                                                                tTPLL
                   CLKIN
                                                                            Vdiff = 0V
                   TCLK+/-
                                                 Fig.8 PLL Lock Set Time
Copyright©2012 THine Electronics, Inc.                       9                                   THine Electronics, Inc.


THC63LVDM83E_Rev.1.30_E
Board Layout Example
                                              TOP VIEW
                                     1   2   3        4           5          6            7
                              A    TA6  TA5 TA4     TA3         TA2         TA1         TA0  A
                              B     TB4 TD3 TD2     TD1         TD0         TA-         TA+  B
                              C     TB5 TB0 GND     VCC          RS         TB-         TB+  C
                                                   LVDS        LVDS
                              D     TB6 TB1 GND                             TC-         TC+  D
                                                    VCC        VCC
                                                    PLL
                              E     TC0 TB2 GND                 R/F       TCLK-       TCLK+  E
                                                    VCC
                              F     TC1 TB3 TD4     TD5         TD6         TD-         TD+  F
                              G     TC2 TC3 TC4     TC5         TC6       CLKIN       /PDWN  G
                                     1   2   3        4           5          6            7
                                        R0
                                        R1
                                        R2
                                        R3
                                        R4
                                        R5
                                        R6
                                        R7
                         G0
                         G1
                         G2
                         G3
                         G4
                         G5
           B0            G6                    TA6 TA5     TA4    TA3   TA2      TA1    TA0
           B1            G7
                                               TB4 TD3     TD2     TD1  TD0      TA-    TA+
           B2
                                               TB5 TB0    GND     VCC   RS       TB-    TB+
           B3
                                               TB6 TB1    GND    LVDS  LVDS      TC-     TC+
                                                                  VCC  VCC
           B4
                                               TC0 TB2    GND     PLL   R/F    TCLK-   TCLK+
                                                                  VCC
           B5
                                               TC1 TB3     TD4    TD5   TD6      TD-     TD+
                                               TC2 TC3    TC4     TC5   TC6     CLKIN /PWDN
           B6
           B7
Copyright©2012 THine Electronics, Inc.                  10                                     THine Electronics, Inc.


THC63LVDM83E_Rev.1.30_E
Note
1) Cable Connection and Disconnection
    Don’t connect and disconnect the LVDS cable, when the power is supplied to the system.
2) GND Connection
   Connect the each GND of the PCB which THC63LVDM83E and LVDS-Rx on it. It is better for EMI
   reduction to place GND cable as close to LVDS cable as possible.
3) Multi Drop Connection
   Multi drop connection is not recommended.
                                                TCLK+
                           THC63LVDM83E                             LVDS-Rx
                                                TCLK-
                                                                    LVDS-Rx
4) Asynchronous use
   Asynchronous using such as following systems are not recommended.
                      CLKOUT                       TCLK+                     CLKOUT
                       DATA        THC63LVDM83E    TCLK-          LVDS-Rx     DATA
                 IC                                                                     IC
                      CLKOUT                       TCLK+
                                   THC63LVDM83E                   LVDS-Rx      DATA
                       DATA                        TCLK-
                                         CLKOUT                      TCLK+
                                          DATA  THC63LVDM83E         TCLK-
                                      IC                                            IC
                                         CLKOUT                      TCLK+
                                          DATA  THC63LVDM83E         TCLK-
Copyright©2012 THine Electronics, Inc.                11                               THine Electronics, Inc.


THC63LVDM83E_Rev.1.30_E
Package
                      PIN A1 CORNER            TOP VIEW
                                         1 2  3   4    5 6  7
                                       A
                                       B
                                       C
                                       D
                                       E
                                       F
                                       G
                                                  5.0
                                             BOTTOM VIEW
                                                                    PIN A1 CORNER
                                                         Φ0.3
                                         7 6  5   4    3 2  1
                                                                  A
                                                                  B
                                                                  C
                                                                  D
                                                                  E
                                                                  F
                                                                  G
                                                 3.90
                                               SIDE VIEW
                          Unit : mm
                                                              0.3
Copyright©2012 THine Electronics, Inc.              12                           THine Electronics, Inc.


THC63LVDM83E_Rev.1.30_E
Notices and Requests
1. The product specifications described in this material are subject to change without prior notice.
2. The circuit diagrams described in this material are examples of the application which may not always apply to
    the customer's design. We are not responsible for possible errors and omissions in this material. Please note if
    errors or omissions should be found in this material, we may not be able to correct them immediately.
3. This material contains our copy right, know-how or other proprietary. Copying or disclosing to third parties
    the contents of this material without our prior permission is prohibited.
4. Note that if infringement of any third party's industrial ownership should occur by using this product, we will
    be exempted from the responsibility unless it directly relates to the production process or functions of the
    product.
5. This product is presumed to be used for general electric equipment, not for the applications which require
    very high reliability (including medical equipment directly concerning people's life, aerospace equipment, or
    nuclear control equipment). Also, when using this product for the equipment concerned with the control and
    safety of the transportation means, the traffic signal equipment, or various Types of safety equipment, please
    do it after applying appropriate measures to the product.
6. Despite our utmost efforts to improve the quality and reliability of the product, faults will occur with a certain
    small probability, which is inevitable to a semi-conductor product. Therefore, you are encouraged to have
    sufficiently redundant or error preventive design applied to the use of the product so as not to have our
    product cause any social or public damage.
7. Please note that this product is not designed to be radiation-proof.
8. Customers are asked, if required, to judge by themselves if this product falls under the category of strategic
    goods under the Foreign Exchange and Foreign Trade Control Law.
THine Electronics, Inc.
sales@thine.co.jp
Copyright©2012 THine Electronics, Inc.                     13                                THine Electronics, Inc.


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
CEL:
 THC63LVDM83E
