WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500366 heartbeat IPC: 3.99942 cumulative IPC: 3.99942 (Simulation time: 0 hr 0 min 16 sec) 
Warmup finished CPU 0 instructions: 10000002 cycles: 2500367 cumulative IPC: 3.99942 (Simulation time: 0 hr 0 min 16 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2500367 (Simulation time: 0 hr 0 min 16 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9856027 heartbeat IPC: 1.3595 cumulative IPC: 1.3595 (Simulation time: 0 hr 0 min 56 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 15636091 heartbeat IPC: 1.73009 cumulative IPC: 1.52257 (Simulation time: 0 hr 1 min 29 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 23080129 heartbeat IPC: 1.34336 cumulative IPC: 1.45775 (Simulation time: 0 hr 2 min 9 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 28844937 heartbeat IPC: 1.73467 cumulative IPC: 1.51834 (Simulation time: 0 hr 2 min 42 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 36339155 heartbeat IPC: 1.33437 cumulative IPC: 1.4776 (Simulation time: 0 hr 3 min 23 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 33838789 cumulative IPC: 1.4776 (Simulation time: 0 hr 3 min 23 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 33838789 (Simulation time: 0 hr 3 min 23 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/654.roms_s-293B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.4776 instructions: 50000000 cycles: 33838789
CPU 0 Branch Prediction Accuracy: 99.7996% MPKI: 0.0260001 Average ROB Occupancy at Mispredict: 344.437
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0260001
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     765677  HIT:     425633  MISS:     340044
LLC LOAD         ACCESS:     262002  HIT:     120408  MISS:     141594
LLC RFO          ACCESS:     250117  HIT:      58961  MISS:     191156
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     246039  HIT:     246031  MISS:          8
LLC TRANSLATION  ACCESS:       7519  HIT:        233  MISS:       7286
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 463.467 cycles
cpu0_DTLB TOTAL       ACCESS:   14711579  HIT:   14652137  MISS:      59442
cpu0_DTLB LOAD         ACCESS:   14711579  HIT:   14652137  MISS:      59442
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 101.977 cycles
cpu0_ITLB TOTAL       ACCESS:        632  HIT:        632  MISS:          0
cpu0_ITLB LOAD         ACCESS:        632  HIT:        632  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   18225277  HIT:   13445302  MISS:    4779975
cpu0_L1D LOAD         ACCESS:   12500652  HIT:    9905229  MISS:    2595423
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    5685060  HIT:    3540020  MISS:    2145040
cpu0_L1D TRANSLATION  ACCESS:      39565  HIT:         53  MISS:      39512
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 36.6326 cycles
cpu0_L1I TOTAL       ACCESS:        856  HIT:        856  MISS:          0
cpu0_L1I LOAD         ACCESS:        856  HIT:        856  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:     866152  HIT:     346374  MISS:     519778
cpu0_L2C LOAD         ACCESS:     358082  HIT:      96080  MISS:     262002
cpu0_L2C RFO          ACCESS:     250792  HIT:        672  MISS:     250120
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     249702  HIT:     249565  MISS:        137
cpu0_L2C TRANSLATION  ACCESS:       7576  HIT:         57  MISS:       7519
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 323.865 cycles
cpu0_STLB TOTAL       ACCESS:      12957  HIT:       7918  MISS:       5039
cpu0_STLB LOAD         ACCESS:      12957  HIT:       7918  MISS:       5039
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1181.23 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      72780
  ROW_BUFFER_MISS:     266943
 AVG DBUS CONGESTED CYCLE:    3.96421
 WQ ROW_BUFFER_HIT:       6898
  ROW_BUFFER_MISS:     180354  FULL:          0
