Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Apr 22 22:12:26 2022
| Host         : DESKTOP-RN51NCC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Lab9_design_1_wrapper_control_sets_placed.rpt
| Design       : Lab9_design_1_wrapper
| Device       : xc7z010
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    46 |
|    Minimum number of control sets                        |    46 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   113 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    46 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     4 |
| >= 16              |    19 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             168 |           63 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              63 |           27 |
| Yes          | No                    | No                     |             506 |          122 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              94 |           35 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                     |                                                                            Enable Signal                                                                            |                                                                      Set/Reset Signal                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | Lab9_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                            |                1 |              2 |         2.00 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Lab9_design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                           |                2 |              4 |         2.00 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Lab9_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Lab9_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | Lab9_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/fir_right/inst/fir_io_if_U/aw_hs                                                                                                                    |                                                                                                                                                            |                1 |              5 |         5.00 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/fir_left/inst/fir_io_if_U/aw_hs                                                                                                                     |                                                                                                                                                            |                1 |              5 |         5.00 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | Lab9_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | Lab9_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | Lab9_design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |         6.00 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/fir_left/inst/fir_U/shift_reg_U/fir_shift_reg_ram_U/ap_reg_ppiten_pp0_it0_reg                                                                       |                                                                                                                                                            |                3 |              6 |         2.00 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/fir_left/inst/fir_U/shift_reg_U/fir_shift_reg_ram_U/ap_reg_ppiten_pp0_it0_reg                                                                       | Lab9_design_1_i/fir_left/inst/fir_U/indvar_reg_113                                                                                                         |                2 |              6 |         3.00 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/fir_right/inst/fir_U/shift_reg_U/fir_shift_reg_ram_U/ap_reg_ppiten_pp0_it0_reg                                                                      |                                                                                                                                                            |                2 |              6 |         3.00 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/fir_right/inst/fir_U/shift_reg_U/fir_shift_reg_ram_U/ap_reg_ppiten_pp0_it0_reg                                                                      | Lab9_design_1_i/fir_right/inst/fir_U/indvar_reg_113                                                                                                        |                2 |              6 |         3.00 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                            |                2 |              8 |         4.00 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | Lab9_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                            |                5 |              8 |         1.60 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                            |                2 |              8 |         4.00 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                            |                6 |              8 |         1.33 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Lab9_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |             10 |         3.33 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Lab9_design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                3 |             11 |         3.67 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                            |                4 |             13 |         3.25 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                            |                2 |             14 |         7.00 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                            |                2 |             14 |         7.00 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Lab9_design_1_i/fir_right/inst/fir_io_if_U/sig_fir_ap_rst                                                                                                  |                6 |             15 |         2.50 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | Lab9_design_1_i/fir_left/inst/fir_io_if_U/sig_fir_ap_rst                                                                                                   |                8 |             15 |         1.88 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/fir_left/inst/fir_io_if_U/rdata[15]_i_2_n_0                                                                                                         | Lab9_design_1_i/fir_left/inst/fir_io_if_U/rdata[15]_i_1_n_0                                                                                                |                8 |             16 |         2.00 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/fir_right/inst/fir_io_if_U/_x[15]_i_1_n_0                                                                                                           |                                                                                                                                                            |                3 |             16 |         5.33 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/fir_left/inst/fir_io_if_U/_x[15]_i_1_n_0                                                                                                            |                                                                                                                                                            |                3 |             16 |         5.33 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                            |                3 |             16 |         5.33 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/fir_right/inst/fir_io_if_U/rdata[15]_i_2_n_0                                                                                                        | Lab9_design_1_i/fir_right/inst/fir_io_if_U/rdata[15]_i_1_n_0                                                                                               |                6 |             16 |         2.67 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                            |                7 |             17 |         2.43 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                            |                8 |             20 |         2.50 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | Lab9_design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                8 |             21 |         2.62 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/fir_left/inst/fir_U/p_3_in                                                                                                                          |                                                                                                                                                            |                7 |             25 |         3.57 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/fir_right/inst/fir_U/p_3_in                                                                                                                         |                                                                                                                                                            |                8 |             25 |         3.12 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                            |                9 |             34 |         3.78 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                            |                9 |             35 |         3.89 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                            |                7 |             44 |         6.29 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |                9 |             44 |         4.89 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |                8 |             44 |         5.50 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                            |                9 |             44 |         4.89 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                            |               10 |             47 |         4.70 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 | Lab9_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                            |                8 |             47 |         5.88 |
|  Lab9_design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     |                                                                                                                                                            |               64 |            169 |         2.64 |
+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


