# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 51
attribute \src "dut.sv:9.1-37.10"
attribute \cells_not_processed 1
module \top
  wire $auto$process.cpp:32:create_temp_wire$13
  wire $auto$process.cpp:32:create_temp_wire$15
  wire $auto$process.cpp:32:create_temp_wire$23
  wire $auto$process.cpp:32:create_temp_wire$27
  wire $auto$process.cpp:32:create_temp_wire$29
  wire $auto$process.cpp:32:create_temp_wire$3
  wire $auto$process.cpp:32:create_temp_wire$33
  wire $auto$process.cpp:32:create_temp_wire$35
  wire $auto$process.cpp:32:create_temp_wire$7
  wire $auto$process.cpp:32:create_temp_wire$9
  wire $auto$process.cpp:4638:import_case_stmt_sync$19
  wire $auto$process.cpp:4638:import_case_stmt_sync$39
  wire $auto$rtlil.cc:3008:Xor$48
  wire $auto$rtlil.cc:3013:Eq$44
  wire $auto$rtlil.cc:3013:Eq$46
  wire width 32 $auto$rtlil.cc:3094:Mux$12
  wire width 32 $auto$rtlil.cc:3094:Mux$18
  wire width 32 $auto$rtlil.cc:3094:Mux$22
  wire width 2 $auto$rtlil.cc:3094:Mux$26
  wire width 2 $auto$rtlil.cc:3094:Mux$32
  wire width 2 $auto$rtlil.cc:3094:Mux$38
  wire width 2 $auto$rtlil.cc:3094:Mux$42
  wire width 32 $auto$rtlil.cc:3094:Mux$6
  attribute \src "dut.sv:9.18-9.21"
  wire input 1 \clk
  attribute \another_attribute 1
  attribute \init 2'11
  attribute \src "dut.sv:24.13-24.18"
  wire width 2 \state
  attribute \init 0
  attribute \src "dut.sv:11.18-11.28"
  wire width 32 \wide_state
  attribute \src "dut.sv:9.30-9.31"
  wire output 2 \z
  cell $xor $auto$expression.cpp:477:import_operation$47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3013:Eq$44
    connect \B $auto$rtlil.cc:3013:Eq$46
    connect \Y $auto$rtlil.cc:3008:Xor$48
  end
  cell $eq $auto$expression.cpp:666:import_operation$43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wide_state
    connect \B 1
    connect \Y $auto$rtlil.cc:3013:Eq$44
  end
  cell $eq $auto$expression.cpp:666:import_operation$45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 0
    connect \Y $auto$rtlil.cc:3013:Eq$46
  end
  attribute \src "dut.sv:17.13-17.34"
  cell $eq $auto$process.cpp:38:create_eq_cell$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wide_state
    connect \B 2
    connect \Y $auto$process.cpp:32:create_temp_wire$13
  end
  attribute \src "dut.sv:28.13-28.27"
  cell $eq $auto$process.cpp:38:create_eq_cell$24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3
    connect \Y $auto$process.cpp:32:create_temp_wire$23
  end
  attribute \src "dut.sv:29.13-29.27"
  cell $eq $auto$process.cpp:38:create_eq_cell$28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 0
    connect \Y $auto$process.cpp:32:create_temp_wire$27
  end
  attribute \src "dut.sv:30.13-30.27"
  cell $eq $auto$process.cpp:38:create_eq_cell$34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 1
    connect \Y $auto$process.cpp:32:create_temp_wire$33
  end
  attribute \src "dut.sv:15.13-15.34"
  cell $eq $auto$process.cpp:38:create_eq_cell$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wide_state
    connect \B 0
    connect \Y $auto$process.cpp:32:create_temp_wire$3
  end
  attribute \src "dut.sv:16.13-16.34"
  cell $eq $auto$process.cpp:38:create_eq_cell$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wide_state
    connect \B 1
    connect \Y $auto$process.cpp:32:create_temp_wire$7
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$11
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3094:Mux$6
    connect \B 2
    connect \S $auto$process.cpp:32:create_temp_wire$7
    connect \Y $auto$rtlil.cc:3094:Mux$12
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$17
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3094:Mux$12
    connect \B 3
    connect \S $auto$process.cpp:32:create_temp_wire$13
    connect \Y $auto$rtlil.cc:3094:Mux$18
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$21
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3094:Mux$18
    connect \B 0
    connect \S $auto$process.cpp:4638:import_case_stmt_sync$19
    connect \Y $auto$rtlil.cc:3094:Mux$22
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$25
    parameter \WIDTH 2
    connect \A \state
    connect \B 2'00
    connect \S $auto$process.cpp:32:create_temp_wire$23
    connect \Y $auto$rtlil.cc:3094:Mux$26
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$31
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:3094:Mux$26
    connect \B 2'01
    connect \S $auto$process.cpp:32:create_temp_wire$27
    connect \Y $auto$rtlil.cc:3094:Mux$32
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$37
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:3094:Mux$32
    connect \B 2'10
    connect \S $auto$process.cpp:32:create_temp_wire$33
    connect \Y $auto$rtlil.cc:3094:Mux$38
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$41
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:3094:Mux$38
    connect \B 2'11
    connect \S $auto$process.cpp:4638:import_case_stmt_sync$39
    connect \Y $auto$rtlil.cc:3094:Mux$42
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$5
    parameter \WIDTH 32
    connect \A \wide_state
    connect \B 1
    connect \S $auto$process.cpp:32:create_temp_wire$3
    connect \Y $auto$rtlil.cc:3094:Mux$6
  end
  cell $_NOT_ $auto$process.cpp:4639:import_case_stmt_sync$20
    connect \A $auto$process.cpp:32:create_temp_wire$15
    connect \Y $auto$process.cpp:4638:import_case_stmt_sync$19
  end
  cell $_NOT_ $auto$process.cpp:4639:import_case_stmt_sync$40
    connect \A $auto$process.cpp:32:create_temp_wire$35
    connect \Y $auto$process.cpp:4638:import_case_stmt_sync$39
  end
  cell $or $auto$process.cpp:54:create_or_cell$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:32:create_temp_wire$3
    connect \B $auto$process.cpp:32:create_temp_wire$7
    connect \Y $auto$process.cpp:32:create_temp_wire$9
  end
  cell $or $auto$process.cpp:54:create_or_cell$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:32:create_temp_wire$9
    connect \B $auto$process.cpp:32:create_temp_wire$13
    connect \Y $auto$process.cpp:32:create_temp_wire$15
  end
  cell $or $auto$process.cpp:54:create_or_cell$30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:32:create_temp_wire$23
    connect \B $auto$process.cpp:32:create_temp_wire$27
    connect \Y $auto$process.cpp:32:create_temp_wire$29
  end
  cell $or $auto$process.cpp:54:create_or_cell$36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$process.cpp:32:create_temp_wire$29
    connect \B $auto$process.cpp:32:create_temp_wire$33
    connect \Y $auto$process.cpp:32:create_temp_wire$35
  end
  attribute \always_ff 1
  attribute \src "dut.sv:26.5-33.8"
  cell $dff $procdff$49
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D $auto$rtlil.cc:3094:Mux$42
    connect \Q \state
  end
  attribute \always_ff 1
  attribute \src "dut.sv:13.5-20.8"
  cell $dff $procdff$50
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $auto$rtlil.cc:3094:Mux$22
    connect \Q \wide_state
  end
  connect \z $auto$rtlil.cc:3008:Xor$48
  connect \state 2'11
  connect \wide_state 0
end
