

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Mon Apr 12 12:24:40 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      659|      659|  6.590 us|  6.590 us|  660|  660|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+----------+
        |                        |             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |        Instance        |    Module   |   min   |   max   |    min   |    max   | min | max |   Type   |
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_PE_dataflow_fu_390  |PE_dataflow  |       24|       24|  0.240 us|  0.240 us|   21|   21|  dataflow|
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_74_1_VITIS_LOOP_75_2  |       41|       41|         3|          1|          1|    40|       yes|
        |- loop_d_out                       |      520|      520|        26|          -|          -|    20|        no|
        |- VITIS_LOOP_85_3_VITIS_LOOP_86_4  |       81|       81|         3|          1|          1|    80|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 15 
14 --> 13 
15 --> 16 
16 --> 19 17 
17 --> 18 
18 --> 16 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%data_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %data_out"   --->   Operation 24 'read' 'data_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%data_in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %data_in"   --->   Operation 25 'read' 'data_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %weights"   --->   Operation 26 'read' 'weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%data_in_local_0 = alloca i64 1" [test.cpp:67]   --->   Operation 27 'alloca' 'data_in_local_0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%data_in_local_1 = alloca i64 1" [test.cpp:67]   --->   Operation 28 'alloca' 'data_in_local_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%data_in_local_2 = alloca i64 1" [test.cpp:67]   --->   Operation 29 'alloca' 'data_in_local_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%data_in_local_3 = alloca i64 1" [test.cpp:67]   --->   Operation 30 'alloca' 'data_in_local_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%data_out_local_0 = alloca i64 1"   --->   Operation 31 'alloca' 'data_out_local_0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%data_out_local_1 = alloca i64 1"   --->   Operation 32 'alloca' 'data_out_local_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%data_out_local_2 = alloca i64 1"   --->   Operation 33 'alloca' 'data_out_local_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 34 [1/1] (0.79ns)   --->   "%data_out_local_3 = alloca i64 1"   --->   Operation 34 'alloca' 'data_out_local_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %data_in_read, i32 2, i32 63" [test.cpp:74]   --->   Operation 35 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln74 = sext i62 %trunc_ln" [test.cpp:74]   --->   Operation 36 'sext' 'sext_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln74" [test.cpp:74]   --->   Operation 37 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 38 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 40" [test.cpp:74]   --->   Operation 38 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 39 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 40" [test.cpp:74]   --->   Operation 39 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 40 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 40" [test.cpp:74]   --->   Operation 40 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 41 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 40" [test.cpp:74]   --->   Operation 41 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 42 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 40" [test.cpp:74]   --->   Operation 42 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 43 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 40" [test.cpp:74]   --->   Operation 43 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14"   --->   Operation 44 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_3, i32 0, i32 0, void @empty, i32 0, i32 200, void @empty_12, void @empty_11, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_5, void @empty_13, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_8"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_8"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_5, void @empty_2, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_8"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_8"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_5, void @empty_9, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_8"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_8"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 40" [test.cpp:74]   --->   Operation 53 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 54 [1/1] (0.48ns)   --->   "%br_ln74 = br void" [test.cpp:74]   --->   Operation 54 'br' 'br_ln74' <Predicate = true> <Delay = 0.48>

State 9 <SV = 8> <Delay = 2.20>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 0, void, i6 %add_ln74, void %.split74" [test.cpp:74]   --->   Operation 55 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%i = phi i3 0, void, i3 %select_ln74_1, void %.split74" [test.cpp:74]   --->   Operation 56 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%j = phi i4 0, void, i4 %add_ln75, void %.split74" [test.cpp:75]   --->   Operation 57 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.88ns)   --->   "%add_ln74 = add i6 %indvar_flatten, i6 1" [test.cpp:74]   --->   Operation 58 'add' 'add_ln74' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 59 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.87ns)   --->   "%icmp_ln74 = icmp_eq  i6 %indvar_flatten, i6 40" [test.cpp:74]   --->   Operation 60 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %.split9, void %.preheader.preheader" [test.cpp:74]   --->   Operation 61 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.88ns)   --->   "%icmp_ln75 = icmp_eq  i4 %j, i4 10" [test.cpp:75]   --->   Operation 62 'icmp' 'icmp_ln75' <Predicate = (!icmp_ln74)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 63 [1/1] (0.45ns)   --->   "%select_ln74 = select i1 %icmp_ln75, i4 0, i4 %j" [test.cpp:74]   --->   Operation 63 'select' 'select_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 64 [1/1] (0.74ns)   --->   "%add_ln74_1 = add i3 %i, i3 1" [test.cpp:74]   --->   Operation 64 'add' 'add_ln74_1' <Predicate = (!icmp_ln74)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 65 [1/1] (0.27ns)   --->   "%select_ln74_1 = select i1 %icmp_ln75, i3 %add_ln74_1, i3 %i" [test.cpp:74]   --->   Operation 65 'select' 'select_ln74_1' <Predicate = (!icmp_ln74)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i3 %select_ln74_1" [test.cpp:74]   --->   Operation 66 'trunc' 'trunc_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.88ns)   --->   "%switch_ln76 = switch i2 %trunc_ln74, void %branch3, i2 0, void %branch0, i2 1, void %branch1, i2 2, void %branch2" [test.cpp:76]   --->   Operation 67 'switch' 'switch_ln76' <Predicate = (!icmp_ln74)> <Delay = 0.88>
ST_9 : Operation 68 [1/1] (0.86ns)   --->   "%add_ln75 = add i4 %select_ln74, i4 1" [test.cpp:75]   --->   Operation 68 'add' 'add_ln75' <Predicate = (!icmp_ln74)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 69 'br' 'br_ln0' <Predicate = (!icmp_ln74)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 70 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [test.cpp:76]   --->   Operation 70 'read' 'gmem_addr_read' <Predicate = (!icmp_ln74)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 0.79>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_74_1_VITIS_LOOP_75_2_str"   --->   Operation 71 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40"   --->   Operation 72 'speclooptripcount' 'empty_24' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 73 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%j_cast = zext i4 %select_ln74" [test.cpp:74]   --->   Operation 74 'zext' 'j_cast' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [test.cpp:75]   --->   Operation 75 'specloopname' 'specloopname_ln75' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%data_in_local_0_addr = getelementptr i32 %data_in_local_0, i64 0, i64 %j_cast" [test.cpp:76]   --->   Operation 76 'getelementptr' 'data_in_local_0_addr' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%data_in_local_1_addr = getelementptr i32 %data_in_local_1, i64 0, i64 %j_cast" [test.cpp:76]   --->   Operation 77 'getelementptr' 'data_in_local_1_addr' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%data_in_local_2_addr = getelementptr i32 %data_in_local_2, i64 0, i64 %j_cast" [test.cpp:76]   --->   Operation 78 'getelementptr' 'data_in_local_2_addr' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%data_in_local_3_addr = getelementptr i32 %data_in_local_3, i64 0, i64 %j_cast" [test.cpp:76]   --->   Operation 79 'getelementptr' 'data_in_local_3_addr' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.79ns)   --->   "%store_ln76 = store i32 %gmem_addr_read, i4 %data_in_local_2_addr" [test.cpp:76]   --->   Operation 80 'store' 'store_ln76' <Predicate = (trunc_ln74 == 2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln76 = br void %.split74" [test.cpp:76]   --->   Operation 81 'br' 'br_ln76' <Predicate = (trunc_ln74 == 2)> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.79ns)   --->   "%store_ln76 = store i32 %gmem_addr_read, i4 %data_in_local_1_addr" [test.cpp:76]   --->   Operation 82 'store' 'store_ln76' <Predicate = (trunc_ln74 == 1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln76 = br void %.split74" [test.cpp:76]   --->   Operation 83 'br' 'br_ln76' <Predicate = (trunc_ln74 == 1)> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.79ns)   --->   "%store_ln76 = store i32 %gmem_addr_read, i4 %data_in_local_0_addr" [test.cpp:76]   --->   Operation 84 'store' 'store_ln76' <Predicate = (trunc_ln74 == 0)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln76 = br void %.split74" [test.cpp:76]   --->   Operation 85 'br' 'br_ln76' <Predicate = (trunc_ln74 == 0)> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.79ns)   --->   "%store_ln76 = store i32 %gmem_addr_read, i4 %data_in_local_3_addr" [test.cpp:76]   --->   Operation 86 'store' 'store_ln76' <Predicate = (trunc_ln74 == 3)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln76 = br void %.split74" [test.cpp:76]   --->   Operation 87 'br' 'br_ln76' <Predicate = (trunc_ln74 == 3)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 0.48>
ST_12 : Operation 88 [1/1] (0.48ns)   --->   "%br_ln80 = br void %.preheader" [test.cpp:80]   --->   Operation 88 'br' 'br_ln80' <Predicate = true> <Delay = 0.48>

State 13 <SV = 10> <Delay = 3.28>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%d_out = phi i5 %d_out_1, void %.split5, i5 0, void %.preheader.preheader"   --->   Operation 89 'phi' 'd_out' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (0.87ns)   --->   "%d_out_1 = add i5 %d_out, i5 1" [test.cpp:80]   --->   Operation 90 'add' 'd_out_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 91 [1/1] (0.87ns)   --->   "%icmp_ln80 = icmp_eq  i5 %d_out, i5 20" [test.cpp:80]   --->   Operation 91 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20"   --->   Operation 92 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %.split5, void" [test.cpp:80]   --->   Operation 93 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [2/2] (2.40ns)   --->   "%call_ln81 = call void @PE_dataflow, i32 %gmem, i64 %weights_read, i32 %data_in_local_0, i32 %data_in_local_1, i32 %data_in_local_2, i32 %data_in_local_3, i32 %data_out_local_0, i32 %data_out_local_1, i32 %data_out_local_2, i32 %data_out_local_3, i5 %d_out" [test.cpp:81]   --->   Operation 94 'call' 'call_ln81' <Predicate = (!icmp_ln80)> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %data_out_read, i32 2, i32 63" [test.cpp:85]   --->   Operation 95 'partselect' 'trunc_ln1' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i62 %trunc_ln1" [test.cpp:85]   --->   Operation 96 'sext' 'sext_ln85' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln85" [test.cpp:85]   --->   Operation 97 'getelementptr' 'gmem_addr_1' <Predicate = (icmp_ln80)> <Delay = 0.00>

State 14 <SV = 11> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [test.cpp:80]   --->   Operation 98 'specloopname' 'specloopname_ln80' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/2] (0.00ns)   --->   "%call_ln81 = call void @PE_dataflow, i32 %gmem, i64 %weights_read, i32 %data_in_local_0, i32 %data_in_local_1, i32 %data_in_local_2, i32 %data_in_local_3, i32 %data_out_local_0, i32 %data_out_local_1, i32 %data_out_local_2, i32 %data_out_local_3, i5 %d_out" [test.cpp:81]   --->   Operation 99 'call' 'call_ln81' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 100 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 15 <SV = 11> <Delay = 7.30>
ST_15 : Operation 101 [1/1] (7.30ns)   --->   "%empty_26 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_1, i32 80" [test.cpp:85]   --->   Operation 101 'writereq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 102 [1/1] (0.48ns)   --->   "%br_ln85 = br void" [test.cpp:85]   --->   Operation 102 'br' 'br_ln85' <Predicate = true> <Delay = 0.48>

State 16 <SV = 12> <Delay = 2.23>
ST_16 : Operation 103 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i7 0, void, i7 %add_ln85, void %.split3" [test.cpp:85]   --->   Operation 103 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 104 [1/1] (0.00ns)   --->   "%i_1 = phi i3 0, void, i3 %select_ln85_1, void %.split3" [test.cpp:85]   --->   Operation 104 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "%j_1 = phi i5 0, void, i5 %add_ln86, void %.split3" [test.cpp:86]   --->   Operation 105 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 106 [1/1] (0.89ns)   --->   "%add_ln85 = add i7 %indvar_flatten7, i7 1" [test.cpp:85]   --->   Operation 106 'add' 'add_ln85' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 107 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 108 [1/1] (0.86ns)   --->   "%icmp_ln85 = icmp_eq  i7 %indvar_flatten7, i7 80" [test.cpp:85]   --->   Operation 108 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %.split3, void" [test.cpp:85]   --->   Operation 109 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 110 [1/1] (0.87ns)   --->   "%icmp_ln86 = icmp_eq  i5 %j_1, i5 20" [test.cpp:86]   --->   Operation 110 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln85)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 111 [1/1] (0.48ns)   --->   "%select_ln85 = select i1 %icmp_ln86, i5 0, i5 %j_1" [test.cpp:85]   --->   Operation 111 'select' 'select_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 112 [1/1] (0.74ns)   --->   "%add_ln85_1 = add i3 %i_1, i3 1" [test.cpp:85]   --->   Operation 112 'add' 'add_ln85_1' <Predicate = (!icmp_ln85)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 113 [1/1] (0.27ns)   --->   "%select_ln85_1 = select i1 %icmp_ln86, i3 %add_ln85_1, i3 %i_1" [test.cpp:85]   --->   Operation 113 'select' 'select_ln85_1' <Predicate = (!icmp_ln85)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i3 %select_ln85_1" [test.cpp:85]   --->   Operation 114 'trunc' 'trunc_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%j_1_cast = zext i5 %select_ln85" [test.cpp:85]   --->   Operation 115 'zext' 'j_1_cast' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%data_out_local_0_addr = getelementptr i32 %data_out_local_0, i64 0, i64 %j_1_cast" [test.cpp:87]   --->   Operation 116 'getelementptr' 'data_out_local_0_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_16 : Operation 117 [2/2] (0.79ns)   --->   "%data_out_local_0_load = load i5 %data_out_local_0_addr" [test.cpp:87]   --->   Operation 117 'load' 'data_out_local_0_load' <Predicate = (!icmp_ln85)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "%data_out_local_1_addr = getelementptr i32 %data_out_local_1, i64 0, i64 %j_1_cast" [test.cpp:87]   --->   Operation 118 'getelementptr' 'data_out_local_1_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_16 : Operation 119 [2/2] (0.79ns)   --->   "%data_out_local_1_load = load i5 %data_out_local_1_addr" [test.cpp:87]   --->   Operation 119 'load' 'data_out_local_1_load' <Predicate = (!icmp_ln85)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "%data_out_local_2_addr = getelementptr i32 %data_out_local_2, i64 0, i64 %j_1_cast" [test.cpp:87]   --->   Operation 120 'getelementptr' 'data_out_local_2_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_16 : Operation 121 [2/2] (0.79ns)   --->   "%data_out_local_2_load = load i5 %data_out_local_2_addr" [test.cpp:87]   --->   Operation 121 'load' 'data_out_local_2_load' <Predicate = (!icmp_ln85)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "%data_out_local_3_addr = getelementptr i32 %data_out_local_3, i64 0, i64 %j_1_cast" [test.cpp:87]   --->   Operation 122 'getelementptr' 'data_out_local_3_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_16 : Operation 123 [2/2] (0.79ns)   --->   "%data_out_local_3_load = load i5 %data_out_local_3_addr" [test.cpp:87]   --->   Operation 123 'load' 'data_out_local_3_load' <Predicate = (!icmp_ln85)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_16 : Operation 124 [1/1] (0.87ns)   --->   "%add_ln86 = add i5 %select_ln85, i5 1" [test.cpp:86]   --->   Operation 124 'add' 'add_ln86' <Predicate = (!icmp_ln85)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 13> <Delay = 1.39>
ST_17 : Operation 125 [1/2] (0.79ns)   --->   "%data_out_local_0_load = load i5 %data_out_local_0_addr" [test.cpp:87]   --->   Operation 125 'load' 'data_out_local_0_load' <Predicate = (!icmp_ln85)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_17 : Operation 126 [1/2] (0.79ns)   --->   "%data_out_local_1_load = load i5 %data_out_local_1_addr" [test.cpp:87]   --->   Operation 126 'load' 'data_out_local_1_load' <Predicate = (!icmp_ln85)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_17 : Operation 127 [1/2] (0.79ns)   --->   "%data_out_local_2_load = load i5 %data_out_local_2_addr" [test.cpp:87]   --->   Operation 127 'load' 'data_out_local_2_load' <Predicate = (!icmp_ln85)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_17 : Operation 128 [1/2] (0.79ns)   --->   "%data_out_local_3_load = load i5 %data_out_local_3_addr" [test.cpp:87]   --->   Operation 128 'load' 'data_out_local_3_load' <Predicate = (!icmp_ln85)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_17 : Operation 129 [1/1] (0.60ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %data_out_local_0_load, i32 %data_out_local_1_load, i32 %data_out_local_2_load, i32 %data_out_local_3_load, i2 %trunc_ln85" [test.cpp:87]   --->   Operation 129 'mux' 'tmp' <Predicate = (!icmp_ln85)> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 14> <Delay = 7.30>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_85_3_VITIS_LOOP_86_4_str"   --->   Operation 130 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "%empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 131 'speclooptripcount' 'empty_27' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 132 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_18 : Operation 133 [1/1] (0.00ns)   --->   "%specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [test.cpp:86]   --->   Operation 133 'specloopname' 'specloopname_ln86' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_18 : Operation 134 [1/1] (7.30ns)   --->   "%write_ln87 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %tmp, i4 15" [test.cpp:87]   --->   Operation 134 'write' 'write_ln87' <Predicate = (!icmp_ln85)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 135 'br' 'br_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>

State 19 <SV = 13> <Delay = 7.30>
ST_19 : Operation 136 [5/5] (7.30ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [test.cpp:90]   --->   Operation 136 'writeresp' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 14> <Delay = 7.30>
ST_20 : Operation 137 [4/5] (7.30ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [test.cpp:90]   --->   Operation 137 'writeresp' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 15> <Delay = 7.30>
ST_21 : Operation 138 [3/5] (7.30ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [test.cpp:90]   --->   Operation 138 'writeresp' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 16> <Delay = 7.30>
ST_22 : Operation 139 [2/5] (7.30ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [test.cpp:90]   --->   Operation 139 'writeresp' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 17> <Delay = 7.30>
ST_23 : Operation 140 [1/5] (7.30ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [test.cpp:90]   --->   Operation 140 'writeresp' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 141 [1/1] (0.00ns)   --->   "%ret_ln90 = ret" [test.cpp:90]   --->   Operation 141 'ret' 'ret_ln90' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_out_read         (read             ) [ 001111111111111000000000]
data_in_read          (read             ) [ 000000000000000000000000]
weights_read          (read             ) [ 001111111111111000000000]
data_in_local_0       (alloca           ) [ 001111111111111000000000]
data_in_local_1       (alloca           ) [ 001111111111111000000000]
data_in_local_2       (alloca           ) [ 001111111111111000000000]
data_in_local_3       (alloca           ) [ 001111111111111000000000]
data_out_local_0      (alloca           ) [ 001111111111111111100000]
data_out_local_1      (alloca           ) [ 001111111111111111100000]
data_out_local_2      (alloca           ) [ 001111111111111111100000]
data_out_local_3      (alloca           ) [ 001111111111111111100000]
trunc_ln              (partselect       ) [ 000000000000000000000000]
sext_ln74             (sext             ) [ 000000000000000000000000]
gmem_addr             (getelementptr    ) [ 001111111111000000000000]
spectopmodule_ln0     (spectopmodule    ) [ 000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
empty                 (readreq          ) [ 000000000000000000000000]
br_ln74               (br               ) [ 000000001111000000000000]
indvar_flatten        (phi              ) [ 000000000111000000000000]
i                     (phi              ) [ 000000000111000000000000]
j                     (phi              ) [ 000000000111000000000000]
add_ln74              (add              ) [ 000000001111000000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000000000000000000]
icmp_ln74             (icmp             ) [ 000000000111000000000000]
br_ln74               (br               ) [ 000000000000000000000000]
icmp_ln75             (icmp             ) [ 000000000000000000000000]
select_ln74           (select           ) [ 000000000111000000000000]
add_ln74_1            (add              ) [ 000000000000000000000000]
select_ln74_1         (select           ) [ 000000001111000000000000]
trunc_ln74            (trunc            ) [ 000000000111000000000000]
switch_ln76           (switch           ) [ 000000000000000000000000]
add_ln75              (add              ) [ 000000001111000000000000]
br_ln0                (br               ) [ 000000001111000000000000]
gmem_addr_read        (read             ) [ 000000000101000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000000000000000]
empty_24              (speclooptripcount) [ 000000000000000000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000000000000000000]
j_cast                (zext             ) [ 000000000000000000000000]
specloopname_ln75     (specloopname     ) [ 000000000000000000000000]
data_in_local_0_addr  (getelementptr    ) [ 000000000000000000000000]
data_in_local_1_addr  (getelementptr    ) [ 000000000000000000000000]
data_in_local_2_addr  (getelementptr    ) [ 000000000000000000000000]
data_in_local_3_addr  (getelementptr    ) [ 000000000000000000000000]
store_ln76            (store            ) [ 000000000000000000000000]
br_ln76               (br               ) [ 000000000000000000000000]
store_ln76            (store            ) [ 000000000000000000000000]
br_ln76               (br               ) [ 000000000000000000000000]
store_ln76            (store            ) [ 000000000000000000000000]
br_ln76               (br               ) [ 000000000000000000000000]
store_ln76            (store            ) [ 000000000000000000000000]
br_ln76               (br               ) [ 000000000000000000000000]
br_ln80               (br               ) [ 000000000000111000000000]
d_out                 (phi              ) [ 000000000000011000000000]
d_out_1               (add              ) [ 000000000000111000000000]
icmp_ln80             (icmp             ) [ 000000000000011000000000]
empty_25              (speclooptripcount) [ 000000000000000000000000]
br_ln80               (br               ) [ 000000000000000000000000]
trunc_ln1             (partselect       ) [ 000000000000000000000000]
sext_ln85             (sext             ) [ 000000000000000000000000]
gmem_addr_1           (getelementptr    ) [ 000000000000000111111111]
specloopname_ln80     (specloopname     ) [ 000000000000000000000000]
call_ln81             (call             ) [ 000000000000000000000000]
br_ln0                (br               ) [ 000000000000111000000000]
empty_26              (writereq         ) [ 000000000000000000000000]
br_ln85               (br               ) [ 000000000000000111100000]
indvar_flatten7       (phi              ) [ 000000000000000010000000]
i_1                   (phi              ) [ 000000000000000010000000]
j_1                   (phi              ) [ 000000000000000010000000]
add_ln85              (add              ) [ 000000000000000111100000]
specpipeline_ln0      (specpipeline     ) [ 000000000000000000000000]
icmp_ln85             (icmp             ) [ 000000000000000011100000]
br_ln85               (br               ) [ 000000000000000000000000]
icmp_ln86             (icmp             ) [ 000000000000000000000000]
select_ln85           (select           ) [ 000000000000000000000000]
add_ln85_1            (add              ) [ 000000000000000000000000]
select_ln85_1         (select           ) [ 000000000000000111100000]
trunc_ln85            (trunc            ) [ 000000000000000011000000]
j_1_cast              (zext             ) [ 000000000000000000000000]
data_out_local_0_addr (getelementptr    ) [ 000000000000000011000000]
data_out_local_1_addr (getelementptr    ) [ 000000000000000011000000]
data_out_local_2_addr (getelementptr    ) [ 000000000000000011000000]
data_out_local_3_addr (getelementptr    ) [ 000000000000000011000000]
add_ln86              (add              ) [ 000000000000000111100000]
data_out_local_0_load (load             ) [ 000000000000000000000000]
data_out_local_1_load (load             ) [ 000000000000000000000000]
data_out_local_2_load (load             ) [ 000000000000000000000000]
data_out_local_3_load (load             ) [ 000000000000000000000000]
tmp                   (mux              ) [ 000000000000000010100000]
specloopname_ln0      (specloopname     ) [ 000000000000000000000000]
empty_27              (speclooptripcount) [ 000000000000000000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000000000000000000]
specloopname_ln86     (specloopname     ) [ 000000000000000000000000]
write_ln87            (write            ) [ 000000000000000000000000]
br_ln0                (br               ) [ 000000000000000111100000]
empty_28              (writeresp        ) [ 000000000000000000000000]
ret_ln90              (ret              ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_in">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_74_1_VITIS_LOOP_75_2_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE_dataflow"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_85_3_VITIS_LOOP_86_4_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="data_in_local_0_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_in_local_0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="data_in_local_1_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_in_local_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="data_in_local_2_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_in_local_2/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="data_in_local_3_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_in_local_3/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="data_out_local_0_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_out_local_0/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="data_out_local_1_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_out_local_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="data_out_local_2_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_out_local_2/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="data_out_local_3_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_out_local_3/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="data_out_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_out_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="data_in_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="weights_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="1" index="2" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_readreq_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="1"/>
<pin id="191" dir="0" index="2" bw="7" slack="0"/>
<pin id="192" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="gmem_addr_read_read_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="9"/>
<pin id="198" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/10 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_writeresp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="1"/>
<pin id="203" dir="0" index="2" bw="8" slack="0"/>
<pin id="204" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_26/15 empty_28/19 "/>
</bind>
</comp>

<comp id="207" class="1004" name="write_ln87_write_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="4"/>
<pin id="210" dir="0" index="2" bw="32" slack="1"/>
<pin id="211" dir="0" index="3" bw="1" slack="0"/>
<pin id="212" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln87/18 "/>
</bind>
</comp>

<comp id="216" class="1004" name="data_in_local_0_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="4" slack="0"/>
<pin id="220" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_in_local_0_addr/11 "/>
</bind>
</comp>

<comp id="222" class="1004" name="data_in_local_1_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="4" slack="0"/>
<pin id="226" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_in_local_1_addr/11 "/>
</bind>
</comp>

<comp id="228" class="1004" name="data_in_local_2_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="4" slack="0"/>
<pin id="232" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_in_local_2_addr/11 "/>
</bind>
</comp>

<comp id="234" class="1004" name="data_in_local_3_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="4" slack="0"/>
<pin id="238" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_in_local_3_addr/11 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln76_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="1"/>
<pin id="243" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/11 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln76_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="1"/>
<pin id="249" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/11 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln76_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="1"/>
<pin id="255" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/11 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln76_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="1"/>
<pin id="261" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/11 "/>
</bind>
</comp>

<comp id="264" class="1004" name="data_out_local_0_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="5" slack="0"/>
<pin id="268" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_out_local_0_addr/16 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_out_local_0_load/16 "/>
</bind>
</comp>

<comp id="276" class="1004" name="data_out_local_1_addr_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="5" slack="0"/>
<pin id="280" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_out_local_1_addr/16 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_out_local_1_load/16 "/>
</bind>
</comp>

<comp id="288" class="1004" name="data_out_local_2_addr_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="5" slack="0"/>
<pin id="292" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_out_local_2_addr/16 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_out_local_2_load/16 "/>
</bind>
</comp>

<comp id="300" class="1004" name="data_out_local_3_addr_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="5" slack="0"/>
<pin id="304" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_out_local_3_addr/16 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_out_local_3_load/16 "/>
</bind>
</comp>

<comp id="312" class="1005" name="indvar_flatten_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="6" slack="1"/>
<pin id="314" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="indvar_flatten_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="6" slack="0"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/9 "/>
</bind>
</comp>

<comp id="323" class="1005" name="i_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="3" slack="1"/>
<pin id="325" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="327" class="1004" name="i_phi_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="1"/>
<pin id="329" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="3" slack="0"/>
<pin id="331" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/9 "/>
</bind>
</comp>

<comp id="334" class="1005" name="j_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="1"/>
<pin id="336" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="338" class="1004" name="j_phi_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="1"/>
<pin id="340" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="4" slack="0"/>
<pin id="342" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/9 "/>
</bind>
</comp>

<comp id="345" class="1005" name="d_out_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="1"/>
<pin id="347" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="d_out (phireg) "/>
</bind>
</comp>

<comp id="349" class="1004" name="d_out_phi_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="0"/>
<pin id="351" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="2" bw="1" slack="1"/>
<pin id="353" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_out/13 "/>
</bind>
</comp>

<comp id="357" class="1005" name="indvar_flatten7_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="1"/>
<pin id="359" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="361" class="1004" name="indvar_flatten7_phi_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="1"/>
<pin id="363" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="7" slack="0"/>
<pin id="365" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/16 "/>
</bind>
</comp>

<comp id="368" class="1005" name="i_1_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="3" slack="1"/>
<pin id="370" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="372" class="1004" name="i_1_phi_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="3" slack="0"/>
<pin id="376" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/16 "/>
</bind>
</comp>

<comp id="379" class="1005" name="j_1_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="1"/>
<pin id="381" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="383" class="1004" name="j_1_phi_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="1"/>
<pin id="385" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="386" dir="0" index="2" bw="5" slack="0"/>
<pin id="387" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/16 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_PE_dataflow_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="0" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="0" index="2" bw="64" slack="10"/>
<pin id="394" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="395" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="396" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="397" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="398" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="399" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="400" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="401" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="402" dir="0" index="11" bw="5" slack="0"/>
<pin id="403" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln81/13 "/>
</bind>
</comp>

<comp id="407" class="1004" name="trunc_ln_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="62" slack="0"/>
<pin id="409" dir="0" index="1" bw="64" slack="0"/>
<pin id="410" dir="0" index="2" bw="3" slack="0"/>
<pin id="411" dir="0" index="3" bw="7" slack="0"/>
<pin id="412" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="sext_ln74_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="62" slack="0"/>
<pin id="419" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="gmem_addr_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="62" slack="0"/>
<pin id="424" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="add_ln74_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="6" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/9 "/>
</bind>
</comp>

<comp id="433" class="1004" name="icmp_ln74_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="6" slack="0"/>
<pin id="435" dir="0" index="1" bw="6" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/9 "/>
</bind>
</comp>

<comp id="439" class="1004" name="icmp_ln75_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="0"/>
<pin id="441" dir="0" index="1" bw="4" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/9 "/>
</bind>
</comp>

<comp id="445" class="1004" name="select_ln74_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="0" index="2" bw="4" slack="0"/>
<pin id="449" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln74/9 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln74_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="3" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_1/9 "/>
</bind>
</comp>

<comp id="459" class="1004" name="select_ln74_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="3" slack="0"/>
<pin id="462" dir="0" index="2" bw="3" slack="0"/>
<pin id="463" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln74_1/9 "/>
</bind>
</comp>

<comp id="467" class="1004" name="trunc_ln74_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="3" slack="0"/>
<pin id="469" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln74/9 "/>
</bind>
</comp>

<comp id="471" class="1004" name="add_ln75_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="4" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/9 "/>
</bind>
</comp>

<comp id="477" class="1004" name="j_cast_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="4" slack="2"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/11 "/>
</bind>
</comp>

<comp id="484" class="1004" name="d_out_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="d_out_1/13 "/>
</bind>
</comp>

<comp id="490" class="1004" name="icmp_ln80_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="5" slack="0"/>
<pin id="492" dir="0" index="1" bw="5" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/13 "/>
</bind>
</comp>

<comp id="496" class="1004" name="trunc_ln1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="62" slack="0"/>
<pin id="498" dir="0" index="1" bw="64" slack="10"/>
<pin id="499" dir="0" index="2" bw="3" slack="0"/>
<pin id="500" dir="0" index="3" bw="7" slack="0"/>
<pin id="501" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/13 "/>
</bind>
</comp>

<comp id="505" class="1004" name="sext_ln85_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="62" slack="0"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln85/13 "/>
</bind>
</comp>

<comp id="509" class="1004" name="gmem_addr_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="0" index="1" bw="62" slack="0"/>
<pin id="512" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/13 "/>
</bind>
</comp>

<comp id="515" class="1004" name="add_ln85_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="7" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/16 "/>
</bind>
</comp>

<comp id="521" class="1004" name="icmp_ln85_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="7" slack="0"/>
<pin id="523" dir="0" index="1" bw="7" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/16 "/>
</bind>
</comp>

<comp id="527" class="1004" name="icmp_ln86_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="5" slack="0"/>
<pin id="529" dir="0" index="1" bw="5" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/16 "/>
</bind>
</comp>

<comp id="533" class="1004" name="select_ln85_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="0" index="2" bw="5" slack="0"/>
<pin id="537" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85/16 "/>
</bind>
</comp>

<comp id="541" class="1004" name="add_ln85_1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="3" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_1/16 "/>
</bind>
</comp>

<comp id="547" class="1004" name="select_ln85_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="3" slack="0"/>
<pin id="550" dir="0" index="2" bw="3" slack="0"/>
<pin id="551" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85_1/16 "/>
</bind>
</comp>

<comp id="555" class="1004" name="trunc_ln85_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="3" slack="0"/>
<pin id="557" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85/16 "/>
</bind>
</comp>

<comp id="559" class="1004" name="j_1_cast_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="5" slack="0"/>
<pin id="561" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/16 "/>
</bind>
</comp>

<comp id="567" class="1004" name="add_ln86_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="5" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/16 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="0"/>
<pin id="575" dir="0" index="1" bw="32" slack="0"/>
<pin id="576" dir="0" index="2" bw="32" slack="0"/>
<pin id="577" dir="0" index="3" bw="32" slack="0"/>
<pin id="578" dir="0" index="4" bw="32" slack="0"/>
<pin id="579" dir="0" index="5" bw="2" slack="1"/>
<pin id="580" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/17 "/>
</bind>
</comp>

<comp id="586" class="1005" name="data_out_read_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="64" slack="10"/>
<pin id="588" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="data_out_read "/>
</bind>
</comp>

<comp id="591" class="1005" name="weights_read_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="64" slack="10"/>
<pin id="593" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="weights_read "/>
</bind>
</comp>

<comp id="596" class="1005" name="gmem_addr_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="1"/>
<pin id="598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="602" class="1005" name="add_ln74_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="6" slack="0"/>
<pin id="604" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln74 "/>
</bind>
</comp>

<comp id="607" class="1005" name="icmp_ln74_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="1"/>
<pin id="609" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln74 "/>
</bind>
</comp>

<comp id="611" class="1005" name="select_ln74_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="4" slack="2"/>
<pin id="613" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln74 "/>
</bind>
</comp>

<comp id="616" class="1005" name="select_ln74_1_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="3" slack="0"/>
<pin id="618" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln74_1 "/>
</bind>
</comp>

<comp id="621" class="1005" name="trunc_ln74_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="2" slack="2"/>
<pin id="623" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln74 "/>
</bind>
</comp>

<comp id="625" class="1005" name="add_ln75_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="4" slack="0"/>
<pin id="627" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln75 "/>
</bind>
</comp>

<comp id="630" class="1005" name="gmem_addr_read_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="638" class="1005" name="d_out_1_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="5" slack="0"/>
<pin id="640" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="d_out_1 "/>
</bind>
</comp>

<comp id="646" class="1005" name="gmem_addr_1_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="652" class="1005" name="add_ln85_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="7" slack="0"/>
<pin id="654" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln85 "/>
</bind>
</comp>

<comp id="657" class="1005" name="icmp_ln85_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="1"/>
<pin id="659" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln85 "/>
</bind>
</comp>

<comp id="661" class="1005" name="select_ln85_1_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="3" slack="0"/>
<pin id="663" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln85_1 "/>
</bind>
</comp>

<comp id="666" class="1005" name="trunc_ln85_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="2" slack="1"/>
<pin id="668" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln85 "/>
</bind>
</comp>

<comp id="671" class="1005" name="data_out_local_0_addr_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="5" slack="1"/>
<pin id="673" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_out_local_0_addr "/>
</bind>
</comp>

<comp id="676" class="1005" name="data_out_local_1_addr_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="5" slack="1"/>
<pin id="678" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_out_local_1_addr "/>
</bind>
</comp>

<comp id="681" class="1005" name="data_out_local_2_addr_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="5" slack="1"/>
<pin id="683" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_out_local_2_addr "/>
</bind>
</comp>

<comp id="686" class="1005" name="data_out_local_3_addr_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="5" slack="1"/>
<pin id="688" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_out_local_3_addr "/>
</bind>
</comp>

<comp id="691" class="1005" name="add_ln86_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="5" slack="0"/>
<pin id="693" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln86 "/>
</bind>
</comp>

<comp id="696" class="1005" name="tmp_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="1"/>
<pin id="698" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="141"><net_src comp="10" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="6" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="8" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="8" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="2" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="20" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="88" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="114" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="116" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="213"><net_src comp="132" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="134" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="215"><net_src comp="136" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="221"><net_src comp="100" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="100" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="100" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="100" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="228" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="251"><net_src comp="222" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="216" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="263"><net_src comp="234" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="100" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="264" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="281"><net_src comp="100" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="276" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="293"><net_src comp="100" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="288" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="100" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="300" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="58" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="60" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="323" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="62" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="344"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="102" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="355"><net_src comp="345" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="356"><net_src comp="349" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="360"><net_src comp="118" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="367"><net_src comp="357" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="60" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="368" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="102" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="389"><net_src comp="379" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="404"><net_src comp="110" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="405"><net_src comp="0" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="406"><net_src comp="349" pin="4"/><net_sink comp="390" pin=11"/></net>

<net id="413"><net_src comp="12" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="176" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="415"><net_src comp="14" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="416"><net_src comp="16" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="420"><net_src comp="407" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="0" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="417" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="316" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="64" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="316" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="74" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="338" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="76" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="450"><net_src comp="439" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="62" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="338" pin="4"/><net_sink comp="445" pin=2"/></net>

<net id="457"><net_src comp="327" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="78" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="464"><net_src comp="439" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="453" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="327" pin="4"/><net_sink comp="459" pin=2"/></net>

<net id="470"><net_src comp="459" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="445" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="86" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="477" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="483"><net_src comp="477" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="488"><net_src comp="349" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="104" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="349" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="106" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="502"><net_src comp="12" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="14" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="504"><net_src comp="16" pin="0"/><net_sink comp="496" pin=3"/></net>

<net id="508"><net_src comp="496" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="0" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="505" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="361" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="120" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="361" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="122" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="383" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="106" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="538"><net_src comp="527" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="102" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="383" pin="4"/><net_sink comp="533" pin=2"/></net>

<net id="545"><net_src comp="372" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="78" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="552"><net_src comp="527" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="541" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="554"><net_src comp="372" pin="4"/><net_sink comp="547" pin=2"/></net>

<net id="558"><net_src comp="547" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="533" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="565"><net_src comp="559" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="566"><net_src comp="559" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="571"><net_src comp="533" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="104" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="581"><net_src comp="124" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="582"><net_src comp="270" pin="3"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="282" pin="3"/><net_sink comp="573" pin=2"/></net>

<net id="584"><net_src comp="294" pin="3"/><net_sink comp="573" pin=3"/></net>

<net id="585"><net_src comp="306" pin="3"/><net_sink comp="573" pin=4"/></net>

<net id="589"><net_src comp="170" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="594"><net_src comp="182" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="599"><net_src comp="421" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="605"><net_src comp="427" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="610"><net_src comp="433" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="445" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="619"><net_src comp="459" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="624"><net_src comp="467" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="471" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="633"><net_src comp="195" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="636"><net_src comp="630" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="637"><net_src comp="630" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="641"><net_src comp="484" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="649"><net_src comp="509" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="655"><net_src comp="515" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="660"><net_src comp="521" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="547" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="669"><net_src comp="555" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="573" pin=5"/></net>

<net id="674"><net_src comp="264" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="679"><net_src comp="276" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="684"><net_src comp="288" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="689"><net_src comp="300" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="694"><net_src comp="567" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="699"><net_src comp="573" pin="6"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="207" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {15 18 19 20 21 22 23 }
 - Input state : 
	Port: top : gmem | {2 3 4 5 6 7 8 10 13 14 }
	Port: top : weights | {1 }
	Port: top : data_in | {1 }
	Port: top : data_out | {1 }
  - Chain level:
	State 1
		sext_ln74 : 1
		gmem_addr : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		add_ln74 : 1
		icmp_ln74 : 1
		br_ln74 : 2
		icmp_ln75 : 1
		select_ln74 : 2
		add_ln74_1 : 1
		select_ln74_1 : 2
		trunc_ln74 : 3
		switch_ln76 : 4
		add_ln75 : 3
	State 10
	State 11
		data_in_local_0_addr : 1
		data_in_local_1_addr : 1
		data_in_local_2_addr : 1
		data_in_local_3_addr : 1
		store_ln76 : 2
		store_ln76 : 2
		store_ln76 : 2
		store_ln76 : 2
	State 12
	State 13
		d_out_1 : 1
		icmp_ln80 : 1
		br_ln80 : 2
		call_ln81 : 1
		sext_ln85 : 1
		gmem_addr_1 : 2
	State 14
	State 15
	State 16
		add_ln85 : 1
		icmp_ln85 : 1
		br_ln85 : 2
		icmp_ln86 : 1
		select_ln85 : 2
		add_ln85_1 : 1
		select_ln85_1 : 2
		trunc_ln85 : 3
		j_1_cast : 3
		data_out_local_0_addr : 4
		data_out_local_0_load : 5
		data_out_local_1_addr : 4
		data_out_local_1_load : 5
		data_out_local_2_addr : 4
		data_out_local_2_load : 5
		data_out_local_3_addr : 4
		data_out_local_3_load : 5
		add_ln86 : 3
	State 17
		tmp : 1
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|
|   call   |   grp_PE_dataflow_fu_390   |    0    |   4.89  |   618   |   519   |
|----------|----------------------------|---------|---------|---------|---------|
|          |       add_ln74_fu_427      |    0    |    0    |    0    |    13   |
|          |      add_ln74_1_fu_453     |    0    |    0    |    0    |    10   |
|          |       add_ln75_fu_471      |    0    |    0    |    0    |    12   |
|    add   |       d_out_1_fu_484       |    0    |    0    |    0    |    12   |
|          |       add_ln85_fu_515      |    0    |    0    |    0    |    14   |
|          |      add_ln85_1_fu_541     |    0    |    0    |    0    |    10   |
|          |       add_ln86_fu_567      |    0    |    0    |    0    |    12   |
|----------|----------------------------|---------|---------|---------|---------|
|          |      icmp_ln74_fu_433      |    0    |    0    |    0    |    10   |
|          |      icmp_ln75_fu_439      |    0    |    0    |    0    |    9    |
|   icmp   |      icmp_ln80_fu_490      |    0    |    0    |    0    |    9    |
|          |      icmp_ln85_fu_521      |    0    |    0    |    0    |    10   |
|          |      icmp_ln86_fu_527      |    0    |    0    |    0    |    9    |
|----------|----------------------------|---------|---------|---------|---------|
|    mux   |         tmp_fu_573         |    0    |    0    |    0    |    20   |
|----------|----------------------------|---------|---------|---------|---------|
|          |     select_ln74_fu_445     |    0    |    0    |    0    |    4    |
|  select  |    select_ln74_1_fu_459    |    0    |    0    |    0    |    3    |
|          |     select_ln85_fu_533     |    0    |    0    |    0    |    5    |
|          |    select_ln85_1_fu_547    |    0    |    0    |    0    |    3    |
|----------|----------------------------|---------|---------|---------|---------|
|          |  data_out_read_read_fu_170 |    0    |    0    |    0    |    0    |
|   read   |  data_in_read_read_fu_176  |    0    |    0    |    0    |    0    |
|          |  weights_read_read_fu_182  |    0    |    0    |    0    |    0    |
|          | gmem_addr_read_read_fu_195 |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|  readreq |     grp_readreq_fu_188     |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
| writeresp|    grp_writeresp_fu_200    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   write  |   write_ln87_write_fu_207  |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|partselect|       trunc_ln_fu_407      |    0    |    0    |    0    |    0    |
|          |      trunc_ln1_fu_496      |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   sext   |      sext_ln74_fu_417      |    0    |    0    |    0    |    0    |
|          |      sext_ln85_fu_505      |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   trunc  |      trunc_ln74_fu_467     |    0    |    0    |    0    |    0    |
|          |      trunc_ln85_fu_555     |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   zext   |        j_cast_fu_477       |    0    |    0    |    0    |    0    |
|          |       j_1_cast_fu_559      |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            |    0    |   4.89  |   618   |   684   |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
| data_in_local_0|    0   |   64   |    5   |
| data_in_local_1|    0   |   64   |    5   |
| data_in_local_2|    0   |   64   |    5   |
| data_in_local_3|    0   |   64   |    5   |
|data_out_local_0|    0   |   64   |   10   |
|data_out_local_1|    0   |   64   |   10   |
|data_out_local_2|    0   |   64   |   10   |
|data_out_local_3|    0   |   64   |   10   |
+----------------+--------+--------+--------+
|      Total     |    0   |   512  |   60   |
+----------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       add_ln74_reg_602      |    6   |
|       add_ln75_reg_625      |    4   |
|       add_ln85_reg_652      |    7   |
|       add_ln86_reg_691      |    5   |
|       d_out_1_reg_638       |    5   |
|        d_out_reg_345        |    5   |
|data_out_local_0_addr_reg_671|    5   |
|data_out_local_1_addr_reg_676|    5   |
|data_out_local_2_addr_reg_681|    5   |
|data_out_local_3_addr_reg_686|    5   |
|    data_out_read_reg_586    |   64   |
|     gmem_addr_1_reg_646     |   32   |
|    gmem_addr_read_reg_630   |   32   |
|      gmem_addr_reg_596      |   32   |
|         i_1_reg_368         |    3   |
|          i_reg_323          |    3   |
|      icmp_ln74_reg_607      |    1   |
|      icmp_ln85_reg_657      |    1   |
|   indvar_flatten7_reg_357   |    7   |
|    indvar_flatten_reg_312   |    6   |
|         j_1_reg_379         |    5   |
|          j_reg_334          |    4   |
|    select_ln74_1_reg_616    |    3   |
|     select_ln74_reg_611     |    4   |
|    select_ln85_1_reg_661    |    3   |
|         tmp_reg_696         |   32   |
|      trunc_ln74_reg_621     |    2   |
|      trunc_ln85_reg_666     |    2   |
|     weights_read_reg_591    |   64   |
+-----------------------------+--------+
|            Total            |   352  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_200 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_270  |  p0  |   2  |   5  |   10   ||    9    |
|   grp_access_fu_282  |  p0  |   2  |   5  |   10   ||    9    |
|   grp_access_fu_294  |  p0  |   2  |   5  |   10   ||    9    |
|   grp_access_fu_306  |  p0  |   2  |   5  |   10   ||    9    |
|     d_out_reg_345    |  p0  |   2  |   5  |   10   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   52   ||  2.934  ||    45   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |    4   |   618  |   684  |
|   Memory  |    0   |    -   |    -   |   512  |   60   |
|Multiplexer|    -   |    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |    -   |   352  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    0   |    7   |  1482  |   789  |
+-----------+--------+--------+--------+--------+--------+
