<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="P7_L0_2022.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CONTROLLER.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CONTROLLER.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CONTROLLER.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CP0.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CP0.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CP0.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CPU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CPU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="E_ExcDetect.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="E_ExcDetect.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="E_ExcDetect.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_mips_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_mips_noneInt_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TC_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mips.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mips.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mips.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mips.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mips.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mips_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_txt_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_txt_int_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_txt_int_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mips_txt_int_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_txt_int_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_weak_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mips_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="regD.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="regD.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="regD.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="regM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="regM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="regM.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1671385641" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1671385641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675952918" xil_pn:in_ck="-8294735146708507259" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1675952918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BRIDGE.v"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="CP0.v"/>
      <outfile xil_pn:name="DATA_BYTE.v"/>
      <outfile xil_pn:name="DATA_EXTEND.v"/>
      <outfile xil_pn:name="D_ExcDetect.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="E_ExcDetect.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="IF_ExcDetect.v"/>
      <outfile xil_pn:name="MULTDIV.v"/>
      <outfile xil_pn:name="M_ExcDetect.v"/>
      <outfile xil_pn:name="NPC.v"/>
      <outfile xil_pn:name="TB_mips.v"/>
      <outfile xil_pn:name="TB_mips_int.v"/>
      <outfile xil_pn:name="TB_mips_noneInt.v"/>
      <outfile xil_pn:name="TB_weak.v"/>
      <outfile xil_pn:name="TIMER.v"/>
      <outfile xil_pn:name="TOP.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="constants.v"/>
      <outfile xil_pn:name="controller.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="regD.v"/>
      <outfile xil_pn:name="regE.v"/>
      <outfile xil_pn:name="regM.v"/>
      <outfile xil_pn:name="regW.v"/>
    </transform>
    <transform xil_pn:end_ts="1677746986" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8604570226047125671" xil_pn:start_ts="1677746986">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1677746986" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4974959259542790423" xil_pn:start_ts="1677746986">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1671389316" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4307240307545364505" xil_pn:start_ts="1671389316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675952918" xil_pn:in_ck="-8294735146708507259" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1675952918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BRIDGE.v"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="CP0.v"/>
      <outfile xil_pn:name="DATA_BYTE.v"/>
      <outfile xil_pn:name="DATA_EXTEND.v"/>
      <outfile xil_pn:name="D_ExcDetect.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="E_ExcDetect.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="IF_ExcDetect.v"/>
      <outfile xil_pn:name="MULTDIV.v"/>
      <outfile xil_pn:name="M_ExcDetect.v"/>
      <outfile xil_pn:name="NPC.v"/>
      <outfile xil_pn:name="TB_mips.v"/>
      <outfile xil_pn:name="TB_mips_int.v"/>
      <outfile xil_pn:name="TB_mips_noneInt.v"/>
      <outfile xil_pn:name="TB_weak.v"/>
      <outfile xil_pn:name="TIMER.v"/>
      <outfile xil_pn:name="TOP.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="constants.v"/>
      <outfile xil_pn:name="controller.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="regD.v"/>
      <outfile xil_pn:name="regE.v"/>
      <outfile xil_pn:name="regM.v"/>
      <outfile xil_pn:name="regW.v"/>
    </transform>
    <transform xil_pn:end_ts="1677746991" xil_pn:in_ck="-8294735146708507259" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5695885570609516175" xil_pn:start_ts="1677746986">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_txt_int_beh.prj"/>
      <outfile xil_pn:name="mips_txt_int_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1677746991" xil_pn:in_ck="3522360928591497850" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1266918452579465164" xil_pn:start_ts="1677746991">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_txt_int_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1733594584" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1733594584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1733594584" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3083755636328485294" xil_pn:start_ts="1733594584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1733594584" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4307240307545364505" xil_pn:start_ts="1733594584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1733594584" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1733594584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1733594584" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-108373080525765968" xil_pn:start_ts="1733594584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1733594584" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="7424531393529281855" xil_pn:start_ts="1733594584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1733594584" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6474331769765220657" xil_pn:start_ts="1733594584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1733594589" xil_pn:in_ck="-1055230027685309878" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="8348793923205233686" xil_pn:start_ts="1733594584">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="mips.lso"/>
      <outfile xil_pn:name="mips.prj"/>
      <outfile xil_pn:name="mips.syr"/>
      <outfile xil_pn:name="mips.xst"/>
      <outfile xil_pn:name="mips_txt_beh.prj"/>
      <outfile xil_pn:name="mips_txt_int_beh.prj"/>
      <outfile xil_pn:name="mips_txt_int_stx_beh.prj"/>
      <outfile xil_pn:name="mips_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1733594589" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="123229027435936603" xil_pn:start_ts="1733594589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
