#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Apr 15 16:34:48 2022
# Process ID: 35092
# Current directory: C:/Users/pdrego/Downloads/Final_Project/6_VGA_Animation/vivado/Lab4_1.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/pdrego/Downloads/Final_Project/6_VGA_Animation/vivado/Lab4_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/pdrego/Downloads/Final_Project/6_VGA_Animation/vivado/Lab4_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/pdrego/Downloads/Final_Project/IP_REPO/VGA'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/pdrego/Downloads/Final_Project/6_VGA_Animation/vivado/Lab4_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/pdrego/Downloads/Final_Project/6_VGA_Animation/vivado/Lab4_1.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp' for cell 'design_1_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/pdrego/Downloads/Final_Project/6_VGA_Animation/vivado/Lab4_1.gen/sources_1/bd/design_1/ip/design_1_video_controller_0_2/design_1_video_controller_0_2.dcp' for cell 'design_1_i/video_controller_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1128.535 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 198 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'design_1_wrapper' is not ideal for floorplanning, since the cellview 'design_1_video_controller_0_2_video_controller' defined in file 'design_1_video_controller_0_2.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/pdrego/Downloads/Final_Project/6_VGA_Animation/vivado/Lab4_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/pdrego/Downloads/Final_Project/6_VGA_Animation/vivado/Lab4_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/pdrego/Downloads/Final_Project/6_VGA_Animation/vivado/Lab4_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/pdrego/Downloads/Final_Project/6_VGA_Animation/vivado/Lab4_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/pdrego/Downloads/Final_Project/6_VGA_Animation/vivado/Lab4_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1638.230 ; gain = 509.695
Finished Parsing XDC File [c:/Users/pdrego/Downloads/Final_Project/6_VGA_Animation/vivado/Lab4_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/pdrego/Downloads/Final_Project/6_VGA_Animation/top.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clock' already exists, overwriting the previous clock with the same name. [C:/Users/pdrego/Downloads/Final_Project/6_VGA_Animation/top.xdc:1]
Finished Parsing XDC File [C:/Users/pdrego/Downloads/Final_Project/6_VGA_Animation/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1638.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

15 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1638.234 ; gain = 509.699
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.836 . Memory (MB): peak = 1638.234 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 182a760e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1658.543 ; gain = 20.309

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 182a760e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1866.898 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1e328229f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1866.898 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1548bf4c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1866.898 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1548bf4c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1866.898 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1548bf4c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1866.898 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1548bf4c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1866.898 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1866.898 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 179f3e41d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 1866.898 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 179f3e41d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1866.898 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 179f3e41d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1866.898 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1866.898 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 179f3e41d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1866.898 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1866.898 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/pdrego/Downloads/Final_Project/6_VGA_Animation/vivado/Lab4_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/pdrego/Downloads/Final_Project/6_VGA_Animation/vivado/Lab4_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1911.883 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13ddb40d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1911.883 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1911.883 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 141ccbe1a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1911.883 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a3af33f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.317 . Memory (MB): peak = 1911.883 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a3af33f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.319 . Memory (MB): peak = 1911.883 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a3af33f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.322 . Memory (MB): peak = 1911.883 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17d205e9d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.438 . Memory (MB): peak = 1911.883 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b8dfd67e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.493 . Memory (MB): peak = 1911.883 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 4 LUTNM shape to break, 0 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 4, total 4, new lutff created 1
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1911.883 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            4  |              0  |                     4  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            4  |              0  |                     4  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 21432d697

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1911.883 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 1d28f8125

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1911.883 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1d28f8125

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1911.883 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c02c9894

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1911.883 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bcb772c6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1911.883 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f1ec1655

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1911.883 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f1ec1655

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1911.883 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1a93de417

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1911.883 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2033d7433

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1911.883 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 26f966969

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1911.883 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 26f966969

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1911.883 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2b3c0bdc1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1911.883 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2b3c0bdc1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1911.883 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15c050839

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.641 | TNS=-5.080 |
Phase 1 Physical Synthesis Initialization | Checksum: a7a74257

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1911.883 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1390e3f14

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1911.883 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 15c050839

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1911.883 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.523. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1911.883 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2010ca5fd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1911.883 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2010ca5fd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1911.883 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2010ca5fd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1911.883 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 2010ca5fd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1911.883 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1911.883 ; gain = 0.000

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1911.883 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21184392b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1911.883 ; gain = 0.000
Ending Placer Task | Checksum: 119beba9c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1911.883 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1911.883 ; gain = 5.062
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.108 . Memory (MB): peak = 1911.883 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/pdrego/Downloads/Final_Project/6_VGA_Animation/vivado/Lab4_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1911.883 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1911.883 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1911.883 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.513 | TNS=-4.950 |
Phase 1 Physical Synthesis Initialization | Checksum: 226db9458

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 1911.883 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.513 | TNS=-4.950 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 226db9458

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 1911.883 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.513 | TNS=-4.950 |
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_b[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/vga_b[3]_i_2_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/vga_b[3]_i_2
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/vga_b[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.511 | TNS=-4.948 |
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/vga_g[3]_i_5_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/vga_g[3]_i_5
INFO: [Physopt 32-572] Net design_1_i/video_controller_0/inst/vga_g[3]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_g[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/vga_g[3]_i_15_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/vga_g[3]_i_15
INFO: [Physopt 32-710] Processed net design_1_i/video_controller_0/inst/vga_g[3]_i_5_n_0. Critical path length was reduced through logic transformation on cell design_1_i/video_controller_0/inst/vga_g[3]_i_5_comp.
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/vga_g[3]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.511 | TNS=-4.948 |
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/vga_b[3]_i_2_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/vga_b[3]_i_2
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_b[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/video_controller_0/inst/vga_b[3]_i_4_n_0.  Re-placed instance design_1_i/video_controller_0/inst/vga_b[3]_i_4
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/vga_b[3]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.389 | TNS=-4.826 |
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/vga_b[3]_i_4_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/vga_b[3]_i_4
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_b[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__2/vga_b[3]_i_8_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/rom[0]_inferred__2/vga_b[3]_i_8
INFO: [Physopt 32-572] Net design_1_i/video_controller_0/inst/rom[0]_inferred__2/vga_b[3]_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__2/vga_b[3]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__2/vga_r[3]_i_13_n_0.  Re-placed instance design_1_i/video_controller_0/inst/rom[0]_inferred__2/vga_r[3]_i_13
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__2/vga_r[3]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.381 | TNS=-4.818 |
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/vga_b[3]_i_5_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/vga_b[3]_i_5
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_b[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_r1_inferred__4/i__carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/i__carry__2_i_4__12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_r2_inferred__1/i__carry__5_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_r2_inferred__1/i__carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_r2_inferred__1/i__carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_r2_inferred__1/i__carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_r2_inferred__1/i__carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_r2_inferred__1/i__carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/i__carry__0_i_2__9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/p_1_in[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_r3_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_r3_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_b[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/video_controller_0/inst/new_color_counter__0[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net design_1_i/video_controller_0/inst/new_color_counter__0[2].  Re-placed instance design_1_i/video_controller_0/inst/new_color_counter_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/new_color_counter__0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.381 | TNS=-5.334 |
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_g[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/vga_g[3]_i_4_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/vga_g[3]_i_4
INFO: [Physopt 32-710] Processed net design_1_i/video_controller_0/inst/vga_g[3]_i_1_n_0. Critical path length was reduced through logic transformation on cell design_1_i/video_controller_0/inst/vga_g[3]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/vga_g[3]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.378 | TNS=-5.127 |
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/animation_density_reg[2].  Did not re-place instance design_1_i/video_controller_0/inst/animation_density_reg[2]
INFO: [Physopt 32-81] Processed net design_1_i/video_controller_0/inst/animation_density_reg[2]. Replicated 5 times.
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/animation_density_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.375 | TNS=-5.100 |
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_r1_inferred__5/i__carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/i__carry__2_i_8__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_r2_inferred__2/i__carry__5_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_r2_inferred__2/i__carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_r2_inferred__2/i__carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_r2_inferred__2/i__carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_r2_inferred__2/i__carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_r2_inferred__2/i__carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_r2_inferred__2/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/i__carry_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/i__carry_i_2__8_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/i__carry_i_2__8
INFO: [Physopt 32-81] Processed net design_1_i/video_controller_0/inst/i__carry_i_2__8_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/i__carry_i_2__8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.318 | TNS=-5.440 |
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/i__carry__0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/i__carry__0_i_4__5_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/i__carry__0_i_4__5
INFO: [Physopt 32-81] Processed net design_1_i/video_controller_0/inst/i__carry__0_i_4__5_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/i__carry__0_i_4__5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.298 | TNS=-5.362 |
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_r3_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/video_controller_0/inst/new_color_counter__0[1]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/new_color_counter__0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.291 | TNS=-5.478 |
INFO: [Physopt 32-601] Processed net design_1_i/video_controller_0/inst/new_color_counter__0[1]_repN. Net driver design_1_i/video_controller_0/inst/new_color_counter_reg[1]_replica was replaced.
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/new_color_counter__0[1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.291 | TNS=-5.328 |
INFO: [Physopt 32-81] Processed net design_1_i/video_controller_0/inst/new_color_counter__0[1]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/new_color_counter__0[1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.288 | TNS=-5.766 |
INFO: [Physopt 32-572] Net design_1_i/video_controller_0/inst/new_color_counter__0[1]_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/new_color_counter__0[1]_repN_2.  Did not re-place instance design_1_i/video_controller_0/inst/new_color_counter_reg[1]_replica_2
INFO: [Physopt 32-81] Processed net design_1_i/video_controller_0/inst/new_color_counter__0[1]_repN_2. Replicated 4 times.
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/new_color_counter__0[1]_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.284 | TNS=-5.998 |
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_r3_carry_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/animation_density_reg[3].  Did not re-place instance design_1_i/video_controller_0/inst/animation_density_reg[3]
INFO: [Physopt 32-81] Processed net design_1_i/video_controller_0/inst/animation_density_reg[3]. Replicated 5 times.
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/animation_density_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.266 | TNS=-5.956 |
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/i__carry_i_4__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/i__carry_i_1__11_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/i__carry_i_1__11
INFO: [Physopt 32-81] Processed net design_1_i/video_controller_0/inst/i__carry_i_1__11_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/i__carry_i_1__11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.262 | TNS=-5.524 |
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_b[3]_i_9_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_b[3]_i_9
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_b[3]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_r[3]_i_17_n_0.  Re-placed instance design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_r[3]_i_17
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_r[3]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.260 | TNS=-5.522 |
INFO: [Physopt 32-81] Processed net design_1_i/video_controller_0/inst/animation_density_reg[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/animation_density_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.226 | TNS=-5.454 |
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_r3_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/animation_density_reg[4].  Did not re-place instance design_1_i/video_controller_0/inst/animation_density_reg[4]
INFO: [Physopt 32-81] Processed net design_1_i/video_controller_0/inst/animation_density_reg[4]. Replicated 4 times.
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/animation_density_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.215 | TNS=-5.432 |
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__1/vga_b[3]_i_7_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/rom[0]_inferred__1/vga_b[3]_i_7
INFO: [Physopt 32-572] Net design_1_i/video_controller_0/inst/rom[0]_inferred__1/vga_b[3]_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__1/vga_b[3]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.215 | TNS=-5.432 |
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/i__carry__1_i_2__9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/p_1_in[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_r3_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/vga_r3_carry__0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.208 | TNS=-5.398 |
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/i__carry__0_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/i__carry__0_i_1__8_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/i__carry__0_i_1__8
INFO: [Physopt 32-81] Processed net design_1_i/video_controller_0/inst/i__carry__0_i_1__8_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/i__carry__0_i_1__8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.204 | TNS=-5.388 |
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/i__carry__1_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/i__carry__1_i_4__8_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/i__carry__1_i_4__8
INFO: [Physopt 32-81] Processed net design_1_i/video_controller_0/inst/i__carry__1_i_4__8_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/i__carry__1_i_4__8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.186 | TNS=-5.380 |
INFO: [Physopt 32-81] Processed net design_1_i/video_controller_0/inst/new_color_counter__0[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/new_color_counter__0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.183 | TNS=-5.212 |
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/i__carry__1_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/i__carry__1_i_3__8_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/i__carry__1_i_3__8
INFO: [Physopt 32-81] Processed net design_1_i/video_controller_0/inst/i__carry__1_i_3__8_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/i__carry__1_i_3__8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.180 | TNS=-5.209 |
INFO: [Physopt 32-601] Processed net design_1_i/video_controller_0/inst/new_color_counter__0[2]_repN. Net driver design_1_i/video_controller_0/inst/new_color_counter_reg[2]_replica was replaced.
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/new_color_counter__0[2]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.179 | TNS=-5.214 |
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_b[3]_i_19_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_b[3]_i_19
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_b[3]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_r[3]_i_26_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_r[3]_i_26
INFO: [Physopt 32-710] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_b[3]_i_19_n_0. Critical path length was reduced through logic transformation on cell design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_b[3]_i_19_comp.
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_r[3]_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.178 | TNS=-5.213 |
INFO: [Physopt 32-572] Net design_1_i/video_controller_0/inst/new_color_counter__0[2]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/new_color_counter__0[2]_repN.  Did not re-place instance design_1_i/video_controller_0/inst/new_color_counter_reg[2]_replica
INFO: [Physopt 32-81] Processed net design_1_i/video_controller_0/inst/new_color_counter__0[2]_repN. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/new_color_counter__0[2]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.177 | TNS=-5.649 |
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__2/vga_r[3]_i_13_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/rom[0]_inferred__2/vga_r[3]_i_13
INFO: [Physopt 32-572] Net design_1_i/video_controller_0/inst/rom[0]_inferred__2/vga_r[3]_i_13_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__2/vga_r[3]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.173 | TNS=-5.645 |
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/i__carry__1_i_4__8_n_0_repN.  Did not re-place instance design_1_i/video_controller_0/inst/i__carry__1_i_4__8_replica
INFO: [Physopt 32-710] Processed net design_1_i/video_controller_0/inst/i__carry__1_i_8_n_0. Critical path length was reduced through logic transformation on cell design_1_i/video_controller_0/inst/i__carry__1_i_8_comp.
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/i__carry__1_i_4__8_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.171 | TNS=-5.599 |
INFO: [Physopt 32-572] Net design_1_i/video_controller_0/inst/new_color_counter__0[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/new_color_counter__0[4].  Did not re-place instance design_1_i/video_controller_0/inst/new_color_counter_reg[4]
INFO: [Physopt 32-81] Processed net design_1_i/video_controller_0/inst/new_color_counter__0[4]. Replicated 5 times.
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/new_color_counter__0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.170 | TNS=-6.027 |
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/i__carry__0_i_6__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/i__carry__0_i_2__8_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/i__carry__0_i_2__8
INFO: [Physopt 32-572] Net design_1_i/video_controller_0/inst/i__carry__0_i_2__8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/i__carry__0_i_2__8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/animation_density_reg[5].  Did not re-place instance design_1_i/video_controller_0/inst/animation_density_reg[5]
INFO: [Physopt 32-81] Processed net design_1_i/video_controller_0/inst/animation_density_reg[5]. Replicated 4 times.
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/animation_density_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.168 | TNS=-6.000 |
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__2/vga_r[3]_i_13_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/rom[0]_inferred__2/vga_r[3]_i_13
INFO: [Physopt 32-572] Net design_1_i/video_controller_0/inst/rom[0]_inferred__2/vga_r[3]_i_13_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__2/vga_r[3]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__2/vga_r[3]_i_22_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/rom[0]_inferred__2/vga_r[3]_i_22
INFO: [Physopt 32-710] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__2/vga_r[3]_i_13_n_0. Critical path length was reduced through logic transformation on cell design_1_i/video_controller_0/inst/rom[0]_inferred__2/vga_r[3]_i_13_comp.
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__2/vga_r[3]_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.148 | TNS=-5.980 |
INFO: [Physopt 32-663] Processed net design_1_i/video_controller_0/inst/animation_density_reg[1]_repN.  Re-placed instance design_1_i/video_controller_0/inst/animation_density_reg[1]_replica
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/animation_density_reg[1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.145 | TNS=-5.949 |
INFO: [Physopt 32-572] Net design_1_i/video_controller_0/inst/new_color_counter__0[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/new_color_counter__0[5].  Did not re-place instance design_1_i/video_controller_0/inst/new_color_counter_reg[5]
INFO: [Physopt 32-81] Processed net design_1_i/video_controller_0/inst/new_color_counter__0[5]. Replicated 4 times.
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/new_color_counter__0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.125 | TNS=-6.855 |
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/rom[0]1_inferred__1/i__carry__0_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/i__carry__0_i_4__7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/i__carry_i_1__7_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/i__carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/animation_density_reg[1]_repN.  Did not re-place instance design_1_i/video_controller_0/inst/animation_density_reg[1]_replica
INFO: [Physopt 32-572] Net design_1_i/video_controller_0/inst/animation_density_reg[1]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/animation_density_reg[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_b[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/vga_b[3]_i_2_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/vga_b[3]_i_2
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_b[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/vga_b[3]_i_5_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/vga_b[3]_i_5
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/vga_b[3]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.097 | TNS=-6.827 |
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/vga_b[3]_i_5_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/vga_b[3]_i_5
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_b[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_b[3]_i_9_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_b[3]_i_9
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_b[3]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_b[3]_i_19_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_b[3]_i_19_comp
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_b[3]_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.094 | TNS=-6.824 |
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_r[3]_i_17_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_r[3]_i_17
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_r[3]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_r[3]_i_26_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_r[3]_i_26
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_r[3]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/rom[0]1_inferred__1/i__carry__0_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/i__carry__0_i_4__7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/i__carry_i_1__7_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/i__carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_b[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/video_controller_0/inst/animation_density_reg[1]_repN.  Re-placed instance design_1_i/video_controller_0/inst/animation_density_reg[1]_replica
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/animation_density_reg[1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.088 | TNS=-6.838 |
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_b_reg[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_b[3]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/video_controller_0/inst/vga_r[3]_i_20_n_0.  Re-placed instance design_1_i/video_controller_0/inst/vga_r[3]_i_20
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/vga_r[3]_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.086 | TNS=-6.836 |
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/animation_density_reg[1]_repN.  Did not re-place instance design_1_i/video_controller_0/inst/animation_density_reg[1]_replica
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/animation_density_reg[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.086 | TNS=-6.836 |
Phase 3 Critical Path Optimization | Checksum: 226db9458

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1911.883 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.086 | TNS=-6.836 |
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_b[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/vga_b[3]_i_2_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/vga_b[3]_i_2
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_b[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/vga_b[3]_i_5_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/vga_b[3]_i_5
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_b[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_b[3]_i_9_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_b[3]_i_9
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_b[3]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_r[3]_i_17_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_r[3]_i_17
INFO: [Physopt 32-572] Net design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_r[3]_i_17_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_r[3]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_r[3]_i_26_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_r[3]_i_26
INFO: [Physopt 32-710] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_r[3]_i_17_n_0. Critical path length was reduced through logic transformation on cell design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_r[3]_i_17_comp.
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_r[3]_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.085 | TNS=-6.835 |
INFO: [Physopt 32-663] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_r[3]_i_26_n_0.  Re-placed instance design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_r[3]_i_26_comp_1
INFO: [Physopt 32-735] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__3/vga_r[3]_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.082 | TNS=-6.832 |
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/vga_b[3]_i_4_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/vga_b[3]_i_4
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_b[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__2/vga_b[3]_i_8_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/rom[0]_inferred__2/vga_b[3]_i_8
INFO: [Physopt 32-572] Net design_1_i/video_controller_0/inst/rom[0]_inferred__2/vga_b[3]_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__2/vga_b[3]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__2/vga_b[3]_i_16_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/rom[0]_inferred__2/vga_b[3]_i_16
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__2/vga_b[3]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/rom[0]1_inferred__0/i__carry__0_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/i__carry__0_i_4__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/i__carry__0_i_1__6_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/i__carry_i_1__7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/i__carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_b[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/animation_density_reg[1]_repN.  Did not re-place instance design_1_i/video_controller_0/inst/animation_density_reg[1]_replica
INFO: [Physopt 32-572] Net design_1_i/video_controller_0/inst/animation_density_reg[1]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/animation_density_reg[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_b[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/vga_b[3]_i_2_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/vga_b[3]_i_2
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_b[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/vga_b[3]_i_4_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/vga_b[3]_i_4
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_b[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__2/vga_b[3]_i_8_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/rom[0]_inferred__2/vga_b[3]_i_8
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__2/vga_b[3]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__2/vga_b[3]_i_16_n_0.  Did not re-place instance design_1_i/video_controller_0/inst/rom[0]_inferred__2/vga_b[3]_i_16
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/rom[0]_inferred__2/vga_b[3]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/rom[0]1_inferred__0/i__carry__0_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/i__carry__0_i_4__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/i__carry__0_i_1__6_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/i__carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/vga_b[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/video_controller_0/inst/animation_density_reg[1]_repN.  Did not re-place instance design_1_i/video_controller_0/inst/animation_density_reg[1]_replica
INFO: [Physopt 32-702] Processed net design_1_i/video_controller_0/inst/animation_density_reg[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.082 | TNS=-6.832 |
Phase 4 Critical Path Optimization | Checksum: 226db9458

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1911.883 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1911.883 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.082 | TNS=-6.832 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.431  |         -1.882  |           44  |              0  |                    40  |           0  |           2  |  00:00:08  |
|  Total          |          0.431  |         -1.882  |           44  |              0  |                    40  |           0  |           3  |  00:00:08  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1911.883 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 188d84500

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1911.883 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
368 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1911.883 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 1913.125 ; gain = 1.242
INFO: [Common 17-1381] The checkpoint 'C:/Users/pdrego/Downloads/Final_Project/6_VGA_Animation/vivado/Lab4_1.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 13eb4f46 ConstDB: 0 ShapeSum: f7a3de21 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9b25762e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2023.977 ; gain = 98.758
Post Restoration Checksum: NetGraph: 50bba7db NumContArr: 4a69ce53 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9b25762e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2023.977 ; gain = 98.758

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9b25762e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2030.426 ; gain = 105.207

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9b25762e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2030.426 ; gain = 105.207
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 21a18f090

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2043.145 ; gain = 117.926
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.137 | TNS=-6.905 | WHS=-0.065 | THS=-0.353 |

Phase 2 Router Initialization | Checksum: 20cb15e0d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2043.145 ; gain = 117.926

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 883
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 883
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 20cb15e0d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2044.914 ; gain = 119.695
Phase 3 Initial Routing | Checksum: 21da8983d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2044.914 ; gain = 119.695
INFO: [Route 35-580] Design has 2 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                                                         design_1_i/video_controller_0/inst/vga_g_reg[3]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                                                         design_1_i/video_controller_0/inst/vga_r_reg[3]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 377
 Number of Nodes with overlaps = 193
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.810 | TNS=-21.428| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c8203275

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2044.914 ; gain = 119.695

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.940 | TNS=-18.415| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10845c887

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2044.914 ; gain = 119.695
Phase 4 Rip-up And Reroute | Checksum: 10845c887

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2044.914 ; gain = 119.695

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1356c1a2b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2044.914 ; gain = 119.695
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.695 | TNS=-14.708| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2bc86cde7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2044.914 ; gain = 119.695

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2bc86cde7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2044.914 ; gain = 119.695
Phase 5 Delay and Skew Optimization | Checksum: 2bc86cde7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2044.914 ; gain = 119.695

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 298aaf476

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2044.914 ; gain = 119.695
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.697 | TNS=-12.525| WHS=0.251  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 298aaf476

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2044.914 ; gain = 119.695
Phase 6 Post Hold Fix | Checksum: 298aaf476

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2044.914 ; gain = 119.695

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.3105 %
  Global Horizontal Routing Utilization  = 0.313387 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 36.036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 57.6577%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 24845e0e8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2044.914 ; gain = 119.695

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24845e0e8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2044.914 ; gain = 119.695

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1bf98ed9d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2044.914 ; gain = 119.695

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.697 | TNS=-12.525| WHS=0.251  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1bf98ed9d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2044.914 ; gain = 119.695
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2044.914 ; gain = 119.695

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
387 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2044.914 ; gain = 131.789
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 2054.574 ; gain = 9.660
INFO: [Common 17-1381] The checkpoint 'C:/Users/pdrego/Downloads/Final_Project/6_VGA_Animation/vivado/Lab4_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/pdrego/Downloads/Final_Project/6_VGA_Animation/vivado/Lab4_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/pdrego/Downloads/Final_Project/6_VGA_Animation/vivado/Lab4_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
399 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2526.812 ; gain = 444.234
INFO: [Common 17-206] Exiting Vivado at Fri Apr 15 16:36:43 2022...
