# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd"
vhdl xil_defaultlib  "../../../Test Bench/Test Bench  Progetto/tb_esempio_2.vhd"

# Do not sort compile order
nosort
