

================================================================
== Vivado HLS Report for 'sigmoid_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_sigmoid_config7_s'
================================================================
* Date:           Thu Jan 11 15:19:11 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.896|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     152|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|      15|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      0|      15|     152|
+-----------------+---------+-------+--------+--------+
|Available        |     2060|   2800|  607200|  303600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +------------------+----------------------------------------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |      Memory      |                                      Module                                      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------------------------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |sigmoid_table1_U  |sigmoid_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_sigmoid_config7_s_sigmoid_tabbkb  |        1|  0|   0|  1024|   10|     1|        10240|
    +------------------+----------------------------------------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total             |                                                                                  |        1|  0|   0|  1024|   10|     1|        10240|
    +------------------+----------------------------------------------------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |index_cast_fu_155_p2         |     +    |      0|  0|  19|          10|          12|
    |index_fu_149_p2              |     +    |      0|  0|  20|          10|          13|
    |ret_V_fu_123_p2              |     +    |      0|  0|  20|           1|          13|
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   2|           1|           1|
    |icmp_fu_191_p2               |   icmp   |      0|  0|   8|           2|           1|
    |p_Result_s_fu_99_p2          |   icmp   |      0|  0|  18|          28|           5|
    |tmp_3_fu_117_p2              |   icmp   |      0|  0|  13|          12|           1|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |index_1_fu_196_p3            |  select  |      0|  0|  10|           1|           2|
    |p_1_fu_169_p3                |  select  |      0|  0|  12|           1|           1|
    |p_2_fu_137_p3                |  select  |      0|  0|  13|           1|          13|
    |p_s_fu_129_p3                |  select  |      0|  0|  13|           1|          13|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 152|          70|          78|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |tmp_5_reg_216            |  10|   0|   10|          0|
    |tmp_6_reg_221            |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  15|   0|   15|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                                 Source Object                                |    C Type    |
+-------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | sigmoid<ap_fixed<18, 6, 5, 3, 0>, ap_fixed<18, 6, 5, 3, 0>, sigmoid_config7> | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | sigmoid<ap_fixed<18, 6, 5, 3, 0>, ap_fixed<18, 6, 5, 3, 0>, sigmoid_config7> | return value |
|ap_start     |  in |    1| ap_ctrl_hs | sigmoid<ap_fixed<18, 6, 5, 3, 0>, ap_fixed<18, 6, 5, 3, 0>, sigmoid_config7> | return value |
|ap_done      | out |    1| ap_ctrl_hs | sigmoid<ap_fixed<18, 6, 5, 3, 0>, ap_fixed<18, 6, 5, 3, 0>, sigmoid_config7> | return value |
|ap_idle      | out |    1| ap_ctrl_hs | sigmoid<ap_fixed<18, 6, 5, 3, 0>, ap_fixed<18, 6, 5, 3, 0>, sigmoid_config7> | return value |
|ap_ready     | out |    1| ap_ctrl_hs | sigmoid<ap_fixed<18, 6, 5, 3, 0>, ap_fixed<18, 6, 5, 3, 0>, sigmoid_config7> | return value |
|ap_ce        |  in |    1| ap_ctrl_hs | sigmoid<ap_fixed<18, 6, 5, 3, 0>, ap_fixed<18, 6, 5, 3, 0>, sigmoid_config7> | return value |
|ap_return    | out |   12| ap_ctrl_hs | sigmoid<ap_fixed<18, 6, 5, 3, 0>, ap_fixed<18, 6, 5, 3, 0>, sigmoid_config7> | return value |
|data_V_read  |  in |   18|   ap_none  |                                  data_V_read                                 |    scalar    |
+-------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+

