// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module scharr_accel_convertTo_2_0_2160_3840_1_2_2_8 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        p_dst_data_dout,
        p_dst_data_num_data_valid,
        p_dst_data_fifo_cap,
        p_dst_data_empty_n,
        p_dst_data_read,
        dst_1_data_din,
        dst_1_data_num_data_valid,
        dst_1_data_fifo_cap,
        dst_1_data_full_n,
        dst_1_data_write,
        p_shift_dout,
        p_shift_num_data_valid,
        p_shift_fifo_cap,
        p_shift_empty_n,
        p_shift_read
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] p_read;
input  [31:0] p_read1;
input  [15:0] p_dst_data_dout;
input  [1:0] p_dst_data_num_data_valid;
input  [1:0] p_dst_data_fifo_cap;
input   p_dst_data_empty_n;
output   p_dst_data_read;
output  [7:0] dst_1_data_din;
input  [1:0] dst_1_data_num_data_valid;
input  [1:0] dst_1_data_fifo_cap;
input   dst_1_data_full_n;
output   dst_1_data_write;
input  [31:0] p_shift_dout;
input  [3:0] p_shift_num_data_valid;
input  [3:0] p_shift_fifo_cap;
input   p_shift_empty_n;
output   p_shift_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_dst_data_read;
reg dst_1_data_write;
reg p_shift_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_shift_blk_n;
reg   [31:0] p_shift_read_reg_155;
reg    ap_block_state1;
wire   [15:0] width_fu_92_p1;
reg   [15:0] width_reg_160;
wire   [15:0] height_fu_96_p1;
reg   [15:0] height_reg_165;
wire   [0:0] rev_fu_108_p2;
reg   [0:0] rev_reg_170;
wire   [31:0] sub_i377_i_fu_114_p2;
reg   [31:0] sub_i377_i_reg_175;
wire    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start;
wire    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_done;
wire    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_idle;
wire    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready;
wire    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_p_dst_data_read;
wire   [7:0] grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_dst_1_data_din;
wire    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_dst_1_data_write;
reg    grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln75_fu_132_p2;
wire    ap_CS_fsm_state3;
reg   [12:0] row_fu_58;
wire   [12:0] row_5_fu_137_p2;
wire   [0:0] tmp_fu_100_p3;
wire   [15:0] zext_ln75_fu_128_p1;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg = 1'b0;
end

scharr_accel_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start),
    .ap_done(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_done),
    .ap_idle(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_idle),
    .ap_ready(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready),
    .p_dst_data_dout(p_dst_data_dout),
    .p_dst_data_num_data_valid(2'd0),
    .p_dst_data_fifo_cap(2'd0),
    .p_dst_data_empty_n(p_dst_data_empty_n),
    .p_dst_data_read(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_p_dst_data_read),
    .dst_1_data_din(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_dst_1_data_din),
    .dst_1_data_num_data_valid(2'd0),
    .dst_1_data_fifo_cap(2'd0),
    .dst_1_data_full_n(dst_1_data_full_n),
    .dst_1_data_write(grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_dst_1_data_write),
    .width(width_reg_160),
    .p_shift_load(p_shift_read_reg_155),
    .sub_i377_i(sub_i377_i_reg_175),
    .cmp_i370_i(rev_reg_170)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln75_fu_132_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln75_fu_132_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg <= 1'b1;
        end else if ((grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_ready == 1'b1)) begin
            grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (p_shift_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        row_fu_58 <= 13'd0;
    end else if (((icmp_ln75_fu_132_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        row_fu_58 <= row_5_fu_137_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (p_shift_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        height_reg_165 <= height_fu_96_p1;
        p_shift_read_reg_155 <= p_shift_dout;
        rev_reg_170 <= rev_fu_108_p2;
        sub_i377_i_reg_175 <= sub_i377_i_fu_114_p2;
        width_reg_160 <= width_fu_92_p1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (p_shift_empty_n == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln75_fu_132_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln75_fu_132_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        dst_1_data_write = grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_dst_1_data_write;
    end else begin
        dst_1_data_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        p_dst_data_read = grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_p_dst_data_read;
    end else begin
        p_dst_data_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_shift_blk_n = p_shift_empty_n;
    end else begin
        p_shift_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (p_shift_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_shift_read = 1'b1;
    end else begin
        p_shift_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (p_shift_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln75_fu_132_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (p_shift_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign dst_1_data_din = grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_dst_1_data_din;

assign grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start = grp_convertTo_2_0_2160_3840_1_2_2_8_Pipeline_COL_LOOP_fu_80_ap_start_reg;

assign height_fu_96_p1 = p_read[15:0];

assign icmp_ln75_fu_132_p2 = ((zext_ln75_fu_128_p1 < height_reg_165) ? 1'b1 : 1'b0);

assign rev_fu_108_p2 = (tmp_fu_100_p3 ^ 1'd1);

assign row_5_fu_137_p2 = (row_fu_58 + 13'd1);

assign sub_i377_i_fu_114_p2 = (32'd0 - p_shift_dout);

assign tmp_fu_100_p3 = p_shift_dout[32'd31];

assign width_fu_92_p1 = p_read1[15:0];

assign zext_ln75_fu_128_p1 = row_fu_58;

endmodule //scharr_accel_convertTo_2_0_2160_3840_1_2_2_8
