timestamp 1675565596
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use sky130_fd_pr__nfet_01v8_BF3H2X M1 1 0 409 0 1 -18
use sky130_fd_pr__pfet_01v8_RJKXRL M2 1 0 409 0 1 1319
port "vss" 2 290 -888 490 -688 m1
port "out" 3 1010 598 1210 798 m1
port "in" 0 -428 628 -228 828 m1
port "vdd" 1 288 1910 488 2110 m1
node "vss" 2 757.294 290 -888 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 283104 4228 0 0 0 0 0 0 0 0 0 0
node "out" 2 880.322 1010 598 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 319088 5216 0 0 0 0 0 0 0 0 0 0
node "in" 8 1479.39 -428 628 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 346232 9304 0 0 0 0 0 0 0 0 0 0
node "vdd" 2 716.669 288 1910 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 260496 4312 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "out" "vdd" 90.3311
cap "out" "in" 258.774
cap "vss" "in" 396.547
cap "out" "vss" 55.8331
cap "vdd" "in" 441.42
cap "M1/a_n78_n450#" "M1/a_n33_472#" 18.8197
cap "M2/w_n311_n519#" "M1/a_n173_n450#" 28.3163
cap "M2/w_n311_n519#" "M1/a_n33_472#" 20.4769
cap "M2/w_n311_n519#" "M1/a_n78_n450#" 11.9255
cap "M1/a_n33_472#" "M1/a_n173_n450#" 122.762
cap "M1/a_n78_n450#" "M1/a_n173_n450#" 134.543
cap "M1/a_n78_n450#" "M1/a_n33_472#" 36.428
cap "M2/w_n311_n519#" "M1/a_n78_n450#" 91.187
cap "M1/a_n173_n450#" "M1/a_n33_472#" 81.0699
cap "M1/a_n173_n450#" "M2/w_n311_n519#" 143.491
cap "M2/w_n311_n519#" "M1/a_n33_472#" 77.342
cap "M1/a_n173_n450#" "M1/a_n78_n450#" 33.4761
cap "M1/a_n78_n450#" "M1/a_n173_n450#" 0.235031
merge "M2/VSUBS" "M1/a_n275_n624#" -461.772 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -27968 -1772 0 0 0 0 0 0 0 0 0 0
merge "M1/a_n275_n624#" "VSUBS"
merge "VSUBS" "M1/a_114_n450#"
merge "M1/a_114_n450#" "M1/a_n78_n450#"
merge "M1/a_n78_n450#" "vss"
merge "M2/a_18_n300#" "M2/a_n173_n300#" -412.224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -23552 -1580 0 0 0 0 0 0 0 0 0 0
merge "M2/a_n173_n300#" "M2/w_n311_n519#"
merge "M2/w_n311_n519#" "vdd"
merge "M2/a_63_n397#" "M2/a_n129_n397#" -656.466 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -14704 -1196 0 0 0 0 0 0 0 0 0 0
merge "M2/a_n129_n397#" "M2/a_n33_331#"
merge "M2/a_n33_331#" "M1/a_63_n538#"
merge "M1/a_63_n538#" "M1/a_n129_n538#"
merge "M1/a_n129_n538#" "M1/a_n33_472#"
merge "M1/a_n33_472#" "in"
merge "M2/a_114_n300#" "M2/a_n78_n300#" -473.603 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -26540 -1548 0 0 0 0 0 0 0 0 0 0
merge "M2/a_n78_n300#" "M1/a_18_n450#"
merge "M1/a_18_n450#" "M1/a_n173_n450#"
merge "M1/a_n173_n450#" "out"
