# ğŸ‘‹ Design Verification Engineer

Hi, I'm a passionate Design Verification Engineer with a strong focus on building reliable and high-quality hardware systems. I believe in staying patient, keeping at it, and always learning!

## ğŸ’¼ Current Role
**Design Verification Engineer**

## ğŸ› ï¸ Technologies & Tools
- SystemVerilog
- UVM (Universal Verification Methodology)
- Bash Shell, C Shell
- Makefile

## ğŸš€ Favorite Projects
- Verification IP (VIP) development

## ğŸ“ About Me
Stay patient and keep going â†’ Keep Learning

## ğŸ“« Contact
tiennhat.nguyen@veronlabs.com

---
