

================================================================
== Vivado HLS Report for 'compute_bit_length'
================================================================
* Date:           Wed Aug  4 18:02:12 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        huffman_encoding_core_build
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.333 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1078|     1331| 10.780 us | 13.310 us |  1078|  1331|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_histogram  |       64|       64|         1|          -|          -|    64|    no    |
        |- traverse_tree   |     1012|     1265|   4 ~ 5  |          -|          -|   253|    no    |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 
4 --> 5 
5 --> 6 7 
6 --> 7 
7 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%num_symbols_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %num_symbols)"   --->   Operation 8 'read' 'num_symbols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.25ns)   --->   "%child_depth_V = alloca [255 x i6], align 1" [./hls-src/huffman_compute_bit_length.cpp:11]   --->   Operation 9 'alloca' 'child_depth_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 10 [1/1] (3.25ns)   --->   "%internal_length_hist = alloca [64 x i32], align 4" [./hls-src/huffman_compute_bit_length.cpp:12]   --->   Operation 10 'alloca' 'internal_length_hist' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %.preheader" [./hls-src/huffman_compute_bit_length.cpp:10]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.80>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ %i_7, %0 ], [ 0, %._crit_edge ]"   --->   Operation 12 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.48ns)   --->   "%icmp_ln14 = icmp eq i7 %i_0, -64" [./hls-src/huffman_compute_bit_length.cpp:14]   --->   Operation 13 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 14 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.87ns)   --->   "%i_7 = add i7 %i_0, 1" [./hls-src/huffman_compute_bit_length.cpp:14]   --->   Operation 15 'add' 'i_7' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %1, label %0" [./hls-src/huffman_compute_bit_length.cpp:14]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str345) nounwind" [./hls-src/huffman_compute_bit_length.cpp:14]   --->   Operation 17 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i7 %i_0 to i64" [./hls-src/huffman_compute_bit_length.cpp:16]   --->   Operation 18 'zext' 'zext_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%internal_length_hist_1 = getelementptr [64 x i32]* %internal_length_hist, i64 0, i64 %zext_ln16" [./hls-src/huffman_compute_bit_length.cpp:16]   --->   Operation 19 'getelementptr' 'internal_length_hist_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (3.25ns)   --->   "store i32 0, i32* %internal_length_hist_1, align 4" [./hls-src/huffman_compute_bit_length.cpp:16]   --->   Operation 20 'store' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br label %.preheader" [./hls-src/huffman_compute_bit_length.cpp:14]   --->   Operation 21 'br' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.55ns)   --->   "%add_ln19 = add nsw i32 %num_symbols_read, -2" [./hls-src/huffman_compute_bit_length.cpp:19]   --->   Operation 22 'add' 'add_ln19' <Predicate = (icmp_ln14)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i32 %add_ln19 to i64" [./hls-src/huffman_compute_bit_length.cpp:19]   --->   Operation 23 'sext' 'sext_ln19' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%child_depth_V_addr = getelementptr [255 x i6]* %child_depth_V, i64 0, i64 %sext_ln19" [./hls-src/huffman_compute_bit_length.cpp:19]   --->   Operation 24 'getelementptr' 'child_depth_V_addr' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.25ns)   --->   "store i6 1, i6* %child_depth_V_addr, align 1" [./hls-src/huffman_compute_bit_length.cpp:19]   --->   Operation 25 'store' <Predicate = (icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 26 [1/1] (2.55ns)   --->   "%i = add nsw i32 %num_symbols_read, -3" [./hls-src/huffman_compute_bit_length.cpp:22]   --->   Operation 26 'add' 'i' <Predicate = (icmp_ln14)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %2" [./hls-src/huffman_compute_bit_length.cpp:22]   --->   Operation 27 'br' <Predicate = (icmp_ln14)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%i2_0 = phi i32 [ %i, %1 ], [ %i_8, %traverse_tree_end ]"   --->   Operation 28 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i2_0, i32 31)" [./hls-src/huffman_compute_bit_length.cpp:22]   --->   Operation 29 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %4, label %traverse_tree_begin" [./hls-src/huffman_compute_bit_length.cpp:22]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i32 %i2_0 to i64" [./hls-src/huffman_compute_bit_length.cpp:23]   --->   Operation 31 'zext' 'zext_ln23' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%parent_V_addr = getelementptr [255 x i31]* %parent_V, i64 0, i64 %zext_ln23" [./hls-src/huffman_compute_bit_length.cpp:23]   --->   Operation 32 'getelementptr' 'parent_V_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (3.25ns)   --->   "%parent_V_load = load i31* %parent_V_addr, align 4" [./hls-src/huffman_compute_bit_length.cpp:23]   --->   Operation 33 'load' 'parent_V_load' <Predicate = (!tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "ret void" [./hls-src/huffman_compute_bit_length.cpp:40]   --->   Operation 34 'ret' <Predicate = (tmp_2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 35 [1/2] (3.25ns)   --->   "%parent_V_load = load i31* %parent_V_addr, align 4" [./hls-src/huffman_compute_bit_length.cpp:23]   --->   Operation 35 'load' 'parent_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i31 %parent_V_load to i64" [./hls-src/huffman_compute_bit_length.cpp:23]   --->   Operation 36 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%child_depth_V_addr_1 = getelementptr [255 x i6]* %child_depth_V, i64 0, i64 %zext_ln544" [./hls-src/huffman_compute_bit_length.cpp:23]   --->   Operation 37 'getelementptr' 'child_depth_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (3.25ns)   --->   "%child_depth_V_load = load i6* %child_depth_V_addr_1, align 1" [./hls-src/huffman_compute_bit_length.cpp:23]   --->   Operation 38 'load' 'child_depth_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%left_V_addr = getelementptr [255 x i32]* %left_V, i64 0, i64 %zext_ln23" [./hls-src/huffman_compute_bit_length.cpp:25]   --->   Operation 39 'getelementptr' 'left_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [2/2] (3.25ns)   --->   "%left_V_load = load i32* %left_V_addr, align 4" [./hls-src/huffman_compute_bit_length.cpp:25]   --->   Operation 40 'load' 'left_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%right_V_addr = getelementptr [255 x i32]* %right_V, i64 0, i64 %zext_ln23" [./hls-src/huffman_compute_bit_length.cpp:25]   --->   Operation 41 'getelementptr' 'right_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (3.25ns)   --->   "%right_V_load = load i32* %right_V_addr, align 4" [./hls-src/huffman_compute_bit_length.cpp:25]   --->   Operation 42 'load' 'right_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 8.33>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str446) nounwind" [./hls-src/huffman_compute_bit_length.cpp:22]   --->   Operation 43 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str446)" [./hls-src/huffman_compute_bit_length.cpp:22]   --->   Operation 44 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 253, i32 253, i32 253, [1 x i8]* @p_str547) nounwind" [./hls-src/huffman_compute_bit_length.cpp:23]   --->   Operation 45 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/2] (3.25ns)   --->   "%child_depth_V_load = load i6* %child_depth_V_addr_1, align 1" [./hls-src/huffman_compute_bit_length.cpp:23]   --->   Operation 46 'load' 'child_depth_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 47 [1/1] (1.82ns)   --->   "%length_V = add i6 %child_depth_V_load, 1" [./hls-src/huffman_compute_bit_length.cpp:23]   --->   Operation 47 'add' 'length_V' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%child_depth_V_addr_2 = getelementptr [255 x i6]* %child_depth_V, i64 0, i64 %zext_ln23" [./hls-src/huffman_compute_bit_length.cpp:24]   --->   Operation 48 'getelementptr' 'child_depth_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (3.25ns)   --->   "store i6 %length_V, i6* %child_depth_V_addr_2, align 1" [./hls-src/huffman_compute_bit_length.cpp:24]   --->   Operation 49 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 50 [1/2] (3.25ns)   --->   "%left_V_load = load i32* %left_V_addr, align 4" [./hls-src/huffman_compute_bit_length.cpp:25]   --->   Operation 50 'load' 'left_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 51 [1/1] (2.47ns)   --->   "%icmp_ln883 = icmp eq i32 %left_V_load, -1" [./hls-src/huffman_compute_bit_length.cpp:25]   --->   Operation 51 'icmp' 'icmp_ln883' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/2] (3.25ns)   --->   "%right_V_load = load i32* %right_V_addr, align 4" [./hls-src/huffman_compute_bit_length.cpp:25]   --->   Operation 52 'load' 'right_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 53 [1/1] (2.47ns)   --->   "%icmp_ln883_1 = icmp eq i32 %right_V_load, -1" [./hls-src/huffman_compute_bit_length.cpp:25]   --->   Operation 53 'icmp' 'icmp_ln883_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln883, label %3, label %.critedge" [./hls-src/huffman_compute_bit_length.cpp:25]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.76ns)   --->   "br i1 %icmp_ln883_1, label %._crit_edge116, label %._crit_edge118" [./hls-src/huffman_compute_bit_length.cpp:27]   --->   Operation 55 'br' <Predicate = (!icmp_ln883)> <Delay = 1.76>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln883_1, label %traverse_tree_end, label %._crit_edge116" [./hls-src/huffman_compute_bit_length.cpp:25]   --->   Operation 56 'br' <Predicate = (icmp_ln883)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.76ns)   --->   "br label %._crit_edge118"   --->   Operation 57 'br' <Predicate = (icmp_ln883 & !icmp_ln883_1) | (!icmp_ln883 & icmp_ln883_1)> <Delay = 1.76>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln544_9 = zext i6 %length_V to i64" [./hls-src/huffman_compute_bit_length.cpp:34]   --->   Operation 58 'zext' 'zext_ln544_9' <Predicate = (!icmp_ln883_1) | (!icmp_ln883)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%internal_length_hist_2 = getelementptr [64 x i32]* %internal_length_hist, i64 0, i64 %zext_ln544_9" [./hls-src/huffman_compute_bit_length.cpp:34]   --->   Operation 59 'getelementptr' 'internal_length_hist_2' <Predicate = (!icmp_ln883_1) | (!icmp_ln883)> <Delay = 0.00>
ST_5 : Operation 60 [2/2] (3.25ns)   --->   "%count_V = load i32* %internal_length_hist_2, align 4" [./hls-src/huffman_compute_bit_length.cpp:34]   --->   Operation 60 'load' 'count_V' <Predicate = (!icmp_ln883_1) | (!icmp_ln883)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 61 [1/2] (3.25ns)   --->   "%count_V = load i32* %internal_length_hist_2, align 4" [./hls-src/huffman_compute_bit_length.cpp:34]   --->   Operation 61 'load' 'count_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 7 <SV = 6> <Delay = 5.80>
ST_7 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node count_V_2)   --->   "%op2_assign = phi i2 [ 1, %._crit_edge116 ], [ -2, %.critedge ]"   --->   Operation 62 'phi' 'op2_assign' <Predicate = (!icmp_ln883_1) | (!icmp_ln883)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node count_V_2)   --->   "%zext_ln544_10 = zext i2 %op2_assign to i32" [./hls-src/huffman_compute_bit_length.cpp:34]   --->   Operation 63 'zext' 'zext_ln544_10' <Predicate = (!icmp_ln883_1) | (!icmp_ln883)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (2.55ns) (out node of the LUT)   --->   "%count_V_2 = add i32 %count_V, %zext_ln544_10" [./hls-src/huffman_compute_bit_length.cpp:35]   --->   Operation 64 'add' 'count_V_2' <Predicate = (!icmp_ln883_1) | (!icmp_ln883)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (3.25ns)   --->   "store i32 %count_V_2, i32* %internal_length_hist_2, align 4" [./hls-src/huffman_compute_bit_length.cpp:36]   --->   Operation 65 'store' <Predicate = (!icmp_ln883_1) | (!icmp_ln883)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%length_histogram_V_a = getelementptr [64 x i32]* %length_histogram_V, i64 0, i64 %zext_ln544_9" [./hls-src/huffman_compute_bit_length.cpp:37]   --->   Operation 66 'getelementptr' 'length_histogram_V_a' <Predicate = (!icmp_ln883_1) | (!icmp_ln883)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (3.25ns)   --->   "store i32 %count_V_2, i32* %length_histogram_V_a, align 4" [./hls-src/huffman_compute_bit_length.cpp:37]   --->   Operation 67 'store' <Predicate = (!icmp_ln883_1) | (!icmp_ln883)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "br label %traverse_tree_end" [./hls-src/huffman_compute_bit_length.cpp:38]   --->   Operation 68 'br' <Predicate = (!icmp_ln883_1) | (!icmp_ln883)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str446, i32 %tmp)" [./hls-src/huffman_compute_bit_length.cpp:39]   --->   Operation 69 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (2.55ns)   --->   "%i_8 = add nsw i32 %i2_0, -1" [./hls-src/huffman_compute_bit_length.cpp:22]   --->   Operation 70 'add' 'i_8' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "br label %2" [./hls-src/huffman_compute_bit_length.cpp:22]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ parent_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ left_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ right_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ num_symbols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ length_histogram_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
num_symbols_read       (read             ) [ 00100000]
child_depth_V          (alloca           ) [ 00111111]
internal_length_hist   (alloca           ) [ 00111111]
br_ln10                (br               ) [ 01100000]
i_0                    (phi              ) [ 00100000]
icmp_ln14              (icmp             ) [ 00100000]
speclooptripcount_ln0  (speclooptripcount) [ 00000000]
i_7                    (add              ) [ 01100000]
br_ln14                (br               ) [ 00000000]
specloopname_ln14      (specloopname     ) [ 00000000]
zext_ln16              (zext             ) [ 00000000]
internal_length_hist_1 (getelementptr    ) [ 00000000]
store_ln16             (store            ) [ 00000000]
br_ln14                (br               ) [ 01100000]
add_ln19               (add              ) [ 00000000]
sext_ln19              (sext             ) [ 00000000]
child_depth_V_addr     (getelementptr    ) [ 00000000]
store_ln19             (store            ) [ 00000000]
i                      (add              ) [ 00111111]
br_ln22                (br               ) [ 00111111]
i2_0                   (phi              ) [ 00011111]
tmp_2                  (bitselect        ) [ 00011111]
br_ln22                (br               ) [ 00000000]
zext_ln23              (zext             ) [ 00001100]
parent_V_addr          (getelementptr    ) [ 00001000]
ret_ln40               (ret              ) [ 00000000]
parent_V_load          (load             ) [ 00000000]
zext_ln544             (zext             ) [ 00000000]
child_depth_V_addr_1   (getelementptr    ) [ 00000100]
left_V_addr            (getelementptr    ) [ 00000100]
right_V_addr           (getelementptr    ) [ 00000100]
specloopname_ln22      (specloopname     ) [ 00000000]
tmp                    (specregionbegin  ) [ 00000011]
speclooptripcount_ln23 (speclooptripcount) [ 00000000]
child_depth_V_load     (load             ) [ 00000000]
length_V               (add              ) [ 00000000]
child_depth_V_addr_2   (getelementptr    ) [ 00000000]
store_ln24             (store            ) [ 00000000]
left_V_load            (load             ) [ 00000000]
icmp_ln883             (icmp             ) [ 00011111]
right_V_load           (load             ) [ 00000000]
icmp_ln883_1           (icmp             ) [ 00011111]
br_ln25                (br               ) [ 00000000]
br_ln27                (br               ) [ 00011111]
br_ln25                (br               ) [ 00000000]
br_ln0                 (br               ) [ 00011111]
zext_ln544_9           (zext             ) [ 00000011]
internal_length_hist_2 (getelementptr    ) [ 00000011]
count_V                (load             ) [ 00011101]
op2_assign             (phi              ) [ 00000001]
zext_ln544_10          (zext             ) [ 00000000]
count_V_2              (add              ) [ 00000000]
store_ln36             (store            ) [ 00000000]
length_histogram_V_a   (getelementptr    ) [ 00000000]
store_ln37             (store            ) [ 00000000]
br_ln38                (br               ) [ 00000000]
empty                  (specregionend    ) [ 00000000]
i_8                    (add              ) [ 00111111]
br_ln22                (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="parent_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parent_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="left_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="left_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="right_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="right_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="num_symbols">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_symbols"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="length_histogram_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="length_histogram_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str345"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str446"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str547"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="child_depth_V_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="child_depth_V/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="internal_length_hist_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="internal_length_hist/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="num_symbols_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_symbols_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="internal_length_hist_1_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="7" slack="0"/>
<pin id="76" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="internal_length_hist_1/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln16/2 count_V/5 store_ln36/7 "/>
</bind>
</comp>

<comp id="85" class="1004" name="child_depth_V_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="32" slack="0"/>
<pin id="89" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="child_depth_V_addr/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="0"/>
<pin id="93" dir="0" index="1" bw="6" slack="0"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln19/2 child_depth_V_load/4 store_ln24/5 "/>
</bind>
</comp>

<comp id="98" class="1004" name="parent_V_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="31" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="0"/>
<pin id="102" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="parent_V_addr/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="31" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="parent_V_load/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="child_depth_V_addr_1_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="31" slack="0"/>
<pin id="115" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="child_depth_V_addr_1/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="left_V_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="1"/>
<pin id="122" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="left_V_addr/4 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="left_V_load/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="right_V_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="32" slack="1"/>
<pin id="135" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="right_V_addr/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_V_load/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="child_depth_V_addr_2_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="2"/>
<pin id="148" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="child_depth_V_addr_2/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="internal_length_hist_2_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="6" slack="0"/>
<pin id="155" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="internal_length_hist_2/5 "/>
</bind>
</comp>

<comp id="158" class="1004" name="length_histogram_V_a_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="6" slack="2"/>
<pin id="162" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="length_histogram_V_a/7 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln37_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="6" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/7 "/>
</bind>
</comp>

<comp id="171" class="1005" name="i_0_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="7" slack="1"/>
<pin id="173" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="i_0_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="1" slack="1"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="182" class="1005" name="i2_0_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="4"/>
<pin id="184" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="i2_0_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="32" slack="1"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/3 "/>
</bind>
</comp>

<comp id="192" class="1005" name="op2_assign_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="2"/>
<pin id="194" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="op2_assign (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="op2_assign_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="2"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="2" slack="2"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="op2_assign/7 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln14_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="7" slack="0"/>
<pin id="207" dir="0" index="1" bw="7" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="i_7_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="7" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln16_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="0"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln19_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="0" index="1" bw="2" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="sext_ln19_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="i_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="0" index="1" bw="3" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_2_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="0" index="2" bw="6" slack="0"/>
<pin id="241" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln23_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln544_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="31" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="length_V_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="6" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="length_V/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln883_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln883/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln883_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln883_1/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln544_9_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="0"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_9/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln544_10_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="2" slack="0"/>
<pin id="281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_10/7 "/>
</bind>
</comp>

<comp id="283" class="1004" name="count_V_2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="0" index="1" bw="2" slack="0"/>
<pin id="286" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_V_2/7 "/>
</bind>
</comp>

<comp id="290" class="1004" name="i_8_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="4"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/7 "/>
</bind>
</comp>

<comp id="296" class="1005" name="num_symbols_read_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_symbols_read "/>
</bind>
</comp>

<comp id="305" class="1005" name="i_7_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="7" slack="0"/>
<pin id="307" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="310" class="1005" name="i_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="318" class="1005" name="zext_ln23_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="1"/>
<pin id="320" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

<comp id="325" class="1005" name="parent_V_addr_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="1"/>
<pin id="327" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="parent_V_addr "/>
</bind>
</comp>

<comp id="330" class="1005" name="child_depth_V_addr_1_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="1"/>
<pin id="332" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="child_depth_V_addr_1 "/>
</bind>
</comp>

<comp id="335" class="1005" name="left_V_addr_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="1"/>
<pin id="337" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="left_V_addr "/>
</bind>
</comp>

<comp id="340" class="1005" name="right_V_addr_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="1"/>
<pin id="342" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="right_V_addr "/>
</bind>
</comp>

<comp id="345" class="1005" name="icmp_ln883_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="2"/>
<pin id="347" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln883 "/>
</bind>
</comp>

<comp id="349" class="1005" name="icmp_ln883_1_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="2"/>
<pin id="351" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln883_1 "/>
</bind>
</comp>

<comp id="353" class="1005" name="zext_ln544_9_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="64" slack="2"/>
<pin id="355" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln544_9 "/>
</bind>
</comp>

<comp id="358" class="1005" name="internal_length_hist_2_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="6" slack="1"/>
<pin id="360" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="internal_length_hist_2 "/>
</bind>
</comp>

<comp id="363" class="1005" name="count_V_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_V "/>
</bind>
</comp>

<comp id="368" class="1005" name="i_8_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="28" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="30" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="96"><net_src comp="34" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="117"><net_src comp="111" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="150"><net_src comp="144" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="156"><net_src comp="28" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="157"><net_src comp="151" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="28" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="158" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="191"><net_src comp="185" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="195"><net_src comp="52" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="54" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="192" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="192" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="209"><net_src comp="175" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="16" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="175" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="22" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="175" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="226"><net_src comp="32" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="222" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="236"><net_src comp="36" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="38" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="185" pin="4"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="40" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="248"><net_src comp="185" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="253"><net_src comp="105" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="259"><net_src comp="91" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="34" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="261"><net_src comp="255" pin="2"/><net_sink comp="91" pin=1"/></net>

<net id="266"><net_src comp="125" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="50" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="138" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="50" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="255" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="282"><net_src comp="197" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="279" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="288"><net_src comp="283" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="289"><net_src comp="283" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="294"><net_src comp="182" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="50" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="66" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="308"><net_src comp="211" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="313"><net_src comp="232" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="321"><net_src comp="245" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="324"><net_src comp="318" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="328"><net_src comp="98" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="333"><net_src comp="111" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="338"><net_src comp="118" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="343"><net_src comp="131" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="348"><net_src comp="262" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="268" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="274" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="361"><net_src comp="151" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="366"><net_src comp="78" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="371"><net_src comp="290" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="185" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: length_histogram_V | {7 }
 - Input state : 
	Port: compute_bit_length : parent_V | {3 4 }
	Port: compute_bit_length : left_V | {4 5 }
	Port: compute_bit_length : right_V | {4 5 }
	Port: compute_bit_length : num_symbols | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln14 : 1
		i_7 : 1
		br_ln14 : 2
		zext_ln16 : 1
		internal_length_hist_1 : 2
		store_ln16 : 3
		sext_ln19 : 1
		child_depth_V_addr : 2
		store_ln19 : 3
	State 3
		tmp_2 : 1
		br_ln22 : 2
		zext_ln23 : 1
		parent_V_addr : 2
		parent_V_load : 3
	State 4
		zext_ln544 : 1
		child_depth_V_addr_1 : 2
		child_depth_V_load : 3
		left_V_load : 1
		right_V_load : 1
	State 5
		length_V : 1
		store_ln24 : 2
		icmp_ln883 : 1
		icmp_ln883_1 : 1
		br_ln25 : 2
		br_ln27 : 2
		br_ln25 : 2
		zext_ln544_9 : 2
		internal_length_hist_2 : 3
		count_V : 4
	State 6
	State 7
		zext_ln544_10 : 1
		count_V_2 : 2
		store_ln36 : 3
		store_ln37 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |          i_7_fu_211         |    0    |    15   |
|          |       add_ln19_fu_222       |    0    |    39   |
|    add   |           i_fu_232          |    0    |    39   |
|          |       length_V_fu_255       |    0    |    15   |
|          |       count_V_2_fu_283      |    0    |    39   |
|          |          i_8_fu_290         |    0    |    39   |
|----------|-----------------------------|---------|---------|
|          |       icmp_ln14_fu_205      |    0    |    11   |
|   icmp   |      icmp_ln883_fu_262      |    0    |    18   |
|          |     icmp_ln883_1_fu_268     |    0    |    18   |
|----------|-----------------------------|---------|---------|
|   read   | num_symbols_read_read_fu_66 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       zext_ln16_fu_217      |    0    |    0    |
|          |       zext_ln23_fu_245      |    0    |    0    |
|   zext   |      zext_ln544_fu_250      |    0    |    0    |
|          |     zext_ln544_9_fu_274     |    0    |    0    |
|          |     zext_ln544_10_fu_279    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |       sext_ln19_fu_227      |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|         tmp_2_fu_237        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   233   |
|----------|-----------------------------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
|    child_depth_V   |    1   |    0   |    0   |    0   |
|internal_length_hist|    1   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+
|        Total       |    2   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
| child_depth_V_addr_1_reg_330 |    8   |
|        count_V_reg_363       |   32   |
|         i2_0_reg_182         |   32   |
|          i_0_reg_171         |    7   |
|          i_7_reg_305         |    7   |
|          i_8_reg_368         |   32   |
|           i_reg_310          |   32   |
|     icmp_ln883_1_reg_349     |    1   |
|      icmp_ln883_reg_345      |    1   |
|internal_length_hist_2_reg_358|    6   |
|      left_V_addr_reg_335     |    8   |
|   num_symbols_read_reg_296   |   32   |
|      op2_assign_reg_192      |    2   |
|     parent_V_addr_reg_325    |    8   |
|     right_V_addr_reg_340     |    8   |
|       zext_ln23_reg_318      |   64   |
|     zext_ln544_9_reg_353     |   64   |
+------------------------------+--------+
|             Total            |   344  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_78  |  p0  |   3  |   6  |   18   ||    15   |
|  grp_access_fu_78  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_91  |  p0  |   4  |   8  |   32   ||    21   |
|  grp_access_fu_91  |  p1  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_105 |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_125 |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_138 |  p0  |   2  |   8  |   16   ||    9    |
| op2_assign_reg_192 |  p0  |   2  |   2  |    4   |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   178  || 14.2893 ||    81   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   233  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   14   |    -   |   81   |    -   |
|  Register |    -   |    -   |   344  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   14   |   344  |   314  |    0   |
+-----------+--------+--------+--------+--------+--------+
