Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 41d621a2a11a44cab3370cfff6b0870d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_tb_behav xil_defaultlib.multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port load [E:/166 Lab/2_2/multiplier.v:18]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/166 Lab/2_2/multiplier.v" Line 1. Module multiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/166 Lab/2_2/ph.v" Line 1. Module ph doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/166 Lab/2_2/pl.v" Line 1. Module pl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/166 Lab/2_2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/166 Lab/2_2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/166 Lab/2_2/MUX2_1.v" Line 1. Module MUX2_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/166 Lab/2_2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ph
Compiling module xil_defaultlib.pl
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiplier_tb_behav
