Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 12 09:08:21 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Upcounter_timing_summary_routed.rpt -pb Top_Upcounter_timing_summary_routed.pb -rpx Top_Upcounter_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Upcounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (54)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_BTN_Debounce_CLEAR/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_BTN_Debounce_RUN_STOP/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_fnd_cntl/U_100hz_Gen/r_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_fnd_cntl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (54)
-------------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.080        0.000                      0                  166        0.197        0.000                      0                  166        4.500        0.000                       0                   123  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.080        0.000                      0                  166        0.197        0.000                      0                  166        4.500        0.000                       0                   123  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Hour/counter_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.966ns (20.537%)  route 3.738ns (79.463%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.560     5.081    U_Control_unit/CLK
    SLICE_X55Y18         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDCE (Prop_fdce_C_Q)         0.419     5.500 r  U_Control_unit/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.763     7.263    U_Control_unit/state[1]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.299     7.562 r  U_Control_unit/counter_reg[4]_i_2__0/O
                         net (fo=9, routed)           0.594     8.156    U_DP/U_Count_sec/counter_reg_reg[5]_2
    SLICE_X61Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.280 f  U_DP/U_Count_sec/counter_reg[4]_i_2/O
                         net (fo=5, routed)           0.749     9.029    U_DP/U_Count_Msec/counter_reg_reg[5]_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.153 r  U_DP/U_Count_Msec/counter_reg[5]_i_1__2/O
                         net (fo=6, routed)           0.632     9.785    U_DP/U_Count_Hour/E[0]
    SLICE_X58Y22         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.504    14.845    U_DP/U_Count_Hour/CLK
    SLICE_X58Y22         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[2]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X58Y22         FDCE (Setup_fdce_C_CE)      -0.205    14.865    U_DP/U_Count_Hour/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Hour/counter_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.966ns (20.537%)  route 3.738ns (79.463%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.560     5.081    U_Control_unit/CLK
    SLICE_X55Y18         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDCE (Prop_fdce_C_Q)         0.419     5.500 r  U_Control_unit/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.763     7.263    U_Control_unit/state[1]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.299     7.562 r  U_Control_unit/counter_reg[4]_i_2__0/O
                         net (fo=9, routed)           0.594     8.156    U_DP/U_Count_sec/counter_reg_reg[5]_2
    SLICE_X61Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.280 f  U_DP/U_Count_sec/counter_reg[4]_i_2/O
                         net (fo=5, routed)           0.749     9.029    U_DP/U_Count_Msec/counter_reg_reg[5]_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.153 r  U_DP/U_Count_Msec/counter_reg[5]_i_1__2/O
                         net (fo=6, routed)           0.632     9.785    U_DP/U_Count_Hour/E[0]
    SLICE_X58Y22         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.504    14.845    U_DP/U_Count_Hour/CLK
    SLICE_X58Y22         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[3]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X58Y22         FDCE (Setup_fdce_C_CE)      -0.205    14.865    U_DP/U_Count_Hour/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Hour/counter_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.966ns (20.537%)  route 3.738ns (79.463%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.560     5.081    U_Control_unit/CLK
    SLICE_X55Y18         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDCE (Prop_fdce_C_Q)         0.419     5.500 r  U_Control_unit/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.763     7.263    U_Control_unit/state[1]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.299     7.562 r  U_Control_unit/counter_reg[4]_i_2__0/O
                         net (fo=9, routed)           0.594     8.156    U_DP/U_Count_sec/counter_reg_reg[5]_2
    SLICE_X61Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.280 f  U_DP/U_Count_sec/counter_reg[4]_i_2/O
                         net (fo=5, routed)           0.749     9.029    U_DP/U_Count_Msec/counter_reg_reg[5]_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.153 r  U_DP/U_Count_Msec/counter_reg[5]_i_1__2/O
                         net (fo=6, routed)           0.632     9.785    U_DP/U_Count_Hour/E[0]
    SLICE_X58Y22         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.504    14.845    U_DP/U_Count_Hour/CLK
    SLICE_X58Y22         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[4]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X58Y22         FDCE (Setup_fdce_C_CE)      -0.205    14.865    U_DP/U_Count_Hour/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Hour/counter_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.966ns (20.537%)  route 3.738ns (79.463%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.560     5.081    U_Control_unit/CLK
    SLICE_X55Y18         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDCE (Prop_fdce_C_Q)         0.419     5.500 r  U_Control_unit/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.763     7.263    U_Control_unit/state[1]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.299     7.562 r  U_Control_unit/counter_reg[4]_i_2__0/O
                         net (fo=9, routed)           0.594     8.156    U_DP/U_Count_sec/counter_reg_reg[5]_2
    SLICE_X61Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.280 f  U_DP/U_Count_sec/counter_reg[4]_i_2/O
                         net (fo=5, routed)           0.749     9.029    U_DP/U_Count_Msec/counter_reg_reg[5]_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.153 r  U_DP/U_Count_Msec/counter_reg[5]_i_1__2/O
                         net (fo=6, routed)           0.632     9.785    U_DP/U_Count_Hour/E[0]
    SLICE_X58Y22         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.504    14.845    U_DP/U_Count_Hour/CLK
    SLICE_X58Y22         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[5]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X58Y22         FDCE (Setup_fdce_C_CE)      -0.205    14.865    U_DP/U_Count_Hour/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Min/counter_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 0.966ns (20.467%)  route 3.754ns (79.533%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.560     5.081    U_Control_unit/CLK
    SLICE_X55Y18         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDCE (Prop_fdce_C_Q)         0.419     5.500 r  U_Control_unit/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.763     7.263    U_Control_unit/state[1]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.299     7.562 r  U_Control_unit/counter_reg[4]_i_2__0/O
                         net (fo=9, routed)           0.594     8.156    U_DP/U_Count_sec/counter_reg_reg[5]_2
    SLICE_X61Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.280 f  U_DP/U_Count_sec/counter_reg[4]_i_2/O
                         net (fo=5, routed)           0.721     9.001    U_DP/U_Count_Msec/counter_reg_reg[5]_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I4_O)        0.124     9.125 r  U_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.676     9.801    U_DP/U_Count_Min/E[0]
    SLICE_X60Y22         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.504    14.845    U_DP/U_Count_Min/CLK
    SLICE_X60Y22         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[5]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y22         FDCE (Setup_fdce_C_CE)      -0.169    14.901    U_DP/U_Count_Min/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.126ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Hour/counter_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 0.966ns (20.572%)  route 3.730ns (79.428%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.560     5.081    U_Control_unit/CLK
    SLICE_X55Y18         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDCE (Prop_fdce_C_Q)         0.419     5.500 r  U_Control_unit/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.763     7.263    U_Control_unit/state[1]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.299     7.562 r  U_Control_unit/counter_reg[4]_i_2__0/O
                         net (fo=9, routed)           0.594     8.156    U_DP/U_Count_sec/counter_reg_reg[5]_2
    SLICE_X61Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.280 f  U_DP/U_Count_sec/counter_reg[4]_i_2/O
                         net (fo=5, routed)           0.749     9.029    U_DP/U_Count_Msec/counter_reg_reg[5]_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.153 r  U_DP/U_Count_Msec/counter_reg[5]_i_1__2/O
                         net (fo=6, routed)           0.624     9.777    U_DP/U_Count_Hour/E[0]
    SLICE_X60Y21         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.506    14.847    U_DP/U_Count_Hour/CLK
    SLICE_X60Y21         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[0]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y21         FDCE (Setup_fdce_C_CE)      -0.169    14.903    U_DP/U_Count_Hour/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                          -9.777    
  -------------------------------------------------------------------
                         slack                                  5.126    

Slack (MET) :             5.233ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Hour/counter_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 0.966ns (21.217%)  route 3.587ns (78.783%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.560     5.081    U_Control_unit/CLK
    SLICE_X55Y18         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDCE (Prop_fdce_C_Q)         0.419     5.500 r  U_Control_unit/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.763     7.263    U_Control_unit/state[1]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.299     7.562 r  U_Control_unit/counter_reg[4]_i_2__0/O
                         net (fo=9, routed)           0.594     8.156    U_DP/U_Count_sec/counter_reg_reg[5]_2
    SLICE_X61Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.280 f  U_DP/U_Count_sec/counter_reg[4]_i_2/O
                         net (fo=5, routed)           0.749     9.029    U_DP/U_Count_Msec/counter_reg_reg[5]_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.153 r  U_DP/U_Count_Msec/counter_reg[5]_i_1__2/O
                         net (fo=6, routed)           0.481     9.634    U_DP/U_Count_Hour/E[0]
    SLICE_X58Y21         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.506    14.847    U_DP/U_Count_Hour/CLK
    SLICE_X58Y21         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[1]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X58Y21         FDCE (Setup_fdce_C_CE)      -0.205    14.867    U_DP/U_Count_Hour/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                  5.233    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Min/counter_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 0.966ns (21.290%)  route 3.571ns (78.710%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.560     5.081    U_Control_unit/CLK
    SLICE_X55Y18         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDCE (Prop_fdce_C_Q)         0.419     5.500 r  U_Control_unit/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.763     7.263    U_Control_unit/state[1]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.299     7.562 r  U_Control_unit/counter_reg[4]_i_2__0/O
                         net (fo=9, routed)           0.594     8.156    U_DP/U_Count_sec/counter_reg_reg[5]_2
    SLICE_X61Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.280 f  U_DP/U_Count_sec/counter_reg[4]_i_2/O
                         net (fo=5, routed)           0.721     9.001    U_DP/U_Count_Msec/counter_reg_reg[5]_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I4_O)        0.124     9.125 r  U_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.494     9.619    U_DP/U_Count_Min/E[0]
    SLICE_X61Y22         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.504    14.845    U_DP/U_Count_Min/CLK
    SLICE_X61Y22         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[2]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y22         FDCE (Setup_fdce_C_CE)      -0.205    14.865    U_DP/U_Count_Min/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Min/counter_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 0.966ns (21.290%)  route 3.571ns (78.710%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.560     5.081    U_Control_unit/CLK
    SLICE_X55Y18         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDCE (Prop_fdce_C_Q)         0.419     5.500 r  U_Control_unit/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.763     7.263    U_Control_unit/state[1]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.299     7.562 r  U_Control_unit/counter_reg[4]_i_2__0/O
                         net (fo=9, routed)           0.594     8.156    U_DP/U_Count_sec/counter_reg_reg[5]_2
    SLICE_X61Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.280 f  U_DP/U_Count_sec/counter_reg[4]_i_2/O
                         net (fo=5, routed)           0.721     9.001    U_DP/U_Count_Msec/counter_reg_reg[5]_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I4_O)        0.124     9.125 r  U_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.494     9.619    U_DP/U_Count_Min/E[0]
    SLICE_X61Y22         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.504    14.845    U_DP/U_Count_Min/CLK
    SLICE_X61Y22         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[3]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y22         FDCE (Setup_fdce_C_CE)      -0.205    14.865    U_DP/U_Count_Min/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Min/counter_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 0.966ns (21.290%)  route 3.571ns (78.710%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.560     5.081    U_Control_unit/CLK
    SLICE_X55Y18         FDCE                                         r  U_Control_unit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDCE (Prop_fdce_C_Q)         0.419     5.500 r  U_Control_unit/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.763     7.263    U_Control_unit/state[1]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.299     7.562 r  U_Control_unit/counter_reg[4]_i_2__0/O
                         net (fo=9, routed)           0.594     8.156    U_DP/U_Count_sec/counter_reg_reg[5]_2
    SLICE_X61Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.280 f  U_DP/U_Count_sec/counter_reg[4]_i_2/O
                         net (fo=5, routed)           0.721     9.001    U_DP/U_Count_Msec/counter_reg_reg[5]_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I4_O)        0.124     9.125 r  U_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.494     9.619    U_DP/U_Count_Min/E[0]
    SLICE_X61Y22         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.504    14.845    U_DP/U_Count_Min/CLK
    SLICE_X61Y22         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[4]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y22         FDCE (Setup_fdce_C_CE)      -0.205    14.865    U_DP/U_Count_Min/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                  5.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 U_DP/U_Count_Min/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Min/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.584     1.467    U_DP/U_Count_Min/CLK
    SLICE_X61Y22         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_DP/U_Count_Min/counter_reg_reg[2]/Q
                         net (fo=9, routed)           0.144     1.752    U_DP/U_Count_Min/w_min[2]
    SLICE_X60Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.797 r  U_DP/U_Count_Min/counter_reg[5]_i_2__0/O
                         net (fo=1, routed)           0.000     1.797    U_DP/U_Count_Min/counter_reg[5]_i_2__0_n_0
    SLICE_X60Y22         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.851     1.978    U_DP/U_Count_Min/CLK
    SLICE_X60Y22         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[5]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X60Y22         FDCE (Hold_fdce_C_D)         0.120     1.600    U_DP/U_Count_Min/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U_DP/U_Count_Msec/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Msec/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.053%)  route 0.134ns (41.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.586     1.469    U_DP/U_Count_Msec/CLK
    SLICE_X59Y19         FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_DP/U_Count_Msec/counter_reg_reg[0]/Q
                         net (fo=8, routed)           0.134     1.745    U_DP/U_Count_Msec/Q[0]
    SLICE_X58Y19         LUT6 (Prop_lut6_I4_O)        0.045     1.790 r  U_DP/U_Count_Msec/counter_reg[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.790    U_DP/U_Count_Msec/counter_reg[2]_i_1__2_n_0
    SLICE_X58Y19         FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.854     1.981    U_DP/U_Count_Msec/CLK
    SLICE_X58Y19         FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[2]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X58Y19         FDCE (Hold_fdce_C_D)         0.092     1.574    U_DP/U_Count_Msec/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U_DP/U_Count_Msec/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Msec/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.514%)  route 0.175ns (48.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.586     1.469    U_DP/U_Count_Msec/CLK
    SLICE_X59Y19         FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_DP/U_Count_Msec/counter_reg_reg[0]/Q
                         net (fo=8, routed)           0.175     1.785    U_DP/U_Count_Msec/Q[0]
    SLICE_X60Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.830 r  U_DP/U_Count_Msec/counter_reg[3]_i_1__2/O
                         net (fo=1, routed)           0.000     1.830    U_DP/U_Count_Msec/counter_reg[3]_i_1__2_n_0
    SLICE_X60Y18         FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.855     1.982    U_DP/U_Count_Msec/CLK
    SLICE_X60Y18         FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[3]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X60Y18         FDCE (Hold_fdce_C_D)         0.120     1.604    U_DP/U_Count_Msec/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U_DP/U_Count_Hour/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Hour/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.402%)  route 0.156ns (45.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.584     1.467    U_DP/U_Count_Hour/CLK
    SLICE_X58Y22         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_DP/U_Count_Hour/counter_reg_reg[5]/Q
                         net (fo=4, routed)           0.156     1.764    U_DP/U_Count_Hour/counter_reg_reg_n_0_[5]
    SLICE_X58Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.809 r  U_DP/U_Count_Hour/counter_reg[5]_i_2__1/O
                         net (fo=1, routed)           0.000     1.809    U_DP/U_Count_Hour/counter_reg[5]_i_2__1_n_0
    SLICE_X58Y22         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.851     1.978    U_DP/U_Count_Hour/CLK
    SLICE_X58Y22         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[5]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X58Y22         FDCE (Hold_fdce_C_D)         0.092     1.559    U_DP/U_Count_Hour/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_DP/U_Count_Hour/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Hour/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.219%)  route 0.157ns (45.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.584     1.467    U_DP/U_Count_Hour/CLK
    SLICE_X58Y22         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  U_DP/U_Count_Hour/counter_reg_reg[5]/Q
                         net (fo=4, routed)           0.157     1.765    U_DP/U_Count_Hour/counter_reg_reg_n_0_[5]
    SLICE_X58Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.810 r  U_DP/U_Count_Hour/counter_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.810    U_DP/U_Count_Hour/counter_reg[2]_i_1__1_n_0
    SLICE_X58Y22         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.851     1.978    U_DP/U_Count_Hour/CLK
    SLICE_X58Y22         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[2]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X58Y22         FDCE (Hold_fdce_C_D)         0.092     1.559    U_DP/U_Count_Hour/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U_DP/U_Count_Hour/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Hour/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.584     1.467    U_DP/U_Count_Hour/CLK
    SLICE_X60Y21         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.164     1.631 f  U_DP/U_Count_Hour/counter_reg_reg[0]/Q
                         net (fo=4, routed)           0.187     1.819    U_Control_unit/Q[0]
    SLICE_X60Y21         LUT3 (Prop_lut3_I0_O)        0.043     1.862 r  U_Control_unit/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.862    U_DP/U_Count_Hour/counter_reg_reg[0]_0[0]
    SLICE_X60Y21         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.852     1.979    U_DP/U_Count_Hour/CLK
    SLICE_X60Y21         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[0]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y21         FDCE (Hold_fdce_C_D)         0.133     1.600    U_DP/U_Count_Hour/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U_DP/U_Count_Min/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Min/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.227ns (64.210%)  route 0.127ns (35.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.584     1.467    U_DP/U_Count_Min/CLK
    SLICE_X61Y22         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.128     1.595 r  U_DP/U_Count_Min/counter_reg_reg[3]/Q
                         net (fo=8, routed)           0.127     1.722    U_DP/U_Count_Min/w_min[3]
    SLICE_X61Y22         LUT6 (Prop_lut6_I4_O)        0.099     1.821 r  U_DP/U_Count_Min/counter_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.821    U_DP/U_Count_Min/counter_reg[4]_i_1__0_n_0
    SLICE_X61Y22         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.851     1.978    U_DP/U_Count_Min/CLK
    SLICE_X61Y22         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[4]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X61Y22         FDCE (Hold_fdce_C_D)         0.092     1.559    U_DP/U_Count_Min/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_DP/U_Count_Msec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Msec/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.461%)  route 0.189ns (47.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.587     1.470    U_DP/U_Count_Msec/CLK
    SLICE_X60Y18         FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  U_DP/U_Count_Msec/counter_reg_reg[3]/Q
                         net (fo=11, routed)          0.189     1.824    U_DP/U_Count_Msec/counter_reg[3]
    SLICE_X60Y19         LUT6 (Prop_lut6_I4_O)        0.045     1.869 r  U_DP/U_Count_Msec/counter_reg[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.869    U_DP/U_Count_Msec/counter_reg[4]_i_1__2_n_0
    SLICE_X60Y19         FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.854     1.981    U_DP/U_Count_Msec/CLK
    SLICE_X60Y19         FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[4]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X60Y19         FDCE (Hold_fdce_C_D)         0.121     1.604    U_DP/U_Count_Msec/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_DP/U_Count_sec/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_sec/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.587     1.470    U_DP/U_Count_sec/CLK
    SLICE_X61Y18         FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_DP/U_Count_sec/counter_reg_reg[5]/Q
                         net (fo=7, routed)           0.179     1.790    U_DP/U_Count_sec/w_sec[5]
    SLICE_X61Y18         LUT6 (Prop_lut6_I5_O)        0.045     1.835 r  U_DP/U_Count_sec/counter_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     1.835    U_DP/U_Count_sec/counter_reg[5]_i_2_n_0
    SLICE_X61Y18         FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.855     1.982    U_DP/U_Count_sec/CLK
    SLICE_X61Y18         FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[5]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y18         FDCE (Hold_fdce_C_D)         0.091     1.561    U_DP/U_Count_sec/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.589     1.472    U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]_0
    SLICE_X61Y16         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.180     1.794    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[0]
    SLICE_X61Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.839 r  U_fnd_cntl/U_Clk_Divider/r_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.839    U_fnd_cntl/U_Clk_Divider/r_counter[0]
    SLICE_X61Y16         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.857     1.984    U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]_0
    SLICE_X61Y16         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y16         FDCE (Hold_fdce_C_D)         0.091     1.563    U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y12   U_BTN_Debounce_CLEAR/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y14   U_BTN_Debounce_CLEAR/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y14   U_BTN_Debounce_CLEAR/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y14   U_BTN_Debounce_CLEAR/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y16   U_BTN_Debounce_CLEAR/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y15   U_BTN_Debounce_CLEAR/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y16   U_BTN_Debounce_CLEAR/edge_detect_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y15   U_BTN_Debounce_CLEAR/r_1khz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y11   U_BTN_Debounce_RUN_STOP/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_BTN_Debounce_CLEAR/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_BTN_Debounce_CLEAR/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_BTN_Debounce_CLEAR/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_BTN_Debounce_CLEAR/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_BTN_Debounce_CLEAR/r_1khz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y13   U_BTN_Debounce_RUN_STOP/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y13   U_BTN_Debounce_RUN_STOP/counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_BTN_Debounce_RUN_STOP/edge_detect_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y14   U_BTN_Debounce_RUN_STOP/r_1khz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   U_DP/U_Count_sec/counter_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y12   U_BTN_Debounce_CLEAR/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y11   U_BTN_Debounce_RUN_STOP/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y12   U_BTN_Debounce_RUN_STOP/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y12   U_BTN_Debounce_RUN_STOP/counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y12   U_BTN_Debounce_RUN_STOP/counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y12   U_BTN_Debounce_RUN_STOP/counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   U_DP/U_Count_Hour/counter_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   U_DP/U_Count_Hour/counter_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   U_DP/U_Count_Hour/counter_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   U_DP/U_Count_Hour/counter_reg_reg[5]/C



