{"vcs1":{"timestamp_begin":1696156514.520409371, "rt":19.58, "ut":17.62, "st":0.80}}
{"vcselab":{"timestamp_begin":1696156534.199240272, "rt":1.75, "ut":0.42, "st":0.19}}
{"link":{"timestamp_begin":1696156536.020969097, "rt":0.50, "ut":0.30, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696156513.720048881}
{"VCS_COMP_START_TIME": 1696156513.720048881}
{"VCS_COMP_END_TIME": 1696156536.704632382}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 389672}}
{"stitch_vcselab": {"peak_mem": 227836}}
