# Reading C:/altera/91/modelsim_ase/tcl/vsim/pref.tcl 
# do Lab6_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\91\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\91\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {Lab6.vho}
# Model Technology ModelSim ALTERA vcom 6.5b Compiler 2009.10 Oct  1 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package stratixii_atom_pack
# -- Loading package stratixii_components
# -- Compiling entity decoder3to8
# -- Compiling architecture structure of decoder3to8
# 
# do C:/Lab6/Decoder3to8.do
# vsim Decoder3to8
# vsim Decoder3to8 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading stratixii.stratixii_atom_pack(body)
# Loading stratixii.stratixii_components
# Loading work.decoder3to8(structure)
# Loading ieee.std_logic_arith(body)
# Loading stratixii.stratixii_io(structure)
# Loading stratixii.stratixii_io_register(vital_io_reg)
# Loading stratixii.stratixii_io_latch(vital_io_latch)
# Loading stratixii.stratixii_and1(altvital)
# Loading stratixii.stratixii_mux21(altvital)
# Loading stratixii.stratixii_asynch_io(behave)
# Loading stratixii.stratixii_lcell_comb(vital_lcell_comb)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave S1
# add wave S2
# add wave S3
# add wave f0
# add wave f1
# add wave f2
# add wave f3
# add wave f4
# add wave f5
# add wave f6
# add wave f7
# 
# force S1 0 0, 1 80 -repeat 160
# force S2 0 0, 1 40 -repeat 80
# force S3 0 0, 1 20 -repeat 40
# run 160
