- en: <!--yml
  prefs: []
  type: TYPE_NORMAL
- en: 'category: 未分类'
  prefs: []
  type: TYPE_NORMAL
- en: 'date: 2024-05-13 00:02:21'
  prefs: []
  type: TYPE_NORMAL
- en: -->
  prefs: []
  type: TYPE_NORMAL
- en: 'hacking NASDAQ @ 500 FPS: fpgaz'
  prefs:
  - PREF_H1
  type: TYPE_NORMAL
- en: 来源：[http://hackingnasdaq.blogspot.com/2012/07/fpgaz.html#0001-01-01](http://hackingnasdaq.blogspot.com/2012/07/fpgaz.html#0001-01-01)
  prefs:
  - PREF_BQ
  type: TYPE_NORMAL
- en: Been really flat out, not many posts lately. Teamed up with a small prop group
    of really cool guys, having a blast but more on that later.
  prefs: []
  type: TYPE_NORMAL
- en: The amount of fudzilla that`s out there about HFT and FPGA is pretty immense,
    yet stumbled across a fairly decent set of articles on the subject.
  prefs: []
  type: TYPE_NORMAL
- en: Its more an assortment of comments from various vendors selling stuff/in the
    space.. SEO bait? maybe but does give a bit more realistic view.
  prefs: []
  type: TYPE_NORMAL
- en: fpga dev is the ultimate culture clash, you`ve got hw guys vs sw guys vs biz
    guys, everyone has their own vastly different view of reality.
  prefs: []
  type: TYPE_NORMAL
- en: hw guys say to the sw guys -> wtf there`s no reference model to code the rtl
    against?
  prefs: []
  type: TYPE_NORMAL
- en: sw guys says to hw guys -> wtf is this timing violation nonsense, just hit compile
    let it crunch and you have a binary?
  prefs: []
  type: TYPE_NORMAL
- en: biz guys says to hw guys -> wtf you cant fix that bug and deploy a new version
    of the fpga before lunch? .. its 9am now?
  prefs: []
  type: TYPE_NORMAL
- en: hw guys say to biz guys -> wtf theres 0 rtl written and you want all rtl finished
    in 1-2 weeks?
  prefs: []
  type: TYPE_NORMAL
