# -4x16-Bit-High-Speed-Multiplier
This project focuses on designing a 16Ã—4-bit high-speed  multiplier.  Unlike the classic sequential multiplier, which multiplies one bit  per clock cycle, the proposed design processes four bits per  cycle.
