#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd9b2c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd9b450 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xd92cc0 .functor NOT 1, L_0xdca310, C4<0>, C4<0>, C4<0>;
L_0xdca070 .functor XOR 1, L_0xdc9f10, L_0xdc9fd0, C4<0>, C4<0>;
L_0xdca200 .functor XOR 1, L_0xdca070, L_0xdca130, C4<0>, C4<0>;
v0xdc76c0_0 .net *"_ivl_10", 0 0, L_0xdca130;  1 drivers
v0xdc77c0_0 .net *"_ivl_12", 0 0, L_0xdca200;  1 drivers
v0xdc78a0_0 .net *"_ivl_2", 0 0, L_0xdc9e70;  1 drivers
v0xdc7960_0 .net *"_ivl_4", 0 0, L_0xdc9f10;  1 drivers
v0xdc7a40_0 .net *"_ivl_6", 0 0, L_0xdc9fd0;  1 drivers
v0xdc7b70_0 .net *"_ivl_8", 0 0, L_0xdca070;  1 drivers
v0xdc7c50_0 .var "clk", 0 0;
v0xdc7cf0_0 .net "f_dut", 0 0, L_0xdc9d60;  1 drivers
v0xdc7d90_0 .net "f_ref", 0 0, L_0xdc8f00;  1 drivers
v0xdc7ec0_0 .var/2u "stats1", 159 0;
v0xdc7f60_0 .var/2u "strobe", 0 0;
v0xdc8000_0 .net "tb_match", 0 0, L_0xdca310;  1 drivers
v0xdc80c0_0 .net "tb_mismatch", 0 0, L_0xd92cc0;  1 drivers
v0xdc8180_0 .net "wavedrom_enable", 0 0, v0xdc6110_0;  1 drivers
v0xdc8220_0 .net "wavedrom_title", 511 0, v0xdc61d0_0;  1 drivers
v0xdc82f0_0 .net "x1", 0 0, v0xdc6290_0;  1 drivers
v0xdc8390_0 .net "x2", 0 0, v0xdc6330_0;  1 drivers
v0xdc8540_0 .net "x3", 0 0, v0xdc6420_0;  1 drivers
L_0xdc9e70 .concat [ 1 0 0 0], L_0xdc8f00;
L_0xdc9f10 .concat [ 1 0 0 0], L_0xdc8f00;
L_0xdc9fd0 .concat [ 1 0 0 0], L_0xdc9d60;
L_0xdca130 .concat [ 1 0 0 0], L_0xdc8f00;
L_0xdca310 .cmp/eeq 1, L_0xdc9e70, L_0xdca200;
S_0xd9b5e0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0xd9b450;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0xd87e70 .functor NOT 1, v0xdc6420_0, C4<0>, C4<0>, C4<0>;
L_0xd9bd00 .functor AND 1, L_0xd87e70, v0xdc6330_0, C4<1>, C4<1>;
L_0xd92d30 .functor NOT 1, v0xdc6290_0, C4<0>, C4<0>, C4<0>;
L_0xdc87e0 .functor AND 1, L_0xd9bd00, L_0xd92d30, C4<1>, C4<1>;
L_0xdc88b0 .functor NOT 1, v0xdc6420_0, C4<0>, C4<0>, C4<0>;
L_0xdc8920 .functor AND 1, L_0xdc88b0, v0xdc6330_0, C4<1>, C4<1>;
L_0xdc89d0 .functor AND 1, L_0xdc8920, v0xdc6290_0, C4<1>, C4<1>;
L_0xdc8a90 .functor OR 1, L_0xdc87e0, L_0xdc89d0, C4<0>, C4<0>;
L_0xdc8bf0 .functor NOT 1, v0xdc6330_0, C4<0>, C4<0>, C4<0>;
L_0xdc8c60 .functor AND 1, v0xdc6420_0, L_0xdc8bf0, C4<1>, C4<1>;
L_0xdc8d80 .functor AND 1, L_0xdc8c60, v0xdc6290_0, C4<1>, C4<1>;
L_0xdc8df0 .functor OR 1, L_0xdc8a90, L_0xdc8d80, C4<0>, C4<0>;
L_0xdc8f70 .functor AND 1, v0xdc6420_0, v0xdc6330_0, C4<1>, C4<1>;
L_0xdc8fe0 .functor AND 1, L_0xdc8f70, v0xdc6290_0, C4<1>, C4<1>;
L_0xdc8f00 .functor OR 1, L_0xdc8df0, L_0xdc8fe0, C4<0>, C4<0>;
v0xd92f30_0 .net *"_ivl_0", 0 0, L_0xd87e70;  1 drivers
v0xd92fd0_0 .net *"_ivl_10", 0 0, L_0xdc8920;  1 drivers
v0xd87ee0_0 .net *"_ivl_12", 0 0, L_0xdc89d0;  1 drivers
v0xdc4a70_0 .net *"_ivl_14", 0 0, L_0xdc8a90;  1 drivers
v0xdc4b50_0 .net *"_ivl_16", 0 0, L_0xdc8bf0;  1 drivers
v0xdc4c80_0 .net *"_ivl_18", 0 0, L_0xdc8c60;  1 drivers
v0xdc4d60_0 .net *"_ivl_2", 0 0, L_0xd9bd00;  1 drivers
v0xdc4e40_0 .net *"_ivl_20", 0 0, L_0xdc8d80;  1 drivers
v0xdc4f20_0 .net *"_ivl_22", 0 0, L_0xdc8df0;  1 drivers
v0xdc5090_0 .net *"_ivl_24", 0 0, L_0xdc8f70;  1 drivers
v0xdc5170_0 .net *"_ivl_26", 0 0, L_0xdc8fe0;  1 drivers
v0xdc5250_0 .net *"_ivl_4", 0 0, L_0xd92d30;  1 drivers
v0xdc5330_0 .net *"_ivl_6", 0 0, L_0xdc87e0;  1 drivers
v0xdc5410_0 .net *"_ivl_8", 0 0, L_0xdc88b0;  1 drivers
v0xdc54f0_0 .net "f", 0 0, L_0xdc8f00;  alias, 1 drivers
v0xdc55b0_0 .net "x1", 0 0, v0xdc6290_0;  alias, 1 drivers
v0xdc5670_0 .net "x2", 0 0, v0xdc6330_0;  alias, 1 drivers
v0xdc5730_0 .net "x3", 0 0, v0xdc6420_0;  alias, 1 drivers
S_0xdc5870 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0xd9b450;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0xdc6050_0 .net "clk", 0 0, v0xdc7c50_0;  1 drivers
v0xdc6110_0 .var "wavedrom_enable", 0 0;
v0xdc61d0_0 .var "wavedrom_title", 511 0;
v0xdc6290_0 .var "x1", 0 0;
v0xdc6330_0 .var "x2", 0 0;
v0xdc6420_0 .var "x3", 0 0;
E_0xd961a0/0 .event negedge, v0xdc6050_0;
E_0xd961a0/1 .event posedge, v0xdc6050_0;
E_0xd961a0 .event/or E_0xd961a0/0, E_0xd961a0/1;
E_0xd95f30 .event negedge, v0xdc6050_0;
E_0xd819f0 .event posedge, v0xdc6050_0;
S_0xdc5b50 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0xdc5870;
 .timescale -12 -12;
v0xdc5d50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xdc5e50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0xdc5870;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xdc6520 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0xd9b450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0xdc9210 .functor NOT 1, v0xdc6330_0, C4<0>, C4<0>, C4<0>;
L_0xdc9390 .functor AND 1, v0xdc6420_0, L_0xdc9210, C4<1>, C4<1>;
L_0xdc9580 .functor AND 1, L_0xdc9390, v0xdc6290_0, C4<1>, C4<1>;
L_0xdc9750 .functor NOT 1, L_0xdc9580, C4<0>, C4<0>, C4<0>;
L_0xdc9840 .functor NOT 1, v0xdc6290_0, C4<0>, C4<0>, C4<0>;
L_0xdc98b0 .functor AND 1, v0xdc6330_0, L_0xdc9840, C4<1>, C4<1>;
L_0xdc99b0 .functor OR 1, L_0xdc9750, L_0xdc98b0, C4<0>, C4<0>;
L_0xdc9ac0 .functor AND 1, v0xdc6420_0, v0xdc6330_0, C4<1>, C4<1>;
L_0xdc9b80 .functor NOT 1, v0xdc6290_0, C4<0>, C4<0>, C4<0>;
L_0xdc9bf0 .functor AND 1, L_0xdc9ac0, L_0xdc9b80, C4<1>, C4<1>;
L_0xdc9d60 .functor OR 1, L_0xdc99b0, L_0xdc9bf0, C4<0>, C4<0>;
v0xdc6730_0 .net *"_ivl_0", 0 0, L_0xdc9210;  1 drivers
v0xdc6810_0 .net *"_ivl_10", 0 0, L_0xdc98b0;  1 drivers
v0xdc68f0_0 .net *"_ivl_12", 0 0, L_0xdc99b0;  1 drivers
v0xdc69e0_0 .net *"_ivl_14", 0 0, L_0xdc9ac0;  1 drivers
v0xdc6ac0_0 .net *"_ivl_16", 0 0, L_0xdc9b80;  1 drivers
v0xdc6bf0_0 .net *"_ivl_18", 0 0, L_0xdc9bf0;  1 drivers
v0xdc6cd0_0 .net *"_ivl_2", 0 0, L_0xdc9390;  1 drivers
v0xdc6db0_0 .net *"_ivl_4", 0 0, L_0xdc9580;  1 drivers
v0xdc6e90_0 .net *"_ivl_6", 0 0, L_0xdc9750;  1 drivers
v0xdc7000_0 .net *"_ivl_8", 0 0, L_0xdc9840;  1 drivers
v0xdc70e0_0 .net "f", 0 0, L_0xdc9d60;  alias, 1 drivers
v0xdc71a0_0 .net "x1", 0 0, v0xdc6290_0;  alias, 1 drivers
v0xdc7240_0 .net "x2", 0 0, v0xdc6330_0;  alias, 1 drivers
v0xdc7330_0 .net "x3", 0 0, v0xdc6420_0;  alias, 1 drivers
S_0xdc74a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0xd9b450;
 .timescale -12 -12;
E_0xd963f0 .event anyedge, v0xdc7f60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xdc7f60_0;
    %nor/r;
    %assign/vec4 v0xdc7f60_0, 0;
    %wait E_0xd963f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xdc5870;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xdc6290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdc6330_0, 0;
    %assign/vec4 v0xdc6420_0, 0;
    %wait E_0xd95f30;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd819f0;
    %load/vec4 v0xdc6420_0;
    %load/vec4 v0xdc6330_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xdc6290_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xdc6290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdc6330_0, 0;
    %assign/vec4 v0xdc6420_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0xd95f30;
    %fork TD_tb.stim1.wavedrom_stop, S_0xdc5e50;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd961a0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0xdc6290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdc6330_0, 0;
    %assign/vec4 v0xdc6420_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xd9b450;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdc7c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdc7f60_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xd9b450;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xdc7c50_0;
    %inv;
    %store/vec4 v0xdc7c50_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xd9b450;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0xdc6050_0, v0xdc80c0_0, v0xdc8540_0, v0xdc8390_0, v0xdc82f0_0, v0xdc7d90_0, v0xdc7cf0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xd9b450;
T_7 ;
    %load/vec4 v0xdc7ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xdc7ec0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xdc7ec0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0xdc7ec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xdc7ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xdc7ec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xdc7ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xd9b450;
T_8 ;
    %wait E_0xd961a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdc7ec0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdc7ec0_0, 4, 32;
    %load/vec4 v0xdc8000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xdc7ec0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdc7ec0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdc7ec0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdc7ec0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xdc7d90_0;
    %load/vec4 v0xdc7d90_0;
    %load/vec4 v0xdc7cf0_0;
    %xor;
    %load/vec4 v0xdc7d90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xdc7ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdc7ec0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xdc7ec0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdc7ec0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/truthtable1/iter0/response22/top_module.sv";
