============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Dec 21 2023  07:24:49 pm
  Module:                 dnn_engine
  Operating conditions:   ss_typical_max_1p08v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
-----------------------------------------------------------------------
            Category            Number   %   Average Toggle Saving %   
-----------------------------------------------------------------------
 RC Clock Gating Instances           0    0            0.00            
 Non-RC Clock Gating Instances       0    0            0.00            
-----------------------------------------------------------------------
 RC Gated Flip-flops                 0    0            0.00            
 Non-RC Gated Flip-flops             0    0            0.00            
-----------------------------------------------------------------------
 Total Ungated Flip-flops        17121  100              -             
 Enable not found                17121  100              -             
-----------------------------------------------------------------------
 Total Flip-flops                17121  100              -             
-----------------------------------------------------------------------

