
*** Running vivado
    with args -log Hamming_encoding_fixpt.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Hamming_encoding_fixpt.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Hamming_encoding_fixpt.tcl -notrace
Command: link_design -top Hamming_encoding_fixpt -part xc7a200tlfbg676-2L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a200tlfbg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1409.949 ; gain = 278.324 ; free physical = 2960 ; free virtual = 11048
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200tl'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200tl'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1490.980 ; gain = 81.031 ; free physical = 2956 ; free virtual = 11040
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c0ab7050

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1795.816 ; gain = 0.000 ; free physical = 2760 ; free virtual = 10853
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c0ab7050

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1795.816 ; gain = 0.000 ; free physical = 2760 ; free virtual = 10853
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c0ab7050

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1795.816 ; gain = 0.000 ; free physical = 2760 ; free virtual = 10853
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: c0ab7050

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1795.816 ; gain = 0.000 ; free physical = 2760 ; free virtual = 10853
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: c0ab7050

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1795.816 ; gain = 0.000 ; free physical = 2760 ; free virtual = 10853
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1795.816 ; gain = 0.000 ; free physical = 2760 ; free virtual = 10853
Ending Logic Optimization Task | Checksum: c0ab7050

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1795.816 ; gain = 0.000 ; free physical = 2760 ; free virtual = 10853

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c0ab7050

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1795.816 ; gain = 0.000 ; free physical = 2760 ; free virtual = 10853
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1795.816 ; gain = 385.867 ; free physical = 2760 ; free virtual = 10853
INFO: [Common 17-1381] The checkpoint '/home/sky/Documents/MATLAB/Hamming/codegen/Hamming_encoding/hdlsrc/vivado_prj/Hamming_encoding_fixpt_vivado.runs/impl_1/Hamming_encoding_fixpt_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Hamming_encoding_fixpt_drc_opted.rpt -pb Hamming_encoding_fixpt_drc_opted.pb -rpx Hamming_encoding_fixpt_drc_opted.rpx
Command: report_drc -file Hamming_encoding_fixpt_drc_opted.rpt -pb Hamming_encoding_fixpt_drc_opted.pb -rpx Hamming_encoding_fixpt_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sky/Documents/MATLAB/Hamming/codegen/Hamming_encoding/hdlsrc/vivado_prj/Hamming_encoding_fixpt_vivado.runs/impl_1/Hamming_encoding_fixpt_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200tl'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200tl'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1859.848 ; gain = 0.000 ; free physical = 2734 ; free virtual = 10835
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 45548842

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1859.848 ; gain = 0.000 ; free physical = 2734 ; free virtual = 10835
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1859.848 ; gain = 0.000 ; free physical = 2734 ; free virtual = 10835

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d6aaeb6e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1883.859 ; gain = 24.012 ; free physical = 2723 ; free virtual = 10828

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13f623029

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 1883.859 ; gain = 24.012 ; free physical = 2723 ; free virtual = 10828

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13f623029

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 1883.859 ; gain = 24.012 ; free physical = 2723 ; free virtual = 10828
Phase 1 Placer Initialization | Checksum: 13f623029

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 1883.859 ; gain = 24.012 ; free physical = 2723 ; free virtual = 10828

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 13c795463

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1999.902 ; gain = 140.055 ; free physical = 2689 ; free virtual = 10792

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13c795463

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1999.902 ; gain = 140.055 ; free physical = 2689 ; free virtual = 10792

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17a827442

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1999.902 ; gain = 140.055 ; free physical = 2689 ; free virtual = 10793

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1307a5090

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1999.902 ; gain = 140.055 ; free physical = 2689 ; free virtual = 10792

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1307a5090

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1999.902 ; gain = 140.055 ; free physical = 2689 ; free virtual = 10792

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 182b58ea3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1999.902 ; gain = 140.055 ; free physical = 2681 ; free virtual = 10784

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 182b58ea3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1999.902 ; gain = 140.055 ; free physical = 2681 ; free virtual = 10784

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 182b58ea3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1999.902 ; gain = 140.055 ; free physical = 2681 ; free virtual = 10784
Phase 3 Detail Placement | Checksum: 182b58ea3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1999.902 ; gain = 140.055 ; free physical = 2681 ; free virtual = 10784

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 182b58ea3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1999.902 ; gain = 140.055 ; free physical = 2680 ; free virtual = 10784

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 182b58ea3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1999.902 ; gain = 140.055 ; free physical = 2683 ; free virtual = 10787

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 182b58ea3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1999.902 ; gain = 140.055 ; free physical = 2683 ; free virtual = 10787

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 182b58ea3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1999.902 ; gain = 140.055 ; free physical = 2683 ; free virtual = 10787
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 182b58ea3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1999.902 ; gain = 140.055 ; free physical = 2683 ; free virtual = 10787
Ending Placer Task | Checksum: 894bccb3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1999.902 ; gain = 140.055 ; free physical = 2721 ; free virtual = 10825
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1999.902 ; gain = 0.000 ; free physical = 2723 ; free virtual = 10828
INFO: [Common 17-1381] The checkpoint '/home/sky/Documents/MATLAB/Hamming/codegen/Hamming_encoding/hdlsrc/vivado_prj/Hamming_encoding_fixpt_vivado.runs/impl_1/Hamming_encoding_fixpt_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Hamming_encoding_fixpt_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1999.902 ; gain = 0.000 ; free physical = 2707 ; free virtual = 10812
INFO: [runtcl-4] Executing : report_utilization -file Hamming_encoding_fixpt_utilization_placed.rpt -pb Hamming_encoding_fixpt_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1999.902 ; gain = 0.000 ; free physical = 2723 ; free virtual = 10825
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Hamming_encoding_fixpt_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1999.902 ; gain = 0.000 ; free physical = 2724 ; free virtual = 10826
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200tl'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200tl'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 43f74471 ConstDB: 0 ShapeSum: 45548842 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 385a9649

Time (s): cpu = 00:00:44 ; elapsed = 00:00:37 . Memory (MB): peak = 2142.273 ; gain = 142.371 ; free physical = 2410 ; free virtual = 10580
Post Restoration Checksum: NetGraph: 2a96b907 NumContArr: dc3dd42 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 385a9649

Time (s): cpu = 00:00:44 ; elapsed = 00:00:37 . Memory (MB): peak = 2154.262 ; gain = 154.359 ; free physical = 2376 ; free virtual = 10540

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 385a9649

Time (s): cpu = 00:00:44 ; elapsed = 00:00:37 . Memory (MB): peak = 2154.262 ; gain = 154.359 ; free physical = 2376 ; free virtual = 10540
Phase 2 Router Initialization | Checksum: 385a9649

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 2169.777 ; gain = 169.875 ; free physical = 2372 ; free virtual = 10538

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: fff40db3

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 2169.777 ; gain = 169.875 ; free physical = 2364 ; free virtual = 10532

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1604a6673

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 2169.777 ; gain = 169.875 ; free physical = 2364 ; free virtual = 10532
Phase 4 Rip-up And Reroute | Checksum: 1604a6673

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 2169.777 ; gain = 169.875 ; free physical = 2364 ; free virtual = 10532

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1604a6673

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 2169.777 ; gain = 169.875 ; free physical = 2364 ; free virtual = 10532

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 1604a6673

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 2169.777 ; gain = 169.875 ; free physical = 2364 ; free virtual = 10532
Phase 6 Post Hold Fix | Checksum: 1604a6673

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 2169.777 ; gain = 169.875 ; free physical = 2364 ; free virtual = 10532

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00218646 %
  Global Horizontal Routing Utilization  = 0.00132188 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 1.8018%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 11.7117%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 4.41176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 7.35294%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1604a6673

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 2169.777 ; gain = 169.875 ; free physical = 2364 ; free virtual = 10532

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1604a6673

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 2171.777 ; gain = 171.875 ; free physical = 2362 ; free virtual = 10530

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 807e3b9e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 2171.777 ; gain = 171.875 ; free physical = 2362 ; free virtual = 10530
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 2171.777 ; gain = 171.875 ; free physical = 2410 ; free virtual = 10578

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 2171.777 ; gain = 171.875 ; free physical = 2410 ; free virtual = 10578
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2171.777 ; gain = 0.000 ; free physical = 2412 ; free virtual = 10581
INFO: [Common 17-1381] The checkpoint '/home/sky/Documents/MATLAB/Hamming/codegen/Hamming_encoding/hdlsrc/vivado_prj/Hamming_encoding_fixpt_vivado.runs/impl_1/Hamming_encoding_fixpt_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Hamming_encoding_fixpt_drc_routed.rpt -pb Hamming_encoding_fixpt_drc_routed.pb -rpx Hamming_encoding_fixpt_drc_routed.rpx
Command: report_drc -file Hamming_encoding_fixpt_drc_routed.rpt -pb Hamming_encoding_fixpt_drc_routed.pb -rpx Hamming_encoding_fixpt_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sky/Documents/MATLAB/Hamming/codegen/Hamming_encoding/hdlsrc/vivado_prj/Hamming_encoding_fixpt_vivado.runs/impl_1/Hamming_encoding_fixpt_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Hamming_encoding_fixpt_methodology_drc_routed.rpt -pb Hamming_encoding_fixpt_methodology_drc_routed.pb -rpx Hamming_encoding_fixpt_methodology_drc_routed.rpx
Command: report_methodology -file Hamming_encoding_fixpt_methodology_drc_routed.rpt -pb Hamming_encoding_fixpt_methodology_drc_routed.pb -rpx Hamming_encoding_fixpt_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/sky/Documents/MATLAB/Hamming/codegen/Hamming_encoding/hdlsrc/vivado_prj/Hamming_encoding_fixpt_vivado.runs/impl_1/Hamming_encoding_fixpt_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Hamming_encoding_fixpt_power_routed.rpt -pb Hamming_encoding_fixpt_power_summary_routed.pb -rpx Hamming_encoding_fixpt_power_routed.rpx
Command: report_power -file Hamming_encoding_fixpt_power_routed.rpt -pb Hamming_encoding_fixpt_power_summary_routed.pb -rpx Hamming_encoding_fixpt_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
64 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Hamming_encoding_fixpt_route_status.rpt -pb Hamming_encoding_fixpt_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Hamming_encoding_fixpt_timing_summary_routed.rpt -rpx Hamming_encoding_fixpt_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Hamming_encoding_fixpt_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Hamming_encoding_fixpt_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Fri Mar 29 14:28:07 2019...
