# Code snippets
**IRQ Test**
```c
#include <stdio.h>
#include <stdbool.h>
#include "io.h"
#include "system.h"
#include "alt_types.h"
#include "sys/alt_irq.h"
#include "priv/alt_legacy_irq.h"
#include "altera_avalon_timer_regs.h"
#include "altera_avalon_performance_counter.h"

#define COUNT_MAX 1000
#define CLEAR_IRQ 0x0000
#define PERFORMANCE_COUNTER_SEG_ISR 1

typedef struct Counter {
	alt_u32 value;
	bool isNew;
} Counter;

static void handle_timerIRQ(void* context, alt_u32 id);


int main(void) {
	Counter downTimer = {.value=0, .isNew = false};
	alt_irq_context statusISR;

	puts("Reset performance counter");
	PERF_RESET(PERFORMANCE_COUNTER_BASE);

	puts("Disable IRQs");
	statusISR = alt_irq_disable_all();
	puts("Register timer IRQ handler...");
	alt_irq_register(TIMER_IRQ, &downTimer, (alt_isr_func)handle_timerIRQ);
	puts("Clear pending timer IRQs...");
	IOWR_16DIRECT(TIMER_BASE, ALTERA_AVALON_TIMER_STATUS_REG, CLEAR_IRQ);
	puts("Configure Timer");
	IOWR_16DIRECT(TIMER_BASE, ALTERA_AVALON_TIMER_CONTROL_REG,
			ALTERA_AVALON_TIMER_CONTROL_ITO_MSK  |
			ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
			ALTERA_AVALON_TIMER_CONTROL_START_MSK);

	puts("Start measuring with performance counter");
	PERF_START_MEASURING(PERFORMANCE_COUNTER_BASE);

	puts("Timer initialized and started\n");
	alt_irq_enable_all(statusISR);
	puts("Enabled all IRQs\n");
/*	while (true) { */
	while (downTimer.value <= COUNT_MAX) {
		if (downTimer.isNew)
			printf("New count value = %lu\n", (alt_u32)(downTimer.isNew=false, downTimer.value));
		asm volatile ("nop");
	}

	puts("Stop measuring with performance counter");
	PERF_STOP_MEASURING(PERFORMANCE_COUNTER_BASE);
	perf_print_formatted_report(PERFORMANCE_COUNTER_BASE, alt_get_cpu_freq(), 1, "ISR");
}


static void handle_timerIRQ(void* context, alt_u32 id) {
	PERF_BEGIN(PERFORMANCE_COUNTER_BASE, PERFORMANCE_COUNTER_SEG_ISR);
	Counter* data_ptr = (Counter*) context;
	++(data_ptr->value);
	data_ptr->isNew = true;
	IOWR_8DIRECT(LEDS_BASE, 0, data_ptr->value);
	IOWR_16DIRECT(TIMER_BASE, ALTERA_AVALON_TIMER_STATUS_REG, CLEAR_IRQ);
	PERF_END(PERFORMANCE_COUNTER_BASE, PERFORMANCE_COUNTER_SEG_ISR);
}
```
