

================================================================
== Vitis HLS Report for 'load_graph_Pipeline_VITIS_LOOP_351_3'
================================================================
* Date:           Thu Nov  4 14:52:59 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       83|       83|  0.332 us|  0.332 us|   83|   83|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_351_3  |       81|       81|         3|          1|          1|    80|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     30|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      59|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      59|     75|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln351_fu_108_p2               |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln351_fu_102_p2              |      icmp|   0|  0|  10|           7|           7|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  30|          17|          12|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_6     |   9|          2|    7|         14|
    |i_fu_58                  |   9|          2|    7|         14|
    |mem_blk_n_R              |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   17|         34|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_6_reg_141                       |   7|   0|    7|          0|
    |i_6_reg_141_pp0_iter1_reg         |   7|   0|    7|          0|
    |i_fu_58                           |   7|   0|    7|          0|
    |icmp_ln351_reg_146                |   1|   0|    1|          0|
    |mem_addr_read_reg_150             |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  59|   0|   59|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  load_graph_Pipeline_VITIS_LOOP_351_3|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  load_graph_Pipeline_VITIS_LOOP_351_3|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  load_graph_Pipeline_VITIS_LOOP_351_3|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  load_graph_Pipeline_VITIS_LOOP_351_3|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  load_graph_Pipeline_VITIS_LOOP_351_3|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  load_graph_Pipeline_VITIS_LOOP_351_3|  return value|
|m_axi_mem_AWVALID   |  out|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_AWREADY   |   in|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_AWADDR    |  out|   64|       m_axi|                                   mem|       pointer|
|m_axi_mem_AWID      |  out|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_AWLEN     |  out|   32|       m_axi|                                   mem|       pointer|
|m_axi_mem_AWSIZE    |  out|    3|       m_axi|                                   mem|       pointer|
|m_axi_mem_AWBURST   |  out|    2|       m_axi|                                   mem|       pointer|
|m_axi_mem_AWLOCK    |  out|    2|       m_axi|                                   mem|       pointer|
|m_axi_mem_AWCACHE   |  out|    4|       m_axi|                                   mem|       pointer|
|m_axi_mem_AWPROT    |  out|    3|       m_axi|                                   mem|       pointer|
|m_axi_mem_AWQOS     |  out|    4|       m_axi|                                   mem|       pointer|
|m_axi_mem_AWREGION  |  out|    4|       m_axi|                                   mem|       pointer|
|m_axi_mem_AWUSER    |  out|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_WVALID    |  out|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_WREADY    |   in|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_WDATA     |  out|   32|       m_axi|                                   mem|       pointer|
|m_axi_mem_WSTRB     |  out|    4|       m_axi|                                   mem|       pointer|
|m_axi_mem_WLAST     |  out|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_WID       |  out|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_WUSER     |  out|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_ARVALID   |  out|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_ARREADY   |   in|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_ARADDR    |  out|   64|       m_axi|                                   mem|       pointer|
|m_axi_mem_ARID      |  out|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_ARLEN     |  out|   32|       m_axi|                                   mem|       pointer|
|m_axi_mem_ARSIZE    |  out|    3|       m_axi|                                   mem|       pointer|
|m_axi_mem_ARBURST   |  out|    2|       m_axi|                                   mem|       pointer|
|m_axi_mem_ARLOCK    |  out|    2|       m_axi|                                   mem|       pointer|
|m_axi_mem_ARCACHE   |  out|    4|       m_axi|                                   mem|       pointer|
|m_axi_mem_ARPROT    |  out|    3|       m_axi|                                   mem|       pointer|
|m_axi_mem_ARQOS     |  out|    4|       m_axi|                                   mem|       pointer|
|m_axi_mem_ARREGION  |  out|    4|       m_axi|                                   mem|       pointer|
|m_axi_mem_ARUSER    |  out|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_RVALID    |   in|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_RREADY    |  out|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_RDATA     |   in|   32|       m_axi|                                   mem|       pointer|
|m_axi_mem_RLAST     |   in|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_RID       |   in|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_RUSER     |   in|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_RRESP     |   in|    2|       m_axi|                                   mem|       pointer|
|m_axi_mem_BVALID    |   in|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_BREADY    |  out|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_BRESP     |   in|    2|       m_axi|                                   mem|       pointer|
|m_axi_mem_BID       |   in|    1|       m_axi|                                   mem|       pointer|
|m_axi_mem_BUSER     |   in|    1|       m_axi|                                   mem|       pointer|
|sext_ln351          |   in|   62|     ap_none|                            sext_ln351|        scalar|
|edge_list_address1  |  out|   10|   ap_memory|                             edge_list|         array|
|edge_list_ce1       |  out|    1|   ap_memory|                             edge_list|         array|
|edge_list_we1       |  out|    1|   ap_memory|                             edge_list|         array|
|edge_list_d1        |  out|   32|   ap_memory|                             edge_list|         array|
+--------------------+-----+-----+------------+--------------------------------------+--------------+

