Warning (10268): Verilog HDL information at fp32_uart_rx_96.sv(44): always construct contains both blocking and non-blocking assignments File: D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/rx_96_tx/fp32_uart_rx_96.sv Line: 44
