<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › x86 › kernel › quirks.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>quirks.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file contains work-arounds for x86 and x86_64 platform bugs.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>

<span class="cp">#include &lt;asm/hpet.h&gt;</span>

<span class="cp">#if defined(CONFIG_X86_IO_APIC) &amp;&amp; defined(CONFIG_SMP) &amp;&amp; defined(CONFIG_PCI)</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devinit</span> <span class="nf">quirk_intel_irqbalance</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">config</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">word</span><span class="p">;</span>

	<span class="cm">/* BIOS may enable hardware IRQ balancing for</span>
<span class="cm">	 * E7520/E7320/E7525(revision ID 0x9 and below)</span>
<span class="cm">	 * based platforms.</span>
<span class="cm">	 * Disable SW irqbalance/affinity on those platforms.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">revision</span> <span class="o">&gt;</span> <span class="mh">0x9</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* enable access to config space*/</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0xf4</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">config</span><span class="p">);</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0xf4</span><span class="p">,</span> <span class="n">config</span><span class="o">|</span><span class="mh">0x2</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * read xTPR register.  We may not have a pci_dev for device 8</span>
<span class="cm">	 * because it might be hidden until the above write.</span>
<span class="cm">	 */</span>
	<span class="n">pci_bus_read_config_word</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">,</span> <span class="n">PCI_DEVFN</span><span class="p">(</span><span class="mi">8</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="mh">0x4c</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">word</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">word</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">13</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Intel E7520/7320/7525 detected; &quot;</span>
			<span class="s">&quot;disabling irq balancing and affinity</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">noirqdebug_setup</span><span class="p">(</span><span class="s">&quot;&quot;</span><span class="p">);</span>
<span class="cp">#ifdef CONFIG_PROC_FS</span>
		<span class="n">no_irq_affinity</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="p">}</span>

	<span class="cm">/* put back the original value for config space*/</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">config</span> <span class="o">&amp;</span> <span class="mh">0x2</span><span class="p">))</span>
		<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0xf4</span><span class="p">,</span> <span class="n">config</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">DECLARE_PCI_FIXUP_FINAL</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_INTEL</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_INTEL_E7320_MCH</span><span class="p">,</span>
			<span class="n">quirk_intel_irqbalance</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_FINAL</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_INTEL</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_INTEL_E7525_MCH</span><span class="p">,</span>
			<span class="n">quirk_intel_irqbalance</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_FINAL</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_INTEL</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_INTEL_E7520_MCH</span><span class="p">,</span>
			<span class="n">quirk_intel_irqbalance</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="cp">#if defined(CONFIG_HPET_TIMER)</span>
<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">force_hpet_address</span><span class="p">;</span>

<span class="k">static</span> <span class="k">enum</span> <span class="p">{</span>
	<span class="n">NONE_FORCE_HPET_RESUME</span><span class="p">,</span>
	<span class="n">OLD_ICH_FORCE_HPET_RESUME</span><span class="p">,</span>
	<span class="n">ICH_FORCE_HPET_RESUME</span><span class="p">,</span>
	<span class="n">VT8237_FORCE_HPET_RESUME</span><span class="p">,</span>
	<span class="n">NVIDIA_FORCE_HPET_RESUME</span><span class="p">,</span>
	<span class="n">ATI_FORCE_HPET_RESUME</span><span class="p">,</span>
<span class="p">}</span> <span class="n">force_hpet_resume_type</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">rcba_base</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ich_force_hpet_resume</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">force_hpet_address</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">rcba_base</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="cm">/* read the Function Disable register, dword mode only */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">rcba_base</span> <span class="o">+</span> <span class="mh">0x3404</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* HPET disabled in HPTC. Trying to enable */</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">val</span> <span class="o">|</span> <span class="mh">0x80</span><span class="p">,</span> <span class="n">rcba_base</span> <span class="o">+</span> <span class="mh">0x3404</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">rcba_base</span> <span class="o">+</span> <span class="mh">0x3404</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">))</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="k">else</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;Force enabled HPET at resume</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ich_force_enable_hpet</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">uninitialized_var</span><span class="p">(</span><span class="n">rcba</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">err</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">hpet_address</span> <span class="o">||</span> <span class="n">force_hpet_address</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0xF0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rcba</span><span class="p">);</span>
	<span class="n">rcba</span> <span class="o">&amp;=</span> <span class="mh">0xFFFFC000</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rcba</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;RCBA disabled; &quot;</span>
			<span class="s">&quot;cannot force enable HPET</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* use bits 31:14, 16 kB aligned */</span>
	<span class="n">rcba_base</span> <span class="o">=</span> <span class="n">ioremap_nocache</span><span class="p">(</span><span class="n">rcba</span><span class="p">,</span> <span class="mh">0x4000</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rcba_base</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;ioremap failed; &quot;</span>
			<span class="s">&quot;cannot force enable HPET</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* read the Function Disable register, dword mode only */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">rcba_base</span> <span class="o">+</span> <span class="mh">0x3404</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* HPET is enabled in HPTC. Just not reported by BIOS */</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">;</span>
		<span class="n">force_hpet_address</span> <span class="o">=</span> <span class="mh">0xFED00000</span> <span class="o">|</span> <span class="p">(</span><span class="n">val</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">);</span>
		<span class="n">dev_printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Force enabled HPET at &quot;</span>
			<span class="s">&quot;0x%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">force_hpet_address</span><span class="p">);</span>
		<span class="n">iounmap</span><span class="p">(</span><span class="n">rcba_base</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* HPET disabled in HPTC. Trying to enable */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span> <span class="o">|</span> <span class="mh">0x80</span><span class="p">,</span> <span class="n">rcba_base</span> <span class="o">+</span> <span class="mh">0x3404</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">rcba_base</span> <span class="o">+</span> <span class="mh">0x3404</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">;</span>
		<span class="n">force_hpet_address</span> <span class="o">=</span> <span class="mh">0xFED00000</span> <span class="o">|</span> <span class="p">(</span><span class="n">val</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">force_hpet_address</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">iounmap</span><span class="p">(</span><span class="n">rcba_base</span><span class="p">);</span>
		<span class="n">dev_printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;Failed to force enable HPET</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">force_hpet_resume_type</span> <span class="o">=</span> <span class="n">ICH_FORCE_HPET_RESUME</span><span class="p">;</span>
		<span class="n">dev_printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Force enabled HPET at &quot;</span>
			<span class="s">&quot;0x%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">force_hpet_address</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_INTEL</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_INTEL_ESB2_0</span><span class="p">,</span>
			 <span class="n">ich_force_enable_hpet</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_INTEL</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_INTEL_ICH6_0</span><span class="p">,</span>
			 <span class="n">ich_force_enable_hpet</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_INTEL</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_INTEL_ICH6_1</span><span class="p">,</span>
			 <span class="n">ich_force_enable_hpet</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_INTEL</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_INTEL_ICH7_0</span><span class="p">,</span>
			 <span class="n">ich_force_enable_hpet</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_INTEL</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_INTEL_ICH7_1</span><span class="p">,</span>
			 <span class="n">ich_force_enable_hpet</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_INTEL</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_INTEL_ICH7_31</span><span class="p">,</span>
			 <span class="n">ich_force_enable_hpet</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_INTEL</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_INTEL_ICH8_1</span><span class="p">,</span>
			 <span class="n">ich_force_enable_hpet</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_INTEL</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_INTEL_ICH8_4</span><span class="p">,</span>
			 <span class="n">ich_force_enable_hpet</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_INTEL</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_INTEL_ICH9_7</span><span class="p">,</span>
			 <span class="n">ich_force_enable_hpet</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_INTEL</span><span class="p">,</span> <span class="mh">0x3a16</span><span class="p">,</span>	<span class="cm">/* ICH10 */</span>
			 <span class="n">ich_force_enable_hpet</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">cached_dev</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">hpet_print_force_info</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;HPET not enabled in BIOS. &quot;</span>
	       <span class="s">&quot;You might try hpet=force boot option</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">old_ich_force_hpet_resume</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">uninitialized_var</span><span class="p">(</span><span class="n">gen_cntl</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">force_hpet_address</span> <span class="o">||</span> <span class="o">!</span><span class="n">cached_dev</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">cached_dev</span><span class="p">,</span> <span class="mh">0xD0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gen_cntl</span><span class="p">);</span>
	<span class="n">gen_cntl</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="o">~</span><span class="p">(</span><span class="mh">0x7</span> <span class="o">&lt;&lt;</span> <span class="mi">15</span><span class="p">));</span>
	<span class="n">gen_cntl</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0x4</span> <span class="o">&lt;&lt;</span> <span class="mi">15</span><span class="p">);</span>

	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">cached_dev</span><span class="p">,</span> <span class="mh">0xD0</span><span class="p">,</span> <span class="n">gen_cntl</span><span class="p">);</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">cached_dev</span><span class="p">,</span> <span class="mh">0xD0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gen_cntl</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">gen_cntl</span> <span class="o">&gt;&gt;</span> <span class="mi">15</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="mh">0x7</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">==</span> <span class="mh">0x4</span><span class="p">)</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;Force enabled HPET at resume</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">BUG</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">old_ich_force_enable_hpet</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">uninitialized_var</span><span class="p">(</span><span class="n">gen_cntl</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">hpet_address</span> <span class="o">||</span> <span class="n">force_hpet_address</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0xD0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gen_cntl</span><span class="p">);</span>
	<span class="cm">/*</span>
<span class="cm">	 * Bit 17 is HPET enable bit.</span>
<span class="cm">	 * Bit 16:15 control the HPET base address.</span>
<span class="cm">	 */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">gen_cntl</span> <span class="o">&gt;&gt;</span> <span class="mi">15</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="mh">0x7</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="mh">0x3</span><span class="p">;</span>
		<span class="n">force_hpet_address</span> <span class="o">=</span> <span class="mh">0xFED00000</span> <span class="o">|</span> <span class="p">(</span><span class="n">val</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">);</span>
		<span class="n">dev_printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;HPET at 0x%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">force_hpet_address</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * HPET is disabled. Trying enabling at FED00000 and check</span>
<span class="cm">	 * whether it sticks</span>
<span class="cm">	 */</span>
	<span class="n">gen_cntl</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="o">~</span><span class="p">(</span><span class="mh">0x7</span> <span class="o">&lt;&lt;</span> <span class="mi">15</span><span class="p">));</span>
	<span class="n">gen_cntl</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0x4</span> <span class="o">&lt;&lt;</span> <span class="mi">15</span><span class="p">);</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0xD0</span><span class="p">,</span> <span class="n">gen_cntl</span><span class="p">);</span>

	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0xD0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gen_cntl</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">gen_cntl</span> <span class="o">&gt;&gt;</span> <span class="mi">15</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="mh">0x7</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x4</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* HPET is enabled in HPTC. Just not reported by BIOS */</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="mh">0x3</span><span class="p">;</span>
		<span class="n">force_hpet_address</span> <span class="o">=</span> <span class="mh">0xFED00000</span> <span class="o">|</span> <span class="p">(</span><span class="n">val</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">);</span>
		<span class="n">dev_printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Force enabled HPET at &quot;</span>
			<span class="s">&quot;0x%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">force_hpet_address</span><span class="p">);</span>
		<span class="n">cached_dev</span> <span class="o">=</span> <span class="n">dev</span><span class="p">;</span>
		<span class="n">force_hpet_resume_type</span> <span class="o">=</span> <span class="n">OLD_ICH_FORCE_HPET_RESUME</span><span class="p">;</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev_printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to force enable HPET</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Undocumented chipset features. Make sure that the user enforced</span>
<span class="cm"> * this.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">old_ich_force_enable_hpet_user</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hpet_force_user</span><span class="p">)</span>
		<span class="n">old_ich_force_enable_hpet</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_INTEL</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_INTEL_ESB_1</span><span class="p">,</span>
			 <span class="n">old_ich_force_enable_hpet_user</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_INTEL</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_INTEL_82801CA_0</span><span class="p">,</span>
			 <span class="n">old_ich_force_enable_hpet_user</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_INTEL</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_INTEL_82801CA_12</span><span class="p">,</span>
			 <span class="n">old_ich_force_enable_hpet_user</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_INTEL</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_INTEL_82801DB_0</span><span class="p">,</span>
			 <span class="n">old_ich_force_enable_hpet_user</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_INTEL</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_INTEL_82801DB_12</span><span class="p">,</span>
			 <span class="n">old_ich_force_enable_hpet_user</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_INTEL</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_INTEL_82801EB_0</span><span class="p">,</span>
			 <span class="n">old_ich_force_enable_hpet</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_INTEL</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_INTEL_82801EB_12</span><span class="p">,</span>
			 <span class="n">old_ich_force_enable_hpet</span><span class="p">);</span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">vt8237_force_hpet_resume</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">force_hpet_address</span> <span class="o">||</span> <span class="o">!</span><span class="n">cached_dev</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="mh">0xfed00000</span> <span class="o">|</span> <span class="mh">0x80</span><span class="p">;</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">cached_dev</span><span class="p">,</span> <span class="mh">0x68</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">cached_dev</span><span class="p">,</span> <span class="mh">0x68</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">)</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;Force enabled HPET at resume</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">BUG</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">vt8237_force_enable_hpet</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">uninitialized_var</span><span class="p">(</span><span class="n">val</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">hpet_address</span> <span class="o">||</span> <span class="n">force_hpet_address</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">hpet_force_user</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">hpet_print_force_info</span><span class="p">();</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x68</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="cm">/*</span>
<span class="cm">	 * Bit 7 is HPET enable bit.</span>
<span class="cm">	 * Bit 31:10 is HPET base address (contrary to what datasheet claims)</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">force_hpet_address</span> <span class="o">=</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x3ff</span><span class="p">);</span>
		<span class="n">dev_printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;HPET at 0x%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">force_hpet_address</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * HPET is disabled. Trying enabling at FED00000 and check</span>
<span class="cm">	 * whether it sticks</span>
<span class="cm">	 */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="mh">0xfed00000</span> <span class="o">|</span> <span class="mh">0x80</span><span class="p">;</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x68</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x68</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">force_hpet_address</span> <span class="o">=</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x3ff</span><span class="p">);</span>
		<span class="n">dev_printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Force enabled HPET at &quot;</span>
			<span class="s">&quot;0x%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">force_hpet_address</span><span class="p">);</span>
		<span class="n">cached_dev</span> <span class="o">=</span> <span class="n">dev</span><span class="p">;</span>
		<span class="n">force_hpet_resume_type</span> <span class="o">=</span> <span class="n">VT8237_FORCE_HPET_RESUME</span><span class="p">;</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev_printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to force enable HPET</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_VIA</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_VIA_8235</span><span class="p">,</span>
			 <span class="n">vt8237_force_enable_hpet</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_VIA</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_VIA_8237</span><span class="p">,</span>
			 <span class="n">vt8237_force_enable_hpet</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_VIA</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_VIA_CX700</span><span class="p">,</span>
			 <span class="n">vt8237_force_enable_hpet</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ati_force_hpet_resume</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">cached_dev</span><span class="p">,</span> <span class="mh">0x14</span><span class="p">,</span> <span class="mh">0xfed00000</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;Force enabled HPET at resume</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">ati_ixp4x0_rev</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">d</span><span class="p">;</span>
	<span class="n">u8</span>  <span class="n">b</span><span class="p">;</span>

	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0xac</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">b</span><span class="p">);</span>
	<span class="n">b</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">);</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0xac</span><span class="p">,</span> <span class="n">b</span><span class="p">);</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x70</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">d</span><span class="p">);</span>
	<span class="n">d</span> <span class="o">|=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">;</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x70</span><span class="p">,</span> <span class="n">d</span><span class="p">);</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x8</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">d</span><span class="p">);</span>
	<span class="n">d</span> <span class="o">&amp;=</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">dev_printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;SB4X0 revision 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">d</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">d</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ati_force_enable_hpet</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">d</span><span class="p">,</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">u8</span>  <span class="n">b</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">hpet_address</span> <span class="o">||</span> <span class="n">force_hpet_address</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">hpet_force_user</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">hpet_print_force_info</span><span class="p">();</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">d</span> <span class="o">=</span> <span class="n">ati_ixp4x0_rev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">d</span>  <span class="o">&lt;</span> <span class="mh">0x82</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* base address */</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x14</span><span class="p">,</span> <span class="mh">0xfed00000</span><span class="p">);</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x14</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>

	<span class="cm">/* enable interrupt */</span>
	<span class="n">outb</span><span class="p">(</span><span class="mh">0x72</span><span class="p">,</span> <span class="mh">0xcd6</span><span class="p">);</span> <span class="n">b</span> <span class="o">=</span> <span class="n">inb</span><span class="p">(</span><span class="mh">0xcd7</span><span class="p">);</span>
	<span class="n">b</span> <span class="o">|=</span> <span class="mh">0x1</span><span class="p">;</span>
	<span class="n">outb</span><span class="p">(</span><span class="mh">0x72</span><span class="p">,</span> <span class="mh">0xcd6</span><span class="p">);</span> <span class="n">outb</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="mh">0xcd7</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="mh">0x72</span><span class="p">,</span> <span class="mh">0xcd6</span><span class="p">);</span> <span class="n">b</span> <span class="o">=</span> <span class="n">inb</span><span class="p">(</span><span class="mh">0xcd7</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">b</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x64</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">d</span><span class="p">);</span>
	<span class="n">d</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">);</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x64</span><span class="p">,</span> <span class="n">d</span><span class="p">);</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x64</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">d</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">d</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">)))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">force_hpet_address</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">force_hpet_resume_type</span> <span class="o">=</span> <span class="n">ATI_FORCE_HPET_RESUME</span><span class="p">;</span>
	<span class="n">dev_printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Force enabled HPET at 0x%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		   <span class="n">force_hpet_address</span><span class="p">);</span>
	<span class="n">cached_dev</span> <span class="o">=</span> <span class="n">dev</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_ATI</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_ATI_IXP400_SMBUS</span><span class="p">,</span>
			 <span class="n">ati_force_enable_hpet</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Undocumented chipset feature taken from LinuxBIOS.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">nvidia_force_hpet_resume</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">cached_dev</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="mh">0xfed00001</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;Force enabled HPET at resume</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">nvidia_force_enable_hpet</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">uninitialized_var</span><span class="p">(</span><span class="n">val</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">hpet_address</span> <span class="o">||</span> <span class="n">force_hpet_address</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">hpet_force_user</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">hpet_print_force_info</span><span class="p">();</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="mh">0xfed00001</span><span class="p">);</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="n">force_hpet_address</span> <span class="o">=</span> <span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0xfffffffe</span><span class="p">;</span>
	<span class="n">force_hpet_resume_type</span> <span class="o">=</span> <span class="n">NVIDIA_FORCE_HPET_RESUME</span><span class="p">;</span>
	<span class="n">dev_printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Force enabled HPET at 0x%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">force_hpet_address</span><span class="p">);</span>
	<span class="n">cached_dev</span> <span class="o">=</span> <span class="n">dev</span><span class="p">;</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* ISA Bridges */</span>
<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_NVIDIA</span><span class="p">,</span> <span class="mh">0x0050</span><span class="p">,</span>
			<span class="n">nvidia_force_enable_hpet</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_NVIDIA</span><span class="p">,</span> <span class="mh">0x0051</span><span class="p">,</span>
			<span class="n">nvidia_force_enable_hpet</span><span class="p">);</span>

<span class="cm">/* LPC bridges */</span>
<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_NVIDIA</span><span class="p">,</span> <span class="mh">0x0260</span><span class="p">,</span>
			<span class="n">nvidia_force_enable_hpet</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_NVIDIA</span><span class="p">,</span> <span class="mh">0x0360</span><span class="p">,</span>
			<span class="n">nvidia_force_enable_hpet</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_NVIDIA</span><span class="p">,</span> <span class="mh">0x0361</span><span class="p">,</span>
			<span class="n">nvidia_force_enable_hpet</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_NVIDIA</span><span class="p">,</span> <span class="mh">0x0362</span><span class="p">,</span>
			<span class="n">nvidia_force_enable_hpet</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_NVIDIA</span><span class="p">,</span> <span class="mh">0x0363</span><span class="p">,</span>
			<span class="n">nvidia_force_enable_hpet</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_NVIDIA</span><span class="p">,</span> <span class="mh">0x0364</span><span class="p">,</span>
			<span class="n">nvidia_force_enable_hpet</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_NVIDIA</span><span class="p">,</span> <span class="mh">0x0365</span><span class="p">,</span>
			<span class="n">nvidia_force_enable_hpet</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_NVIDIA</span><span class="p">,</span> <span class="mh">0x0366</span><span class="p">,</span>
			<span class="n">nvidia_force_enable_hpet</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_NVIDIA</span><span class="p">,</span> <span class="mh">0x0367</span><span class="p">,</span>
			<span class="n">nvidia_force_enable_hpet</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">force_hpet_resume</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">force_hpet_resume_type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ICH_FORCE_HPET_RESUME</span>:
		<span class="n">ich_force_hpet_resume</span><span class="p">();</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OLD_ICH_FORCE_HPET_RESUME</span>:
		<span class="n">old_ich_force_hpet_resume</span><span class="p">();</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">VT8237_FORCE_HPET_RESUME</span>:
		<span class="n">vt8237_force_hpet_resume</span><span class="p">();</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">NVIDIA_FORCE_HPET_RESUME</span>:
		<span class="n">nvidia_force_hpet_resume</span><span class="p">();</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ATI_FORCE_HPET_RESUME</span>:
		<span class="n">ati_force_hpet_resume</span><span class="p">();</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * HPET MSI on some boards (ATI SB700/SB800) has side effect on</span>
<span class="cm"> * floppy DMA. Disable HPET MSI on such platforms.</span>
<span class="cm"> * See erratum #27 (Misinterpreted MSI Requests May Result in</span>
<span class="cm"> * Corrupted LPC DMA Data) in AMD Publication #46837,</span>
<span class="cm"> * &quot;SB700 Family Product Errata&quot;, Rev. 1.0, March 2010.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">force_disable_hpet_msi</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">unused</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">hpet_msi_disable</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_ATI</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_ATI_SBX00_SMBUS</span><span class="p">,</span>
			 <span class="n">force_disable_hpet_msi</span><span class="p">);</span>

<span class="cp">#endif</span>

<span class="cp">#if defined(CONFIG_PCI) &amp;&amp; defined(CONFIG_NUMA)</span>
<span class="cm">/* Set correct numa_node information for AMD NB functions */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">quirk_amd_nb_node</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">nb_ht</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">node</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">devfn</span> <span class="o">=</span> <span class="n">PCI_DEVFN</span><span class="p">(</span><span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">nb_ht</span> <span class="o">=</span> <span class="n">pci_get_slot</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nb_ht</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">nb_ht</span><span class="p">,</span> <span class="mh">0x60</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="n">node</span> <span class="o">=</span> <span class="n">val</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * Some hardware may return an invalid node ID,</span>
<span class="cm">	 * so check it first:</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">node_online</span><span class="p">(</span><span class="n">node</span><span class="p">))</span>
		<span class="n">set_dev_node</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">node</span><span class="p">);</span>
	<span class="n">pci_dev_put</span><span class="p">(</span><span class="n">nb_ht</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">DECLARE_PCI_FIXUP_FINAL</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_AMD</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_AMD_K8_NB</span><span class="p">,</span>
			<span class="n">quirk_amd_nb_node</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_FINAL</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_AMD</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_AMD_K8_NB_ADDRMAP</span><span class="p">,</span>
			<span class="n">quirk_amd_nb_node</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_FINAL</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_AMD</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_AMD_K8_NB_MEMCTL</span><span class="p">,</span>
			<span class="n">quirk_amd_nb_node</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_FINAL</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_AMD</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_AMD_K8_NB_MISC</span><span class="p">,</span>
			<span class="n">quirk_amd_nb_node</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_FINAL</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_AMD</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_AMD_10H_NB_HT</span><span class="p">,</span>
			<span class="n">quirk_amd_nb_node</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_FINAL</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_AMD</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_AMD_10H_NB_MAP</span><span class="p">,</span>
			<span class="n">quirk_amd_nb_node</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_FINAL</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_AMD</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_AMD_10H_NB_DRAM</span><span class="p">,</span>
			<span class="n">quirk_amd_nb_node</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_FINAL</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_AMD</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_AMD_10H_NB_MISC</span><span class="p">,</span>
			<span class="n">quirk_amd_nb_node</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_FINAL</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_AMD</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_AMD_10H_NB_LINK</span><span class="p">,</span>
			<span class="n">quirk_amd_nb_node</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_FINAL</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_AMD</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_AMD_15H_NB_F0</span><span class="p">,</span>
			<span class="n">quirk_amd_nb_node</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_FINAL</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_AMD</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_AMD_15H_NB_F1</span><span class="p">,</span>
			<span class="n">quirk_amd_nb_node</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_FINAL</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_AMD</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_AMD_15H_NB_F2</span><span class="p">,</span>
			<span class="n">quirk_amd_nb_node</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_FINAL</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_AMD</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_AMD_15H_NB_F3</span><span class="p">,</span>
			<span class="n">quirk_amd_nb_node</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_FINAL</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_AMD</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_AMD_15H_NB_F4</span><span class="p">,</span>
			<span class="n">quirk_amd_nb_node</span><span class="p">);</span>
<span class="n">DECLARE_PCI_FIXUP_FINAL</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_AMD</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_AMD_15H_NB_F5</span><span class="p">,</span>
			<span class="n">quirk_amd_nb_node</span><span class="p">);</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
