//Verilog generated by VPR  from post-place-and-route implementation
module fabric_FullAdder32 (
    input \$iopadmap$cin ,
    input \$iopadmap$b[0] ,
    input \$iopadmap$b[1] ,
    input \$iopadmap$b[2] ,
    input \$iopadmap$b[3] ,
    input \$iopadmap$b[4] ,
    input \$iopadmap$b[5] ,
    input \$iopadmap$b[6] ,
    input \$iopadmap$b[7] ,
    input \$iopadmap$b[8] ,
    input \$iopadmap$b[9] ,
    input \$iopadmap$b[10] ,
    input \$iopadmap$b[11] ,
    input \$iopadmap$b[12] ,
    input \$iopadmap$b[13] ,
    input \$iopadmap$b[14] ,
    input \$iopadmap$b[15] ,
    input \$iopadmap$b[16] ,
    input \$iopadmap$b[17] ,
    input \$iopadmap$b[18] ,
    input \$iopadmap$b[19] ,
    input \$iopadmap$b[20] ,
    input \$iopadmap$b[21] ,
    input \$iopadmap$b[22] ,
    input \$iopadmap$b[23] ,
    input \$iopadmap$b[24] ,
    input \$iopadmap$b[25] ,
    input \$iopadmap$b[26] ,
    input \$iopadmap$b[27] ,
    input \$iopadmap$b[28] ,
    input \$iopadmap$b[29] ,
    input \$iopadmap$b[30] ,
    input \$iopadmap$b[31] ,
    input \$iopadmap$a[0] ,
    input \$iopadmap$a[1] ,
    input \$iopadmap$a[2] ,
    input \$iopadmap$a[3] ,
    input \$iopadmap$a[4] ,
    input \$iopadmap$a[5] ,
    input \$iopadmap$a[6] ,
    input \$iopadmap$a[7] ,
    input \$iopadmap$a[8] ,
    input \$iopadmap$a[9] ,
    input \$iopadmap$a[10] ,
    input \$iopadmap$a[11] ,
    input \$iopadmap$a[12] ,
    input \$iopadmap$a[13] ,
    input \$iopadmap$a[14] ,
    input \$iopadmap$a[15] ,
    input \$iopadmap$a[16] ,
    input \$iopadmap$a[17] ,
    input \$iopadmap$a[18] ,
    input \$iopadmap$a[19] ,
    input \$iopadmap$a[20] ,
    input \$iopadmap$a[21] ,
    input \$iopadmap$a[22] ,
    input \$iopadmap$a[23] ,
    input \$iopadmap$a[24] ,
    input \$iopadmap$a[25] ,
    input \$iopadmap$a[26] ,
    input \$iopadmap$a[27] ,
    input \$iopadmap$a[28] ,
    input \$iopadmap$a[29] ,
    input \$iopadmap$a[30] ,
    input \$iopadmap$a[31] ,
    output \$iopadmap$sum[20] ,
    output \$iopadmap$sum[23] ,
    output \$iopadmap$sum[9] ,
    output \$iopadmap$sum[21] ,
    output \$iopadmap$sum[25] ,
    output \$iopadmap$sum[24] ,
    output \$iopadmap$sum[14] ,
    output \$iopadmap$sum[27] ,
    output \$iopadmap$sum[16] ,
    output \$iopadmap$sum[26] ,
    output \$iopadmap$sum[28] ,
    output \$iopadmap$sum[30] ,
    output \$iopadmap$cout ,
    output \$iopadmap$sum[15] ,
    output \$iopadmap$sum[18] ,
    output \$iopadmap$sum[17] ,
    output \$iopadmap$sum[12] ,
    output \$iopadmap$sum[29] ,
    output \$iopadmap$sum[31] ,
    output \$iopadmap$sum[7] ,
    output \$iopadmap$sum[5] ,
    output \$iopadmap$sum[8] ,
    output \$iopadmap$sum[19] ,
    output \$iopadmap$sum[6] ,
    output \$iopadmap$sum[10] ,
    output \$iopadmap$sum[22] ,
    output \$iopadmap$sum[11] ,
    output \$iopadmap$sum[13] ,
    output \$iopadmap$sum[2] ,
    output \$iopadmap$sum[3] ,
    output \$iopadmap$sum[4] ,
    output \$iopadmap$sum[0] ,
    output \$iopadmap$sum[1] 
);

    //Wires
    wire \$iopadmap$cin_output_0_0 ;
    wire \$iopadmap$b[0]_output_0_0 ;
    wire \$iopadmap$b[1]_output_0_0 ;
    wire \$iopadmap$b[2]_output_0_0 ;
    wire \$iopadmap$b[3]_output_0_0 ;
    wire \$iopadmap$b[4]_output_0_0 ;
    wire \$iopadmap$b[5]_output_0_0 ;
    wire \$iopadmap$b[6]_output_0_0 ;
    wire \$iopadmap$b[7]_output_0_0 ;
    wire \$iopadmap$b[8]_output_0_0 ;
    wire \$iopadmap$b[9]_output_0_0 ;
    wire \$iopadmap$b[10]_output_0_0 ;
    wire \$iopadmap$b[11]_output_0_0 ;
    wire \$iopadmap$b[12]_output_0_0 ;
    wire \$iopadmap$b[13]_output_0_0 ;
    wire \$iopadmap$b[14]_output_0_0 ;
    wire \$iopadmap$b[15]_output_0_0 ;
    wire \$iopadmap$b[16]_output_0_0 ;
    wire \$iopadmap$b[17]_output_0_0 ;
    wire \$iopadmap$b[18]_output_0_0 ;
    wire \$iopadmap$b[19]_output_0_0 ;
    wire \$iopadmap$b[20]_output_0_0 ;
    wire \$iopadmap$b[21]_output_0_0 ;
    wire \$iopadmap$b[22]_output_0_0 ;
    wire \$iopadmap$b[23]_output_0_0 ;
    wire \$iopadmap$b[24]_output_0_0 ;
    wire \$iopadmap$b[25]_output_0_0 ;
    wire \$iopadmap$b[26]_output_0_0 ;
    wire \$iopadmap$b[27]_output_0_0 ;
    wire \$iopadmap$b[28]_output_0_0 ;
    wire \$iopadmap$b[29]_output_0_0 ;
    wire \$iopadmap$b[30]_output_0_0 ;
    wire \$iopadmap$b[31]_output_0_0 ;
    wire \$iopadmap$a[0]_output_0_0 ;
    wire \$iopadmap$a[1]_output_0_0 ;
    wire \$iopadmap$a[2]_output_0_0 ;
    wire \$iopadmap$a[3]_output_0_0 ;
    wire \$iopadmap$a[4]_output_0_0 ;
    wire \$iopadmap$a[5]_output_0_0 ;
    wire \$iopadmap$a[6]_output_0_0 ;
    wire \$iopadmap$a[7]_output_0_0 ;
    wire \$iopadmap$a[8]_output_0_0 ;
    wire \$iopadmap$a[9]_output_0_0 ;
    wire \$iopadmap$a[10]_output_0_0 ;
    wire \$iopadmap$a[11]_output_0_0 ;
    wire \$iopadmap$a[12]_output_0_0 ;
    wire \$iopadmap$a[13]_output_0_0 ;
    wire \$iopadmap$a[14]_output_0_0 ;
    wire \$iopadmap$a[15]_output_0_0 ;
    wire \$iopadmap$a[16]_output_0_0 ;
    wire \$iopadmap$a[17]_output_0_0 ;
    wire \$iopadmap$a[18]_output_0_0 ;
    wire \$iopadmap$a[19]_output_0_0 ;
    wire \$iopadmap$a[20]_output_0_0 ;
    wire \$iopadmap$a[21]_output_0_0 ;
    wire \$iopadmap$a[22]_output_0_0 ;
    wire \$iopadmap$a[23]_output_0_0 ;
    wire \$iopadmap$a[24]_output_0_0 ;
    wire \$iopadmap$a[25]_output_0_0 ;
    wire \$iopadmap$a[26]_output_0_0 ;
    wire \$iopadmap$a[27]_output_0_0 ;
    wire \$iopadmap$a[28]_output_0_0 ;
    wire \$iopadmap$a[29]_output_0_0 ;
    wire \$iopadmap$a[30]_output_0_0 ;
    wire \$iopadmap$a[31]_output_0_0 ;
    wire \lut_$iopadmap$sum[0]_output_0_0 ;
    wire \lut_$iopadmap$sum[1]_output_0_0 ;
    wire \lut_$iopadmap$sum[2]_output_0_0 ;
    wire \lut_$iopadmap$sum[3]_output_0_0 ;
    wire \lut_$iopadmap$sum[4]_output_0_0 ;
    wire \lut_$iopadmap$sum[5]_output_0_0 ;
    wire \lut_$iopadmap$sum[6]_output_0_0 ;
    wire \lut_$iopadmap$sum[7]_output_0_0 ;
    wire \lut_$iopadmap$sum[8]_output_0_0 ;
    wire \lut_$iopadmap$sum[9]_output_0_0 ;
    wire \lut_$iopadmap$sum[10]_output_0_0 ;
    wire \lut_$iopadmap$sum[11]_output_0_0 ;
    wire \lut_$iopadmap$sum[12]_output_0_0 ;
    wire \lut_$iopadmap$sum[13]_output_0_0 ;
    wire \lut_$iopadmap$sum[14]_output_0_0 ;
    wire \lut_$iopadmap$sum[15]_output_0_0 ;
    wire \lut_$iopadmap$sum[16]_output_0_0 ;
    wire \lut_$iopadmap$sum[17]_output_0_0 ;
    wire \lut_$iopadmap$sum[18]_output_0_0 ;
    wire \lut_$iopadmap$sum[19]_output_0_0 ;
    wire \lut_$iopadmap$sum[20]_output_0_0 ;
    wire \lut_$iopadmap$sum[21]_output_0_0 ;
    wire \lut_$iopadmap$sum[22]_output_0_0 ;
    wire \lut_$iopadmap$sum[23]_output_0_0 ;
    wire \lut_$iopadmap$sum[24]_output_0_0 ;
    wire \lut_$iopadmap$sum[25]_output_0_0 ;
    wire \lut_$iopadmap$sum[26]_output_0_0 ;
    wire \lut_$iopadmap$sum[27]_output_0_0 ;
    wire \lut_$iopadmap$sum[28]_output_0_0 ;
    wire \lut_$iopadmap$sum[29]_output_0_0 ;
    wire \lut_$iopadmap$sum[30]_output_0_0 ;
    wire \lut_$iopadmap$sum[31]_output_0_0 ;
    wire \lut_$iopadmap$cout_output_0_0 ;
    wire \lut_$abc$4980$new_new_n100___output_0_0 ;
    wire \lut_$abc$4980$new_new_n101___output_0_0 ;
    wire \lut_$abc$4980$new_new_n102___output_0_0 ;
    wire \lut_$abc$4980$new_new_n103___output_0_0 ;
    wire \lut_$abc$4980$new_new_n104___output_0_0 ;
    wire \lut_$abc$4980$new_new_n105___output_0_0 ;
    wire \lut_$abc$4980$new_new_n106___output_0_0 ;
    wire \lut_$abc$4980$new_new_n107___output_0_0 ;
    wire \lut_$abc$4980$new_new_n108___output_0_0 ;
    wire \lut_$abc$4980$new_new_n109___output_0_0 ;
    wire \lut_$abc$4980$new_new_n110___output_0_0 ;
    wire \lut_$abc$4980$new_new_n111___output_0_0 ;
    wire \lut_$abc$4980$new_new_n112___output_0_0 ;
    wire \lut_$abc$4980$new_new_n113___output_0_0 ;
    wire \lut_$abc$4980$new_new_n114___output_0_0 ;
    wire \lut_$abc$4980$new_new_n115___output_0_0 ;
    wire \lut_$abc$4980$new_new_n116___output_0_0 ;
    wire \lut_$abc$4980$new_new_n117___output_0_0 ;
    wire \lut_$abc$4980$new_new_n118___output_0_0 ;
    wire \lut_$abc$4980$new_new_n119___output_0_0 ;
    wire \lut_$abc$4980$new_new_n120___output_0_0 ;
    wire \lut_$abc$4980$new_new_n121___output_0_0 ;
    wire \lut_$abc$4980$new_new_n122___output_0_0 ;
    wire \lut_$abc$4980$new_new_n123___output_0_0 ;
    wire \lut_$abc$4980$new_new_n125___output_0_0 ;
    wire \lut_$abc$4980$new_new_n127___output_0_0 ;
    wire \lut_$abc$4980$new_new_n128___output_0_0 ;
    wire \lut_$abc$4980$new_new_n130___output_0_0 ;
    wire \lut_$abc$4980$new_new_n133___output_0_0 ;
    wire \lut_$abc$4980$new_new_n134___output_0_0 ;
    wire \lut_$abc$4980$new_new_n138___output_0_0 ;
    wire \lut_$abc$4980$new_new_n141___output_0_0 ;
    wire \lut_$abc$4980$new_new_n143___output_0_0 ;
    wire \lut_$abc$4980$new_new_n146___output_0_0 ;
    wire \lut_$abc$4980$new_new_n149___output_0_0 ;
    wire \lut_$abc$4980$new_new_n157___output_0_0 ;
    wire \lut_$abc$4980$new_new_n160___output_0_0 ;
    wire \lut_$abc$4980$new_new_n101___input_0_0 ;
    wire \lut_$abc$4980$new_new_n141___input_0_0 ;
    wire \lut_$iopadmap$sum[1]_input_0_0 ;
    wire \lut_$iopadmap$sum[0]_input_0_0 ;
    wire \lut_$abc$4980$new_new_n101___input_0_1 ;
    wire \lut_$abc$4980$new_new_n141___input_0_1 ;
    wire \lut_$iopadmap$sum[1]_input_0_4 ;
    wire \lut_$iopadmap$sum[0]_input_0_4 ;
    wire \lut_$abc$4980$new_new_n141___input_0_4 ;
    wire \lut_$abc$4980$new_new_n102___input_0_0 ;
    wire \lut_$abc$4980$new_new_n104___input_0_2 ;
    wire \lut_$iopadmap$sum[1]_input_0_1 ;
    wire \lut_$abc$4980$new_new_n102___input_0_3 ;
    wire \lut_$abc$4980$new_new_n104___input_0_3 ;
    wire \lut_$iopadmap$sum[3]_input_0_4 ;
    wire \lut_$iopadmap$sum[2]_input_0_4 ;
    wire \lut_$abc$4980$new_new_n102___input_0_5 ;
    wire \lut_$abc$4980$new_new_n104___input_0_5 ;
    wire \lut_$iopadmap$sum[3]_input_0_0 ;
    wire \lut_$abc$4980$new_new_n103___input_0_2 ;
    wire \lut_$abc$4980$new_new_n105___input_0_4 ;
    wire \lut_$abc$4980$new_new_n149___input_0_1 ;
    wire \lut_$iopadmap$sum[4]_input_0_1 ;
    wire \lut_$abc$4980$new_new_n103___input_0_0 ;
    wire \lut_$abc$4980$new_new_n105___input_0_0 ;
    wire \lut_$iopadmap$sum[5]_input_0_4 ;
    wire \lut_$iopadmap$sum[6]_input_0_0 ;
    wire \lut_$abc$4980$new_new_n103___input_0_3 ;
    wire \lut_$abc$4980$new_new_n105___input_0_1 ;
    wire \lut_$iopadmap$sum[6]_input_0_1 ;
    wire \lut_$abc$4980$new_new_n111___input_0_1 ;
    wire \lut_$abc$4980$new_new_n106___input_0_2 ;
    wire \lut_$iopadmap$sum[8]_input_0_2 ;
    wire \lut_$iopadmap$sum[7]_input_0_2 ;
    wire \lut_$abc$4980$new_new_n111___input_0_2 ;
    wire \lut_$abc$4980$new_new_n106___input_0_1 ;
    wire \lut_$iopadmap$sum[9]_input_0_2 ;
    wire \lut_$iopadmap$sum[8]_input_0_4 ;
    wire \lut_$abc$4980$new_new_n111___input_0_5 ;
    wire \lut_$abc$4980$new_new_n106___input_0_0 ;
    wire \lut_$iopadmap$sum[9]_input_0_1 ;
    wire \lut_$abc$4980$new_new_n114___input_0_2 ;
    wire \lut_$abc$4980$new_new_n110___input_0_4 ;
    wire \lut_$iopadmap$sum[10]_input_0_0 ;
    wire \lut_$iopadmap$sum[11]_input_0_5 ;
    wire \lut_$abc$4980$new_new_n114___input_0_4 ;
    wire \lut_$abc$4980$new_new_n110___input_0_0 ;
    wire \lut_$iopadmap$sum[12]_input_0_4 ;
    wire \lut_$iopadmap$sum[11]_input_0_2 ;
    wire \lut_$abc$4980$new_new_n114___input_0_1 ;
    wire \lut_$abc$4980$new_new_n110___input_0_3 ;
    wire \lut_$iopadmap$sum[12]_input_0_1 ;
    wire \lut_$abc$4980$new_new_n160___input_0_0 ;
    wire \lut_$abc$4980$new_new_n113___input_0_5 ;
    wire \lut_$abc$4980$new_new_n109___input_0_5 ;
    wire \lut_$iopadmap$sum[13]_input_0_3 ;
    wire \lut_$iopadmap$sum[14]_input_0_1 ;
    wire \lut_$iopadmap$sum[15]_input_0_1 ;
    wire \lut_$abc$4980$new_new_n113___input_0_0 ;
    wire \lut_$abc$4980$new_new_n109___input_0_4 ;
    wire \lut_$iopadmap$sum[15]_input_0_4 ;
    wire \lut_$abc$4980$new_new_n113___input_0_4 ;
    wire \lut_$abc$4980$new_new_n109___input_0_2 ;
    wire \lut_$abc$4980$new_new_n108___input_0_1 ;
    wire \lut_$abc$4980$new_new_n115___input_0_1 ;
    wire \lut_$iopadmap$sum[16]_input_0_4 ;
    wire \lut_$iopadmap$sum[17]_input_0_4 ;
    wire \lut_$iopadmap$sum[18]_input_0_4 ;
    wire \lut_$abc$4980$new_new_n108___input_0_5 ;
    wire \lut_$abc$4980$new_new_n115___input_0_3 ;
    wire \lut_$iopadmap$sum[17]_input_0_3 ;
    wire \lut_$iopadmap$sum[18]_input_0_3 ;
    wire \lut_$abc$4980$new_new_n108___input_0_0 ;
    wire \lut_$abc$4980$new_new_n115___input_0_2 ;
    wire \lut_$abc$4980$new_new_n157___input_0_2 ;
    wire \lut_$iopadmap$sum[19]_input_0_0 ;
    wire \lut_$abc$4980$new_new_n128___input_0_0 ;
    wire \lut_$abc$4980$new_new_n119___input_0_1 ;
    wire \lut_$abc$4980$new_new_n116___input_0_5 ;
    wire \lut_$iopadmap$sum[21]_input_0_2 ;
    wire \lut_$iopadmap$sum[20]_input_0_2 ;
    wire \lut_$abc$4980$new_new_n119___input_0_0 ;
    wire \lut_$abc$4980$new_new_n116___input_0_2 ;
    wire \lut_$iopadmap$sum[21]_input_0_3 ;
    wire \lut_$abc$4980$new_new_n119___input_0_4 ;
    wire \lut_$abc$4980$new_new_n116___input_0_0 ;
    wire \lut_$abc$4980$new_new_n125___input_0_0 ;
    wire \lut_$abc$4980$new_new_n118___input_0_1 ;
    wire \lut_$iopadmap$sum[22]_input_0_3 ;
    wire \lut_$abc$4980$new_new_n120___input_0_1 ;
    wire \lut_$iopadmap$sum[24]_input_0_1 ;
    wire \lut_$iopadmap$sum[23]_input_0_1 ;
    wire \lut_$abc$4980$new_new_n118___input_0_3 ;
    wire \lut_$abc$4980$new_new_n120___input_0_3 ;
    wire \lut_$iopadmap$sum[24]_input_0_3 ;
    wire \lut_$abc$4980$new_new_n118___input_0_4 ;
    wire \lut_$abc$4980$new_new_n120___input_0_0 ;
    wire \lut_$iopadmap$sum[26]_input_0_0 ;
    wire \lut_$iopadmap$sum[25]_input_0_0 ;
    wire \lut_$iopadmap$sum[27]_input_0_0 ;
    wire \lut_$abc$4980$new_new_n122___input_0_2 ;
    wire \lut_$abc$4980$new_new_n100___input_0_1 ;
    wire \lut_$iopadmap$sum[26]_input_0_2 ;
    wire \lut_$iopadmap$sum[27]_input_0_3 ;
    wire \lut_$abc$4980$new_new_n122___input_0_3 ;
    wire \lut_$abc$4980$new_new_n100___input_0_4 ;
    wire \lut_$abc$4980$new_new_n122___input_0_5 ;
    wire \lut_$abc$4980$new_new_n130___input_0_0 ;
    wire \lut_$abc$4980$new_new_n100___input_0_2 ;
    wire \lut_$iopadmap$sum[28]_input_0_0 ;
    wire \lut_$iopadmap$sum[29]_input_0_0 ;
    wire \lut_$abc$4980$new_new_n134___input_0_4 ;
    wire \lut_$abc$4980$new_new_n133___input_0_4 ;
    wire \lut_$abc$4980$new_new_n123___input_0_1 ;
    wire \lut_$abc$4980$new_new_n133___input_0_1 ;
    wire \lut_$iopadmap$cout_input_0_4 ;
    wire \lut_$iopadmap$sum[30]_input_0_4 ;
    wire \lut_$iopadmap$sum[31]_input_0_2 ;
    wire \lut_$abc$4980$new_new_n138___input_0_2 ;
    wire \lut_$abc$4980$new_new_n101___input_0_3 ;
    wire \lut_$abc$4980$new_new_n141___input_0_3 ;
    wire \lut_$iopadmap$sum[1]_input_0_2 ;
    wire \lut_$iopadmap$sum[0]_input_0_2 ;
    wire \lut_$abc$4980$new_new_n141___input_0_2 ;
    wire \lut_$abc$4980$new_new_n102___input_0_1 ;
    wire \lut_$abc$4980$new_new_n104___input_0_1 ;
    wire \lut_$iopadmap$sum[1]_input_0_3 ;
    wire \lut_$abc$4980$new_new_n102___input_0_2 ;
    wire \lut_$abc$4980$new_new_n104___input_0_4 ;
    wire \lut_$iopadmap$sum[3]_input_0_1 ;
    wire \lut_$iopadmap$sum[2]_input_0_1 ;
    wire \lut_$abc$4980$new_new_n102___input_0_4 ;
    wire \lut_$abc$4980$new_new_n104___input_0_0 ;
    wire \lut_$iopadmap$sum[3]_input_0_2 ;
    wire \lut_$abc$4980$new_new_n103___input_0_1 ;
    wire \lut_$abc$4980$new_new_n105___input_0_2 ;
    wire \lut_$abc$4980$new_new_n149___input_0_4 ;
    wire \lut_$iopadmap$sum[4]_input_0_4 ;
    wire \lut_$abc$4980$new_new_n103___input_0_5 ;
    wire \lut_$abc$4980$new_new_n105___input_0_5 ;
    wire \lut_$iopadmap$sum[5]_input_0_1 ;
    wire \lut_$iopadmap$sum[6]_input_0_3 ;
    wire \lut_$abc$4980$new_new_n103___input_0_4 ;
    wire \lut_$abc$4980$new_new_n105___input_0_3 ;
    wire \lut_$iopadmap$sum[6]_input_0_2 ;
    wire \lut_$abc$4980$new_new_n111___input_0_3 ;
    wire \lut_$abc$4980$new_new_n106___input_0_5 ;
    wire \lut_$iopadmap$sum[8]_input_0_0 ;
    wire \lut_$iopadmap$sum[7]_input_0_0 ;
    wire \lut_$abc$4980$new_new_n111___input_0_0 ;
    wire \lut_$abc$4980$new_new_n106___input_0_3 ;
    wire \lut_$iopadmap$sum[9]_input_0_4 ;
    wire \lut_$iopadmap$sum[8]_input_0_3 ;
    wire \lut_$abc$4980$new_new_n111___input_0_4 ;
    wire \lut_$abc$4980$new_new_n106___input_0_4 ;
    wire \lut_$iopadmap$sum[9]_input_0_3 ;
    wire \lut_$abc$4980$new_new_n114___input_0_3 ;
    wire \lut_$abc$4980$new_new_n110___input_0_5 ;
    wire \lut_$iopadmap$sum[10]_input_0_1 ;
    wire \lut_$iopadmap$sum[11]_input_0_0 ;
    wire \lut_$abc$4980$new_new_n114___input_0_5 ;
    wire \lut_$abc$4980$new_new_n110___input_0_1 ;
    wire \lut_$iopadmap$sum[12]_input_0_0 ;
    wire \lut_$iopadmap$sum[11]_input_0_4 ;
    wire \lut_$abc$4980$new_new_n114___input_0_0 ;
    wire \lut_$abc$4980$new_new_n110___input_0_2 ;
    wire \lut_$iopadmap$sum[12]_input_0_3 ;
    wire \lut_$abc$4980$new_new_n160___input_0_1 ;
    wire \lut_$abc$4980$new_new_n113___input_0_3 ;
    wire \lut_$abc$4980$new_new_n109___input_0_3 ;
    wire \lut_$iopadmap$sum[13]_input_0_5 ;
    wire \lut_$iopadmap$sum[14]_input_0_0 ;
    wire \lut_$iopadmap$sum[15]_input_0_0 ;
    wire \lut_$abc$4980$new_new_n113___input_0_1 ;
    wire \lut_$abc$4980$new_new_n109___input_0_1 ;
    wire \lut_$iopadmap$sum[15]_input_0_3 ;
    wire \lut_$abc$4980$new_new_n113___input_0_2 ;
    wire \lut_$abc$4980$new_new_n109___input_0_0 ;
    wire \lut_$abc$4980$new_new_n108___input_0_2 ;
    wire \lut_$abc$4980$new_new_n115___input_0_4 ;
    wire \lut_$iopadmap$sum[16]_input_0_1 ;
    wire \lut_$iopadmap$sum[17]_input_0_1 ;
    wire \lut_$iopadmap$sum[18]_input_0_1 ;
    wire \lut_$abc$4980$new_new_n108___input_0_4 ;
    wire \lut_$abc$4980$new_new_n115___input_0_0 ;
    wire \lut_$iopadmap$sum[17]_input_0_0 ;
    wire \lut_$iopadmap$sum[18]_input_0_2 ;
    wire \lut_$abc$4980$new_new_n108___input_0_3 ;
    wire \lut_$abc$4980$new_new_n115___input_0_5 ;
    wire \lut_$abc$4980$new_new_n157___input_0_3 ;
    wire \lut_$iopadmap$sum[19]_input_0_3 ;
    wire \lut_$abc$4980$new_new_n128___input_0_3 ;
    wire \lut_$abc$4980$new_new_n119___input_0_5 ;
    wire \lut_$abc$4980$new_new_n116___input_0_1 ;
    wire \lut_$iopadmap$sum[21]_input_0_0 ;
    wire \lut_$iopadmap$sum[20]_input_0_0 ;
    wire \lut_$abc$4980$new_new_n119___input_0_2 ;
    wire \lut_$abc$4980$new_new_n116___input_0_4 ;
    wire \lut_$iopadmap$sum[21]_input_0_4 ;
    wire \lut_$abc$4980$new_new_n119___input_0_3 ;
    wire \lut_$abc$4980$new_new_n116___input_0_3 ;
    wire \lut_$abc$4980$new_new_n125___input_0_1 ;
    wire \lut_$abc$4980$new_new_n118___input_0_0 ;
    wire \lut_$iopadmap$sum[22]_input_0_2 ;
    wire \lut_$abc$4980$new_new_n120___input_0_4 ;
    wire \lut_$iopadmap$sum[24]_input_0_2 ;
    wire \lut_$iopadmap$sum[23]_input_0_2 ;
    wire \lut_$abc$4980$new_new_n118___input_0_2 ;
    wire \lut_$abc$4980$new_new_n120___input_0_5 ;
    wire \lut_$iopadmap$sum[24]_input_0_0 ;
    wire \lut_$abc$4980$new_new_n118___input_0_5 ;
    wire \lut_$abc$4980$new_new_n120___input_0_2 ;
    wire \lut_$iopadmap$sum[26]_input_0_4 ;
    wire \lut_$iopadmap$sum[25]_input_0_4 ;
    wire \lut_$iopadmap$sum[27]_input_0_2 ;
    wire \lut_$abc$4980$new_new_n122___input_0_0 ;
    wire \lut_$abc$4980$new_new_n100___input_0_5 ;
    wire \lut_$iopadmap$sum[26]_input_0_3 ;
    wire \lut_$iopadmap$sum[27]_input_0_4 ;
    wire \lut_$abc$4980$new_new_n122___input_0_1 ;
    wire \lut_$abc$4980$new_new_n100___input_0_0 ;
    wire \lut_$abc$4980$new_new_n122___input_0_4 ;
    wire \lut_$abc$4980$new_new_n130___input_0_3 ;
    wire \lut_$abc$4980$new_new_n100___input_0_3 ;
    wire \lut_$iopadmap$sum[28]_input_0_3 ;
    wire \lut_$iopadmap$sum[29]_input_0_3 ;
    wire \lut_$abc$4980$new_new_n134___input_0_0 ;
    wire \lut_$abc$4980$new_new_n133___input_0_2 ;
    wire \lut_$abc$4980$new_new_n123___input_0_0 ;
    wire \lut_$abc$4980$new_new_n133___input_0_0 ;
    wire \lut_$iopadmap$cout_input_0_0 ;
    wire \lut_$iopadmap$sum[30]_input_0_0 ;
    wire \lut_$iopadmap$sum[31]_input_0_5 ;
    wire \lut_$abc$4980$new_new_n138___input_0_4 ;
    wire \$iopadmap$sum[0]_input_0_0 ;
    wire \$iopadmap$sum[1]_input_0_0 ;
    wire \$iopadmap$sum[2]_input_0_0 ;
    wire \$iopadmap$sum[3]_input_0_0 ;
    wire \$iopadmap$sum[4]_input_0_0 ;
    wire \$iopadmap$sum[5]_input_0_0 ;
    wire \$iopadmap$sum[6]_input_0_0 ;
    wire \$iopadmap$sum[7]_input_0_0 ;
    wire \lut_$iopadmap$sum[9]_input_0_0 ;
    wire \$iopadmap$sum[8]_input_0_0 ;
    wire \$iopadmap$sum[9]_input_0_0 ;
    wire \$iopadmap$sum[10]_input_0_0 ;
    wire \lut_$iopadmap$sum[12]_input_0_2 ;
    wire \$iopadmap$sum[11]_input_0_0 ;
    wire \$iopadmap$sum[12]_input_0_0 ;
    wire \$iopadmap$sum[13]_input_0_0 ;
    wire \$iopadmap$sum[14]_input_0_0 ;
    wire \$iopadmap$sum[15]_input_0_0 ;
    wire \$iopadmap$sum[16]_input_0_0 ;
    wire \$iopadmap$sum[17]_input_0_0 ;
    wire \$iopadmap$sum[18]_input_0_0 ;
    wire \$iopadmap$sum[19]_input_0_0 ;
    wire \$iopadmap$sum[20]_input_0_0 ;
    wire \$iopadmap$sum[21]_input_0_0 ;
    wire \$iopadmap$sum[22]_input_0_0 ;
    wire \$iopadmap$sum[23]_input_0_0 ;
    wire \$iopadmap$sum[24]_input_0_0 ;
    wire \$iopadmap$sum[25]_input_0_0 ;
    wire \$iopadmap$sum[26]_input_0_0 ;
    wire \$iopadmap$sum[27]_input_0_0 ;
    wire \$iopadmap$sum[28]_input_0_0 ;
    wire \$iopadmap$sum[29]_input_0_0 ;
    wire \$iopadmap$sum[30]_input_0_0 ;
    wire \$iopadmap$sum[31]_input_0_0 ;
    wire \$iopadmap$cout_input_0_0 ;
    wire \lut_$iopadmap$sum[28]_input_0_4 ;
    wire \lut_$iopadmap$sum[29]_input_0_2 ;
    wire \lut_$abc$4980$new_new_n133___input_0_3 ;
    wire \lut_$abc$4980$new_new_n107___input_0_1 ;
    wire \lut_$abc$4980$new_new_n146___input_0_2 ;
    wire \lut_$abc$4980$new_new_n149___input_0_2 ;
    wire \lut_$iopadmap$sum[4]_input_0_2 ;
    wire \lut_$abc$4980$new_new_n107___input_0_3 ;
    wire \lut_$abc$4980$new_new_n146___input_0_3 ;
    wire \lut_$abc$4980$new_new_n149___input_0_3 ;
    wire \lut_$iopadmap$sum[4]_input_0_3 ;
    wire \lut_$abc$4980$new_new_n107___input_0_5 ;
    wire \lut_$abc$4980$new_new_n146___input_0_4 ;
    wire \lut_$abc$4980$new_new_n107___input_0_2 ;
    wire \lut_$abc$4980$new_new_n146___input_0_0 ;
    wire \lut_$abc$4980$new_new_n149___input_0_0 ;
    wire \lut_$iopadmap$sum[4]_input_0_0 ;
    wire \lut_$abc$4980$new_new_n107___input_0_4 ;
    wire \lut_$abc$4980$new_new_n146___input_0_1 ;
    wire \lut_$abc$4980$new_new_n107___input_0_0 ;
    wire \lut_$iopadmap$sum[19]_input_0_4 ;
    wire \lut_$abc$4980$new_new_n128___input_0_4 ;
    wire \lut_$abc$4980$new_new_n160___input_0_2 ;
    wire \lut_$abc$4980$new_new_n121___input_0_0 ;
    wire \lut_$abc$4980$new_new_n125___input_0_4 ;
    wire \lut_$abc$4980$new_new_n143___input_0_0 ;
    wire \lut_$iopadmap$sum[13]_input_0_0 ;
    wire \lut_$iopadmap$sum[10]_input_0_4 ;
    wire \lut_$iopadmap$sum[22]_input_0_5 ;
    wire \lut_$iopadmap$sum[11]_input_0_1 ;
    wire \lut_$abc$4980$new_new_n112___input_0_3 ;
    wire \lut_$abc$4980$new_new_n127___input_0_3 ;
    wire \lut_$abc$4980$new_new_n117___input_0_3 ;
    wire \lut_$abc$4980$new_new_n112___input_0_1 ;
    wire \lut_$abc$4980$new_new_n127___input_0_1 ;
    wire \lut_$abc$4980$new_new_n117___input_0_1 ;
    wire \lut_$abc$4980$new_new_n143___input_0_4 ;
    wire \lut_$abc$4980$new_new_n112___input_0_0 ;
    wire \lut_$abc$4980$new_new_n160___input_0_4 ;
    wire \lut_$abc$4980$new_new_n143___input_0_1 ;
    wire \lut_$iopadmap$sum[13]_input_0_2 ;
    wire \lut_$abc$4980$new_new_n112___input_0_4 ;
    wire \lut_$abc$4980$new_new_n160___input_0_5 ;
    wire \lut_$abc$4980$new_new_n143___input_0_5 ;
    wire \lut_$iopadmap$sum[13]_input_0_1 ;
    wire \lut_$iopadmap$sum[10]_input_0_3 ;
    wire \lut_$iopadmap$sum[11]_input_0_3 ;
    wire \lut_$iopadmap$sum[19]_input_0_1 ;
    wire \lut_$abc$4980$new_new_n128___input_0_1 ;
    wire \lut_$abc$4980$new_new_n121___input_0_4 ;
    wire \lut_$abc$4980$new_new_n125___input_0_2 ;
    wire \lut_$iopadmap$sum[22]_input_0_4 ;
    wire \lut_$abc$4980$new_new_n127___input_0_0 ;
    wire \lut_$abc$4980$new_new_n117___input_0_4 ;
    wire \lut_$abc$4980$new_new_n143___input_0_3 ;
    wire \lut_$abc$4980$new_new_n127___input_0_2 ;
    wire \lut_$abc$4980$new_new_n117___input_0_2 ;
    wire \lut_$abc$4980$new_new_n160___input_0_3 ;
    wire \lut_$abc$4980$new_new_n143___input_0_2 ;
    wire \lut_$iopadmap$sum[13]_input_0_4 ;
    wire \lut_$abc$4980$new_new_n127___input_0_4 ;
    wire \lut_$abc$4980$new_new_n117___input_0_5 ;
    wire \lut_$abc$4980$new_new_n117___input_0_0 ;
    wire \lut_$abc$4980$new_new_n121___input_0_1 ;
    wire \lut_$abc$4980$new_new_n125___input_0_5 ;
    wire \lut_$iopadmap$sum[22]_input_0_0 ;
    wire \lut_$abc$4980$new_new_n121___input_0_2 ;
    wire \lut_$abc$4980$new_new_n121___input_0_3 ;
    wire \lut_$abc$4980$new_new_n125___input_0_3 ;
    wire \lut_$iopadmap$sum[22]_input_0_1 ;
    wire \lut_$abc$4980$new_new_n121___input_0_5 ;
    wire \lut_$iopadmap$sum[26]_input_0_1 ;
    wire \lut_$iopadmap$sum[25]_input_0_1 ;
    wire \lut_$iopadmap$sum[27]_input_0_1 ;
    wire \lut_$iopadmap$sum[28]_input_0_1 ;
    wire \lut_$iopadmap$sum[29]_input_0_1 ;
    wire \lut_$iopadmap$cout_input_0_3 ;
    wire \lut_$iopadmap$sum[30]_input_0_3 ;
    wire \lut_$iopadmap$sum[31]_input_0_3 ;
    wire \lut_$iopadmap$sum[28]_input_0_2 ;
    wire \lut_$iopadmap$sum[29]_input_0_4 ;
    wire \lut_$abc$4980$new_new_n134___input_0_3 ;
    wire \lut_$iopadmap$sum[29]_input_0_5 ;
    wire \lut_$abc$4980$new_new_n134___input_0_2 ;
    wire \lut_$iopadmap$sum[24]_input_0_4 ;
    wire \lut_$iopadmap$sum[23]_input_0_4 ;
    wire \lut_$iopadmap$sum[19]_input_0_2 ;
    wire \lut_$abc$4980$new_new_n128___input_0_2 ;
    wire \lut_$iopadmap$sum[21]_input_0_1 ;
    wire \lut_$iopadmap$sum[20]_input_0_1 ;
    wire \lut_$iopadmap$sum[27]_input_0_5 ;
    wire \lut_$iopadmap$cout_input_0_1 ;
    wire \lut_$iopadmap$sum[30]_input_0_1 ;
    wire \lut_$iopadmap$sum[31]_input_0_1 ;
    wire \lut_$iopadmap$cout_input_0_2 ;
    wire \lut_$iopadmap$sum[30]_input_0_2 ;
    wire \lut_$iopadmap$sum[31]_input_0_4 ;
    wire \lut_$iopadmap$sum[31]_input_0_0 ;
    wire \lut_$iopadmap$sum[3]_input_0_3 ;
    wire \lut_$iopadmap$sum[2]_input_0_3 ;
    wire \lut_$iopadmap$sum[16]_input_0_2 ;
    wire \lut_$iopadmap$sum[17]_input_0_2 ;
    wire \lut_$iopadmap$sum[18]_input_0_5 ;
    wire \lut_$iopadmap$sum[8]_input_0_1 ;
    wire \lut_$iopadmap$sum[7]_input_0_1 ;
    wire \lut_$iopadmap$sum[5]_input_0_0 ;
    wire \lut_$iopadmap$sum[6]_input_0_4 ;
    wire \lut_$iopadmap$sum[18]_input_0_0 ;
    wire \lut_$iopadmap$sum[14]_input_0_2 ;
    wire \lut_$iopadmap$sum[15]_input_0_2 ;

    //IO assignments
    assign \$iopadmap$sum[20]  = \$iopadmap$sum[20]_input_0_0 ;
    assign \$iopadmap$sum[23]  = \$iopadmap$sum[23]_input_0_0 ;
    assign \$iopadmap$sum[9]  = \$iopadmap$sum[9]_input_0_0 ;
    assign \$iopadmap$sum[21]  = \$iopadmap$sum[21]_input_0_0 ;
    assign \$iopadmap$sum[25]  = \$iopadmap$sum[25]_input_0_0 ;
    assign \$iopadmap$sum[24]  = \$iopadmap$sum[24]_input_0_0 ;
    assign \$iopadmap$sum[14]  = \$iopadmap$sum[14]_input_0_0 ;
    assign \$iopadmap$sum[27]  = \$iopadmap$sum[27]_input_0_0 ;
    assign \$iopadmap$sum[16]  = \$iopadmap$sum[16]_input_0_0 ;
    assign \$iopadmap$sum[26]  = \$iopadmap$sum[26]_input_0_0 ;
    assign \$iopadmap$sum[28]  = \$iopadmap$sum[28]_input_0_0 ;
    assign \$iopadmap$sum[30]  = \$iopadmap$sum[30]_input_0_0 ;
    assign \$iopadmap$cout  = \$iopadmap$cout_input_0_0 ;
    assign \$iopadmap$sum[15]  = \$iopadmap$sum[15]_input_0_0 ;
    assign \$iopadmap$sum[18]  = \$iopadmap$sum[18]_input_0_0 ;
    assign \$iopadmap$sum[17]  = \$iopadmap$sum[17]_input_0_0 ;
    assign \$iopadmap$sum[12]  = \$iopadmap$sum[12]_input_0_0 ;
    assign \$iopadmap$sum[29]  = \$iopadmap$sum[29]_input_0_0 ;
    assign \$iopadmap$sum[31]  = \$iopadmap$sum[31]_input_0_0 ;
    assign \$iopadmap$sum[7]  = \$iopadmap$sum[7]_input_0_0 ;
    assign \$iopadmap$sum[5]  = \$iopadmap$sum[5]_input_0_0 ;
    assign \$iopadmap$sum[8]  = \$iopadmap$sum[8]_input_0_0 ;
    assign \$iopadmap$sum[19]  = \$iopadmap$sum[19]_input_0_0 ;
    assign \$iopadmap$sum[6]  = \$iopadmap$sum[6]_input_0_0 ;
    assign \$iopadmap$sum[10]  = \$iopadmap$sum[10]_input_0_0 ;
    assign \$iopadmap$sum[22]  = \$iopadmap$sum[22]_input_0_0 ;
    assign \$iopadmap$sum[11]  = \$iopadmap$sum[11]_input_0_0 ;
    assign \$iopadmap$sum[13]  = \$iopadmap$sum[13]_input_0_0 ;
    assign \$iopadmap$sum[2]  = \$iopadmap$sum[2]_input_0_0 ;
    assign \$iopadmap$sum[3]  = \$iopadmap$sum[3]_input_0_0 ;
    assign \$iopadmap$sum[4]  = \$iopadmap$sum[4]_input_0_0 ;
    assign \$iopadmap$sum[0]  = \$iopadmap$sum[0]_input_0_0 ;
    assign \$iopadmap$sum[1]  = \$iopadmap$sum[1]_input_0_0 ;
    assign \$iopadmap$cin_output_0_0  = \$iopadmap$cin ;
    assign \$iopadmap$b[0]_output_0_0  = \$iopadmap$b[0] ;
    assign \$iopadmap$b[1]_output_0_0  = \$iopadmap$b[1] ;
    assign \$iopadmap$b[2]_output_0_0  = \$iopadmap$b[2] ;
    assign \$iopadmap$b[3]_output_0_0  = \$iopadmap$b[3] ;
    assign \$iopadmap$b[4]_output_0_0  = \$iopadmap$b[4] ;
    assign \$iopadmap$b[5]_output_0_0  = \$iopadmap$b[5] ;
    assign \$iopadmap$b[6]_output_0_0  = \$iopadmap$b[6] ;
    assign \$iopadmap$b[7]_output_0_0  = \$iopadmap$b[7] ;
    assign \$iopadmap$b[8]_output_0_0  = \$iopadmap$b[8] ;
    assign \$iopadmap$b[9]_output_0_0  = \$iopadmap$b[9] ;
    assign \$iopadmap$b[10]_output_0_0  = \$iopadmap$b[10] ;
    assign \$iopadmap$b[11]_output_0_0  = \$iopadmap$b[11] ;
    assign \$iopadmap$b[12]_output_0_0  = \$iopadmap$b[12] ;
    assign \$iopadmap$b[13]_output_0_0  = \$iopadmap$b[13] ;
    assign \$iopadmap$b[14]_output_0_0  = \$iopadmap$b[14] ;
    assign \$iopadmap$b[15]_output_0_0  = \$iopadmap$b[15] ;
    assign \$iopadmap$b[16]_output_0_0  = \$iopadmap$b[16] ;
    assign \$iopadmap$b[17]_output_0_0  = \$iopadmap$b[17] ;
    assign \$iopadmap$b[18]_output_0_0  = \$iopadmap$b[18] ;
    assign \$iopadmap$b[19]_output_0_0  = \$iopadmap$b[19] ;
    assign \$iopadmap$b[20]_output_0_0  = \$iopadmap$b[20] ;
    assign \$iopadmap$b[21]_output_0_0  = \$iopadmap$b[21] ;
    assign \$iopadmap$b[22]_output_0_0  = \$iopadmap$b[22] ;
    assign \$iopadmap$b[23]_output_0_0  = \$iopadmap$b[23] ;
    assign \$iopadmap$b[24]_output_0_0  = \$iopadmap$b[24] ;
    assign \$iopadmap$b[25]_output_0_0  = \$iopadmap$b[25] ;
    assign \$iopadmap$b[26]_output_0_0  = \$iopadmap$b[26] ;
    assign \$iopadmap$b[27]_output_0_0  = \$iopadmap$b[27] ;
    assign \$iopadmap$b[28]_output_0_0  = \$iopadmap$b[28] ;
    assign \$iopadmap$b[29]_output_0_0  = \$iopadmap$b[29] ;
    assign \$iopadmap$b[30]_output_0_0  = \$iopadmap$b[30] ;
    assign \$iopadmap$b[31]_output_0_0  = \$iopadmap$b[31] ;
    assign \$iopadmap$a[0]_output_0_0  = \$iopadmap$a[0] ;
    assign \$iopadmap$a[1]_output_0_0  = \$iopadmap$a[1] ;
    assign \$iopadmap$a[2]_output_0_0  = \$iopadmap$a[2] ;
    assign \$iopadmap$a[3]_output_0_0  = \$iopadmap$a[3] ;
    assign \$iopadmap$a[4]_output_0_0  = \$iopadmap$a[4] ;
    assign \$iopadmap$a[5]_output_0_0  = \$iopadmap$a[5] ;
    assign \$iopadmap$a[6]_output_0_0  = \$iopadmap$a[6] ;
    assign \$iopadmap$a[7]_output_0_0  = \$iopadmap$a[7] ;
    assign \$iopadmap$a[8]_output_0_0  = \$iopadmap$a[8] ;
    assign \$iopadmap$a[9]_output_0_0  = \$iopadmap$a[9] ;
    assign \$iopadmap$a[10]_output_0_0  = \$iopadmap$a[10] ;
    assign \$iopadmap$a[11]_output_0_0  = \$iopadmap$a[11] ;
    assign \$iopadmap$a[12]_output_0_0  = \$iopadmap$a[12] ;
    assign \$iopadmap$a[13]_output_0_0  = \$iopadmap$a[13] ;
    assign \$iopadmap$a[14]_output_0_0  = \$iopadmap$a[14] ;
    assign \$iopadmap$a[15]_output_0_0  = \$iopadmap$a[15] ;
    assign \$iopadmap$a[16]_output_0_0  = \$iopadmap$a[16] ;
    assign \$iopadmap$a[17]_output_0_0  = \$iopadmap$a[17] ;
    assign \$iopadmap$a[18]_output_0_0  = \$iopadmap$a[18] ;
    assign \$iopadmap$a[19]_output_0_0  = \$iopadmap$a[19] ;
    assign \$iopadmap$a[20]_output_0_0  = \$iopadmap$a[20] ;
    assign \$iopadmap$a[21]_output_0_0  = \$iopadmap$a[21] ;
    assign \$iopadmap$a[22]_output_0_0  = \$iopadmap$a[22] ;
    assign \$iopadmap$a[23]_output_0_0  = \$iopadmap$a[23] ;
    assign \$iopadmap$a[24]_output_0_0  = \$iopadmap$a[24] ;
    assign \$iopadmap$a[25]_output_0_0  = \$iopadmap$a[25] ;
    assign \$iopadmap$a[26]_output_0_0  = \$iopadmap$a[26] ;
    assign \$iopadmap$a[27]_output_0_0  = \$iopadmap$a[27] ;
    assign \$iopadmap$a[28]_output_0_0  = \$iopadmap$a[28] ;
    assign \$iopadmap$a[29]_output_0_0  = \$iopadmap$a[29] ;
    assign \$iopadmap$a[30]_output_0_0  = \$iopadmap$a[30] ;
    assign \$iopadmap$a[31]_output_0_0  = \$iopadmap$a[31] ;

    //Interconnect
    fpga_interconnect \routing_segment_$iopadmap$cin_output_0_0_to_lut_$abc$4980$new_new_n101___input_0_0  (
        .datain(\$iopadmap$cin_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n101___input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$cin_output_0_0_to_lut_$abc$4980$new_new_n141___input_0_0  (
        .datain(\$iopadmap$cin_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n141___input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$cin_output_0_0_to_lut_$iopadmap$sum[1]_input_0_0  (
        .datain(\$iopadmap$cin_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$cin_output_0_0_to_lut_$iopadmap$sum[0]_input_0_0  (
        .datain(\$iopadmap$cin_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[0]_output_0_0_to_lut_$abc$4980$new_new_n101___input_0_1  (
        .datain(\$iopadmap$b[0]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n101___input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[0]_output_0_0_to_lut_$abc$4980$new_new_n141___input_0_1  (
        .datain(\$iopadmap$b[0]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n141___input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[0]_output_0_0_to_lut_$iopadmap$sum[1]_input_0_4  (
        .datain(\$iopadmap$b[0]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[1]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[0]_output_0_0_to_lut_$iopadmap$sum[0]_input_0_4  (
        .datain(\$iopadmap$b[0]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[0]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[1]_output_0_0_to_lut_$abc$4980$new_new_n141___input_0_4  (
        .datain(\$iopadmap$b[1]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n141___input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[1]_output_0_0_to_lut_$abc$4980$new_new_n102___input_0_0  (
        .datain(\$iopadmap$b[1]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n102___input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[1]_output_0_0_to_lut_$abc$4980$new_new_n104___input_0_2  (
        .datain(\$iopadmap$b[1]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n104___input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[1]_output_0_0_to_lut_$iopadmap$sum[1]_input_0_1  (
        .datain(\$iopadmap$b[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[1]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[2]_output_0_0_to_lut_$abc$4980$new_new_n102___input_0_3  (
        .datain(\$iopadmap$b[2]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n102___input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[2]_output_0_0_to_lut_$abc$4980$new_new_n104___input_0_3  (
        .datain(\$iopadmap$b[2]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n104___input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[2]_output_0_0_to_lut_$iopadmap$sum[3]_input_0_4  (
        .datain(\$iopadmap$b[2]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[3]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[2]_output_0_0_to_lut_$iopadmap$sum[2]_input_0_4  (
        .datain(\$iopadmap$b[2]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[2]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[3]_output_0_0_to_lut_$abc$4980$new_new_n102___input_0_5  (
        .datain(\$iopadmap$b[3]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n102___input_0_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[3]_output_0_0_to_lut_$abc$4980$new_new_n104___input_0_5  (
        .datain(\$iopadmap$b[3]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n104___input_0_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[3]_output_0_0_to_lut_$iopadmap$sum[3]_input_0_0  (
        .datain(\$iopadmap$b[3]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[4]_output_0_0_to_lut_$abc$4980$new_new_n103___input_0_2  (
        .datain(\$iopadmap$b[4]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n103___input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[4]_output_0_0_to_lut_$abc$4980$new_new_n105___input_0_4  (
        .datain(\$iopadmap$b[4]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n105___input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[4]_output_0_0_to_lut_$abc$4980$new_new_n149___input_0_1  (
        .datain(\$iopadmap$b[4]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n149___input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[4]_output_0_0_to_lut_$iopadmap$sum[4]_input_0_1  (
        .datain(\$iopadmap$b[4]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[4]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[5]_output_0_0_to_lut_$abc$4980$new_new_n103___input_0_0  (
        .datain(\$iopadmap$b[5]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n103___input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[5]_output_0_0_to_lut_$abc$4980$new_new_n105___input_0_0  (
        .datain(\$iopadmap$b[5]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n105___input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[5]_output_0_0_to_lut_$iopadmap$sum[5]_input_0_4  (
        .datain(\$iopadmap$b[5]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[5]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[5]_output_0_0_to_lut_$iopadmap$sum[6]_input_0_0  (
        .datain(\$iopadmap$b[5]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[6]_output_0_0_to_lut_$abc$4980$new_new_n103___input_0_3  (
        .datain(\$iopadmap$b[6]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n103___input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[6]_output_0_0_to_lut_$abc$4980$new_new_n105___input_0_1  (
        .datain(\$iopadmap$b[6]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n105___input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[6]_output_0_0_to_lut_$iopadmap$sum[6]_input_0_1  (
        .datain(\$iopadmap$b[6]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[6]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[7]_output_0_0_to_lut_$abc$4980$new_new_n111___input_0_1  (
        .datain(\$iopadmap$b[7]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n111___input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[7]_output_0_0_to_lut_$abc$4980$new_new_n106___input_0_2  (
        .datain(\$iopadmap$b[7]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n106___input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[7]_output_0_0_to_lut_$iopadmap$sum[8]_input_0_2  (
        .datain(\$iopadmap$b[7]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[8]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[7]_output_0_0_to_lut_$iopadmap$sum[7]_input_0_2  (
        .datain(\$iopadmap$b[7]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[7]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[8]_output_0_0_to_lut_$abc$4980$new_new_n111___input_0_2  (
        .datain(\$iopadmap$b[8]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n111___input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[8]_output_0_0_to_lut_$abc$4980$new_new_n106___input_0_1  (
        .datain(\$iopadmap$b[8]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n106___input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[8]_output_0_0_to_lut_$iopadmap$sum[9]_input_0_2  (
        .datain(\$iopadmap$b[8]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[9]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[8]_output_0_0_to_lut_$iopadmap$sum[8]_input_0_4  (
        .datain(\$iopadmap$b[8]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[8]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[9]_output_0_0_to_lut_$abc$4980$new_new_n111___input_0_5  (
        .datain(\$iopadmap$b[9]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n111___input_0_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[9]_output_0_0_to_lut_$abc$4980$new_new_n106___input_0_0  (
        .datain(\$iopadmap$b[9]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n106___input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[9]_output_0_0_to_lut_$iopadmap$sum[9]_input_0_1  (
        .datain(\$iopadmap$b[9]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[9]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[10]_output_0_0_to_lut_$abc$4980$new_new_n114___input_0_2  (
        .datain(\$iopadmap$b[10]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n114___input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[10]_output_0_0_to_lut_$abc$4980$new_new_n110___input_0_4  (
        .datain(\$iopadmap$b[10]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n110___input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[10]_output_0_0_to_lut_$iopadmap$sum[10]_input_0_0  (
        .datain(\$iopadmap$b[10]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[10]_output_0_0_to_lut_$iopadmap$sum[11]_input_0_5  (
        .datain(\$iopadmap$b[10]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[11]_input_0_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[11]_output_0_0_to_lut_$abc$4980$new_new_n114___input_0_4  (
        .datain(\$iopadmap$b[11]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n114___input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[11]_output_0_0_to_lut_$abc$4980$new_new_n110___input_0_0  (
        .datain(\$iopadmap$b[11]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n110___input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[11]_output_0_0_to_lut_$iopadmap$sum[12]_input_0_4  (
        .datain(\$iopadmap$b[11]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[12]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[11]_output_0_0_to_lut_$iopadmap$sum[11]_input_0_2  (
        .datain(\$iopadmap$b[11]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[11]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[12]_output_0_0_to_lut_$abc$4980$new_new_n114___input_0_1  (
        .datain(\$iopadmap$b[12]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n114___input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[12]_output_0_0_to_lut_$abc$4980$new_new_n110___input_0_3  (
        .datain(\$iopadmap$b[12]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n110___input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[12]_output_0_0_to_lut_$iopadmap$sum[12]_input_0_1  (
        .datain(\$iopadmap$b[12]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[12]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[13]_output_0_0_to_lut_$abc$4980$new_new_n160___input_0_0  (
        .datain(\$iopadmap$b[13]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n160___input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[13]_output_0_0_to_lut_$abc$4980$new_new_n113___input_0_5  (
        .datain(\$iopadmap$b[13]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n113___input_0_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[13]_output_0_0_to_lut_$abc$4980$new_new_n109___input_0_5  (
        .datain(\$iopadmap$b[13]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n109___input_0_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[13]_output_0_0_to_lut_$iopadmap$sum[13]_input_0_3  (
        .datain(\$iopadmap$b[13]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[13]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[14]_output_0_0_to_lut_$iopadmap$sum[14]_input_0_1  (
        .datain(\$iopadmap$b[14]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[14]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[14]_output_0_0_to_lut_$iopadmap$sum[15]_input_0_1  (
        .datain(\$iopadmap$b[14]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[15]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[14]_output_0_0_to_lut_$abc$4980$new_new_n113___input_0_0  (
        .datain(\$iopadmap$b[14]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n113___input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[14]_output_0_0_to_lut_$abc$4980$new_new_n109___input_0_4  (
        .datain(\$iopadmap$b[14]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n109___input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[15]_output_0_0_to_lut_$iopadmap$sum[15]_input_0_4  (
        .datain(\$iopadmap$b[15]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[15]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[15]_output_0_0_to_lut_$abc$4980$new_new_n113___input_0_4  (
        .datain(\$iopadmap$b[15]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n113___input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[15]_output_0_0_to_lut_$abc$4980$new_new_n109___input_0_2  (
        .datain(\$iopadmap$b[15]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n109___input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[16]_output_0_0_to_lut_$abc$4980$new_new_n108___input_0_1  (
        .datain(\$iopadmap$b[16]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n108___input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[16]_output_0_0_to_lut_$abc$4980$new_new_n115___input_0_1  (
        .datain(\$iopadmap$b[16]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n115___input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[16]_output_0_0_to_lut_$iopadmap$sum[16]_input_0_4  (
        .datain(\$iopadmap$b[16]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[16]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[16]_output_0_0_to_lut_$iopadmap$sum[17]_input_0_4  (
        .datain(\$iopadmap$b[16]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[17]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[16]_output_0_0_to_lut_$iopadmap$sum[18]_input_0_4  (
        .datain(\$iopadmap$b[16]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[18]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[17]_output_0_0_to_lut_$abc$4980$new_new_n108___input_0_5  (
        .datain(\$iopadmap$b[17]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n108___input_0_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[17]_output_0_0_to_lut_$abc$4980$new_new_n115___input_0_3  (
        .datain(\$iopadmap$b[17]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n115___input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[17]_output_0_0_to_lut_$iopadmap$sum[17]_input_0_3  (
        .datain(\$iopadmap$b[17]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[17]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[17]_output_0_0_to_lut_$iopadmap$sum[18]_input_0_3  (
        .datain(\$iopadmap$b[17]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[18]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[18]_output_0_0_to_lut_$abc$4980$new_new_n108___input_0_0  (
        .datain(\$iopadmap$b[18]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n108___input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[18]_output_0_0_to_lut_$abc$4980$new_new_n115___input_0_2  (
        .datain(\$iopadmap$b[18]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n115___input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[18]_output_0_0_to_lut_$abc$4980$new_new_n157___input_0_2  (
        .datain(\$iopadmap$b[18]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n157___input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[19]_output_0_0_to_lut_$iopadmap$sum[19]_input_0_0  (
        .datain(\$iopadmap$b[19]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[19]_output_0_0_to_lut_$abc$4980$new_new_n128___input_0_0  (
        .datain(\$iopadmap$b[19]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n128___input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[19]_output_0_0_to_lut_$abc$4980$new_new_n119___input_0_1  (
        .datain(\$iopadmap$b[19]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n119___input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[19]_output_0_0_to_lut_$abc$4980$new_new_n116___input_0_5  (
        .datain(\$iopadmap$b[19]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n116___input_0_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[20]_output_0_0_to_lut_$iopadmap$sum[21]_input_0_2  (
        .datain(\$iopadmap$b[20]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[21]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[20]_output_0_0_to_lut_$iopadmap$sum[20]_input_0_2  (
        .datain(\$iopadmap$b[20]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[20]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[20]_output_0_0_to_lut_$abc$4980$new_new_n119___input_0_0  (
        .datain(\$iopadmap$b[20]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n119___input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[20]_output_0_0_to_lut_$abc$4980$new_new_n116___input_0_2  (
        .datain(\$iopadmap$b[20]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n116___input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[21]_output_0_0_to_lut_$iopadmap$sum[21]_input_0_3  (
        .datain(\$iopadmap$b[21]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[21]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[21]_output_0_0_to_lut_$abc$4980$new_new_n119___input_0_4  (
        .datain(\$iopadmap$b[21]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n119___input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[21]_output_0_0_to_lut_$abc$4980$new_new_n116___input_0_0  (
        .datain(\$iopadmap$b[21]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n116___input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[22]_output_0_0_to_lut_$abc$4980$new_new_n125___input_0_0  (
        .datain(\$iopadmap$b[22]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n125___input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[22]_output_0_0_to_lut_$abc$4980$new_new_n118___input_0_1  (
        .datain(\$iopadmap$b[22]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n118___input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[22]_output_0_0_to_lut_$iopadmap$sum[22]_input_0_3  (
        .datain(\$iopadmap$b[22]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[22]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[22]_output_0_0_to_lut_$abc$4980$new_new_n120___input_0_1  (
        .datain(\$iopadmap$b[22]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n120___input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[23]_output_0_0_to_lut_$iopadmap$sum[24]_input_0_1  (
        .datain(\$iopadmap$b[23]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[24]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[23]_output_0_0_to_lut_$iopadmap$sum[23]_input_0_1  (
        .datain(\$iopadmap$b[23]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[23]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[23]_output_0_0_to_lut_$abc$4980$new_new_n118___input_0_3  (
        .datain(\$iopadmap$b[23]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n118___input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[23]_output_0_0_to_lut_$abc$4980$new_new_n120___input_0_3  (
        .datain(\$iopadmap$b[23]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n120___input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[24]_output_0_0_to_lut_$iopadmap$sum[24]_input_0_3  (
        .datain(\$iopadmap$b[24]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[24]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[24]_output_0_0_to_lut_$abc$4980$new_new_n118___input_0_4  (
        .datain(\$iopadmap$b[24]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n118___input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[24]_output_0_0_to_lut_$abc$4980$new_new_n120___input_0_0  (
        .datain(\$iopadmap$b[24]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n120___input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[25]_output_0_0_to_lut_$iopadmap$sum[26]_input_0_0  (
        .datain(\$iopadmap$b[25]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[25]_output_0_0_to_lut_$iopadmap$sum[25]_input_0_0  (
        .datain(\$iopadmap$b[25]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[25]_output_0_0_to_lut_$iopadmap$sum[27]_input_0_0  (
        .datain(\$iopadmap$b[25]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[25]_output_0_0_to_lut_$abc$4980$new_new_n122___input_0_2  (
        .datain(\$iopadmap$b[25]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n122___input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[25]_output_0_0_to_lut_$abc$4980$new_new_n100___input_0_1  (
        .datain(\$iopadmap$b[25]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n100___input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[26]_output_0_0_to_lut_$iopadmap$sum[26]_input_0_2  (
        .datain(\$iopadmap$b[26]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[26]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[26]_output_0_0_to_lut_$iopadmap$sum[27]_input_0_3  (
        .datain(\$iopadmap$b[26]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[27]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[26]_output_0_0_to_lut_$abc$4980$new_new_n122___input_0_3  (
        .datain(\$iopadmap$b[26]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n122___input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[26]_output_0_0_to_lut_$abc$4980$new_new_n100___input_0_4  (
        .datain(\$iopadmap$b[26]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n100___input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[27]_output_0_0_to_lut_$abc$4980$new_new_n122___input_0_5  (
        .datain(\$iopadmap$b[27]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n122___input_0_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[27]_output_0_0_to_lut_$abc$4980$new_new_n130___input_0_0  (
        .datain(\$iopadmap$b[27]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n130___input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[27]_output_0_0_to_lut_$abc$4980$new_new_n100___input_0_2  (
        .datain(\$iopadmap$b[27]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n100___input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[28]_output_0_0_to_lut_$iopadmap$sum[28]_input_0_0  (
        .datain(\$iopadmap$b[28]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[28]_output_0_0_to_lut_$iopadmap$sum[29]_input_0_0  (
        .datain(\$iopadmap$b[28]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[28]_output_0_0_to_lut_$abc$4980$new_new_n134___input_0_4  (
        .datain(\$iopadmap$b[28]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n134___input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[28]_output_0_0_to_lut_$abc$4980$new_new_n133___input_0_4  (
        .datain(\$iopadmap$b[28]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n133___input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[29]_output_0_0_to_lut_$abc$4980$new_new_n123___input_0_1  (
        .datain(\$iopadmap$b[29]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n123___input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[29]_output_0_0_to_lut_$abc$4980$new_new_n133___input_0_1  (
        .datain(\$iopadmap$b[29]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n133___input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[30]_output_0_0_to_lut_$iopadmap$cout_input_0_4  (
        .datain(\$iopadmap$b[30]_output_0_0 ),
        .dataout(\lut_$iopadmap$cout_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[30]_output_0_0_to_lut_$iopadmap$sum[30]_input_0_4  (
        .datain(\$iopadmap$b[30]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[30]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[30]_output_0_0_to_lut_$iopadmap$sum[31]_input_0_2  (
        .datain(\$iopadmap$b[30]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[31]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$b[31]_output_0_0_to_lut_$abc$4980$new_new_n138___input_0_2  (
        .datain(\$iopadmap$b[31]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n138___input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[0]_output_0_0_to_lut_$abc$4980$new_new_n101___input_0_3  (
        .datain(\$iopadmap$a[0]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n101___input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[0]_output_0_0_to_lut_$abc$4980$new_new_n141___input_0_3  (
        .datain(\$iopadmap$a[0]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n141___input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[0]_output_0_0_to_lut_$iopadmap$sum[1]_input_0_2  (
        .datain(\$iopadmap$a[0]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[1]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[0]_output_0_0_to_lut_$iopadmap$sum[0]_input_0_2  (
        .datain(\$iopadmap$a[0]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[0]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[1]_output_0_0_to_lut_$abc$4980$new_new_n141___input_0_2  (
        .datain(\$iopadmap$a[1]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n141___input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[1]_output_0_0_to_lut_$abc$4980$new_new_n102___input_0_1  (
        .datain(\$iopadmap$a[1]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n102___input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[1]_output_0_0_to_lut_$abc$4980$new_new_n104___input_0_1  (
        .datain(\$iopadmap$a[1]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n104___input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[1]_output_0_0_to_lut_$iopadmap$sum[1]_input_0_3  (
        .datain(\$iopadmap$a[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[1]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[2]_output_0_0_to_lut_$abc$4980$new_new_n102___input_0_2  (
        .datain(\$iopadmap$a[2]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n102___input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[2]_output_0_0_to_lut_$abc$4980$new_new_n104___input_0_4  (
        .datain(\$iopadmap$a[2]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n104___input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[2]_output_0_0_to_lut_$iopadmap$sum[3]_input_0_1  (
        .datain(\$iopadmap$a[2]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[3]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[2]_output_0_0_to_lut_$iopadmap$sum[2]_input_0_1  (
        .datain(\$iopadmap$a[2]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[2]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[3]_output_0_0_to_lut_$abc$4980$new_new_n102___input_0_4  (
        .datain(\$iopadmap$a[3]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n102___input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[3]_output_0_0_to_lut_$abc$4980$new_new_n104___input_0_0  (
        .datain(\$iopadmap$a[3]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n104___input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[3]_output_0_0_to_lut_$iopadmap$sum[3]_input_0_2  (
        .datain(\$iopadmap$a[3]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[3]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[4]_output_0_0_to_lut_$abc$4980$new_new_n103___input_0_1  (
        .datain(\$iopadmap$a[4]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n103___input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[4]_output_0_0_to_lut_$abc$4980$new_new_n105___input_0_2  (
        .datain(\$iopadmap$a[4]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n105___input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[4]_output_0_0_to_lut_$abc$4980$new_new_n149___input_0_4  (
        .datain(\$iopadmap$a[4]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n149___input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[4]_output_0_0_to_lut_$iopadmap$sum[4]_input_0_4  (
        .datain(\$iopadmap$a[4]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[4]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[5]_output_0_0_to_lut_$abc$4980$new_new_n103___input_0_5  (
        .datain(\$iopadmap$a[5]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n103___input_0_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[5]_output_0_0_to_lut_$abc$4980$new_new_n105___input_0_5  (
        .datain(\$iopadmap$a[5]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n105___input_0_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[5]_output_0_0_to_lut_$iopadmap$sum[5]_input_0_1  (
        .datain(\$iopadmap$a[5]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[5]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[5]_output_0_0_to_lut_$iopadmap$sum[6]_input_0_3  (
        .datain(\$iopadmap$a[5]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[6]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[6]_output_0_0_to_lut_$abc$4980$new_new_n103___input_0_4  (
        .datain(\$iopadmap$a[6]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n103___input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[6]_output_0_0_to_lut_$abc$4980$new_new_n105___input_0_3  (
        .datain(\$iopadmap$a[6]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n105___input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[6]_output_0_0_to_lut_$iopadmap$sum[6]_input_0_2  (
        .datain(\$iopadmap$a[6]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[6]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[7]_output_0_0_to_lut_$abc$4980$new_new_n111___input_0_3  (
        .datain(\$iopadmap$a[7]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n111___input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[7]_output_0_0_to_lut_$abc$4980$new_new_n106___input_0_5  (
        .datain(\$iopadmap$a[7]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n106___input_0_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[7]_output_0_0_to_lut_$iopadmap$sum[8]_input_0_0  (
        .datain(\$iopadmap$a[7]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[7]_output_0_0_to_lut_$iopadmap$sum[7]_input_0_0  (
        .datain(\$iopadmap$a[7]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[8]_output_0_0_to_lut_$abc$4980$new_new_n111___input_0_0  (
        .datain(\$iopadmap$a[8]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n111___input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[8]_output_0_0_to_lut_$abc$4980$new_new_n106___input_0_3  (
        .datain(\$iopadmap$a[8]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n106___input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[8]_output_0_0_to_lut_$iopadmap$sum[9]_input_0_4  (
        .datain(\$iopadmap$a[8]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[9]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[8]_output_0_0_to_lut_$iopadmap$sum[8]_input_0_3  (
        .datain(\$iopadmap$a[8]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[8]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[9]_output_0_0_to_lut_$abc$4980$new_new_n111___input_0_4  (
        .datain(\$iopadmap$a[9]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n111___input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[9]_output_0_0_to_lut_$abc$4980$new_new_n106___input_0_4  (
        .datain(\$iopadmap$a[9]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n106___input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[9]_output_0_0_to_lut_$iopadmap$sum[9]_input_0_3  (
        .datain(\$iopadmap$a[9]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[9]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[10]_output_0_0_to_lut_$abc$4980$new_new_n114___input_0_3  (
        .datain(\$iopadmap$a[10]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n114___input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[10]_output_0_0_to_lut_$abc$4980$new_new_n110___input_0_5  (
        .datain(\$iopadmap$a[10]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n110___input_0_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[10]_output_0_0_to_lut_$iopadmap$sum[10]_input_0_1  (
        .datain(\$iopadmap$a[10]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[10]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[10]_output_0_0_to_lut_$iopadmap$sum[11]_input_0_0  (
        .datain(\$iopadmap$a[10]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[11]_output_0_0_to_lut_$abc$4980$new_new_n114___input_0_5  (
        .datain(\$iopadmap$a[11]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n114___input_0_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[11]_output_0_0_to_lut_$abc$4980$new_new_n110___input_0_1  (
        .datain(\$iopadmap$a[11]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n110___input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[11]_output_0_0_to_lut_$iopadmap$sum[12]_input_0_0  (
        .datain(\$iopadmap$a[11]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[11]_output_0_0_to_lut_$iopadmap$sum[11]_input_0_4  (
        .datain(\$iopadmap$a[11]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[11]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[12]_output_0_0_to_lut_$abc$4980$new_new_n114___input_0_0  (
        .datain(\$iopadmap$a[12]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n114___input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[12]_output_0_0_to_lut_$abc$4980$new_new_n110___input_0_2  (
        .datain(\$iopadmap$a[12]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n110___input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[12]_output_0_0_to_lut_$iopadmap$sum[12]_input_0_3  (
        .datain(\$iopadmap$a[12]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[12]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[13]_output_0_0_to_lut_$abc$4980$new_new_n160___input_0_1  (
        .datain(\$iopadmap$a[13]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n160___input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[13]_output_0_0_to_lut_$abc$4980$new_new_n113___input_0_3  (
        .datain(\$iopadmap$a[13]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n113___input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[13]_output_0_0_to_lut_$abc$4980$new_new_n109___input_0_3  (
        .datain(\$iopadmap$a[13]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n109___input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[13]_output_0_0_to_lut_$iopadmap$sum[13]_input_0_5  (
        .datain(\$iopadmap$a[13]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[13]_input_0_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[14]_output_0_0_to_lut_$iopadmap$sum[14]_input_0_0  (
        .datain(\$iopadmap$a[14]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[14]_output_0_0_to_lut_$iopadmap$sum[15]_input_0_0  (
        .datain(\$iopadmap$a[14]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[14]_output_0_0_to_lut_$abc$4980$new_new_n113___input_0_1  (
        .datain(\$iopadmap$a[14]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n113___input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[14]_output_0_0_to_lut_$abc$4980$new_new_n109___input_0_1  (
        .datain(\$iopadmap$a[14]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n109___input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[15]_output_0_0_to_lut_$iopadmap$sum[15]_input_0_3  (
        .datain(\$iopadmap$a[15]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[15]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[15]_output_0_0_to_lut_$abc$4980$new_new_n113___input_0_2  (
        .datain(\$iopadmap$a[15]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n113___input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[15]_output_0_0_to_lut_$abc$4980$new_new_n109___input_0_0  (
        .datain(\$iopadmap$a[15]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n109___input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[16]_output_0_0_to_lut_$abc$4980$new_new_n108___input_0_2  (
        .datain(\$iopadmap$a[16]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n108___input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[16]_output_0_0_to_lut_$abc$4980$new_new_n115___input_0_4  (
        .datain(\$iopadmap$a[16]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n115___input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[16]_output_0_0_to_lut_$iopadmap$sum[16]_input_0_1  (
        .datain(\$iopadmap$a[16]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[16]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[16]_output_0_0_to_lut_$iopadmap$sum[17]_input_0_1  (
        .datain(\$iopadmap$a[16]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[17]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[16]_output_0_0_to_lut_$iopadmap$sum[18]_input_0_1  (
        .datain(\$iopadmap$a[16]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[18]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[17]_output_0_0_to_lut_$abc$4980$new_new_n108___input_0_4  (
        .datain(\$iopadmap$a[17]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n108___input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[17]_output_0_0_to_lut_$abc$4980$new_new_n115___input_0_0  (
        .datain(\$iopadmap$a[17]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n115___input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[17]_output_0_0_to_lut_$iopadmap$sum[17]_input_0_0  (
        .datain(\$iopadmap$a[17]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[17]_output_0_0_to_lut_$iopadmap$sum[18]_input_0_2  (
        .datain(\$iopadmap$a[17]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[18]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[18]_output_0_0_to_lut_$abc$4980$new_new_n108___input_0_3  (
        .datain(\$iopadmap$a[18]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n108___input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[18]_output_0_0_to_lut_$abc$4980$new_new_n115___input_0_5  (
        .datain(\$iopadmap$a[18]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n115___input_0_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[18]_output_0_0_to_lut_$abc$4980$new_new_n157___input_0_3  (
        .datain(\$iopadmap$a[18]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n157___input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[19]_output_0_0_to_lut_$iopadmap$sum[19]_input_0_3  (
        .datain(\$iopadmap$a[19]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[19]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[19]_output_0_0_to_lut_$abc$4980$new_new_n128___input_0_3  (
        .datain(\$iopadmap$a[19]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n128___input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[19]_output_0_0_to_lut_$abc$4980$new_new_n119___input_0_5  (
        .datain(\$iopadmap$a[19]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n119___input_0_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[19]_output_0_0_to_lut_$abc$4980$new_new_n116___input_0_1  (
        .datain(\$iopadmap$a[19]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n116___input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[20]_output_0_0_to_lut_$iopadmap$sum[21]_input_0_0  (
        .datain(\$iopadmap$a[20]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[20]_output_0_0_to_lut_$iopadmap$sum[20]_input_0_0  (
        .datain(\$iopadmap$a[20]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[20]_output_0_0_to_lut_$abc$4980$new_new_n119___input_0_2  (
        .datain(\$iopadmap$a[20]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n119___input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[20]_output_0_0_to_lut_$abc$4980$new_new_n116___input_0_4  (
        .datain(\$iopadmap$a[20]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n116___input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[21]_output_0_0_to_lut_$iopadmap$sum[21]_input_0_4  (
        .datain(\$iopadmap$a[21]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[21]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[21]_output_0_0_to_lut_$abc$4980$new_new_n119___input_0_3  (
        .datain(\$iopadmap$a[21]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n119___input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[21]_output_0_0_to_lut_$abc$4980$new_new_n116___input_0_3  (
        .datain(\$iopadmap$a[21]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n116___input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[22]_output_0_0_to_lut_$abc$4980$new_new_n125___input_0_1  (
        .datain(\$iopadmap$a[22]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n125___input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[22]_output_0_0_to_lut_$abc$4980$new_new_n118___input_0_0  (
        .datain(\$iopadmap$a[22]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n118___input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[22]_output_0_0_to_lut_$iopadmap$sum[22]_input_0_2  (
        .datain(\$iopadmap$a[22]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[22]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[22]_output_0_0_to_lut_$abc$4980$new_new_n120___input_0_4  (
        .datain(\$iopadmap$a[22]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n120___input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[23]_output_0_0_to_lut_$iopadmap$sum[24]_input_0_2  (
        .datain(\$iopadmap$a[23]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[24]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[23]_output_0_0_to_lut_$iopadmap$sum[23]_input_0_2  (
        .datain(\$iopadmap$a[23]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[23]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[23]_output_0_0_to_lut_$abc$4980$new_new_n118___input_0_2  (
        .datain(\$iopadmap$a[23]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n118___input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[23]_output_0_0_to_lut_$abc$4980$new_new_n120___input_0_5  (
        .datain(\$iopadmap$a[23]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n120___input_0_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[24]_output_0_0_to_lut_$iopadmap$sum[24]_input_0_0  (
        .datain(\$iopadmap$a[24]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[24]_output_0_0_to_lut_$abc$4980$new_new_n118___input_0_5  (
        .datain(\$iopadmap$a[24]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n118___input_0_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[24]_output_0_0_to_lut_$abc$4980$new_new_n120___input_0_2  (
        .datain(\$iopadmap$a[24]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n120___input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[25]_output_0_0_to_lut_$iopadmap$sum[26]_input_0_4  (
        .datain(\$iopadmap$a[25]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[26]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[25]_output_0_0_to_lut_$iopadmap$sum[25]_input_0_4  (
        .datain(\$iopadmap$a[25]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[25]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[25]_output_0_0_to_lut_$iopadmap$sum[27]_input_0_2  (
        .datain(\$iopadmap$a[25]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[27]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[25]_output_0_0_to_lut_$abc$4980$new_new_n122___input_0_0  (
        .datain(\$iopadmap$a[25]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n122___input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[25]_output_0_0_to_lut_$abc$4980$new_new_n100___input_0_5  (
        .datain(\$iopadmap$a[25]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n100___input_0_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[26]_output_0_0_to_lut_$iopadmap$sum[26]_input_0_3  (
        .datain(\$iopadmap$a[26]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[26]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[26]_output_0_0_to_lut_$iopadmap$sum[27]_input_0_4  (
        .datain(\$iopadmap$a[26]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[27]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[26]_output_0_0_to_lut_$abc$4980$new_new_n122___input_0_1  (
        .datain(\$iopadmap$a[26]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n122___input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[26]_output_0_0_to_lut_$abc$4980$new_new_n100___input_0_0  (
        .datain(\$iopadmap$a[26]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n100___input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[27]_output_0_0_to_lut_$abc$4980$new_new_n122___input_0_4  (
        .datain(\$iopadmap$a[27]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n122___input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[27]_output_0_0_to_lut_$abc$4980$new_new_n130___input_0_3  (
        .datain(\$iopadmap$a[27]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n130___input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[27]_output_0_0_to_lut_$abc$4980$new_new_n100___input_0_3  (
        .datain(\$iopadmap$a[27]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n100___input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[28]_output_0_0_to_lut_$iopadmap$sum[28]_input_0_3  (
        .datain(\$iopadmap$a[28]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[28]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[28]_output_0_0_to_lut_$iopadmap$sum[29]_input_0_3  (
        .datain(\$iopadmap$a[28]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[29]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[28]_output_0_0_to_lut_$abc$4980$new_new_n134___input_0_0  (
        .datain(\$iopadmap$a[28]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n134___input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[28]_output_0_0_to_lut_$abc$4980$new_new_n133___input_0_2  (
        .datain(\$iopadmap$a[28]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n133___input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[29]_output_0_0_to_lut_$abc$4980$new_new_n123___input_0_0  (
        .datain(\$iopadmap$a[29]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n123___input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[29]_output_0_0_to_lut_$abc$4980$new_new_n133___input_0_0  (
        .datain(\$iopadmap$a[29]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n133___input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[30]_output_0_0_to_lut_$iopadmap$cout_input_0_0  (
        .datain(\$iopadmap$a[30]_output_0_0 ),
        .dataout(\lut_$iopadmap$cout_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[30]_output_0_0_to_lut_$iopadmap$sum[30]_input_0_0  (
        .datain(\$iopadmap$a[30]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[30]_output_0_0_to_lut_$iopadmap$sum[31]_input_0_5  (
        .datain(\$iopadmap$a[30]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[31]_input_0_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$a[31]_output_0_0_to_lut_$abc$4980$new_new_n138___input_0_4  (
        .datain(\$iopadmap$a[31]_output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n138___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$sum[0]_output_0_0_to_$iopadmap$sum[0]_input_0_0  (
        .datain(\lut_$iopadmap$sum[0]_output_0_0 ),
        .dataout(\$iopadmap$sum[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$sum[1]_output_0_0_to_$iopadmap$sum[1]_input_0_0  (
        .datain(\lut_$iopadmap$sum[1]_output_0_0 ),
        .dataout(\$iopadmap$sum[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$sum[2]_output_0_0_to_$iopadmap$sum[2]_input_0_0  (
        .datain(\lut_$iopadmap$sum[2]_output_0_0 ),
        .dataout(\$iopadmap$sum[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$sum[3]_output_0_0_to_$iopadmap$sum[3]_input_0_0  (
        .datain(\lut_$iopadmap$sum[3]_output_0_0 ),
        .dataout(\$iopadmap$sum[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$sum[4]_output_0_0_to_$iopadmap$sum[4]_input_0_0  (
        .datain(\lut_$iopadmap$sum[4]_output_0_0 ),
        .dataout(\$iopadmap$sum[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$sum[5]_output_0_0_to_$iopadmap$sum[5]_input_0_0  (
        .datain(\lut_$iopadmap$sum[5]_output_0_0 ),
        .dataout(\$iopadmap$sum[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$sum[6]_output_0_0_to_$iopadmap$sum[6]_input_0_0  (
        .datain(\lut_$iopadmap$sum[6]_output_0_0 ),
        .dataout(\$iopadmap$sum[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$sum[7]_output_0_0_to_$iopadmap$sum[7]_input_0_0  (
        .datain(\lut_$iopadmap$sum[7]_output_0_0 ),
        .dataout(\$iopadmap$sum[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$sum[8]_output_0_0_to_lut_$iopadmap$sum[9]_input_0_0  (
        .datain(\lut_$iopadmap$sum[8]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$sum[8]_output_0_0_to_$iopadmap$sum[8]_input_0_0  (
        .datain(\lut_$iopadmap$sum[8]_output_0_0 ),
        .dataout(\$iopadmap$sum[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$sum[9]_output_0_0_to_$iopadmap$sum[9]_input_0_0  (
        .datain(\lut_$iopadmap$sum[9]_output_0_0 ),
        .dataout(\$iopadmap$sum[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$sum[10]_output_0_0_to_$iopadmap$sum[10]_input_0_0  (
        .datain(\lut_$iopadmap$sum[10]_output_0_0 ),
        .dataout(\$iopadmap$sum[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$sum[11]_output_0_0_to_lut_$iopadmap$sum[12]_input_0_2  (
        .datain(\lut_$iopadmap$sum[11]_output_0_0 ),
        .dataout(\lut_$iopadmap$sum[12]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$sum[11]_output_0_0_to_$iopadmap$sum[11]_input_0_0  (
        .datain(\lut_$iopadmap$sum[11]_output_0_0 ),
        .dataout(\$iopadmap$sum[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$sum[12]_output_0_0_to_$iopadmap$sum[12]_input_0_0  (
        .datain(\lut_$iopadmap$sum[12]_output_0_0 ),
        .dataout(\$iopadmap$sum[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$sum[13]_output_0_0_to_$iopadmap$sum[13]_input_0_0  (
        .datain(\lut_$iopadmap$sum[13]_output_0_0 ),
        .dataout(\$iopadmap$sum[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$sum[14]_output_0_0_to_$iopadmap$sum[14]_input_0_0  (
        .datain(\lut_$iopadmap$sum[14]_output_0_0 ),
        .dataout(\$iopadmap$sum[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$sum[15]_output_0_0_to_$iopadmap$sum[15]_input_0_0  (
        .datain(\lut_$iopadmap$sum[15]_output_0_0 ),
        .dataout(\$iopadmap$sum[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$sum[16]_output_0_0_to_$iopadmap$sum[16]_input_0_0  (
        .datain(\lut_$iopadmap$sum[16]_output_0_0 ),
        .dataout(\$iopadmap$sum[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$sum[17]_output_0_0_to_$iopadmap$sum[17]_input_0_0  (
        .datain(\lut_$iopadmap$sum[17]_output_0_0 ),
        .dataout(\$iopadmap$sum[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$sum[18]_output_0_0_to_$iopadmap$sum[18]_input_0_0  (
        .datain(\lut_$iopadmap$sum[18]_output_0_0 ),
        .dataout(\$iopadmap$sum[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$sum[19]_output_0_0_to_$iopadmap$sum[19]_input_0_0  (
        .datain(\lut_$iopadmap$sum[19]_output_0_0 ),
        .dataout(\$iopadmap$sum[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$sum[20]_output_0_0_to_$iopadmap$sum[20]_input_0_0  (
        .datain(\lut_$iopadmap$sum[20]_output_0_0 ),
        .dataout(\$iopadmap$sum[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$sum[21]_output_0_0_to_$iopadmap$sum[21]_input_0_0  (
        .datain(\lut_$iopadmap$sum[21]_output_0_0 ),
        .dataout(\$iopadmap$sum[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$sum[22]_output_0_0_to_$iopadmap$sum[22]_input_0_0  (
        .datain(\lut_$iopadmap$sum[22]_output_0_0 ),
        .dataout(\$iopadmap$sum[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$sum[23]_output_0_0_to_$iopadmap$sum[23]_input_0_0  (
        .datain(\lut_$iopadmap$sum[23]_output_0_0 ),
        .dataout(\$iopadmap$sum[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$sum[24]_output_0_0_to_$iopadmap$sum[24]_input_0_0  (
        .datain(\lut_$iopadmap$sum[24]_output_0_0 ),
        .dataout(\$iopadmap$sum[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$sum[25]_output_0_0_to_$iopadmap$sum[25]_input_0_0  (
        .datain(\lut_$iopadmap$sum[25]_output_0_0 ),
        .dataout(\$iopadmap$sum[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$sum[26]_output_0_0_to_$iopadmap$sum[26]_input_0_0  (
        .datain(\lut_$iopadmap$sum[26]_output_0_0 ),
        .dataout(\$iopadmap$sum[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$sum[27]_output_0_0_to_$iopadmap$sum[27]_input_0_0  (
        .datain(\lut_$iopadmap$sum[27]_output_0_0 ),
        .dataout(\$iopadmap$sum[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$sum[28]_output_0_0_to_$iopadmap$sum[28]_input_0_0  (
        .datain(\lut_$iopadmap$sum[28]_output_0_0 ),
        .dataout(\$iopadmap$sum[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$sum[29]_output_0_0_to_$iopadmap$sum[29]_input_0_0  (
        .datain(\lut_$iopadmap$sum[29]_output_0_0 ),
        .dataout(\$iopadmap$sum[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$sum[30]_output_0_0_to_$iopadmap$sum[30]_input_0_0  (
        .datain(\lut_$iopadmap$sum[30]_output_0_0 ),
        .dataout(\$iopadmap$sum[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$sum[31]_output_0_0_to_$iopadmap$sum[31]_input_0_0  (
        .datain(\lut_$iopadmap$sum[31]_output_0_0 ),
        .dataout(\$iopadmap$sum[31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$cout_output_0_0_to_$iopadmap$cout_input_0_0  (
        .datain(\lut_$iopadmap$cout_output_0_0 ),
        .dataout(\$iopadmap$cout_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n100___output_0_0_to_lut_$iopadmap$sum[28]_input_0_4  (
        .datain(\lut_$abc$4980$new_new_n100___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[28]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n100___output_0_0_to_lut_$iopadmap$sum[29]_input_0_2  (
        .datain(\lut_$abc$4980$new_new_n100___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[29]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n100___output_0_0_to_lut_$abc$4980$new_new_n133___input_0_3  (
        .datain(\lut_$abc$4980$new_new_n100___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n133___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n101___output_0_0_to_lut_$abc$4980$new_new_n107___input_0_1  (
        .datain(\lut_$abc$4980$new_new_n101___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n107___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n101___output_0_0_to_lut_$abc$4980$new_new_n146___input_0_2  (
        .datain(\lut_$abc$4980$new_new_n101___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n146___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n101___output_0_0_to_lut_$abc$4980$new_new_n149___input_0_2  (
        .datain(\lut_$abc$4980$new_new_n101___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n149___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n101___output_0_0_to_lut_$iopadmap$sum[4]_input_0_2  (
        .datain(\lut_$abc$4980$new_new_n101___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[4]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n102___output_0_0_to_lut_$abc$4980$new_new_n107___input_0_3  (
        .datain(\lut_$abc$4980$new_new_n102___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n107___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n102___output_0_0_to_lut_$abc$4980$new_new_n146___input_0_3  (
        .datain(\lut_$abc$4980$new_new_n102___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n146___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n102___output_0_0_to_lut_$abc$4980$new_new_n149___input_0_3  (
        .datain(\lut_$abc$4980$new_new_n102___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n149___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n102___output_0_0_to_lut_$iopadmap$sum[4]_input_0_3  (
        .datain(\lut_$abc$4980$new_new_n102___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[4]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n103___output_0_0_to_lut_$abc$4980$new_new_n107___input_0_5  (
        .datain(\lut_$abc$4980$new_new_n103___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n107___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n103___output_0_0_to_lut_$abc$4980$new_new_n146___input_0_4  (
        .datain(\lut_$abc$4980$new_new_n103___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n146___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n104___output_0_0_to_lut_$abc$4980$new_new_n107___input_0_2  (
        .datain(\lut_$abc$4980$new_new_n104___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n107___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n104___output_0_0_to_lut_$abc$4980$new_new_n146___input_0_0  (
        .datain(\lut_$abc$4980$new_new_n104___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n146___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n104___output_0_0_to_lut_$abc$4980$new_new_n149___input_0_0  (
        .datain(\lut_$abc$4980$new_new_n104___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n149___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n104___output_0_0_to_lut_$iopadmap$sum[4]_input_0_0  (
        .datain(\lut_$abc$4980$new_new_n104___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n105___output_0_0_to_lut_$abc$4980$new_new_n107___input_0_4  (
        .datain(\lut_$abc$4980$new_new_n105___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n107___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n105___output_0_0_to_lut_$abc$4980$new_new_n146___input_0_1  (
        .datain(\lut_$abc$4980$new_new_n105___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n146___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n106___output_0_0_to_lut_$abc$4980$new_new_n107___input_0_0  (
        .datain(\lut_$abc$4980$new_new_n106___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n107___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n107___output_0_0_to_lut_$iopadmap$sum[19]_input_0_4  (
        .datain(\lut_$abc$4980$new_new_n107___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[19]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n107___output_0_0_to_lut_$abc$4980$new_new_n128___input_0_4  (
        .datain(\lut_$abc$4980$new_new_n107___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n128___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n107___output_0_0_to_lut_$abc$4980$new_new_n160___input_0_2  (
        .datain(\lut_$abc$4980$new_new_n107___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n160___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n107___output_0_0_to_lut_$abc$4980$new_new_n121___input_0_0  (
        .datain(\lut_$abc$4980$new_new_n107___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n121___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n107___output_0_0_to_lut_$abc$4980$new_new_n125___input_0_4  (
        .datain(\lut_$abc$4980$new_new_n107___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n125___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n107___output_0_0_to_lut_$abc$4980$new_new_n143___input_0_0  (
        .datain(\lut_$abc$4980$new_new_n107___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n143___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n107___output_0_0_to_lut_$iopadmap$sum[13]_input_0_0  (
        .datain(\lut_$abc$4980$new_new_n107___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n107___output_0_0_to_lut_$iopadmap$sum[10]_input_0_4  (
        .datain(\lut_$abc$4980$new_new_n107___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[10]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n107___output_0_0_to_lut_$iopadmap$sum[22]_input_0_5  (
        .datain(\lut_$abc$4980$new_new_n107___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[22]_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n107___output_0_0_to_lut_$iopadmap$sum[11]_input_0_1  (
        .datain(\lut_$abc$4980$new_new_n107___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[11]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n108___output_0_0_to_lut_$abc$4980$new_new_n112___input_0_3  (
        .datain(\lut_$abc$4980$new_new_n108___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n112___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n108___output_0_0_to_lut_$abc$4980$new_new_n127___input_0_3  (
        .datain(\lut_$abc$4980$new_new_n108___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n127___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n108___output_0_0_to_lut_$abc$4980$new_new_n117___input_0_3  (
        .datain(\lut_$abc$4980$new_new_n108___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n117___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n109___output_0_0_to_lut_$abc$4980$new_new_n112___input_0_1  (
        .datain(\lut_$abc$4980$new_new_n109___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n112___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n109___output_0_0_to_lut_$abc$4980$new_new_n127___input_0_1  (
        .datain(\lut_$abc$4980$new_new_n109___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n127___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n109___output_0_0_to_lut_$abc$4980$new_new_n117___input_0_1  (
        .datain(\lut_$abc$4980$new_new_n109___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n117___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n109___output_0_0_to_lut_$abc$4980$new_new_n143___input_0_4  (
        .datain(\lut_$abc$4980$new_new_n109___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n143___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n110___output_0_0_to_lut_$abc$4980$new_new_n112___input_0_0  (
        .datain(\lut_$abc$4980$new_new_n110___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n112___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n110___output_0_0_to_lut_$abc$4980$new_new_n160___input_0_4  (
        .datain(\lut_$abc$4980$new_new_n110___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n160___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n110___output_0_0_to_lut_$abc$4980$new_new_n143___input_0_1  (
        .datain(\lut_$abc$4980$new_new_n110___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n143___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n110___output_0_0_to_lut_$iopadmap$sum[13]_input_0_2  (
        .datain(\lut_$abc$4980$new_new_n110___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[13]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n111___output_0_0_to_lut_$abc$4980$new_new_n112___input_0_4  (
        .datain(\lut_$abc$4980$new_new_n111___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n112___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n111___output_0_0_to_lut_$abc$4980$new_new_n160___input_0_5  (
        .datain(\lut_$abc$4980$new_new_n111___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n160___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n111___output_0_0_to_lut_$abc$4980$new_new_n143___input_0_5  (
        .datain(\lut_$abc$4980$new_new_n111___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n143___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n111___output_0_0_to_lut_$iopadmap$sum[13]_input_0_1  (
        .datain(\lut_$abc$4980$new_new_n111___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[13]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n111___output_0_0_to_lut_$iopadmap$sum[10]_input_0_3  (
        .datain(\lut_$abc$4980$new_new_n111___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[10]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n111___output_0_0_to_lut_$iopadmap$sum[11]_input_0_3  (
        .datain(\lut_$abc$4980$new_new_n111___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[11]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n112___output_0_0_to_lut_$iopadmap$sum[19]_input_0_1  (
        .datain(\lut_$abc$4980$new_new_n112___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[19]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n112___output_0_0_to_lut_$abc$4980$new_new_n128___input_0_1  (
        .datain(\lut_$abc$4980$new_new_n112___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n128___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n112___output_0_0_to_lut_$abc$4980$new_new_n121___input_0_4  (
        .datain(\lut_$abc$4980$new_new_n112___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n121___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n112___output_0_0_to_lut_$abc$4980$new_new_n125___input_0_2  (
        .datain(\lut_$abc$4980$new_new_n112___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n125___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n112___output_0_0_to_lut_$iopadmap$sum[22]_input_0_4  (
        .datain(\lut_$abc$4980$new_new_n112___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[22]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n113___output_0_0_to_lut_$abc$4980$new_new_n127___input_0_0  (
        .datain(\lut_$abc$4980$new_new_n113___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n127___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n113___output_0_0_to_lut_$abc$4980$new_new_n117___input_0_4  (
        .datain(\lut_$abc$4980$new_new_n113___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n117___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n113___output_0_0_to_lut_$abc$4980$new_new_n143___input_0_3  (
        .datain(\lut_$abc$4980$new_new_n113___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n143___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n114___output_0_0_to_lut_$abc$4980$new_new_n127___input_0_2  (
        .datain(\lut_$abc$4980$new_new_n114___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n127___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n114___output_0_0_to_lut_$abc$4980$new_new_n117___input_0_2  (
        .datain(\lut_$abc$4980$new_new_n114___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n117___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n114___output_0_0_to_lut_$abc$4980$new_new_n160___input_0_3  (
        .datain(\lut_$abc$4980$new_new_n114___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n160___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n114___output_0_0_to_lut_$abc$4980$new_new_n143___input_0_2  (
        .datain(\lut_$abc$4980$new_new_n114___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n143___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n114___output_0_0_to_lut_$iopadmap$sum[13]_input_0_4  (
        .datain(\lut_$abc$4980$new_new_n114___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[13]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n115___output_0_0_to_lut_$abc$4980$new_new_n127___input_0_4  (
        .datain(\lut_$abc$4980$new_new_n115___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n127___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n115___output_0_0_to_lut_$abc$4980$new_new_n117___input_0_5  (
        .datain(\lut_$abc$4980$new_new_n115___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n117___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n116___output_0_0_to_lut_$abc$4980$new_new_n117___input_0_0  (
        .datain(\lut_$abc$4980$new_new_n116___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n117___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n117___output_0_0_to_lut_$abc$4980$new_new_n121___input_0_1  (
        .datain(\lut_$abc$4980$new_new_n117___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n121___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n117___output_0_0_to_lut_$abc$4980$new_new_n125___input_0_5  (
        .datain(\lut_$abc$4980$new_new_n117___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n125___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n117___output_0_0_to_lut_$iopadmap$sum[22]_input_0_0  (
        .datain(\lut_$abc$4980$new_new_n117___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n118___output_0_0_to_lut_$abc$4980$new_new_n121___input_0_2  (
        .datain(\lut_$abc$4980$new_new_n118___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n121___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n119___output_0_0_to_lut_$abc$4980$new_new_n121___input_0_3  (
        .datain(\lut_$abc$4980$new_new_n119___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n121___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n119___output_0_0_to_lut_$abc$4980$new_new_n125___input_0_3  (
        .datain(\lut_$abc$4980$new_new_n119___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n125___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n119___output_0_0_to_lut_$iopadmap$sum[22]_input_0_1  (
        .datain(\lut_$abc$4980$new_new_n119___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[22]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n120___output_0_0_to_lut_$abc$4980$new_new_n121___input_0_5  (
        .datain(\lut_$abc$4980$new_new_n120___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n121___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n121___output_0_0_to_lut_$iopadmap$sum[26]_input_0_1  (
        .datain(\lut_$abc$4980$new_new_n121___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[26]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n121___output_0_0_to_lut_$iopadmap$sum[25]_input_0_1  (
        .datain(\lut_$abc$4980$new_new_n121___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[25]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n121___output_0_0_to_lut_$iopadmap$sum[27]_input_0_1  (
        .datain(\lut_$abc$4980$new_new_n121___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[27]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n121___output_0_0_to_lut_$iopadmap$sum[28]_input_0_1  (
        .datain(\lut_$abc$4980$new_new_n121___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[28]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n121___output_0_0_to_lut_$iopadmap$sum[29]_input_0_1  (
        .datain(\lut_$abc$4980$new_new_n121___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[29]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n121___output_0_0_to_lut_$iopadmap$cout_input_0_3  (
        .datain(\lut_$abc$4980$new_new_n121___output_0_0 ),
        .dataout(\lut_$iopadmap$cout_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n121___output_0_0_to_lut_$iopadmap$sum[30]_input_0_3  (
        .datain(\lut_$abc$4980$new_new_n121___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[30]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n121___output_0_0_to_lut_$iopadmap$sum[31]_input_0_3  (
        .datain(\lut_$abc$4980$new_new_n121___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[31]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n122___output_0_0_to_lut_$iopadmap$sum[28]_input_0_2  (
        .datain(\lut_$abc$4980$new_new_n122___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[28]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n122___output_0_0_to_lut_$iopadmap$sum[29]_input_0_4  (
        .datain(\lut_$abc$4980$new_new_n122___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[29]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n122___output_0_0_to_lut_$abc$4980$new_new_n134___input_0_3  (
        .datain(\lut_$abc$4980$new_new_n122___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n134___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n123___output_0_0_to_lut_$iopadmap$sum[29]_input_0_5  (
        .datain(\lut_$abc$4980$new_new_n123___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[29]_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n123___output_0_0_to_lut_$abc$4980$new_new_n134___input_0_2  (
        .datain(\lut_$abc$4980$new_new_n123___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n134___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n125___output_0_0_to_lut_$iopadmap$sum[24]_input_0_4  (
        .datain(\lut_$abc$4980$new_new_n125___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[24]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n125___output_0_0_to_lut_$iopadmap$sum[23]_input_0_4  (
        .datain(\lut_$abc$4980$new_new_n125___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[23]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n127___output_0_0_to_lut_$iopadmap$sum[19]_input_0_2  (
        .datain(\lut_$abc$4980$new_new_n127___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[19]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n127___output_0_0_to_lut_$abc$4980$new_new_n128___input_0_2  (
        .datain(\lut_$abc$4980$new_new_n127___output_0_0 ),
        .dataout(\lut_$abc$4980$new_new_n128___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n128___output_0_0_to_lut_$iopadmap$sum[21]_input_0_1  (
        .datain(\lut_$abc$4980$new_new_n128___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[21]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n128___output_0_0_to_lut_$iopadmap$sum[20]_input_0_1  (
        .datain(\lut_$abc$4980$new_new_n128___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[20]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n130___output_0_0_to_lut_$iopadmap$sum[27]_input_0_5  (
        .datain(\lut_$abc$4980$new_new_n130___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[27]_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n133___output_0_0_to_lut_$iopadmap$cout_input_0_1  (
        .datain(\lut_$abc$4980$new_new_n133___output_0_0 ),
        .dataout(\lut_$iopadmap$cout_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n133___output_0_0_to_lut_$iopadmap$sum[30]_input_0_1  (
        .datain(\lut_$abc$4980$new_new_n133___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[30]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n133___output_0_0_to_lut_$iopadmap$sum[31]_input_0_1  (
        .datain(\lut_$abc$4980$new_new_n133___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[31]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n134___output_0_0_to_lut_$iopadmap$cout_input_0_2  (
        .datain(\lut_$abc$4980$new_new_n134___output_0_0 ),
        .dataout(\lut_$iopadmap$cout_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n134___output_0_0_to_lut_$iopadmap$sum[30]_input_0_2  (
        .datain(\lut_$abc$4980$new_new_n134___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[30]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n134___output_0_0_to_lut_$iopadmap$sum[31]_input_0_4  (
        .datain(\lut_$abc$4980$new_new_n134___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[31]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n138___output_0_0_to_lut_$iopadmap$sum[31]_input_0_0  (
        .datain(\lut_$abc$4980$new_new_n138___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n141___output_0_0_to_lut_$iopadmap$sum[3]_input_0_3  (
        .datain(\lut_$abc$4980$new_new_n141___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[3]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n141___output_0_0_to_lut_$iopadmap$sum[2]_input_0_3  (
        .datain(\lut_$abc$4980$new_new_n141___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[2]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n143___output_0_0_to_lut_$iopadmap$sum[16]_input_0_2  (
        .datain(\lut_$abc$4980$new_new_n143___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[16]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n143___output_0_0_to_lut_$iopadmap$sum[17]_input_0_2  (
        .datain(\lut_$abc$4980$new_new_n143___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[17]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n143___output_0_0_to_lut_$iopadmap$sum[18]_input_0_5  (
        .datain(\lut_$abc$4980$new_new_n143___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[18]_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n146___output_0_0_to_lut_$iopadmap$sum[8]_input_0_1  (
        .datain(\lut_$abc$4980$new_new_n146___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[8]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n146___output_0_0_to_lut_$iopadmap$sum[7]_input_0_1  (
        .datain(\lut_$abc$4980$new_new_n146___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[7]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n149___output_0_0_to_lut_$iopadmap$sum[5]_input_0_0  (
        .datain(\lut_$abc$4980$new_new_n149___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n149___output_0_0_to_lut_$iopadmap$sum[6]_input_0_4  (
        .datain(\lut_$abc$4980$new_new_n149___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[6]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n157___output_0_0_to_lut_$iopadmap$sum[18]_input_0_0  (
        .datain(\lut_$abc$4980$new_new_n157___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n160___output_0_0_to_lut_$iopadmap$sum[14]_input_0_2  (
        .datain(\lut_$abc$4980$new_new_n160___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[14]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$4980$new_new_n160___output_0_0_to_lut_$iopadmap$sum[15]_input_0_2  (
        .datain(\lut_$abc$4980$new_new_n160___output_0_0 ),
        .dataout(\lut_$iopadmap$sum[15]_input_0_2 )
    );


    //Cell instances
    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11101000000101110001011111101000)
    ) \lut_$iopadmap$sum[21]  (
        .in({
            \lut_$iopadmap$sum[21]_input_0_4 ,
            \lut_$iopadmap$sum[21]_input_0_3 ,
            \lut_$iopadmap$sum[21]_input_0_2 ,
            \lut_$iopadmap$sum[21]_input_0_1 ,
            \lut_$iopadmap$sum[21]_input_0_0 
         }),
        .out(\lut_$iopadmap$sum[21]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000010010110)
    ) \lut_$iopadmap$sum[20]  (
        .in({
            1'b0,
            1'b0,
            \lut_$iopadmap$sum[20]_input_0_2 ,
            \lut_$iopadmap$sum[20]_input_0_1 ,
            \lut_$iopadmap$sum[20]_input_0_0 
         }),
        .out(\lut_$iopadmap$sum[20]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10100101010110101010100101010110)
    ) \lut_$iopadmap$sum[19]  (
        .in({
            \lut_$iopadmap$sum[19]_input_0_4 ,
            \lut_$iopadmap$sum[19]_input_0_3 ,
            \lut_$iopadmap$sum[19]_input_0_2 ,
            \lut_$iopadmap$sum[19]_input_0_1 ,
            \lut_$iopadmap$sum[19]_input_0_0 
         }),
        .out(\lut_$iopadmap$sum[19]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11111010101000001111111010101000)
    ) \lut_$abc$4980$new_new_n128__  (
        .in({
            \lut_$abc$4980$new_new_n128___input_0_4 ,
            \lut_$abc$4980$new_new_n128___input_0_3 ,
            \lut_$abc$4980$new_new_n128___input_0_2 ,
            \lut_$abc$4980$new_new_n128___input_0_1 ,
            \lut_$abc$4980$new_new_n128___input_0_0 
         }),
        .out(\lut_$abc$4980$new_new_n128___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001000000000000000000000000000)
    ) \lut_$abc$4980$new_new_n112__  (
        .in({
            \lut_$abc$4980$new_new_n112___input_0_4 ,
            \lut_$abc$4980$new_new_n112___input_0_3 ,
            1'b0,
            \lut_$abc$4980$new_new_n112___input_0_1 ,
            \lut_$abc$4980$new_new_n112___input_0_0 
         }),
        .out(\lut_$abc$4980$new_new_n112___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01001100000000001111111100000000)
    ) \lut_$abc$4980$new_new_n127__  (
        .in({
            \lut_$abc$4980$new_new_n127___input_0_4 ,
            \lut_$abc$4980$new_new_n127___input_0_3 ,
            \lut_$abc$4980$new_new_n127___input_0_2 ,
            \lut_$abc$4980$new_new_n127___input_0_1 ,
            \lut_$abc$4980$new_new_n127___input_0_0 
         }),
        .out(\lut_$abc$4980$new_new_n127___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111110101010111111101010100011111110101010001010101000000000)
    ) \lut_$abc$4980$new_new_n108__  (
        .in({
            \lut_$abc$4980$new_new_n108___input_0_5 ,
            \lut_$abc$4980$new_new_n108___input_0_4 ,
            \lut_$abc$4980$new_new_n108___input_0_3 ,
            \lut_$abc$4980$new_new_n108___input_0_2 ,
            \lut_$abc$4980$new_new_n108___input_0_1 ,
            \lut_$abc$4980$new_new_n108___input_0_0 
         }),
        .out(\lut_$abc$4980$new_new_n108___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111111111111111110101110100011111010111010000000000000000000)
    ) \lut_$abc$4980$new_new_n111__  (
        .in({
            \lut_$abc$4980$new_new_n111___input_0_5 ,
            \lut_$abc$4980$new_new_n111___input_0_4 ,
            \lut_$abc$4980$new_new_n111___input_0_3 ,
            \lut_$abc$4980$new_new_n111___input_0_2 ,
            \lut_$abc$4980$new_new_n111___input_0_1 ,
            \lut_$abc$4980$new_new_n111___input_0_0 
         }),
        .out(\lut_$abc$4980$new_new_n111___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1010001010101010001000101010101000000000101010100000000010101010)
    ) \lut_$abc$4980$new_new_n117__  (
        .in({
            \lut_$abc$4980$new_new_n117___input_0_5 ,
            \lut_$abc$4980$new_new_n117___input_0_4 ,
            \lut_$abc$4980$new_new_n117___input_0_3 ,
            \lut_$abc$4980$new_new_n117___input_0_2 ,
            \lut_$abc$4980$new_new_n117___input_0_1 ,
            \lut_$abc$4980$new_new_n117___input_0_0 
         }),
        .out(\lut_$abc$4980$new_new_n117___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000100000011000001010000111100010001001100110101010111111111)
    ) \lut_$abc$4980$new_new_n115__  (
        .in({
            \lut_$abc$4980$new_new_n115___input_0_5 ,
            \lut_$abc$4980$new_new_n115___input_0_4 ,
            \lut_$abc$4980$new_new_n115___input_0_3 ,
            \lut_$abc$4980$new_new_n115___input_0_2 ,
            \lut_$abc$4980$new_new_n115___input_0_1 ,
            \lut_$abc$4980$new_new_n115___input_0_0 
         }),
        .out(\lut_$abc$4980$new_new_n115___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000100000101000000110000111100010001010101010011001111111111)
    ) \lut_$abc$4980$new_new_n106__  (
        .in({
            \lut_$abc$4980$new_new_n106___input_0_5 ,
            \lut_$abc$4980$new_new_n106___input_0_4 ,
            \lut_$abc$4980$new_new_n106___input_0_3 ,
            \lut_$abc$4980$new_new_n106___input_0_2 ,
            \lut_$abc$4980$new_new_n106___input_0_1 ,
            \lut_$abc$4980$new_new_n106___input_0_0 
         }),
        .out(\lut_$abc$4980$new_new_n106___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000001101001)
    ) \lut_$iopadmap$sum[14]  (
        .in({
            1'b0,
            1'b0,
            \lut_$iopadmap$sum[14]_input_0_2 ,
            \lut_$iopadmap$sum[14]_input_0_1 ,
            \lut_$iopadmap$sum[14]_input_0_0 
         }),
        .out(\lut_$iopadmap$sum[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10001110011100010111000110001110)
    ) \lut_$iopadmap$sum[15]  (
        .in({
            \lut_$iopadmap$sum[15]_input_0_4 ,
            \lut_$iopadmap$sum[15]_input_0_3 ,
            \lut_$iopadmap$sum[15]_input_0_2 ,
            \lut_$iopadmap$sum[15]_input_0_1 ,
            \lut_$iopadmap$sum[15]_input_0_0 
         }),
        .out(\lut_$iopadmap$sum[15]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111000100010001011101110001000101110111000100010111011100010001)
    ) \lut_$abc$4980$new_new_n160__  (
        .in({
            \lut_$abc$4980$new_new_n160___input_0_5 ,
            \lut_$abc$4980$new_new_n160___input_0_4 ,
            \lut_$abc$4980$new_new_n160___input_0_3 ,
            \lut_$abc$4980$new_new_n160___input_0_2 ,
            \lut_$abc$4980$new_new_n160___input_0_1 ,
            \lut_$abc$4980$new_new_n160___input_0_0 
         }),
        .out(\lut_$abc$4980$new_new_n160___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000010100000000000000000000010101010101010101010101010101010)
    ) \lut_$abc$4980$new_new_n107__  (
        .in({
            \lut_$abc$4980$new_new_n107___input_0_5 ,
            \lut_$abc$4980$new_new_n107___input_0_4 ,
            \lut_$abc$4980$new_new_n107___input_0_3 ,
            \lut_$abc$4980$new_new_n107___input_0_2 ,
            \lut_$abc$4980$new_new_n107___input_0_1 ,
            \lut_$abc$4980$new_new_n107___input_0_0 
         }),
        .out(\lut_$abc$4980$new_new_n107___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0001000100010001000101110111011100010111011101110111011101110111)
    ) \lut_$abc$4980$new_new_n114__  (
        .in({
            \lut_$abc$4980$new_new_n114___input_0_5 ,
            \lut_$abc$4980$new_new_n114___input_0_4 ,
            \lut_$abc$4980$new_new_n114___input_0_3 ,
            \lut_$abc$4980$new_new_n114___input_0_2 ,
            \lut_$abc$4980$new_new_n114___input_0_1 ,
            \lut_$abc$4980$new_new_n114___input_0_0 
         }),
        .out(\lut_$abc$4980$new_new_n114___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111011100000111111101110000011111110111000001111100010000000)
    ) \lut_$abc$4980$new_new_n110__  (
        .in({
            \lut_$abc$4980$new_new_n110___input_0_5 ,
            \lut_$abc$4980$new_new_n110___input_0_4 ,
            \lut_$abc$4980$new_new_n110___input_0_3 ,
            \lut_$abc$4980$new_new_n110___input_0_2 ,
            \lut_$abc$4980$new_new_n110___input_0_1 ,
            \lut_$abc$4980$new_new_n110___input_0_0 
         }),
        .out(\lut_$abc$4980$new_new_n110___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111111111110111111100000000011111111101010001010100000000000)
    ) \lut_$abc$4980$new_new_n103__  (
        .in({
            \lut_$abc$4980$new_new_n103___input_0_5 ,
            \lut_$abc$4980$new_new_n103___input_0_4 ,
            \lut_$abc$4980$new_new_n103___input_0_3 ,
            \lut_$abc$4980$new_new_n103___input_0_2 ,
            \lut_$abc$4980$new_new_n103___input_0_1 ,
            \lut_$abc$4980$new_new_n103___input_0_0 
         }),
        .out(\lut_$abc$4980$new_new_n103___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000100000101000100010101010100000011000011110011001111111111)
    ) \lut_$abc$4980$new_new_n105__  (
        .in({
            \lut_$abc$4980$new_new_n105___input_0_5 ,
            \lut_$abc$4980$new_new_n105___input_0_4 ,
            \lut_$abc$4980$new_new_n105___input_0_3 ,
            \lut_$abc$4980$new_new_n105___input_0_2 ,
            \lut_$abc$4980$new_new_n105___input_0_1 ,
            \lut_$abc$4980$new_new_n105___input_0_0 
         }),
        .out(\lut_$abc$4980$new_new_n105___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10110100010010110010110111010010)
    ) \lut_$iopadmap$sum[26]  (
        .in({
            \lut_$iopadmap$sum[26]_input_0_4 ,
            \lut_$iopadmap$sum[26]_input_0_3 ,
            \lut_$iopadmap$sum[26]_input_0_2 ,
            \lut_$iopadmap$sum[26]_input_0_1 ,
            \lut_$iopadmap$sum[26]_input_0_0 
         }),
        .out(\lut_$iopadmap$sum[26]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001100000000000001001)
    ) \lut_$iopadmap$sum[25]  (
        .in({
            \lut_$iopadmap$sum[25]_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$iopadmap$sum[25]_input_0_1 ,
            \lut_$iopadmap$sum[25]_input_0_0 
         }),
        .out(\lut_$iopadmap$sum[25]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000011110000110000001111000011110000111100001111000011110000)
    ) \lut_$abc$4980$new_new_n121__  (
        .in({
            \lut_$abc$4980$new_new_n121___input_0_5 ,
            \lut_$abc$4980$new_new_n121___input_0_4 ,
            \lut_$abc$4980$new_new_n121___input_0_3 ,
            \lut_$abc$4980$new_new_n121___input_0_2 ,
            \lut_$abc$4980$new_new_n121___input_0_1 ,
            \lut_$abc$4980$new_new_n121___input_0_0 
         }),
        .out(\lut_$abc$4980$new_new_n121___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10010101011010101010100101010110)
    ) \lut_$iopadmap$sum[24]  (
        .in({
            \lut_$iopadmap$sum[24]_input_0_4 ,
            \lut_$iopadmap$sum[24]_input_0_3 ,
            \lut_$iopadmap$sum[24]_input_0_2 ,
            \lut_$iopadmap$sum[24]_input_0_1 ,
            \lut_$iopadmap$sum[24]_input_0_0 
         }),
        .out(\lut_$iopadmap$sum[24]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000101000000000001000001)
    ) \lut_$iopadmap$sum[23]  (
        .in({
            \lut_$iopadmap$sum[23]_input_0_4 ,
            1'b0,
            \lut_$iopadmap$sum[23]_input_0_2 ,
            \lut_$iopadmap$sum[23]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$iopadmap$sum[23]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111110110010101100100000000000000000010011010100110111111111)
    ) \lut_$iopadmap$sum[27]  (
        .in({
            \lut_$iopadmap$sum[27]_input_0_5 ,
            \lut_$iopadmap$sum[27]_input_0_4 ,
            \lut_$iopadmap$sum[27]_input_0_3 ,
            \lut_$iopadmap$sum[27]_input_0_2 ,
            \lut_$iopadmap$sum[27]_input_0_1 ,
            \lut_$iopadmap$sum[27]_input_0_0 
         }),
        .out(\lut_$iopadmap$sum[27]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111111111010111110100000000011111111111010001110100000000000)
    ) \lut_$abc$4980$new_new_n119__  (
        .in({
            \lut_$abc$4980$new_new_n119___input_0_5 ,
            \lut_$abc$4980$new_new_n119___input_0_4 ,
            \lut_$abc$4980$new_new_n119___input_0_3 ,
            \lut_$abc$4980$new_new_n119___input_0_2 ,
            \lut_$abc$4980$new_new_n119___input_0_1 ,
            \lut_$abc$4980$new_new_n119___input_0_0 
         }),
        .out(\lut_$abc$4980$new_new_n119___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111011101110111000101110111011100010001011101110001000101110111)
    ) \lut_$abc$4980$new_new_n125__  (
        .in({
            \lut_$abc$4980$new_new_n125___input_0_5 ,
            \lut_$abc$4980$new_new_n125___input_0_4 ,
            \lut_$abc$4980$new_new_n125___input_0_3 ,
            \lut_$abc$4980$new_new_n125___input_0_2 ,
            \lut_$abc$4980$new_new_n125___input_0_1 ,
            \lut_$abc$4980$new_new_n125___input_0_0 
         }),
        .out(\lut_$abc$4980$new_new_n125___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01101010100101010110010110011010)
    ) \lut_$iopadmap$sum[28]  (
        .in({
            \lut_$iopadmap$sum[28]_input_0_4 ,
            \lut_$iopadmap$sum[28]_input_0_3 ,
            \lut_$iopadmap$sum[28]_input_0_2 ,
            \lut_$iopadmap$sum[28]_input_0_1 ,
            \lut_$iopadmap$sum[28]_input_0_0 
         }),
        .out(\lut_$iopadmap$sum[28]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1011101100100010111110101010000001000100110111010000010101011111)
    ) \lut_$iopadmap$sum[29]  (
        .in({
            \lut_$iopadmap$sum[29]_input_0_5 ,
            \lut_$iopadmap$sum[29]_input_0_4 ,
            \lut_$iopadmap$sum[29]_input_0_3 ,
            \lut_$iopadmap$sum[29]_input_0_2 ,
            \lut_$iopadmap$sum[29]_input_0_1 ,
            \lut_$iopadmap$sum[29]_input_0_0 
         }),
        .out(\lut_$iopadmap$sum[29]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000010010000000000000110)
    ) \lut_$iopadmap$sum[5]  (
        .in({
            \lut_$iopadmap$sum[5]_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$iopadmap$sum[5]_input_0_1 ,
            \lut_$iopadmap$sum[5]_input_0_0 
         }),
        .out(\lut_$iopadmap$sum[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000001000000000001)
    ) \lut_$abc$4980$new_new_n157__  (
        .in({
            1'b0,
            \lut_$abc$4980$new_new_n157___input_0_3 ,
            \lut_$abc$4980$new_new_n157___input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$4980$new_new_n157___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010000010000000000010100)
    ) \lut_$iopadmap$sum[16]  (
        .in({
            \lut_$iopadmap$sum[16]_input_0_4 ,
            1'b0,
            \lut_$iopadmap$sum[16]_input_0_2 ,
            \lut_$iopadmap$sum[16]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$iopadmap$sum[16]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10101001010101101001010101101010)
    ) \lut_$iopadmap$sum[17]  (
        .in({
            \lut_$iopadmap$sum[17]_input_0_4 ,
            \lut_$iopadmap$sum[17]_input_0_3 ,
            \lut_$iopadmap$sum[17]_input_0_2 ,
            \lut_$iopadmap$sum[17]_input_0_1 ,
            \lut_$iopadmap$sum[17]_input_0_0 
         }),
        .out(\lut_$iopadmap$sum[17]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0100111111111111000000000000000000001111111111110000000000000000)
    ) \lut_$abc$4980$new_new_n143__  (
        .in({
            \lut_$abc$4980$new_new_n143___input_0_5 ,
            \lut_$abc$4980$new_new_n143___input_0_4 ,
            \lut_$abc$4980$new_new_n143___input_0_3 ,
            \lut_$abc$4980$new_new_n143___input_0_2 ,
            \lut_$abc$4980$new_new_n143___input_0_1 ,
            \lut_$abc$4980$new_new_n143___input_0_0 
         }),
        .out(\lut_$abc$4980$new_new_n143___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1010101010100101101010011001010110101001100101011010010101010101)
    ) \lut_$iopadmap$sum[18]  (
        .in({
            \lut_$iopadmap$sum[18]_input_0_5 ,
            \lut_$iopadmap$sum[18]_input_0_4 ,
            \lut_$iopadmap$sum[18]_input_0_3 ,
            \lut_$iopadmap$sum[18]_input_0_2 ,
            \lut_$iopadmap$sum[18]_input_0_1 ,
            \lut_$iopadmap$sum[18]_input_0_0 
         }),
        .out(\lut_$iopadmap$sum[18]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000111000000000111011100000111000001110111011101110111)
    ) \lut_$abc$4980$new_new_n113__  (
        .in({
            \lut_$abc$4980$new_new_n113___input_0_5 ,
            \lut_$abc$4980$new_new_n113___input_0_4 ,
            \lut_$abc$4980$new_new_n113___input_0_3 ,
            \lut_$abc$4980$new_new_n113___input_0_2 ,
            \lut_$abc$4980$new_new_n113___input_0_1 ,
            \lut_$abc$4980$new_new_n113___input_0_0 
         }),
        .out(\lut_$abc$4980$new_new_n113___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111101011111010111010001110100011111010111010001110100010100000)
    ) \lut_$abc$4980$new_new_n109__  (
        .in({
            \lut_$abc$4980$new_new_n109___input_0_5 ,
            \lut_$abc$4980$new_new_n109___input_0_4 ,
            \lut_$abc$4980$new_new_n109___input_0_3 ,
            \lut_$abc$4980$new_new_n109___input_0_2 ,
            \lut_$abc$4980$new_new_n109___input_0_1 ,
            \lut_$abc$4980$new_new_n109___input_0_0 
         }),
        .out(\lut_$abc$4980$new_new_n109___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0100000010111111111111110000000010111111010000000000000011111111)
    ) \lut_$iopadmap$sum[13]  (
        .in({
            \lut_$iopadmap$sum[13]_input_0_5 ,
            \lut_$iopadmap$sum[13]_input_0_4 ,
            \lut_$iopadmap$sum[13]_input_0_3 ,
            \lut_$iopadmap$sum[13]_input_0_2 ,
            \lut_$iopadmap$sum[13]_input_0_1 ,
            \lut_$iopadmap$sum[13]_input_0_0 
         }),
        .out(\lut_$iopadmap$sum[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000110000001100000100100000110)
    ) \lut_$iopadmap$sum[10]  (
        .in({
            \lut_$iopadmap$sum[10]_input_0_4 ,
            \lut_$iopadmap$sum[10]_input_0_3 ,
            1'b0,
            \lut_$iopadmap$sum[10]_input_0_1 ,
            \lut_$iopadmap$sum[10]_input_0_0 
         }),
        .out(\lut_$iopadmap$sum[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10011100011000110011100111000110)
    ) \lut_$iopadmap$sum[12]  (
        .in({
            \lut_$iopadmap$sum[12]_input_0_4 ,
            \lut_$iopadmap$sum[12]_input_0_3 ,
            \lut_$iopadmap$sum[12]_input_0_2 ,
            \lut_$iopadmap$sum[12]_input_0_1 ,
            \lut_$iopadmap$sum[12]_input_0_0 
         }),
        .out(\lut_$iopadmap$sum[12]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000001110111111100000111011111111111111111111111)
    ) \lut_$abc$4980$new_new_n118__  (
        .in({
            \lut_$abc$4980$new_new_n118___input_0_5 ,
            \lut_$abc$4980$new_new_n118___input_0_4 ,
            \lut_$abc$4980$new_new_n118___input_0_3 ,
            \lut_$abc$4980$new_new_n118___input_0_2 ,
            \lut_$abc$4980$new_new_n118___input_0_1 ,
            \lut_$abc$4980$new_new_n118___input_0_0 
         }),
        .out(\lut_$abc$4980$new_new_n118___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0100101110110100010010111011010011000011001111000100101110110100)
    ) \lut_$iopadmap$sum[22]  (
        .in({
            \lut_$iopadmap$sum[22]_input_0_5 ,
            \lut_$iopadmap$sum[22]_input_0_4 ,
            \lut_$iopadmap$sum[22]_input_0_3 ,
            \lut_$iopadmap$sum[22]_input_0_2 ,
            \lut_$iopadmap$sum[22]_input_0_1 ,
            \lut_$iopadmap$sum[22]_input_0_0 
         }),
        .out(\lut_$iopadmap$sum[22]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1011010010100101010010110101101000101101000011111101001011110000)
    ) \lut_$iopadmap$sum[11]  (
        .in({
            \lut_$iopadmap$sum[11]_input_0_5 ,
            \lut_$iopadmap$sum[11]_input_0_4 ,
            \lut_$iopadmap$sum[11]_input_0_3 ,
            \lut_$iopadmap$sum[11]_input_0_2 ,
            \lut_$iopadmap$sum[11]_input_0_1 ,
            \lut_$iopadmap$sum[11]_input_0_0 
         }),
        .out(\lut_$iopadmap$sum[11]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111101011111010111110101110100011111010101000001110100010100000)
    ) \lut_$abc$4980$new_new_n120__  (
        .in({
            \lut_$abc$4980$new_new_n120___input_0_5 ,
            \lut_$abc$4980$new_new_n120___input_0_4 ,
            \lut_$abc$4980$new_new_n120___input_0_3 ,
            \lut_$abc$4980$new_new_n120___input_0_2 ,
            \lut_$abc$4980$new_new_n120___input_0_1 ,
            \lut_$abc$4980$new_new_n120___input_0_0 
         }),
        .out(\lut_$abc$4980$new_new_n120___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000100000011000100010011001100000101000011110101010111111111)
    ) \lut_$abc$4980$new_new_n116__  (
        .in({
            \lut_$abc$4980$new_new_n116___input_0_5 ,
            \lut_$abc$4980$new_new_n116___input_0_4 ,
            \lut_$abc$4980$new_new_n116___input_0_3 ,
            \lut_$abc$4980$new_new_n116___input_0_2 ,
            \lut_$abc$4980$new_new_n116___input_0_1 ,
            \lut_$abc$4980$new_new_n116___input_0_0 
         }),
        .out(\lut_$abc$4980$new_new_n116___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000100100100100000010010010010000000000000000000)
    ) \lut_$abc$4980$new_new_n122__  (
        .in({
            \lut_$abc$4980$new_new_n122___input_0_5 ,
            \lut_$abc$4980$new_new_n122___input_0_4 ,
            \lut_$abc$4980$new_new_n122___input_0_3 ,
            \lut_$abc$4980$new_new_n122___input_0_2 ,
            \lut_$abc$4980$new_new_n122___input_0_1 ,
            \lut_$abc$4980$new_new_n122___input_0_0 
         }),
        .out(\lut_$abc$4980$new_new_n122___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000000000000001000000000)
    ) \lut_$abc$4980$new_new_n134__  (
        .in({
            \lut_$abc$4980$new_new_n134___input_0_4 ,
            \lut_$abc$4980$new_new_n134___input_0_3 ,
            \lut_$abc$4980$new_new_n134___input_0_2 ,
            1'b0,
            \lut_$abc$4980$new_new_n134___input_0_0 
         }),
        .out(\lut_$abc$4980$new_new_n134___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11000110001110010110001110011100)
    ) \lut_$iopadmap$sum[9]  (
        .in({
            \lut_$iopadmap$sum[9]_input_0_4 ,
            \lut_$iopadmap$sum[9]_input_0_3 ,
            \lut_$iopadmap$sum[9]_input_0_2 ,
            \lut_$iopadmap$sum[9]_input_0_1 ,
            \lut_$iopadmap$sum[9]_input_0_0 
         }),
        .out(\lut_$iopadmap$sum[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11101000000101110001011111101000)
    ) \lut_$iopadmap$sum[8]  (
        .in({
            \lut_$iopadmap$sum[8]_input_0_4 ,
            \lut_$iopadmap$sum[8]_input_0_3 ,
            \lut_$iopadmap$sum[8]_input_0_2 ,
            \lut_$iopadmap$sum[8]_input_0_1 ,
            \lut_$iopadmap$sum[8]_input_0_0 
         }),
        .out(\lut_$iopadmap$sum[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000010010110)
    ) \lut_$iopadmap$sum[7]  (
        .in({
            1'b0,
            1'b0,
            \lut_$iopadmap$sum[7]_input_0_2 ,
            \lut_$iopadmap$sum[7]_input_0_1 ,
            \lut_$iopadmap$sum[7]_input_0_0 
         }),
        .out(\lut_$iopadmap$sum[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01111111011101110000000000000000)
    ) \lut_$abc$4980$new_new_n146__  (
        .in({
            \lut_$abc$4980$new_new_n146___input_0_4 ,
            \lut_$abc$4980$new_new_n146___input_0_3 ,
            \lut_$abc$4980$new_new_n146___input_0_2 ,
            \lut_$abc$4980$new_new_n146___input_0_1 ,
            \lut_$abc$4980$new_new_n146___input_0_0 
         }),
        .out(\lut_$abc$4980$new_new_n146___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000111)
    ) \lut_$abc$4980$new_new_n101__  (
        .in({
            1'b0,
            \lut_$abc$4980$new_new_n101___input_0_3 ,
            1'b0,
            \lut_$abc$4980$new_new_n101___input_0_1 ,
            \lut_$abc$4980$new_new_n101___input_0_0 
         }),
        .out(\lut_$abc$4980$new_new_n101___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000001110001111101111111)
    ) \lut_$abc$4980$new_new_n141__  (
        .in({
            \lut_$abc$4980$new_new_n141___input_0_4 ,
            \lut_$abc$4980$new_new_n141___input_0_3 ,
            \lut_$abc$4980$new_new_n141___input_0_2 ,
            \lut_$abc$4980$new_new_n141___input_0_1 ,
            \lut_$abc$4980$new_new_n141___input_0_0 
         }),
        .out(\lut_$abc$4980$new_new_n141___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111111111111111111101110000011111110111000000000000000000000)
    ) \lut_$abc$4980$new_new_n102__  (
        .in({
            \lut_$abc$4980$new_new_n102___input_0_5 ,
            \lut_$abc$4980$new_new_n102___input_0_4 ,
            \lut_$abc$4980$new_new_n102___input_0_3 ,
            \lut_$abc$4980$new_new_n102___input_0_2 ,
            \lut_$abc$4980$new_new_n102___input_0_1 ,
            \lut_$abc$4980$new_new_n102___input_0_0 
         }),
        .out(\lut_$abc$4980$new_new_n102___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000010101000101010101010101010101011111110111111111111111)
    ) \lut_$abc$4980$new_new_n104__  (
        .in({
            \lut_$abc$4980$new_new_n104___input_0_5 ,
            \lut_$abc$4980$new_new_n104___input_0_4 ,
            \lut_$abc$4980$new_new_n104___input_0_3 ,
            \lut_$abc$4980$new_new_n104___input_0_2 ,
            \lut_$abc$4980$new_new_n104___input_0_1 ,
            \lut_$abc$4980$new_new_n104___input_0_0 
         }),
        .out(\lut_$abc$4980$new_new_n104___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11011111110111010100110001000100)
    ) \lut_$abc$4980$new_new_n149__  (
        .in({
            \lut_$abc$4980$new_new_n149___input_0_4 ,
            \lut_$abc$4980$new_new_n149___input_0_3 ,
            \lut_$abc$4980$new_new_n149___input_0_2 ,
            \lut_$abc$4980$new_new_n149___input_0_1 ,
            \lut_$abc$4980$new_new_n149___input_0_0 
         }),
        .out(\lut_$abc$4980$new_new_n149___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01101100011001101001001110011001)
    ) \lut_$iopadmap$sum[4]  (
        .in({
            \lut_$iopadmap$sum[4]_input_0_4 ,
            \lut_$iopadmap$sum[4]_input_0_3 ,
            \lut_$iopadmap$sum[4]_input_0_2 ,
            \lut_$iopadmap$sum[4]_input_0_1 ,
            \lut_$iopadmap$sum[4]_input_0_0 
         }),
        .out(\lut_$iopadmap$sum[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11000011100101101001011000111100)
    ) \lut_$iopadmap$sum[6]  (
        .in({
            \lut_$iopadmap$sum[6]_input_0_4 ,
            \lut_$iopadmap$sum[6]_input_0_3 ,
            \lut_$iopadmap$sum[6]_input_0_2 ,
            \lut_$iopadmap$sum[6]_input_0_1 ,
            \lut_$iopadmap$sum[6]_input_0_0 
         }),
        .out(\lut_$iopadmap$sum[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000001000000001)
    ) \lut_$abc$4980$new_new_n130__  (
        .in({
            1'b0,
            \lut_$abc$4980$new_new_n130___input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$4980$new_new_n130___input_0_0 
         }),
        .out(\lut_$abc$4980$new_new_n130___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100000000000000000001)
    ) \lut_$abc$4980$new_new_n138__  (
        .in({
            \lut_$abc$4980$new_new_n138___input_0_4 ,
            1'b0,
            \lut_$abc$4980$new_new_n138___input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$4980$new_new_n138___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10101011111110110000001010100010)
    ) \lut_$iopadmap$cout  (
        .in({
            \lut_$iopadmap$cout_input_0_4 ,
            \lut_$iopadmap$cout_input_0_3 ,
            \lut_$iopadmap$cout_input_0_2 ,
            \lut_$iopadmap$cout_input_0_1 ,
            \lut_$iopadmap$cout_input_0_0 
         }),
        .out(\lut_$iopadmap$cout_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01010110101001101010100101011001)
    ) \lut_$iopadmap$sum[30]  (
        .in({
            \lut_$iopadmap$sum[30]_input_0_4 ,
            \lut_$iopadmap$sum[30]_input_0_3 ,
            \lut_$iopadmap$sum[30]_input_0_2 ,
            \lut_$iopadmap$sum[30]_input_0_1 ,
            \lut_$iopadmap$sum[30]_input_0_0 
         }),
        .out(\lut_$iopadmap$sum[30]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000001001)
    ) \lut_$abc$4980$new_new_n123__  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$4980$new_new_n123___input_0_1 ,
            \lut_$abc$4980$new_new_n123___input_0_0 
         }),
        .out(\lut_$abc$4980$new_new_n123___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010001000101110001011101110111)
    ) \lut_$abc$4980$new_new_n133__  (
        .in({
            \lut_$abc$4980$new_new_n133___input_0_4 ,
            \lut_$abc$4980$new_new_n133___input_0_3 ,
            \lut_$abc$4980$new_new_n133___input_0_2 ,
            \lut_$abc$4980$new_new_n133___input_0_1 ,
            \lut_$abc$4980$new_new_n133___input_0_0 
         }),
        .out(\lut_$abc$4980$new_new_n133___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11001001001101101001001101101100)
    ) \lut_$iopadmap$sum[1]  (
        .in({
            \lut_$iopadmap$sum[1]_input_0_4 ,
            \lut_$iopadmap$sum[1]_input_0_3 ,
            \lut_$iopadmap$sum[1]_input_0_2 ,
            \lut_$iopadmap$sum[1]_input_0_1 ,
            \lut_$iopadmap$sum[1]_input_0_0 
         }),
        .out(\lut_$iopadmap$sum[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000001000010000000000010010)
    ) \lut_$iopadmap$sum[0]  (
        .in({
            \lut_$iopadmap$sum[0]_input_0_4 ,
            1'b0,
            \lut_$iopadmap$sum[0]_input_0_2 ,
            1'b0,
            \lut_$iopadmap$sum[0]_input_0_0 
         }),
        .out(\lut_$iopadmap$sum[0]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111111110000111110101010000011111110111000001111100010000000)
    ) \lut_$abc$4980$new_new_n100__  (
        .in({
            \lut_$abc$4980$new_new_n100___input_0_5 ,
            \lut_$abc$4980$new_new_n100___input_0_4 ,
            \lut_$abc$4980$new_new_n100___input_0_3 ,
            \lut_$abc$4980$new_new_n100___input_0_2 ,
            \lut_$abc$4980$new_new_n100___input_0_1 ,
            \lut_$abc$4980$new_new_n100___input_0_0 
         }),
        .out(\lut_$abc$4980$new_new_n100___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1010010110101010101001101010011001010101101001010110010101100101)
    ) \lut_$iopadmap$sum[31]  (
        .in({
            \lut_$iopadmap$sum[31]_input_0_5 ,
            \lut_$iopadmap$sum[31]_input_0_4 ,
            \lut_$iopadmap$sum[31]_input_0_3 ,
            \lut_$iopadmap$sum[31]_input_0_2 ,
            \lut_$iopadmap$sum[31]_input_0_1 ,
            \lut_$iopadmap$sum[31]_input_0_0 
         }),
        .out(\lut_$iopadmap$sum[31]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10010110101001010101101010010110)
    ) \lut_$iopadmap$sum[3]  (
        .in({
            \lut_$iopadmap$sum[3]_input_0_4 ,
            \lut_$iopadmap$sum[3]_input_0_3 ,
            \lut_$iopadmap$sum[3]_input_0_2 ,
            \lut_$iopadmap$sum[3]_input_0_1 ,
            \lut_$iopadmap$sum[3]_input_0_0 
         }),
        .out(\lut_$iopadmap$sum[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000001000000010000000001)
    ) \lut_$iopadmap$sum[2]  (
        .in({
            \lut_$iopadmap$sum[2]_input_0_4 ,
            \lut_$iopadmap$sum[2]_input_0_3 ,
            1'b0,
            \lut_$iopadmap$sum[2]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$iopadmap$sum[2]_output_0_0 )
    );


endmodule
