abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/wal8.blif
Line 9: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 10: Skipping line ".default_output_required 0.00 0.00 ".
Line 11: Skipping line ".default_input_drive 0.10 0.10 ".
Line 12: Skipping line ".default_output_load 2.00 ".
Line 13: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mwal8                          :[0m i/o =   16/   16  lat =    0  nd =   490  edge =   1058  area =1081.00  delay =45.30  lev = 36
--------------- round 1 ---------------
seed = 2531465778
maxLevel = 4
n365 is replaced by n363 with estimated error 0
error = 0
area = 1078
delay = 44.7
#gates = 491
output circuit appNtk/wal8_1_0_1078_44.7.blif
time = 36999514 us
--------------- round 2 ---------------
seed = 2531465778
maxLevel = 4
n449 is replaced by n446 with estimated error 0
error = 0
area = 1075
delay = 44.1
#gates = 490
output circuit appNtk/wal8_2_0_1075_44.1.blif
time = 73750452 us
--------------- round 3 ---------------
seed = 2531465778
maxLevel = 4
n521 is replaced by n508 with estimated error 0
error = 0
area = 1073
delay = 43.1
#gates = 489
output circuit appNtk/wal8_3_0_1073_43.1.blif
time = 110331556 us
--------------- round 4 ---------------
seed = 2531465778
maxLevel = 4
n518 is replaced by n507 with estimated error 0
error = 0
area = 1071
delay = 43.1
#gates = 488
output circuit appNtk/wal8_4_0_1071_43.1.blif
time = 146927849 us
--------------- round 5 ---------------
seed = 2531465778
maxLevel = 4
n517 is replaced by n513 with estimated error 0
error = 0
area = 1069
delay = 43.1
#gates = 487
output circuit appNtk/wal8_5_0_1069_43.1.blif
time = 183226682 us
--------------- round 6 ---------------
seed = 2531465778
maxLevel = 4
n106 is replaced by n185 with inverter with estimated error 0
error = 0
area = 1067
delay = 43.1
#gates = 487
output circuit appNtk/wal8_6_0_1067_43.1.blif
time = 219393913 us
--------------- round 7 ---------------
seed = 2531465778
maxLevel = 4
n501 is replaced by n497 with estimated error 0
error = 0
area = 1065
delay = 43.1
#gates = 486
output circuit appNtk/wal8_7_0_1065_43.1.blif
time = 255566402 us
--------------- round 8 ---------------
seed = 2531465778
maxLevel = 4
n466 is replaced by n467 with inverter with estimated error 0
error = 0
area = 1063
delay = 43.1
#gates = 486
output circuit appNtk/wal8_8_0_1063_43.1.blif
time = 291601777 us
--------------- round 9 ---------------
seed = 2531465778
maxLevel = 4
n415 is replaced by n392 with estimated error 0
error = 0
area = 1061
delay = 43.1
#gates = 485
output circuit appNtk/wal8_9_0_1061_43.1.blif
time = 327650420 us
--------------- round 10 ---------------
seed = 2531465778
maxLevel = 4
n342 is replaced by n341 with estimated error 0
error = 0
area = 1059
delay = 43.1
#gates = 484
output circuit appNtk/wal8_10_0_1059_43.1.blif
time = 363537920 us
--------------- round 11 ---------------
seed = 2531465778
maxLevel = 4
n228 is replaced by n173 with estimated error 0
error = 0
area = 1057
delay = 43.1
#gates = 483
output circuit appNtk/wal8_11_0_1057_43.1.blif
time = 399385658 us
--------------- round 12 ---------------
seed = 2531465778
maxLevel = 4
n207 is replaced by n275 with inverter with estimated error 0
error = 0
area = 1055
delay = 43.1
#gates = 482
output circuit appNtk/wal8_12_0_1055_43.1.blif
time = 435013863 us
--------------- round 13 ---------------
seed = 2531465778
maxLevel = 4
n156 is replaced by n211 with inverter with estimated error 0
error = 0
area = 1053
delay = 43.1
#gates = 481
output circuit appNtk/wal8_13_0_1053_43.1.blif
time = 470563920 us
--------------- round 14 ---------------
seed = 2531465778
maxLevel = 4
n515 is replaced by n510 with estimated error 0
error = 0
area = 1052
delay = 43.1
#gates = 480
output circuit appNtk/wal8_14_0_1052_43.1.blif
time = 506000798 us
--------------- round 15 ---------------
seed = 2531465778
maxLevel = 4
n248 is replaced by n245 with estimated error 0
error = 0
area = 1051
delay = 43.1
#gates = 479
output circuit appNtk/wal8_15_0_1051_43.1.blif
time = 541333695 us
--------------- round 16 ---------------
seed = 2531465778
maxLevel = 4
n47 is replaced by n55 with estimated error 0.569223
error = 0.569223
area = 1049
delay = 43.1
#gates = 478
output circuit appNtk/wal8_16_0.569223_1049_43.1.blif
time = 576890054 us
--------------- round 17 ---------------
seed = 2531465778
maxLevel = 4
n182 is replaced by one with estimated error 1.11208
error = 1.11208
area = 1046
delay = 42.6
#gates = 476
output circuit appNtk/wal8_17_1.11208_1046_42.6.blif
time = 612332625 us
--------------- round 18 ---------------
seed = 2531465778
maxLevel = 4
n36 is replaced by one with estimated error 1.14211
error = 1.14211
area = 1044
delay = 42.6
#gates = 475
output circuit appNtk/wal8_18_1.14211_1044_42.6.blif
time = 647504868 us
--------------- round 19 ---------------
seed = 2531465778
maxLevel = 4
n35 is replaced by multiplier[0] with estimated error 1.14252
error = 1.14252
area = 1040
delay = 42.6
#gates = 472
output circuit appNtk/wal8_19_1.14252_1040_42.6.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 682435606 us
--------------- round 20 ---------------
seed = 2531465778
maxLevel = 4
n40 is replaced by n56 with inverter with estimated error 1.42197
error = 1.42197
area = 1035
delay = 42.6
#gates = 470
output circuit appNtk/wal8_20_1.42197_1035_42.6.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 717164071 us
--------------- round 21 ---------------
seed = 2531465778
maxLevel = 4
n104 is replaced by zero with estimated error 1.42197
error = 1.42197
area = 1034
delay = 42.6
#gates = 469
output circuit appNtk/wal8_21_1.42197_1034_42.6.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 751707810 us
--------------- round 22 ---------------
seed = 2531465778
maxLevel = 4
n73 is replaced by zero with estimated error 1.42197
error = 1.42197
area = 1033
delay = 42.6
#gates = 468
output circuit appNtk/wal8_22_1.42197_1033_42.6.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 786073236 us
--------------- round 23 ---------------
seed = 2531465778
maxLevel = 4
n52 is replaced by zero with estimated error 1.42197
error = 1.42197
area = 1032
delay = 42.6
#gates = 467
output circuit appNtk/wal8_23_1.42197_1032_42.6.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 820304604 us
--------------- round 24 ---------------
seed = 2531465778
maxLevel = 4
n105 is replaced by one with estimated error 1.42197
error = 1.42197
area = 1030
delay = 42.6
#gates = 466
output circuit appNtk/wal8_24_1.42197_1030_42.6.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 854389343 us
--------------- round 25 ---------------
seed = 2531465778
maxLevel = 4
n74 is replaced by one with estimated error 1.42197
error = 1.42197
area = 1028
delay = 42.6
#gates = 465
output circuit appNtk/wal8_25_1.42197_1028_42.6.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 888260363 us
--------------- round 26 ---------------
seed = 2531465778
maxLevel = 4
n53 is replaced by one with estimated error 1.42197
error = 1.42197
area = 1026
delay = 42.6
#gates = 464
output circuit appNtk/wal8_26_1.42197_1026_42.6.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 921975763 us
--------------- round 27 ---------------
seed = 2531465778
maxLevel = 4
n38 is replaced by zero with estimated error 1.42197
error = 1.42197
area = 1024
delay = 42.6
#gates = 463
output circuit appNtk/wal8_27_1.42197_1024_42.6.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 955536051 us
--------------- round 28 ---------------
seed = 2531465778
maxLevel = 4
n529 is replaced by zero with estimated error 1.51575
error = 1.51575
area = 1023
delay = 42.6
#gates = 462
output circuit appNtk/wal8_28_1.51575_1023_42.6.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 988950580 us
--------------- round 29 ---------------
seed = 2531465778
maxLevel = 4
n49 is replaced by one with estimated error 1.51575
error = 1.51575
area = 1020
delay = 42.6
#gates = 461
output circuit appNtk/wal8_29_1.51575_1020_42.6.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 1022199610 us
--------------- round 30 ---------------
seed = 2531465778
maxLevel = 4
exceed error bound
