
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118576                       # Number of seconds simulated
sim_ticks                                118575576623                       # Number of ticks simulated
final_tick                               1176434397936                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  63267                       # Simulator instruction rate (inst/s)
host_op_rate                                    83205                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3562300                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906048                       # Number of bytes of host memory used
host_seconds                                 33286.24                       # Real time elapsed on the host
sim_insts                                  2105934587                       # Number of instructions simulated
sim_ops                                    2769590657                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       774400                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1180928                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1958400                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       934912                       # Number of bytes written to this memory
system.physmem.bytes_written::total            934912                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6050                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9226                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15300                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7304                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7304                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10795                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6530856                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15113                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9959285                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                16516049                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10795                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15113                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              25908                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           7884524                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                7884524                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           7884524                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10795                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6530856                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15113                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9959285                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               24400573                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142347632                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23173060                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19083502                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1933965                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9431400                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8669991                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2438357                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87792                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104515671                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128058730                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23173060                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11108348                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27194870                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6267298                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4466609                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12108328                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573991                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140478413                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.110509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.551892                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113283543     80.64%     80.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2784008      1.98%     82.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2360691      1.68%     84.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380179      1.69%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2273333      1.62%     87.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124063      0.80%     88.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778232      0.55%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1981329      1.41%     90.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13513035      9.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140478413                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.162792                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.899620                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103348649                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5878824                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26846909                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109204                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4294818                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3730138                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6446                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154469417                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51026                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4294818                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103863854                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3445799                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1285070                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26430610                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1158254                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153023602                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          451                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        399320                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       623326                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         8749                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214086429                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713275595                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713275595                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45827204                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33669                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17647                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3794416                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15195056                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7901844                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       309795                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1690773                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149156667                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33668                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139212475                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108190                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25222107                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57190863                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1624                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140478413                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.990988                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.586025                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83097362     59.15%     59.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23724522     16.89%     76.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11950744      8.51%     84.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7815198      5.56%     90.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6905500      4.92%     95.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2705370      1.93%     96.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3062574      2.18%     99.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1120567      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        96576      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140478413                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976362     74.74%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        157632     12.07%     86.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172301     13.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114975061     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013196      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14363048     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7845148      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139212475                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.977975                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1306295                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009383                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420317848                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174413109                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135098609                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140518770                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201384                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2982927                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1331                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          676                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       160174                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          596                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4294818                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2792315                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       247962                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149190335                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1163527                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15195056                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7901844                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17646                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        197253                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13111                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          676                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1150238                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085781                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2236019                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136839803                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14113215                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2372672                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21956881                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19290583                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7843666                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.961307                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135105319                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135098609                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81532195                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221189942                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.949075                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368607                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26776095                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1959064                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136183595                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.898948                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.714044                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87085742     63.95%     63.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22503526     16.52%     80.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10809334      7.94%     88.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4815831      3.54%     91.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3767612      2.77%     94.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537009      1.13%     95.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1561991      1.15%     96.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095610      0.80%     97.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3006940      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136183595                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3006940                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282374666                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302691122                       # The number of ROB writes
system.switch_cpus0.timesIdled                  54652                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1869219                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.423476                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.423476                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.702506                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.702506                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618383439                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186423581                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145834039                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142347632                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21057916                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18456004                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1642154                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10484368                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10173692                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1465112                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51458                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    111101718                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117054016                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21057916                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11638804                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23814389                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5358070                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1764739                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12662879                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1034618                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    140387182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.948161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.317101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       116572793     83.04%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1197635      0.85%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2195238      1.56%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1838964      1.31%     86.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3372323      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3651271      2.60%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          795285      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          622081      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10141592      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    140387182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.147933                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.822311                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       110277286                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2769345                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23615664                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23445                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3701441                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2259200                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4901                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     132082525                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1321                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3701441                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       110716584                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1274123                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       737793                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23188700                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       768540                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     131160068                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         83382                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       452357                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    174183720                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    595076422                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    595076422                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    140625275                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33558441                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18714                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9360                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2483256                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21852478                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4234394                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        77235                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       942537                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         129630910                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18712                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        121810120                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        98206                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21400531                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46017206                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    140387182                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.867673                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.478329                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     89691260     63.89%     63.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20640603     14.70%     78.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10361112      7.38%     85.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6810268      4.85%     90.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7090617      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3668081      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1640640      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       407032      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        77569      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    140387182                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         303685     60.06%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        125936     24.90%     84.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76053     15.04%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     96141394     78.93%     78.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1019653      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9354      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20435632     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4204087      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     121810120                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.855723                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             505674                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004151                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    384611302                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    151050437                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    119057318                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     122315794                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       226541                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3934463                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          284                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       126010                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3701441                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         849338                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        48248                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    129649622                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        46317                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21852478                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4234394                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9360                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32347                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          183                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          284                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       795893                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       973453                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1769346                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    120502976                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20121150                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1307144                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24325061                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18564943                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4203911                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.846540                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             119165089                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            119057318                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         68774553                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        163216729                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.836384                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421370                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94500709                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    107332504                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22317915                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18704                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1646621                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    136685741                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.785250                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.661062                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     96821713     70.84%     70.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15466677     11.32%     82.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11186953      8.18%     90.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2499882      1.83%     92.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2843127      2.08%     94.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1007155      0.74%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4223596      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       850688      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1785950      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    136685741                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94500709                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     107332504                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22026399                       # Number of memory references committed
system.switch_cpus1.commit.loads             17918015                       # Number of loads committed
system.switch_cpus1.commit.membars               9352                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16809576                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         93690476                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1449574                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1785950                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           264550210                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          263002347                       # The number of ROB writes
system.switch_cpus1.timesIdled                  35158                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1960450                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94500709                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            107332504                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94500709                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.506313                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.506313                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.663873                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.663873                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       557534547                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      156397556                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      138585544                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18704                       # number of misc regfile writes
system.l20.replacements                          6060                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                         1075360                       # Total number of references to valid blocks.
system.l20.sampled_refs                         38828                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.695477                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        11945.706333                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.952762                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3100.144301                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             4.088267                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         17708.108336                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.364554                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000304                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.094609                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000125                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.540409                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        90739                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  90739                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           37832                       # number of Writeback hits
system.l20.Writeback_hits::total                37832                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        90739                       # number of demand (read+write) hits
system.l20.demand_hits::total                   90739                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        90739                       # number of overall hits
system.l20.overall_hits::total                  90739                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6050                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6060                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6050                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6060                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6050                       # number of overall misses
system.l20.overall_misses::total                 6060                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2289383                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1383736346                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1386025729                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2289383                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1383736346                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1386025729                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2289383                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1383736346                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1386025729                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96789                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96799                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        37832                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            37832                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96789                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96799                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96789                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96799                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.062507                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.062604                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.062507                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.062604                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.062507                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.062604                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 228938.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 228716.751405                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 228717.116997                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 228938.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 228716.751405                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 228717.116997                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 228938.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 228716.751405                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 228717.116997                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4374                       # number of writebacks
system.l20.writebacks::total                     4374                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6050                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6060                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6050                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6060                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6050                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6060                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1691350                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1020841565                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1022532915                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1691350                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1020841565                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1022532915                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1691350                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1020841565                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1022532915                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.062507                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.062604                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.062507                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.062604                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.062507                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.062604                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       169135                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 168734.142975                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 168734.804455                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       169135                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 168734.142975                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 168734.804455                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       169135                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 168734.142975                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 168734.804455                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          9240                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          264890                       # Total number of references to valid blocks.
system.l21.sampled_refs                         42008                       # Sample count of references to valid blocks.
system.l21.avg_refs                          6.305704                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         6261.809860                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.994600                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4686.032080                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             3.393622                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         21802.769837                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.191095                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000427                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.143006                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000104                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.665368                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        37396                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  37396                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           13723                       # number of Writeback hits
system.l21.Writeback_hits::total                13723                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        37396                       # number of demand (read+write) hits
system.l21.demand_hits::total                   37396                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        37396                       # number of overall hits
system.l21.overall_hits::total                  37396                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         9226                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 9240                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         9226                       # number of demand (read+write) misses
system.l21.demand_misses::total                  9240                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         9226                       # number of overall misses
system.l21.overall_misses::total                 9240                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4072661                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2544108159                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2548180820                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4072661                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2544108159                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2548180820                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4072661                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2544108159                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2548180820                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        46622                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              46636                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        13723                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            13723                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        46622                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               46636                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        46622                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              46636                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.197889                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.198130                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.197889                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.198130                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.197889                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.198130                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 290904.357143                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 275754.190223                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 275777.145022                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 290904.357143                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 275754.190223                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 275777.145022                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 290904.357143                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 275754.190223                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 275777.145022                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2930                       # number of writebacks
system.l21.writebacks::total                     2930                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         9226                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            9240                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         9226                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             9240                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         9226                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            9240                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3231860                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1989781881                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1993013741                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3231860                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1989781881                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1993013741                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3231860                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1989781881                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1993013741                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.197889                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.198130                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.197889                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.198130                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.197889                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.198130                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 230847.142857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 215671.133861                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 215694.127814                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 230847.142857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 215671.133861                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 215694.127814                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 230847.142857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 215671.133861                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 215694.127814                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.952757                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012115979                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840210.870909                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.952757                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015950                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881335                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12108318                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12108318                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12108318                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12108318                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12108318                       # number of overall hits
system.cpu0.icache.overall_hits::total       12108318                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2477383                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2477383                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2477383                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2477383                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2477383                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2477383                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12108328                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12108328                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12108328                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12108328                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12108328                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12108328                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 247738.300000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 247738.300000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 247738.300000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 247738.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 247738.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 247738.300000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2372383                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2372383                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2372383                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2372383                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2372383                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2372383                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 237238.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 237238.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 237238.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 237238.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 237238.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 237238.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96789                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191231661                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97045                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1970.546252                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.500211                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.499789                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916016                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083984                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10967177                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10967177                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709420                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17220                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17220                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18676597                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18676597                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18676597                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18676597                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       400158                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       400158                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       400263                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        400263                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       400263                       # number of overall misses
system.cpu0.dcache.overall_misses::total       400263                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  34842887005                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  34842887005                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     12874109                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     12874109                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  34855761114                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  34855761114                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  34855761114                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  34855761114                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11367335                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11367335                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17220                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17220                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19076860                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19076860                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19076860                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19076860                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035202                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035202                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.020982                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020982                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.020982                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020982                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 87072.823747                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87072.823747                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 122610.561905                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 122610.561905                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 87082.146274                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 87082.146274                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 87082.146274                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 87082.146274                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        37832                       # number of writebacks
system.cpu0.dcache.writebacks::total            37832                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       303369                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       303369                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       303474                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       303474                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       303474                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       303474                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96789                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96789                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96789                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96789                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96789                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96789                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7499284090                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7499284090                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7499284090                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7499284090                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7499284090                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7499284090                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008515                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008515                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005074                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005074                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005074                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005074                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 77480.747709                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 77480.747709                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 77480.747709                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 77480.747709                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 77480.747709                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 77480.747709                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.994593                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924128853                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708186.419593                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.994593                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022427                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866979                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12662863                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12662863                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12662863                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12662863                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12662863                       # number of overall hits
system.cpu1.icache.overall_hits::total       12662863                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4677611                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4677611                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4677611                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4677611                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4677611                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4677611                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12662879                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12662879                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12662879                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12662879                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12662879                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12662879                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 292350.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 292350.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 292350.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 292350.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 292350.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 292350.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4205061                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4205061                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4205061                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4205061                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4205061                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4205061                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 300361.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 300361.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 300361.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 300361.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 300361.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 300361.500000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 46622                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227294708                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 46878                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4848.643457                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.309994                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.690006                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.825430                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.174570                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18217129                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18217129                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4089664                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4089664                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9359                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9359                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9352                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9352                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22306793                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22306793                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22306793                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22306793                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       165728                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       165728                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       165728                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        165728                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       165728                       # number of overall misses
system.cpu1.dcache.overall_misses::total       165728                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  22018948685                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  22018948685                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  22018948685                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  22018948685                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  22018948685                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  22018948685                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18382857                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18382857                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4089664                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4089664                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9359                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9359                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9352                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9352                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22472521                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22472521                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22472521                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22472521                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009015                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009015                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007375                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007375                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007375                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007375                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 132861.970729                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 132861.970729                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 132861.970729                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 132861.970729                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 132861.970729                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 132861.970729                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        13723                       # number of writebacks
system.cpu1.dcache.writebacks::total            13723                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       119106                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       119106                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       119106                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       119106                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       119106                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       119106                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        46622                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        46622                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        46622                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        46622                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        46622                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        46622                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5055971391                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5055971391                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5055971391                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5055971391                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5055971391                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5055971391                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002536                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002536                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002075                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002075                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002075                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002075                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 108446.042448                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 108446.042448                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 108446.042448                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 108446.042448                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 108446.042448                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 108446.042448                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
