{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570794804030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570794804040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 04:53:23 2019 " "Processing started: Fri Oct 11 04:53:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570794804040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570794804040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570794804040 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1570794804687 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570794804687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 2 2 " "Found 2 design units, including 2 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/register.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570794816493 ""} { "Info" "ISGN_ENTITY_NAME" "2 register_testbench " "Found entity 2: register_testbench" {  } { { "register.sv" "" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/register.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570794816493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570794816493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.sv" "" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/mux8_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570794816493 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux8_1_testbench " "Found entity 2: mux8_1_testbench" {  } { { "mux8_1.sv" "" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/mux8_1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570794816493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570794816493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/mux4_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570794816509 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1_testbench " "Found entity 2: mux4_1_testbench" {  } { { "mux4_1.sv" "" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/mux4_1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570794816509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570794816509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "mux32_1.sv" "" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/mux32_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570794816509 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32_1_testbench " "Found entity 2: mux32_1_testbench" {  } { { "mux32_1.sv" "" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/mux32_1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570794816509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570794816509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/mux2_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570794816509 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_testbench " "Found entity 2: mux2_1_testbench" {  } { { "mux2_1.sv" "" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/mux2_1.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570794816509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570794816509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux16_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "mux16_1.sv" "" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/mux16_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570794816509 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux16_1_testbench " "Found entity 2: mux16_1_testbench" {  } { { "mux16_1.sv" "" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/mux16_1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570794816509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570794816509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_en.sv 2 2 " "Found 2 design units, including 2 entities, in source file d_ff_en.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_en " "Found entity 1: D_FF_en" {  } { { "D_FF_en.sv" "" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/D_FF_en.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570794816509 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_FF_en_testbench " "Found entity 2: D_FF_en_testbench" {  } { { "D_FF_en.sv" "" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/D_FF_en.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570794816509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570794816509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/D_FF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570794816509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570794816509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de5_32.sv 2 2 " "Found 2 design units, including 2 entities, in source file de5_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de5_32 " "Found entity 1: de5_32" {  } { { "de5_32.sv" "" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/de5_32.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570794816509 ""} { "Info" "ISGN_ENTITY_NAME" "2 de5_32_testbench " "Found entity 2: de5_32_testbench" {  } { { "de5_32.sv" "" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/de5_32.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570794816509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570794816509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_16.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de4_16 " "Found entity 1: de4_16" {  } { { "de4_16.sv" "" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/de4_16.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570794816509 ""} { "Info" "ISGN_ENTITY_NAME" "2 de4_16_testbench " "Found entity 2: de4_16_testbench" {  } { { "de4_16.sv" "" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/de4_16.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570794816509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570794816509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_4.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2_4 " "Found entity 1: de2_4" {  } { { "de2_4.sv" "" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/de2_4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570794816509 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_4_testbench " "Found entity 2: de2_4_testbench" {  } { { "de2_4.sv" "" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/de2_4.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570794816509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570794816509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_2.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de1_2 " "Found entity 1: de1_2" {  } { { "de1_2.sv" "" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/de1_2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570794816524 ""} { "Info" "ISGN_ENTITY_NAME" "2 de1_2_testbench " "Found entity 2: de1_2_testbench" {  } { { "de1_2.sv" "" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/de1_2.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570794816524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570794816524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 2 2 " "Found 2 design units, including 2 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570794816524 ""} { "Info" "ISGN_ENTITY_NAME" "2 regstim " "Found entity 2: regstim" {  } { { "regfile.sv" "" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/regfile.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570794816524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570794816524 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "register_testbench register.sv(24) " "Verilog HDL Parameter Declaration warning at register.sv(24): Parameter Declaration in module \"register_testbench\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "register.sv" "" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/register.sv" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1570794816524 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570794816571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de5_32 de5_32:Decoder " "Elaborating entity \"de5_32\" for hierarchy \"de5_32:Decoder\"" {  } { { "regfile.sv" "Decoder" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/regfile.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570794816665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_2 de5_32:Decoder\|de1_2:decoder_ctrl " "Elaborating entity \"de1_2\" for hierarchy \"de5_32:Decoder\|de1_2:decoder_ctrl\"" {  } { { "de5_32.sv" "decoder_ctrl" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/de5_32.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570794816774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de4_16 de5_32:Decoder\|de4_16:decoder0 " "Elaborating entity \"de4_16\" for hierarchy \"de5_32:Decoder\|de4_16:decoder0\"" {  } { { "de5_32.sv" "decoder0" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/de5_32.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570794816790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_4 de5_32:Decoder\|de4_16:decoder0\|de2_4:decoder_ctrl " "Elaborating entity \"de2_4\" for hierarchy \"de5_32:Decoder\|de4_16:decoder0\|de2_4:decoder_ctrl\"" {  } { { "de4_16.sv" "decoder_ctrl" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/de4_16.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570794816806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:eachRegister\[0\].regX " "Elaborating entity \"register\" for hierarchy \"register:eachRegister\[0\].regX\"" {  } { { "regfile.sv" "eachRegister\[0\].regX" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/regfile.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570794816821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_en register:eachRegister\[0\].regX\|D_FF_en:eachDFF\[0\].dff " "Elaborating entity \"D_FF_en\" for hierarchy \"register:eachRegister\[0\].regX\|D_FF_en:eachDFF\[0\].dff\"" {  } { { "register.sv" "eachDFF\[0\].dff" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/register.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570794816852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 register:eachRegister\[0\].regX\|D_FF_en:eachDFF\[0\].dff\|mux2_1:muxIn " "Elaborating entity \"mux2_1\" for hierarchy \"register:eachRegister\[0\].regX\|D_FF_en:eachDFF\[0\].dff\|mux2_1:muxIn\"" {  } { { "D_FF_en.sv" "muxIn" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/D_FF_en.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570794816852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF register:eachRegister\[0\].regX\|D_FF_en:eachDFF\[0\].dff\|D_FF:ff " "Elaborating entity \"D_FF\" for hierarchy \"register:eachRegister\[0\].regX\|D_FF_en:eachDFF\[0\].dff\|D_FF:ff\"" {  } { { "D_FF_en.sv" "ff" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/D_FF_en.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570794816852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_1 mux32_1:muxn " "Elaborating entity \"mux32_1\" for hierarchy \"mux32_1:muxn\"" {  } { { "regfile.sv" "muxn" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/regfile.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570794818634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_1 mux32_1:muxn\|mux16_1:m0 " "Elaborating entity \"mux16_1\" for hierarchy \"mux32_1:muxn\|mux16_1:m0\"" {  } { { "mux32_1.sv" "m0" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/mux32_1.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570794818650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 mux32_1:muxn\|mux16_1:m0\|mux8_1:m0 " "Elaborating entity \"mux8_1\" for hierarchy \"mux32_1:muxn\|mux16_1:m0\|mux8_1:m0\"" {  } { { "mux16_1.sv" "m0" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/mux16_1.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570794818650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 mux32_1:muxn\|mux16_1:m0\|mux8_1:m0\|mux4_1:m0 " "Elaborating entity \"mux4_1\" for hierarchy \"mux32_1:muxn\|mux16_1:m0\|mux8_1:m0\|mux4_1:m0\"" {  } { { "mux8_1.sv" "m0" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/mux8_1.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570794818650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux32_1:muxn\|mux16_1:m0\|mux8_1:m0\|mux4_1:m0\|mux2_1:m0 " "Elaborating entity \"mux2_1\" for hierarchy \"mux32_1:muxn\|mux16_1:m0\|mux8_1:m0\|mux4_1:m0\|mux2_1:m0\"" {  } { { "mux4_1.sv" "m0" { Text "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/mux4_1.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570794818650 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570794910739 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sjaem/Desktop/EE469_470/Lab1_files/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/sjaem/Desktop/EE469_470/Lab1_files/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570794911473 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570794912317 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570794912317 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3628 " "Implemented 3628 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "81 " "Implemented 81 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570794912771 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570794912771 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3419 " "Implemented 3419 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570794912771 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570794912771 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4925 " "Peak virtual memory: 4925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570794912990 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 04:55:12 2019 " "Processing ended: Fri Oct 11 04:55:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570794912990 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:49 " "Elapsed time: 00:01:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570794912990 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:06 " "Total CPU time (on all processors): 00:02:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570794912990 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570794912990 ""}
