$date
	Sat Nov  2 15:22:49 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Sliding_Window_Sequence_Detector_t $end
$var wire 1 ! dec $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst_n $end
$scope module SWSD $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ rst_n $end
$var parameter 4 % S0 $end
$var parameter 4 & S1 $end
$var parameter 4 ' S2 $end
$var parameter 4 ( S3 $end
$var parameter 4 ) S4 $end
$var parameter 4 * S5 $end
$var parameter 4 + S6 $end
$var parameter 4 , S7 $end
$var parameter 4 - S8 $end
$var reg 1 ! dec $end
$var reg 4 . state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 -
b111 ,
b110 +
b101 *
b100 )
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
bx .
0$
0#
0"
0!
$end
#5000
b0 .
1"
#10000
0"
1#
1$
#15000
b1 .
1"
#20000
0"
#25000
b10 .
1"
#30000
0"
#35000
b11 .
1"
#40000
0"
0#
#45000
b100 .
1"
#50000
0"
#55000
b101 .
1"
#60000
0"
1#
#65000
b110 .
1"
#70000
0"
#75000
1!
b1000 .
1"
#80000
0"
#85000
0!
b11 .
1"
#90000
0"
#95000
1"
#100000
0"
0#
#105000
b100 .
1"
#110000
0"
#115000
b101 .
1"
#120000
0"
1#
#125000
b110 .
1"
#130000
0"
0#
#135000
b111 .
1"
#140000
0"
1#
#145000
b110 .
1"
#150000
0"
#155000
1!
b1000 .
1"
#160000
0"
#165000
0!
b11 .
1"
#170000
0"
0#
#175000
b100 .
1"
#180000
0"
0$
#185000
b0 .
1"
#190000
0"
1$
#195000
1"
#200000
0"
#205000
1"
#210000
0"
#215000
1"
#220000
0"
1#
#225000
b1 .
1"
#230000
0"
#235000
b10 .
1"
#240000
0"
#245000
b11 .
1"
#250000
0"
0#
#255000
b100 .
1"
#260000
0"
1#
#265000
b1 .
1"
#270000
0"
#275000
b10 .
1"
#280000
0"
#285000
b11 .
1"
#290000
0"
0#
#295000
b100 .
1"
#300000
0"
#305000
b101 .
1"
#310000
0"
1#
#315000
b110 .
1"
#320000
0"
0#
#325000
b111 .
1"
#330000
0"
#335000
b0 .
1"
#340000
0"
#345000
1"
#350000
0"
#355000
1"
#360000
0"
#365000
1"
#370000
0"
