<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Sat Jan 19 00:15:06 2019


Command Line:  synthesis -f TFP410_impl1_lattice.synproj -gui -msgset D:/31_WS/Lattice/HDMI_TFP410/promote.xml 

Synthesis options:
The -a option is MachXO3LF.
The -s option is 5.
The -t option is CABGA256.
The -d option is LCMXO3LF-6900C.
Using package CABGA256.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO3LF

### Device  : LCMXO3LF-6900C

### Package : CABGA256

### Speed   : 5

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/31_WS/Lattice/HDMI_TFP410 (searchpath added)
-p C:/lscc/diamond/3.10_x64/ispfpga/xo3c00f/data (searchpath added)
-p D:/31_WS/Lattice/HDMI_TFP410/impl1 (searchpath added)
-p D:/31_WS/Lattice/HDMI_TFP410 (searchpath added)
Verilog design file = D:/31_WS/Lattice/HDMI_TFP410/top.v
Verilog design file = D:/31_WS/Lattice/HDMI_TFP410/vga_core.v
Verilog design file = D:/31_WS/Lattice/HDMI_TFP410/vga_timing.v
Verilog design file = D:/31_WS/Lattice/HDMI_TFP410/clk.v
NGD file = TFP410_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file d:/31_ws/lattice/hdmi_tfp410/top.v. VERI-1482
Analyzing Verilog file d:/31_ws/lattice/hdmi_tfp410/vga_core.v. VERI-1482
WARNING - synthesis: d:/31_ws/lattice/hdmi_tfp410/vga_core.v(151): literal value truncated to fit in 8 bits. VERI-1208
WARNING - synthesis: d:/31_ws/lattice/hdmi_tfp410/vga_core.v(152): literal value truncated to fit in 8 bits. VERI-1208
Analyzing Verilog file d:/31_ws/lattice/hdmi_tfp410/vga_timing.v. VERI-1482
Analyzing Verilog file d:/31_ws/lattice/hdmi_tfp410/clk.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Top module name (Verilog): top
INFO - synthesis: d:/31_ws/lattice/hdmi_tfp410/top.v(59): compiling module top. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1759): compiling module OSCH(NOM_FREQ="13.3"). VERI-1018
INFO - synthesis: d:/31_ws/lattice/hdmi_tfp410/clk.v(8): compiling module clk. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124): compiling module VLO. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1696): compiling module EHXPLLJ(CLKFB_DIV=3,CLKOP_DIV=13,CLKOS_DIV=1,CLKOS2_DIV=1,CLKOS3_DIV=1,CLKOS_ENABLE="DISABLED",CLKOS2_ENABLE="DISABLED",CLKOS3_ENABLE="DISABLED",CLKOP_CPHASE=12,CLKOS_TRIM_POL="FALLING"). VERI-1018
INFO - synthesis: d:/31_ws/lattice/hdmi_tfp410/vga_core.v(25): compiling module vga_core. VERI-1018
WARNING - synthesis: d:/31_ws/lattice/hdmi_tfp410/vga_core.v(125): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: d:/31_ws/lattice/hdmi_tfp410/vga_core.v(126): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: d:/31_ws/lattice/hdmi_tfp410/vga_core.v(234): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: d:/31_ws/lattice/hdmi_tfp410/vga_core.v(244): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: d:/31_ws/lattice/hdmi_tfp410/vga_timing.v(105): compiling module vga_timing. VERI-1018
WARNING - synthesis: d:/31_ws/lattice/hdmi_tfp410/top.v(218): expression size 32 truncated to fit in target size 30. VERI-1209
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.16.
Top-level module name = top.



GSR instance connected to net rst_l_c.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file TFP410_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 259 of 7485 (3 % )
CCU2D => 224
EHXPLLJ => 1
FD1P3AX => 31
FD1P3AY => 1
FD1P3IX => 93
FD1P3JX => 5
FD1S3AX => 85
FD1S3AY => 3
FD1S3IX => 38
FD1S3JX => 3
GSR => 1
IB => 1
LUT4 => 235
OB => 15
OSCH => 1
PFUMX => 7
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk/out_vga_ck_c, loads : 261
  Net : clk_13_3m, loads : 1
Clock Enable Nets
Number of Clock Enables: 10
Top 10 highest fanout Clock Enables:
  Net : u_vga_core/u0_vga_timing/h_rollover, loads : 19
  Net : mode_bit, loads : 5
  Net : u_vga_core/out_vga_ck_c_enable_34, loads : 4
  Net : u_vga_core/out_vga_ck_c_enable_65, loads : 3
  Net : out_vga_ck_c_enable_69, loads : 1
  Net : out_vga_ck_c_enable_82, loads : 1
  Net : out_vga_ck_c_enable_80, loads : 1
  Net : out_vga_ck_c_enable_71, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n3545, loads : 77
  Net : u_vga_core/u0_vga_timing/out_vga_ck_c_enable_53, loads : 49
  Net : mode_bit, loads : 45
  Net : u_vga_core/u0_vga_timing/u0_vid_new_frame, loads : 33
  Net : u_vga_core/n2448, loads : 32
  Net : u_vga_core/u0_vga_timing/h_rollover, loads : 19
  Net : u_vga_core/u0_vga_timing/n6, loads : 17
  Net : out_vga_ck_c_enable_80, loads : 16
  Net : u_vga_core/n2453, loads : 16
  Net : u_vga_core/n2457, loads : 16
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets out_vga_ck_c]            |  200.000 MHz|   87.581 MHz|    15 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 72.426  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 5.547  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
