
*** Running vivado
    with args -log TDC_OVERLAY_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source TDC_OVERLAY_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source TDC_OVERLAY_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/IP_BLOCKS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top TDC_OVERLAY_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/VivadoProj/TDC_OVERLAY/TDC_OVERLAY.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_processing_system7_0_0/TDC_OVERLAY_processing_system7_0_0.xdc] for cell 'TDC_OVERLAY_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/VivadoProj/TDC_OVERLAY/TDC_OVERLAY.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_processing_system7_0_0/TDC_OVERLAY_processing_system7_0_0.xdc] for cell 'TDC_OVERLAY_i/processing_system7_0/inst'
Parsing XDC File [c:/VivadoProj/TDC_OVERLAY/TDC_OVERLAY.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_axi_intc_0_0/TDC_OVERLAY_axi_intc_0_0.xdc] for cell 'TDC_OVERLAY_i/axi_intc_0/U0'
Finished Parsing XDC File [c:/VivadoProj/TDC_OVERLAY/TDC_OVERLAY.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_axi_intc_0_0/TDC_OVERLAY_axi_intc_0_0.xdc] for cell 'TDC_OVERLAY_i/axi_intc_0/U0'
Parsing XDC File [c:/VivadoProj/TDC_OVERLAY/TDC_OVERLAY.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_rst_ps7_0_100M_0/TDC_OVERLAY_rst_ps7_0_100M_0_board.xdc] for cell 'TDC_OVERLAY_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/VivadoProj/TDC_OVERLAY/TDC_OVERLAY.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_rst_ps7_0_100M_0/TDC_OVERLAY_rst_ps7_0_100M_0_board.xdc] for cell 'TDC_OVERLAY_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/VivadoProj/TDC_OVERLAY/TDC_OVERLAY.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_rst_ps7_0_100M_0/TDC_OVERLAY_rst_ps7_0_100M_0.xdc] for cell 'TDC_OVERLAY_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/VivadoProj/TDC_OVERLAY/TDC_OVERLAY.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_rst_ps7_0_100M_0/TDC_OVERLAY_rst_ps7_0_100M_0.xdc] for cell 'TDC_OVERLAY_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/VivadoProj/TDC_OVERLAY/TDC_OVERLAY.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_axi_gpio_0_0/TDC_OVERLAY_axi_gpio_0_0_board.xdc] for cell 'TDC_OVERLAY_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/VivadoProj/TDC_OVERLAY/TDC_OVERLAY.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_axi_gpio_0_0/TDC_OVERLAY_axi_gpio_0_0_board.xdc] for cell 'TDC_OVERLAY_i/axi_gpio_0/U0'
Parsing XDC File [c:/VivadoProj/TDC_OVERLAY/TDC_OVERLAY.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_axi_gpio_0_0/TDC_OVERLAY_axi_gpio_0_0.xdc] for cell 'TDC_OVERLAY_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/VivadoProj/TDC_OVERLAY/TDC_OVERLAY.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_axi_gpio_0_0/TDC_OVERLAY_axi_gpio_0_0.xdc] for cell 'TDC_OVERLAY_i/axi_gpio_0/U0'
Parsing XDC File [c:/VivadoProj/TDC_OVERLAY/TDC_OVERLAY.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_clk_wiz_0_0/TDC_OVERLAY_clk_wiz_0_0_board.xdc] for cell 'TDC_OVERLAY_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/VivadoProj/TDC_OVERLAY/TDC_OVERLAY.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_clk_wiz_0_0/TDC_OVERLAY_clk_wiz_0_0_board.xdc] for cell 'TDC_OVERLAY_i/clk_wiz_0/inst'
Parsing XDC File [c:/VivadoProj/TDC_OVERLAY/TDC_OVERLAY.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_clk_wiz_0_0/TDC_OVERLAY_clk_wiz_0_0.xdc] for cell 'TDC_OVERLAY_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/VivadoProj/TDC_OVERLAY/TDC_OVERLAY.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_clk_wiz_0_0/TDC_OVERLAY_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/VivadoProj/TDC_OVERLAY/TDC_OVERLAY.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_clk_wiz_0_0/TDC_OVERLAY_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1280.824 ; gain = 566.426
Finished Parsing XDC File [c:/VivadoProj/TDC_OVERLAY/TDC_OVERLAY.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_clk_wiz_0_0/TDC_OVERLAY_clk_wiz_0_0.xdc] for cell 'TDC_OVERLAY_i/clk_wiz_0/inst'
Parsing XDC File [C:/VivadoProj/TDC_OVERLAY/TDC_OVERLAY.srcs/constrs_1/new/PYNQ-Z1.xdc]
Finished Parsing XDC File [C:/VivadoProj/TDC_OVERLAY/TDC_OVERLAY.srcs/constrs_1/new/PYNQ-Z1.xdc]
Parsing XDC File [c:/VivadoProj/TDC_OVERLAY/TDC_OVERLAY.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_axi_intc_0_0/TDC_OVERLAY_axi_intc_0_0_clocks.xdc] for cell 'TDC_OVERLAY_i/axi_intc_0/U0'
Finished Parsing XDC File [c:/VivadoProj/TDC_OVERLAY/TDC_OVERLAY.srcs/sources_1/bd/TDC_OVERLAY/ip/TDC_OVERLAY_axi_intc_0_0/TDC_OVERLAY_axi_intc_0_0_clocks.xdc] for cell 'TDC_OVERLAY_i/axi_intc_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1280.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 1280.824 ; gain = 969.941
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1280.824 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f1894906

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.460 . Memory (MB): peak = 1295.141 ; gain = 14.316

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ea805758

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.720 . Memory (MB): peak = 1424.902 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 61 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14e5723e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.855 . Memory (MB): peak = 1424.902 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 16 cells and removed 64 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14a9a4120

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1424.902 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 224 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14a9a4120

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1424.902 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 14a9a4120

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1424.902 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14a9a4120

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1424.902 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              61  |                                              1  |
|  Constant propagation         |              16  |              64  |                                              0  |
|  Sweep                        |               0  |             224  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1424.902 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1990b73d2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1424.902 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1990b73d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1424.902 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1990b73d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1424.902 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1424.902 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1990b73d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1424.902 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1424.902 ; gain = 144.078
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1424.902 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.306 . Memory (MB): peak = 1424.902 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/VivadoProj/TDC_OVERLAY/TDC_OVERLAY.runs/impl_1/TDC_OVERLAY_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file TDC_OVERLAY_wrapper_drc_opted.rpt -pb TDC_OVERLAY_wrapper_drc_opted.pb -rpx TDC_OVERLAY_wrapper_drc_opted.rpx
Command: report_drc -file TDC_OVERLAY_wrapper_drc_opted.rpt -pb TDC_OVERLAY_wrapper_drc_opted.pb -rpx TDC_OVERLAY_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/VivadoProj/TDC_OVERLAY/TDC_OVERLAY.runs/impl_1/TDC_OVERLAY_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1424.902 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1424.902 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9c1b0779

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1424.902 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1424.902 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a16bf5e1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1424.902 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10e6a6e92

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1427.621 ; gain = 2.719

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10e6a6e92

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1427.621 ; gain = 2.719
Phase 1 Placer Initialization | Checksum: 10e6a6e92

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1427.621 ; gain = 2.719

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: fea55ede

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1427.621 ; gain = 2.719

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1427.621 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: d2860751

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1427.621 ; gain = 2.719
Phase 2.2 Global Placement Core | Checksum: 16b1f2b5e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1427.621 ; gain = 2.719
Phase 2 Global Placement | Checksum: 16b1f2b5e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1427.621 ; gain = 2.719

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b5f509e7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1427.621 ; gain = 2.719

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b52e7721

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1427.621 ; gain = 2.719

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 22070b743

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1427.621 ; gain = 2.719

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14f982884

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1427.621 ; gain = 2.719

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1e1b329a9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1427.621 ; gain = 2.719

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1867fd4ae

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1427.621 ; gain = 2.719

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 136b487c6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1427.621 ; gain = 2.719

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1657cf305

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1427.621 ; gain = 2.719

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: d6354cd2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1427.621 ; gain = 2.719
Phase 3 Detail Placement | Checksum: d6354cd2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1427.621 ; gain = 2.719

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14044c3d7

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 14044c3d7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1436.238 ; gain = 11.336
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.175. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b7a625d7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1436.238 ; gain = 11.336
Phase 4.1 Post Commit Optimization | Checksum: 1b7a625d7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1436.238 ; gain = 11.336

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b7a625d7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1436.238 ; gain = 11.336

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b7a625d7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1436.238 ; gain = 11.336

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1436.238 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1e357568a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1436.238 ; gain = 11.336
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e357568a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1436.238 ; gain = 11.336
Ending Placer Task | Checksum: 1347b908b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1436.238 ; gain = 11.336
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 1436.238 ; gain = 11.336
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1436.238 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1438.563 ; gain = 2.324
INFO: [Common 17-1381] The checkpoint 'C:/VivadoProj/TDC_OVERLAY/TDC_OVERLAY.runs/impl_1/TDC_OVERLAY_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file TDC_OVERLAY_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1438.563 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file TDC_OVERLAY_wrapper_utilization_placed.rpt -pb TDC_OVERLAY_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file TDC_OVERLAY_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.404 . Memory (MB): peak = 1438.563 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b008cc66 ConstDB: 0 ShapeSum: 8472c425 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d0da578c

Time (s): cpu = 00:01:11 ; elapsed = 00:01:10 . Memory (MB): peak = 1543.180 ; gain = 95.902
Post Restoration Checksum: NetGraph: 82ee14a5 NumContArr: 4dec42e7 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d0da578c

Time (s): cpu = 00:01:11 ; elapsed = 00:01:10 . Memory (MB): peak = 1571.418 ; gain = 124.141

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d0da578c

Time (s): cpu = 00:01:11 ; elapsed = 00:01:11 . Memory (MB): peak = 1578.691 ; gain = 131.414

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d0da578c

Time (s): cpu = 00:01:11 ; elapsed = 00:01:11 . Memory (MB): peak = 1578.691 ; gain = 131.414
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f5867c19

Time (s): cpu = 00:01:13 ; elapsed = 00:01:12 . Memory (MB): peak = 1601.441 ; gain = 154.164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.123 | TNS=-117.359| WHS=-0.243 | THS=-29.595|

Phase 2 Router Initialization | Checksum: 14ff6f8c9

Time (s): cpu = 00:01:14 ; elapsed = 00:01:13 . Memory (MB): peak = 1601.441 ; gain = 154.164

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1810
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1810
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: eca7a7ba

Time (s): cpu = 00:01:15 ; elapsed = 00:01:14 . Memory (MB): peak = 1601.441 ; gain = 154.164
INFO: [Route 35-580] Design has 2 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |clk_out1_TDC_OVERLAY_clk_wiz_0_0 |                                  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH1_EDGE/U0/DET_reg/D|
|               clk_fpga_0 |clk_out1_TDC_OVERLAY_clk_wiz_0_0 |                                  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_0/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 176
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.917 | TNS=-123.340| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 192bdb1a6

Time (s): cpu = 00:01:16 ; elapsed = 00:01:16 . Memory (MB): peak = 1601.441 ; gain = 154.164

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.917 | TNS=-123.148| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1391f6f91

Time (s): cpu = 00:01:16 ; elapsed = 00:01:16 . Memory (MB): peak = 1601.441 ; gain = 154.164
Phase 4 Rip-up And Reroute | Checksum: 1391f6f91

Time (s): cpu = 00:01:16 ; elapsed = 00:01:16 . Memory (MB): peak = 1601.441 ; gain = 154.164

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17dc095bf

Time (s): cpu = 00:01:17 ; elapsed = 00:01:16 . Memory (MB): peak = 1601.441 ; gain = 154.164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.917 | TNS=-119.826| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 20c225c21

Time (s): cpu = 00:01:17 ; elapsed = 00:01:16 . Memory (MB): peak = 1601.441 ; gain = 154.164

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20c225c21

Time (s): cpu = 00:01:17 ; elapsed = 00:01:16 . Memory (MB): peak = 1601.441 ; gain = 154.164
Phase 5 Delay and Skew Optimization | Checksum: 20c225c21

Time (s): cpu = 00:01:17 ; elapsed = 00:01:16 . Memory (MB): peak = 1601.441 ; gain = 154.164

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1fc926fc1

Time (s): cpu = 00:01:17 ; elapsed = 00:01:16 . Memory (MB): peak = 1601.441 ; gain = 154.164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.916 | TNS=-118.564| WHS=0.051  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1fc926fc1

Time (s): cpu = 00:01:17 ; elapsed = 00:01:16 . Memory (MB): peak = 1601.441 ; gain = 154.164
Phase 6 Post Hold Fix | Checksum: 1fc926fc1

Time (s): cpu = 00:01:17 ; elapsed = 00:01:16 . Memory (MB): peak = 1601.441 ; gain = 154.164

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.19913 %
  Global Horizontal Routing Utilization  = 0.297667 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 26.1261%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 31.5315%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 237b7b54d

Time (s): cpu = 00:01:17 ; elapsed = 00:01:16 . Memory (MB): peak = 1601.441 ; gain = 154.164

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 237b7b54d

Time (s): cpu = 00:01:17 ; elapsed = 00:01:16 . Memory (MB): peak = 1601.441 ; gain = 154.164

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c496d883

Time (s): cpu = 00:01:17 ; elapsed = 00:01:17 . Memory (MB): peak = 1601.441 ; gain = 154.164

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.916 | TNS=-118.564| WHS=0.051  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1c496d883

Time (s): cpu = 00:01:17 ; elapsed = 00:01:17 . Memory (MB): peak = 1601.441 ; gain = 154.164
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:17 ; elapsed = 00:01:17 . Memory (MB): peak = 1601.441 ; gain = 154.164

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:23 ; elapsed = 00:01:21 . Memory (MB): peak = 1601.441 ; gain = 162.879
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1601.441 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1608.172 ; gain = 6.730
INFO: [Common 17-1381] The checkpoint 'C:/VivadoProj/TDC_OVERLAY/TDC_OVERLAY.runs/impl_1/TDC_OVERLAY_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file TDC_OVERLAY_wrapper_drc_routed.rpt -pb TDC_OVERLAY_wrapper_drc_routed.pb -rpx TDC_OVERLAY_wrapper_drc_routed.rpx
Command: report_drc -file TDC_OVERLAY_wrapper_drc_routed.rpt -pb TDC_OVERLAY_wrapper_drc_routed.pb -rpx TDC_OVERLAY_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/VivadoProj/TDC_OVERLAY/TDC_OVERLAY.runs/impl_1/TDC_OVERLAY_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file TDC_OVERLAY_wrapper_methodology_drc_routed.rpt -pb TDC_OVERLAY_wrapper_methodology_drc_routed.pb -rpx TDC_OVERLAY_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file TDC_OVERLAY_wrapper_methodology_drc_routed.rpt -pb TDC_OVERLAY_wrapper_methodology_drc_routed.pb -rpx TDC_OVERLAY_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/VivadoProj/TDC_OVERLAY/TDC_OVERLAY.runs/impl_1/TDC_OVERLAY_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file TDC_OVERLAY_wrapper_power_routed.rpt -pb TDC_OVERLAY_wrapper_power_summary_routed.pb -rpx TDC_OVERLAY_wrapper_power_routed.rpx
Command: report_power -file TDC_OVERLAY_wrapper_power_routed.rpt -pb TDC_OVERLAY_wrapper_power_summary_routed.pb -rpx TDC_OVERLAY_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
91 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file TDC_OVERLAY_wrapper_route_status.rpt -pb TDC_OVERLAY_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file TDC_OVERLAY_wrapper_timing_summary_routed.rpt -pb TDC_OVERLAY_wrapper_timing_summary_routed.pb -rpx TDC_OVERLAY_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file TDC_OVERLAY_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file TDC_OVERLAY_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file TDC_OVERLAY_wrapper_bus_skew_routed.rpt -pb TDC_OVERLAY_wrapper_bus_skew_routed.pb -rpx TDC_OVERLAY_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force TDC_OVERLAY_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./TDC_OVERLAY_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/VivadoProj/TDC_OVERLAY/TDC_OVERLAY.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Nov 25 11:39:04 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 2056.680 ; gain = 432.398
INFO: [Common 17-206] Exiting Vivado at Mon Nov 25 11:39:05 2019...
