<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<!-- NewPage -->
<html lang="en">
<head>
<!-- Generated by javadoc (1.8.0_151) on Sun Oct 08 22:41:36 PDT 2017 -->
<title>Basic&nbsp;Architecture</title>
<meta name="date" content="2017-01-17">
<meta name="keywords" content="architecture">
<meta name="keywords" content="arm">
<meta name="keywords" content="cortex-m">
<link rel="stylesheet" type="text/css" href="../../stylesheet.css" title="Style">
<script type="text/javascript" src="../../script.js"></script>
</head>
<body>

<!-- ========= START OF TOP NAVBAR ======= -->
<div class="bar">
<center><strong>Basic&nbsp;-&nbsp;Architecture</strong></center>
</div>
<div class="catalog">
<ul class="catalogItems">
<li><a href="#archIntro">Introduction</a></li>
<li><a href="#archARMv7-M">ARMv7-M</a></li>
<li><a href="#archApp">Application level programming</a></li>
<li><a href="#archSys">System level programming</a></li>
<li><a href="#archReference">References</a></li>
</ul>
</div>
<hr>
<div class="contentContainer">
<ol>
<li>
<div class="content" id="archIntro">
<h3>Introduction</h3>
<p>The Architecture of a processor defines the instruction set, #registers and functions, memory model, whether having hardware mulitplication and division, whether supporting cache, MPU, TCM.</p>
</div>
</li>
<li>
<div class="content" id="archARMv7-M">
<h3>ARMv7-M</h3>
<div class="featureList">
<ol>
<li>Instruction set: only support Thumb instruction with Thumb-2 technology. (No ARM instruction set)</li>
<li>Register:
    <p>ARM-core register:</p>
    <ul>
        <li>13 * 32-bit general-purpose registers (R0-R12)</li>
        <li>SP stack pointer</li>
        <li>LR link register</li>
        <li>PC program counter</li>
    </ul>
    <p>Application Program Status Register:</p>
    <ul>
        <li>APSR</li>
    </ul>
</li>
<li>privilege mode: Privileged/unprivileged execution (e.g. mode bit)</li>
<li>operation mode: Thread/hanlder mode. Thread mode:</li>
<li>Memory mode: A memory mapped architecture.	Memory-Mapped architecture: the same address space maps to ROM, registers, RAM, and peripheral I/O</li>
</ol>
</div>
<h4>Hierachical manner</h4>
<p>Different from most of 8-bit microcontroller, like atmega 328p, ARMv7-M is more complicated and sophisticated. The hardware of ARMv7-M has two operating level, application level and system level. The concept of level is directly support by hardware instead of virtual levels provided by software.
The distinction between application level and system level is the access of instruction and memory. Because of this, the programming can also be divided into two different levels.
</p>
</div>
</li>
<li>
<div class="content" id="archSys">
<h3>System level programming</h3>
<h4>Memory</h4>
<p>ARMv7-M is a memory mapped architecture. The address space ranges from 0x00000000 to 0xffffffff (2^32 4GB). The address space 0xE0000000 to 0xFFFFFFFF (2^29 256MB) is reserved for system level use.</p>
</div>
</li>
<li>
<div class="content" id="archApp">
<h3>Application level programming</h3>

</div>
</li>
<li>
<div class="content" id="archReference">
<h3>References</h3>
<div class="featureList">
<ol>
<li><a href="./ARMv7-M_ARM.pdf" target="_blank">ARMv7-M architecture reference manual</a></li>
<li><a href="http://blog.csdn.net/wangyin159/article/details/38058331" target="_blank">Execution mode</a></li>
</ol>
</div>
</div>
</li>
</ol>
</div>
    
</body>
</html>
