### Hi there ðŸ‘‹, I'm Abdelrahman Medhat Zewaid
##### a digital IC design/verification Enthusiast  

[![Typing SVG](https://readme-typing-svg.demolab.com?font=Fira+Code&pause=1000&center=true&vCenter=true&width=435&lines=digital+IC+design;digital+IC+verification)](https://git.io/typing-svg)

- Iâ€™m a passionate engineering student with a strong foundation in digital design and solid hands-on skills in verification. I have fully understood UVM-based verification and successfully built complete environments in SystemVerilog.
- At the moment, Iâ€™m expanding my journey into the ASIC design flow, aiming to connect my digital design expertise with advanced verification and implementation practices.




