Fitter report for de0n-neorv32-sdram-qsys
Mon Sep  2 15:36:10 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Fitter RAM Summary
 28. |top|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux0_rtl_0|altsyncram_em01:auto_generated|ALTSYNCRAM
 29. Fitter DSP Block Usage Summary
 30. DSP Block Details
 31. Routing Usage Summary
 32. LAB Logic Elements
 33. LAB-wide Signals
 34. LAB Signals Sourced
 35. LAB Signals Sourced Out
 36. LAB Distinct Inputs
 37. I/O Rules Summary
 38. I/O Rules Details
 39. I/O Rules Matrix
 40. Fitter Device Options
 41. Operating Settings and Conditions
 42. Estimated Delay Added for Hold Timing Summary
 43. Estimated Delay Added for Hold Timing Details
 44. Fitter Messages
 45. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Mon Sep  2 15:36:10 2024       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; de0n-neorv32-sdram-qsys                     ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE22F17C6                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 6,392 / 22,320 ( 29 % )                     ;
;     Total combinational functions  ; 5,799 / 22,320 ( 26 % )                     ;
;     Dedicated logic registers      ; 3,362 / 22,320 ( 15 % )                     ;
; Total registers                    ; 3431                                        ;
; Total pins                         ; 69 / 154 ( 45 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 428,032 / 608,256 ( 70 % )                  ;
; Embedded Multiplier 9-bit elements ; 7 / 132 ( 5 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE22F17C6                          ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.4%      ;
;     Processor 3            ;   4.2%      ;
;     Processor 4            ;   4.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                  ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                       ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[0]               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[0]               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[0]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[1]               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[1]               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[1]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[2]               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[2]               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[2]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[3]               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[3]               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[3]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[4]               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[4]               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[4]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[5]               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[5]               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[5]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[6]               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[6]               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[6]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[7]               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[7]               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[7]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[8]               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[8]               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[8]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[9]               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[9]               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[9]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[10]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[10]              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[10]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[11]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[11]              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[11]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[12]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[12]              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[12]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[13]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[13]              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[13]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[14]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[14]              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[14]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[15]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[15]              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[15]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[16]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[16]              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[16]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[17]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[17]              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[17]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opa[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAA            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[0]               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[0]               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[0]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[1]               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[1]               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[1]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[2]               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[2]               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[2]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[3]               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[3]               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[3]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[4]               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[4]               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[4]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[5]               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[5]               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[5]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[6]               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[6]               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[6]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[7]               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[7]               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[7]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[8]               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[8]               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[8]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[9]               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[9]               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[9]~_Duplicate_1                   ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[10]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[10]              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[10]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[11]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[11]              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[11]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[12]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[12]              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[12]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[13]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[13]              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[13]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[14]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[14]              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[14]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[15]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[15]              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[15]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[16]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[16]              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[16]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[17]              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ; DATAB            ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[17]              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[17]~_Duplicate_1                  ; Q                ;                       ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.opb[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ; DATAB            ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_addr[0]                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[0]~output                                                                                                                                                                                                                   ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_addr[1]                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[1]~output                                                                                                                                                                                                                   ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_addr[2]                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[2]~output                                                                                                                                                                                                                   ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_addr[3]                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[3]~output                                                                                                                                                                                                                   ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_addr[4]                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[4]~output                                                                                                                                                                                                                   ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_addr[5]                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[5]~output                                                                                                                                                                                                                   ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_addr[6]                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[6]~output                                                                                                                                                                                                                   ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_addr[7]                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[7]~output                                                                                                                                                                                                                   ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_addr[8]                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[8]~output                                                                                                                                                                                                                   ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_addr[9]                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[9]~output                                                                                                                                                                                                                   ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_addr[10]                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[10]~output                                                                                                                                                                                                                  ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_addr[11]                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[11]~output                                                                                                                                                                                                                  ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_addr[12]                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[12]~output                                                                                                                                                                                                                  ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_bank[0]                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_BA_0~output                                                                                                                                                                                                                      ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_bank[1]                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_BA_1~output                                                                                                                                                                                                                      ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_cmd[0]                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                                        ; Q                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_cmd[0]                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_WE_N~output                                                                                                                                                                                                                      ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_cmd[0]                                                                                                                                                                    ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                        ;                  ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_cmd[1]                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                                        ; Q                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_cmd[1]                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_CAS_N~output                                                                                                                                                                                                                     ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_cmd[1]                                                                                                                                                                    ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                        ;                  ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_cmd[2]                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                                        ; Q                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_cmd[2]                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_RAS_N~output                                                                                                                                                                                                                     ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_cmd[2]                                                                                                                                                                    ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                        ;                  ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_cmd[3]                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_CS_N~output                                                                                                                                                                                                                      ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_cmd[3]                                                                                                                                                                    ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                        ;                  ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[0]                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                                                                       ; Q                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[0]                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[0]~output                                                                                                                                                                                                                     ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[1]                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                                                                       ; Q                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[1]                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[1]~output                                                                                                                                                                                                                     ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[2]                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                                                       ; Q                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[2]                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[2]~output                                                                                                                                                                                                                     ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[3]                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                                                                       ; Q                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[3]                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[3]~output                                                                                                                                                                                                                     ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[4]                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                                                                       ; Q                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[4]                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[4]~output                                                                                                                                                                                                                     ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[5]                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                                                                       ; Q                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[5]                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[5]~output                                                                                                                                                                                                                     ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[6]                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                                                       ; Q                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[6]                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[6]~output                                                                                                                                                                                                                     ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[7]                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                                                                       ; Q                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[7]                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[7]~output                                                                                                                                                                                                                     ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[8]                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                                                       ; Q                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[8]                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[8]~output                                                                                                                                                                                                                     ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[9]                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                                                       ; Q                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[9]                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[9]~output                                                                                                                                                                                                                     ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[10]                                                                                                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                                                                      ; Q                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[10]                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[10]~output                                                                                                                                                                                                                    ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[11]                                                                                                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                                                                      ; Q                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[11]                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[11]~output                                                                                                                                                                                                                    ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[12]                                                                                                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                                                                      ; Q                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[12]                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[12]~output                                                                                                                                                                                                                    ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[13]                                                                                                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                                                      ; Q                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[13]                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[13]~output                                                                                                                                                                                                                    ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[14]                                                                                                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                                                                      ; Q                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[14]                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[14]~output                                                                                                                                                                                                                    ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[15]                                                                                                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                                                                      ; Q                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_data[15]                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[15]~output                                                                                                                                                                                                                    ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_dqm[0]                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQML~output                                                                                                                                                                                                                      ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_dqm[1]                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQMU~output                                                                                                                                                                                                                      ; I                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe                                                                                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                              ; Q                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[0]~output                                                                                                                                                                                                                     ; OE               ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe                                                                                                                                                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                        ;                  ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_1                                                                                                                                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                              ; Q                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_1                                                                                                                                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[1]~output                                                                                                                                                                                                                     ; OE               ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_1                                                                                                                                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                        ;                  ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_2                                                                                                                                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                              ; Q                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_2                                                                                                                                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[2]~output                                                                                                                                                                                                                     ; OE               ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_2                                                                                                                                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                        ;                  ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_3                                                                                                                                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                              ; Q                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_3                                                                                                                                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[3]~output                                                                                                                                                                                                                     ; OE               ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_3                                                                                                                                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                        ;                  ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_4                                                                                                                                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                              ; Q                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_4                                                                                                                                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[4]~output                                                                                                                                                                                                                     ; OE               ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_4                                                                                                                                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                        ;                  ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_5                                                                                                                                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                              ; Q                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_5                                                                                                                                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[5]~output                                                                                                                                                                                                                     ; OE               ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_5                                                                                                                                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                        ;                  ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_6                                                                                                                                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                              ; Q                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_6                                                                                                                                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[6]~output                                                                                                                                                                                                                     ; OE               ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_6                                                                                                                                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                        ;                  ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_7                                                                                                                                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                              ; Q                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_7                                                                                                                                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[7]~output                                                                                                                                                                                                                     ; OE               ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_7                                                                                                                                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                        ;                  ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_8                                                                                                                                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                              ; Q                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_8                                                                                                                                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[8]~output                                                                                                                                                                                                                     ; OE               ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_8                                                                                                                                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                        ;                  ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_9                                                                                                                                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                             ; Q                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_9                                                                                                                                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[9]~output                                                                                                                                                                                                                     ; OE               ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_9                                                                                                                                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                        ;                  ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_10                                                                                                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                             ; Q                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_10                                                                                                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[10]~output                                                                                                                                                                                                                    ; OE               ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_10                                                                                                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                        ;                  ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_11                                                                                                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                             ; Q                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_11                                                                                                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[11]~output                                                                                                                                                                                                                    ; OE               ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_11                                                                                                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                        ;                  ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_12                                                                                                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                             ; Q                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_12                                                                                                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[12]~output                                                                                                                                                                                                                    ; OE               ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_12                                                                                                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                        ;                  ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_13                                                                                                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                             ; Q                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_13                                                                                                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[13]~output                                                                                                                                                                                                                    ; OE               ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_13                                                                                                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                        ;                  ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_14                                                                                                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                             ; Q                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_14                                                                                                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[14]~output                                                                                                                                                                                                                    ; OE               ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_14                                                                                                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                        ;                  ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_15                                                                                                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[15]~output                                                                                                                                                                                                                    ; OE               ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_15                                                                                                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                        ;                  ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|za_data[0]                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[0]~input                                                                                                                                                                                                                      ; O                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|za_data[1]                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[1]~input                                                                                                                                                                                                                      ; O                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|za_data[2]                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[2]~input                                                                                                                                                                                                                      ; O                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|za_data[3]                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[3]~input                                                                                                                                                                                                                      ; O                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|za_data[4]                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[4]~input                                                                                                                                                                                                                      ; O                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|za_data[5]                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[5]~input                                                                                                                                                                                                                      ; O                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|za_data[6]                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[6]~input                                                                                                                                                                                                                      ; O                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|za_data[7]                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[7]~input                                                                                                                                                                                                                      ; O                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|za_data[8]                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[8]~input                                                                                                                                                                                                                      ; O                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|za_data[9]                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[9]~input                                                                                                                                                                                                                      ; O                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|za_data[10]                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[10]~input                                                                                                                                                                                                                     ; O                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|za_data[11]                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[11]~input                                                                                                                                                                                                                     ; O                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|za_data[12]                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[12]~input                                                                                                                                                                                                                     ; O                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|za_data[13]                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[13]~input                                                                                                                                                                                                                     ; O                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|za_data[14]                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[14]~input                                                                                                                                                                                                                     ; O                ;                       ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|za_data[15]                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[15]~input                                                                                                                                                                                                                     ; O                ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                          ;
+-----------------------------+-----------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity  ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+-----------------+--------------+------------------+---------------+----------------------------+
; Location                    ;                 ;              ; TWI_SCL          ; PIN_R12       ; QSF Assignment             ;
; Location                    ;                 ;              ; TWI_SCL_O        ; PIN_T11       ; QSF Assignment             ;
; Location                    ;                 ;              ; TWI_SDA          ; PIN_R13       ; QSF Assignment             ;
; Location                    ;                 ;              ; TWI_SDA_O        ; PIN_T12       ; QSF Assignment             ;
; Fast Input Register         ; qsys_core_sdram ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; qsys_core_sdram ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; qsys_core_sdram ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; qsys_core_sdram ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; qsys_core_sdram ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; qsys_core_sdram ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; qsys_core_sdram ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; qsys_core_sdram ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; qsys_core_sdram ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; qsys_core_sdram ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; qsys_core_sdram ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; qsys_core_sdram ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; qsys_core_sdram ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; qsys_core_sdram ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; qsys_core_sdram ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; qsys_core_sdram ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; qsys_core_sdram ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; qsys_core_sdram ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; qsys_core_sdram ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; qsys_core_sdram ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; qsys_core_sdram ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; qsys_core_sdram ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; qsys_core_sdram ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; qsys_core_sdram ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; qsys_core_sdram ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; qsys_core_sdram ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; qsys_core_sdram ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; qsys_core_sdram ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; qsys_core_sdram ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; qsys_core_sdram ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; qsys_core_sdram ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; qsys_core_sdram ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
; Current Strength            ; top             ;              ; TWI_SCL_O        ; 4MA           ; QSF Assignment             ;
; Current Strength            ; top             ;              ; TWI_SDA_O        ; 4MA           ; QSF Assignment             ;
; I/O Standard                ; top             ;              ; TWI_SCL          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top             ;              ; TWI_SCL_O        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top             ;              ; TWI_SDA          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top             ;              ; TWI_SDA_O        ; 3.3-V LVTTL   ; QSF Assignment             ;
+-----------------------------+-----------------+--------------+------------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 9566 ) ; 0.00 % ( 0 / 9566 )        ; 0.00 % ( 0 / 9566 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 9566 ) ; 0.00 % ( 0 / 9566 )        ; 0.00 % ( 0 / 9566 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 9553 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 13 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/output_files/de0n-neorv32-sdram-qsys.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 6,392 / 22,320 ( 29 % )    ;
;     -- Combinational with no register       ; 3030                       ;
;     -- Register only                        ; 593                        ;
;     -- Combinational with a register        ; 2769                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 2761                       ;
;     -- 3 input functions                    ; 2051                       ;
;     -- <=2 input functions                  ; 987                        ;
;     -- Register only                        ; 593                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 4872                       ;
;     -- arithmetic mode                      ; 927                        ;
;                                             ;                            ;
; Total registers*                            ; 3,431 / 23,018 ( 15 % )    ;
;     -- Dedicated logic registers            ; 3,362 / 22,320 ( 15 % )    ;
;     -- I/O registers                        ; 69 / 698 ( 10 % )          ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 517 / 1,395 ( 37 % )       ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 69 / 154 ( 45 % )          ;
;     -- Clock pins                           ; 2 / 7 ( 29 % )             ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )              ;
;                                             ;                            ;
; M9Ks                                        ; 54 / 66 ( 82 % )           ;
; Total block memory bits                     ; 428,032 / 608,256 ( 70 % ) ;
; Total block memory implementation bits      ; 497,664 / 608,256 ( 82 % ) ;
; Embedded Multiplier 9-bit elements          ; 7 / 132 ( 5 % )            ;
; PLLs                                        ; 1 / 4 ( 25 % )             ;
; Global signals                              ; 6                          ;
;     -- Global clocks                        ; 6 / 20 ( 30 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 10.9% / 10.6% / 11.3%      ;
; Peak interconnect usage (total/H/V)         ; 37.6% / 36.6% / 39.1%      ;
; Maximum fan-out                             ; 3489                       ;
; Highest non-global fan-out                  ; 213                        ;
; Total fan-out                               ; 32908                      ;
; Average fan-out                             ; 3.33                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                           ;
+----------------------------------------------+-----------------------+--------------------------------+
; Statistic                                    ; Top                   ; hard_block:auto_generated_inst ;
+----------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                   ; Low                            ;
;                                              ;                       ;                                ;
; Total logic elements                         ; 6392 / 22320 ( 29 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register        ; 3030                  ; 0                              ;
;     -- Register only                         ; 593                   ; 0                              ;
;     -- Combinational with a register         ; 2769                  ; 0                              ;
;                                              ;                       ;                                ;
; Logic element usage by number of LUT inputs  ;                       ;                                ;
;     -- 4 input functions                     ; 2761                  ; 0                              ;
;     -- 3 input functions                     ; 2051                  ; 0                              ;
;     -- <=2 input functions                   ; 987                   ; 0                              ;
;     -- Register only                         ; 593                   ; 0                              ;
;                                              ;                       ;                                ;
; Logic elements by mode                       ;                       ;                                ;
;     -- normal mode                           ; 4872                  ; 0                              ;
;     -- arithmetic mode                       ; 927                   ; 0                              ;
;                                              ;                       ;                                ;
; Total registers                              ; 3431                  ; 0                              ;
;     -- Dedicated logic registers             ; 3362 / 22320 ( 15 % ) ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                         ; 138                   ; 0                              ;
;                                              ;                       ;                                ;
; Total LABs:  partially or completely used    ; 517 / 1395 ( 37 % )   ; 0 / 1395 ( 0 % )               ;
;                                              ;                       ;                                ;
; Virtual pins                                 ; 0                     ; 0                              ;
; I/O pins                                     ; 69                    ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 7 / 132 ( 5 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                            ; 428032                ; 0                              ;
; Total RAM block bits                         ; 497664                ; 0                              ;
; PLL                                          ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M9K                                          ; 54 / 66 ( 81 % )      ; 0 / 66 ( 0 % )                 ;
; Clock control block                          ; 4 / 24 ( 16 % )       ; 2 / 24 ( 8 % )                 ;
; Double Data Rate I/O output circuitry        ; 37 / 220 ( 16 % )     ; 0 / 220 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 16 / 220 ( 7 % )      ; 0 / 220 ( 0 % )                ;
;                                              ;                       ;                                ;
; Connections                                  ;                       ;                                ;
;     -- Input Connections                     ; 3507                  ; 1                              ;
;     -- Registered Input Connections          ; 3431                  ; 0                              ;
;     -- Output Connections                    ; 17                    ; 3491                           ;
;     -- Registered Output Connections         ; 0                     ; 0                              ;
;                                              ;                       ;                                ;
; Internal Connections                         ;                       ;                                ;
;     -- Total Connections                     ; 33121                 ; 3500                           ;
;     -- Registered Connections                ; 14906                 ; 0                              ;
;                                              ;                       ;                                ;
; External Connections                         ;                       ;                                ;
;     -- Top                                   ; 32                    ; 3492                           ;
;     -- hard_block:auto_generated_inst        ; 3492                  ; 0                              ;
;                                              ;                       ;                                ;
; Partition Interface                          ;                       ;                                ;
;     -- Input Ports                           ; 21                    ; 1                              ;
;     -- Output Ports                          ; 32                    ; 3                              ;
;     -- Bidir Ports                           ; 16                    ; 0                              ;
;                                              ;                       ;                                ;
; Registered Ports                             ;                       ;                                ;
;     -- Registered Input Ports                ; 0                     ; 0                              ;
;     -- Registered Output Ports               ; 0                     ; 0                              ;
;                                              ;                       ;                                ;
; Port Connectivity                            ;                       ;                                ;
;     -- Input Ports driven by GND             ; 0                     ; 0                              ;
;     -- Output Ports driven by GND            ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Input Ports with no Source            ; 0                     ; 0                              ;
;     -- Output Ports with no Source           ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                     ; 0                              ;
+----------------------------------------------+-----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLOCK_50   ; R8    ; 3        ; 27           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_i[0]  ; A3    ; 8        ; 7            ; 34           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_i[10] ; D6    ; 8        ; 9            ; 34           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_i[11] ; A7    ; 8        ; 20           ; 34           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_i[12] ; C6    ; 8        ; 18           ; 34           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_i[1]  ; B3    ; 8        ; 3            ; 34           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_i[2]  ; B4    ; 8        ; 7            ; 34           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_i[3]  ; A4    ; 8        ; 9            ; 34           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_i[4]  ; B5    ; 8        ; 11           ; 34           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_i[5]  ; A5    ; 8        ; 14           ; 34           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_i[6]  ; D5    ; 8        ; 5            ; 34           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_i[7]  ; B6    ; 8        ; 16           ; 34           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_i[8]  ; A6    ; 8        ; 16           ; 34           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_i[9]  ; B7    ; 8        ; 18           ; 34           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[0]     ; J15   ; 5        ; 53           ; 14           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[1]     ; E1    ; 1        ; 0            ; 16           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; TCK_i      ; E8    ; 8        ; 20           ; 34           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; TDI_i      ; F8    ; 8        ; 20           ; 34           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; TMS_i      ; D8    ; 8        ; 23           ; 34           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; UART0_RXD  ; J13   ; 5        ; 53           ; 16           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; nTRST_i    ; C8    ; 8        ; 23           ; 34           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; GPIO_o[0]      ; D3    ; 8        ; 1            ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO_o[1]      ; C3    ; 8        ; 1            ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO_o[2]      ; A2    ; 8        ; 7            ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PWM[0]         ; F13   ; 6        ; 53           ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PWM[1]         ; T15   ; 4        ; 45           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PWM[2]         ; T14   ; 4        ; 45           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PWM[3]         ; T13   ; 4        ; 40           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[0]  ; P2    ; 2        ; 0            ; 4            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[10] ; N2    ; 2        ; 0            ; 8            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[11] ; N1    ; 2        ; 0            ; 7            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[12] ; L4    ; 2        ; 0            ; 6            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[1]  ; N5    ; 3        ; 5            ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[2]  ; N6    ; 3        ; 5            ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[3]  ; M8    ; 3        ; 20           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[4]  ; P8    ; 3        ; 25           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[5]  ; T7    ; 3        ; 18           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[6]  ; N8    ; 3        ; 20           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[7]  ; T6    ; 3        ; 14           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[8]  ; R1    ; 2        ; 0            ; 5            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[9]  ; P1    ; 2        ; 0            ; 4            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_BA_0     ; M7    ; 3        ; 11           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_BA_1     ; M6    ; 3        ; 7            ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CAS_N    ; L1    ; 2        ; 0            ; 11           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CKE      ; L7    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CLK      ; R4    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CS_N     ; P6    ; 3        ; 11           ; 0            ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_DQML     ; R6    ; 3        ; 14           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_DQMU     ; T5    ; 3        ; 14           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_RAS_N    ; L2    ; 2        ; 0            ; 11           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_WE_N     ; C2    ; 1        ; 0            ; 27           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TDO_o          ; E9    ; 7        ; 29           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; UART0_TXD      ; J14   ; 5        ; 53           ; 15           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------+
; SDRAM_DQ[0]  ; G2    ; 1        ; 0            ; 23           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe               ;
; SDRAM_DQ[10] ; T3    ; 3        ; 1            ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_10 ;
; SDRAM_DQ[11] ; R3    ; 3        ; 1            ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_11 ;
; SDRAM_DQ[12] ; R5    ; 3        ; 14           ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_12 ;
; SDRAM_DQ[13] ; P3    ; 3        ; 1            ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_13 ;
; SDRAM_DQ[14] ; N3    ; 3        ; 1            ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_14 ;
; SDRAM_DQ[15] ; K1    ; 2        ; 0            ; 12           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_15 ;
; SDRAM_DQ[1]  ; G1    ; 1        ; 0            ; 23           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_1  ;
; SDRAM_DQ[2]  ; L8    ; 3        ; 18           ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_2  ;
; SDRAM_DQ[3]  ; K5    ; 2        ; 0            ; 7            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_3  ;
; SDRAM_DQ[4]  ; K2    ; 2        ; 0            ; 12           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_4  ;
; SDRAM_DQ[5]  ; J2    ; 2        ; 0            ; 15           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_5  ;
; SDRAM_DQ[6]  ; J1    ; 2        ; 0            ; 15           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_6  ;
; SDRAM_DQ[7]  ; R7    ; 3        ; 16           ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_7  ;
; SDRAM_DQ[8]  ; T4    ; 3        ; 5            ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_8  ;
; SDRAM_DQ[9]  ; T2    ; 3        ; 3            ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_9  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                      ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO              ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                                     ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                                    ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                                      ; -                        ; -                       ; Dedicated Programming Pin ;
; J15      ; DIFFIO_R9p, DEV_CLRn                     ; Use as regular IO        ; KEY[0]                  ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                                ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R4n, nCEO                         ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; E9       ; DIFFIO_T13p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO        ; TDO_o                   ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T11p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO        ; nTRST_i                 ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2                       ; Use as regular IO        ; TCK_i                   ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3                       ; Use as regular IO        ; TDI_i                   ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T9n, PADD18                       ; Use as regular IO        ; GPIO_i[11]              ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4                        ; Use as regular IO        ; GPIO_i[9]               ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T7n, DATA14, DQS3T/CQ3T#,DPCLK11  ; Use as regular IO        ; GPIO_i[8]               ; Dual Purpose Pin          ;
; B6       ; DIFFIO_T7p, DATA13                       ; Use as regular IO        ; GPIO_i[7]               ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T5n, DATA7                        ; Use as regular IO        ; GPIO_i[5]               ; Dual Purpose Pin          ;
; B5       ; DIFFIO_T5p, DATA8                        ; Use as regular IO        ; GPIO_i[4]               ; Dual Purpose Pin          ;
; D6       ; DIFFIO_T4n, DATA9                        ; Use as regular IO        ; GPIO_i[10]              ; Dual Purpose Pin          ;
; A4       ; DIFFIO_T3n, DATA10                       ; Use as regular IO        ; GPIO_i[3]               ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T3p, DATA11                       ; Use as regular IO        ; GPIO_i[2]               ; Dual Purpose Pin          ;
; B3       ; DATA12, DQS1T/CQ1T#,CDPCLK7              ; Use as regular IO        ; GPIO_i[1]               ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 8 / 14 ( 57 % )  ; 3.3V          ; --           ;
; 2        ; 13 / 16 ( 81 % ) ; 3.3V          ; --           ;
; 3        ; 24 / 25 ( 96 % ) ; 3.3V          ; --           ;
; 4        ; 3 / 20 ( 15 % )  ; 3.3V          ; --           ;
; 5        ; 3 / 18 ( 17 % )  ; 3.3V          ; --           ;
; 6        ; 2 / 13 ( 15 % )  ; 3.3V          ; --           ;
; 7        ; 1 / 24 ( 4 % )   ; 2.5V          ; --           ;
; 8        ; 20 / 24 ( 83 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; GPIO_o[2]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 239        ; 8        ; GPIO_i[0]                                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 236        ; 8        ; GPIO_i[3]                                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 232        ; 8        ; GPIO_i[5]                                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 225        ; 8        ; GPIO_i[8]                                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 220        ; 8        ; GPIO_i[11]                                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 188        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 186        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 179        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; GPIO_i[1]                                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 237        ; 8        ; GPIO_i[2]                                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 233        ; 8        ; GPIO_i[4]                                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 226        ; 8        ; GPIO_i[7]                                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 221        ; 8        ; GPIO_i[9]                                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 189        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 187        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 180        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; SDRAM_WE_N                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 245        ; 8        ; GPIO_o[1]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; GPIO_i[12]                                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; nTRST_i                                                   ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; GPIO_o[0]                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; GPIO_i[6]                                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 234        ; 8        ; GPIO_i[10]                                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; TMS_i                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 201        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; KEY[1]                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; TCK_i                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ; 205        ; 7        ; TDO_o                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; TDI_i                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; PWM[0]                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; SDRAM_DQ[1]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 15         ; 1        ; SDRAM_DQ[0]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 20         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; SDRAM_DQ[6]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 29         ; 2        ; SDRAM_DQ[5]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 22         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; UART0_RXD                                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 144        ; 5        ; UART0_TXD                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 143        ; 5        ; KEY[0]                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 37         ; 2        ; SDRAM_DQ[15]                                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 36         ; 2        ; SDRAM_DQ[4]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; SDRAM_DQ[3]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 39         ; 2        ; SDRAM_CAS_N                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 38         ; 2        ; SDRAM_RAS_N                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 46         ; 2        ; SDRAM_ADDR[12]                                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; SDRAM_CKE                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 79         ; 3        ; SDRAM_DQ[2]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; SDRAM_BA_1                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 68         ; 3        ; SDRAM_BA_0                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 81         ; 3        ; SDRAM_ADDR[3]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; SDRAM_ADDR[11]                                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 43         ; 2        ; SDRAM_ADDR[10]                                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 52         ; 3        ; SDRAM_DQ[14]                                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; SDRAM_ADDR[1]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 63         ; 3        ; SDRAM_ADDR[2]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; SDRAM_ADDR[6]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 51         ; 2        ; SDRAM_ADDR[9]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 50         ; 2        ; SDRAM_ADDR[0]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 53         ; 3        ; SDRAM_DQ[13]                                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; SDRAM_CS_N                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; SDRAM_ADDR[4]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 49         ; 2        ; SDRAM_ADDR[8]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; SDRAM_DQ[11]                                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 60         ; 3        ; SDRAM_CLK                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 71         ; 3        ; SDRAM_DQ[12]                                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 73         ; 3        ; SDRAM_DQML                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 76         ; 3        ; SDRAM_DQ[7]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 86         ; 3        ; CLOCK_50                                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; SDRAM_DQ[9]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 55         ; 3        ; SDRAM_DQ[10]                                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 61         ; 3        ; SDRAM_DQ[8]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 72         ; 3        ; SDRAM_DQMU                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 74         ; 3        ; SDRAM_ADDR[7]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 77         ; 3        ; SDRAM_ADDR[5]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 108        ; 4        ; PWM[3]                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 115        ; 4        ; PWM[2]                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 116        ; 4        ; PWM[1]                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                     ;
+-------------------------------+---------------------------------------------------------------------------------+
; Name                          ; pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------------------+
; SDC pin name                  ; inst_pll_sys|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; Normal                                                                          ;
; Compensate clock              ; clock0                                                                          ;
; Compensated input/output pins ; --                                                                              ;
; Switchover type               ; --                                                                              ;
; Input frequency 0             ; 50.0 MHz                                                                        ;
; Input frequency 1             ; --                                                                              ;
; Nominal PFD frequency         ; 50.0 MHz                                                                        ;
; Nominal VCO frequency         ; 500.0 MHz                                                                       ;
; VCO post scale K counter      ; 2                                                                               ;
; VCO frequency control         ; Auto                                                                            ;
; VCO phase shift step          ; 250 ps                                                                          ;
; VCO multiply                  ; --                                                                              ;
; VCO divide                    ; --                                                                              ;
; Freq min lock                 ; 30.0 MHz                                                                        ;
; Freq max lock                 ; 65.02 MHz                                                                       ;
; M VCO Tap                     ; 6                                                                               ;
; M Initial                     ; 1                                                                               ;
; M value                       ; 10                                                                              ;
; N value                       ; 1                                                                               ;
; Charge pump current           ; setting 1                                                                       ;
; Loop filter resistance        ; setting 27                                                                      ;
; Loop filter capacitance       ; setting 0                                                                       ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                            ;
; Bandwidth type                ; Medium                                                                          ;
; Real time reconfigurable      ; Off                                                                             ;
; Scan chain MIF file           ; --                                                                              ;
; Preserve PLL counter order    ; Off                                                                             ;
; PLL location                  ; PLL_4                                                                           ;
; Inclk0 signal                 ; CLOCK_50                                                                        ;
; Inclk1 signal                 ; --                                                                              ;
; Inclk0 signal type            ; Dedicated Pin                                                                   ;
; Inclk1 signal type            ; --                                                                              ;
+-------------------------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; Name                                                                                        ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                             ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 9.00 (250 ps)    ; 50/50      ; C0      ; 5             ; 3/2 Odd    ; --            ; 1       ; 6       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 2    ; 1   ; 100.0 MHz        ; -54 (-1500 ps) ; 9.00 (250 ps)    ; 50/50      ; C1      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+


+------------------------------------------+
; I/O Assignment Warnings                  ;
+----------+-------------------------------+
; Pin Name ; Reason                        ;
+----------+-------------------------------+
; TDO_o    ; Incomplete set of assignments ;
; TCK_i    ; Incomplete set of assignments ;
; nTRST_i  ; Incomplete set of assignments ;
; TDI_i    ; Incomplete set of assignments ;
; TMS_i    ; Incomplete set of assignments ;
; TDO_o    ; Missing location assignment   ;
; TCK_i    ; Missing location assignment   ;
; nTRST_i  ; Missing location assignment   ;
; TDI_i    ; Missing location assignment   ;
; TMS_i    ; Missing location assignment   ;
+----------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+
; Compilation Hierarchy Node                                                                               ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                         ; Entity Name                        ; Library Name ;
+----------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+
; |top                                                                                                     ; 6392 (5)    ; 3362 (3)                  ; 69 (69)       ; 428032      ; 54   ; 7            ; 1       ; 3         ; 69   ; 0            ; 3030 (2)     ; 593 (2)           ; 2769 (1)         ; |top                                                                                                                                                                                                                                                        ; top                                ; work         ;
;    |neorv32_top:neorv32_top_inst|                                                                        ; 5661 (32)   ; 2819 (31)                 ; 0 (0)         ; 428032      ; 54   ; 7            ; 1       ; 3         ; 0    ; 0            ; 2842 (1)     ; 447 (4)           ; 2372 (26)        ; |top|neorv32_top:neorv32_top_inst                                                                                                                                                                                                                           ; neorv32_top                        ; neorv32      ;
;       |neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|                 ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst                                                                                                                                          ; neorv32_boot_rom                   ; neorv32      ;
;          |altsyncram:Mux0_rtl_0|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux0_rtl_0                                                                                                                    ; altsyncram                         ; work         ;
;             |altsyncram_em01:auto_generated|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux0_rtl_0|altsyncram_em01:auto_generated                                                                                     ; altsyncram_em01                    ; work         ;
;       |neorv32_bus_gateway:neorv32_bus_gateway_inst|                                                     ; 177 (177)   ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 156 (156)    ; 0 (0)             ; 21 (21)          ; |top|neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst                                                                                                                                                                              ; neorv32_bus_gateway                ; neorv32      ;
;       |neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst|                                      ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_bus_io_switch:\io_system:neorv32_bus_io_switch_inst                                                                                                                                                               ; neorv32_bus_io_switch              ; neorv32      ;
;       |neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst|                                    ; 53 (53)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 0 (0)             ; 18 (18)          ; |top|neorv32_top:neorv32_top_inst|neorv32_bus_switch:\core_complex:neorv32_core_bus_switch_inst                                                                                                                                                             ; neorv32_bus_switch                 ; neorv32      ;
;       |neorv32_cpu:\core_complex:neorv32_cpu_inst|                                                       ; 3918 (0)    ; 1698 (0)                  ; 0 (0)         ; 2048        ; 2    ; 7            ; 1       ; 3         ; 0    ; 0            ; 2219 (0)     ; 160 (0)           ; 1539 (0)         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst                                                                                                                                                                                ; neorv32_cpu                        ; neorv32      ;
;          |neorv32_cpu_alu:neorv32_cpu_alu_inst|                                                          ; 2014 (224)  ; 860 (0)                   ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 1123 (193)   ; 58 (0)            ; 833 (31)         ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst                                                                                                                                           ; neorv32_cpu_alu                    ; neorv32      ;
;             |neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|                   ; 1293 (698)  ; 651 (380)                 ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 640 (316)    ; 57 (53)           ; 596 (328)        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst                                                                  ; neorv32_cpu_cp_fpu                 ; neorv32      ;
;                |lpm_mult:Mult0|                                                                          ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 25 (0)       ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0                                                   ; lpm_mult                           ; work         ;
;                   |mult_bdt:auto_generated|                                                              ; 25 (25)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated                           ; mult_bdt                           ; work         ;
;                |neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|                                      ; 275 (275)   ; 145 (145)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 130 (130)    ; 3 (3)             ; 142 (142)        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst               ; neorv32_cpu_cp_fpu_f2i             ; neorv32      ;
;                |neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|                        ; 304 (304)   ; 126 (126)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 169 (169)    ; 1 (1)             ; 134 (134)        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst ; neorv32_cpu_cp_fpu_normalizer      ; neorv32      ;
;             |neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|          ; 426 (426)   ; 170 (170)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 256 (256)    ; 1 (1)             ; 169 (169)        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst                                                         ; neorv32_cpu_cp_muldiv              ; neorv32      ;
;             |neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|                                         ; 73 (73)     ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 0 (0)             ; 39 (39)          ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst                                                                                        ; neorv32_cpu_cp_shifter             ; neorv32      ;
;          |neorv32_cpu_control:neorv32_cpu_control_inst|                                                  ; 1652 (1399) ; 734 (658)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 917 (740)    ; 94 (69)           ; 641 (592)        ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst                                                                                                                                   ; neorv32_cpu_control                ; neorv32      ;
;             |neorv32_cpu_decompressor:\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst| ; 168 (168)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 168 (168)    ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_cpu_decompressor:\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst                                        ; neorv32_cpu_decompressor           ; neorv32      ;
;             |neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|                                       ; 42 (42)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 9 (9)             ; 29 (29)          ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst                                                                              ; neorv32_fifo                       ; neorv32      ;
;             |neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|                                       ; 43 (43)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 16 (16)           ; 22 (22)          ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst                                                                              ; neorv32_fifo                       ; neorv32      ;
;          |neorv32_cpu_lsu:neorv32_cpu_lsu_inst|                                                          ; 119 (119)   ; 104 (104)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 8 (8)             ; 96 (96)          ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst                                                                                                                                           ; neorv32_cpu_lsu                    ; neorv32      ;
;          |neorv32_cpu_regfile:neorv32_cpu_regfile_inst|                                                  ; 167 (167)   ; 0 (0)                     ; 0 (0)         ; 2048        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 164 (164)    ; 0 (0)             ; 3 (3)            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst                                                                                                                                   ; neorv32_cpu_regfile                ; neorv32      ;
;             |altsyncram:reg_file[0][31]__1|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1                                                                                                     ; altsyncram                         ; work         ;
;                |altsyncram_0c81:auto_generated|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1|altsyncram_0c81:auto_generated                                                                      ; altsyncram_0c81                    ; work         ;
;             |altsyncram:reg_file[0][31]__2|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2                                                                                                     ; altsyncram                         ; work         ;
;                |altsyncram_esg1:auto_generated|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2|altsyncram_esg1:auto_generated                                                                      ; altsyncram_esg1                    ; work         ;
;       |neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|                            ; 387 (387)   ; 241 (241)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 137 (137)    ; 32 (32)           ; 218 (218)        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst                                                                                                                                                     ; neorv32_debug_dm                   ; neorv32      ;
;       |neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|                          ; 254 (254)   ; 219 (219)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 76 (76)           ; 143 (143)        ; |top|neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst                                                                                                                                                   ; neorv32_debug_dtm                  ; neorv32      ;
;       |neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|                     ; 7 (7)       ; 2 (2)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst                                                                                                                                              ; neorv32_dmem                       ; neorv32      ;
;          |altsyncram:mem_ram_b0_rtl_0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0                                                                                                                  ; altsyncram                         ; work         ;
;             |altsyncram_ff81:auto_generated|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_ff81:auto_generated                                                                                   ; altsyncram_ff81                    ; work         ;
;          |altsyncram:mem_ram_b1_rtl_0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0                                                                                                                  ; altsyncram                         ; work         ;
;             |altsyncram_ff81:auto_generated|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_ff81:auto_generated                                                                                   ; altsyncram_ff81                    ; work         ;
;          |altsyncram:mem_ram_b2_rtl_0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0                                                                                                                  ; altsyncram                         ; work         ;
;             |altsyncram_ff81:auto_generated|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_ff81:auto_generated                                                                                   ; altsyncram_ff81                    ; work         ;
;          |altsyncram:mem_ram_b3_rtl_0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0                                                                                                                  ; altsyncram                         ; work         ;
;             |altsyncram_ff81:auto_generated|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_ff81:auto_generated                                                                                   ; altsyncram_ff81                    ; work         ;
;       |neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|                                 ; 50 (50)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 29 (29)           ; 17 (17)          ; |top|neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst                                                                                                                                                          ; neorv32_gpio                       ; neorv32      ;
;       |neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|                     ; 6 (6)       ; 2 (2)                     ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 2 (2)            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst                                                                                                                                              ; neorv32_imem                       ; neorv32      ;
;          |altsyncram:mem_ram_b0_rtl_0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0                                                                                                                  ; altsyncram                         ; work         ;
;             |altsyncram_hf81:auto_generated|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_hf81:auto_generated                                                                                   ; altsyncram_hf81                    ; work         ;
;          |altsyncram:mem_ram_b1_rtl_0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0                                                                                                                  ; altsyncram                         ; work         ;
;             |altsyncram_hf81:auto_generated|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_hf81:auto_generated                                                                                   ; altsyncram_hf81                    ; work         ;
;          |altsyncram:mem_ram_b2_rtl_0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0                                                                                                                  ; altsyncram                         ; work         ;
;             |altsyncram_hf81:auto_generated|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_hf81:auto_generated                                                                                   ; altsyncram_hf81                    ; work         ;
;          |altsyncram:mem_ram_b3_rtl_0|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0                                                                                                                  ; altsyncram                         ; work         ;
;             |altsyncram_hf81:auto_generated|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_hf81:auto_generated                                                                                   ; altsyncram_hf81                    ; work         ;
;       |neorv32_mtime:\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst|                              ; 312 (312)   ; 166 (166)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 146 (146)    ; 27 (27)           ; 139 (139)        ; |top|neorv32_top:neorv32_top_inst|neorv32_mtime:\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst                                                                                                                                                       ; neorv32_mtime                      ; neorv32      ;
;       |neorv32_pwm:\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst|                                    ; 88 (88)     ; 81 (81)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 1 (1)             ; 80 (80)          ; |top|neorv32_top:neorv32_top_inst|neorv32_pwm:\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst                                                                                                                                                             ; neorv32_pwm                        ; neorv32      ;
;       |neorv32_sysinfo:\io_system:neorv32_sysinfo_inst|                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 5 (5)            ; |top|neorv32_top:neorv32_top_inst|neorv32_sysinfo:\io_system:neorv32_sysinfo_inst                                                                                                                                                                           ; neorv32_sysinfo                    ; neorv32      ;
;       |neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst|                                    ; 81 (81)     ; 59 (59)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 7 (7)             ; 52 (52)          ; |top|neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst                                                                                                                                                             ; neorv32_twi                        ; neorv32      ;
;       |neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|                               ; 200 (154)   ; 146 (106)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (48)      ; 61 (29)           ; 85 (78)          ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst                                                                                                                                                        ; neorv32_uart                       ; neorv32      ;
;          |neorv32_fifo:rx_engine_fifo_inst|                                                              ; 22 (22)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 16 (16)           ; 4 (4)            ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst                                                                                                                       ; neorv32_fifo                       ; neorv32      ;
;          |neorv32_fifo:tx_engine_fifo_inst|                                                              ; 24 (24)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 16 (16)           ; 4 (4)            ; |top|neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst                                                                                                                       ; neorv32_fifo                       ; neorv32      ;
;       |neorv32_wishbone:\memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst|                 ; 113 (113)   ; 108 (108)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 49 (49)           ; 59 (59)          ; |top|neorv32_top:neorv32_top_inst|neorv32_wishbone:\memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst                                                                                                                                          ; neorv32_wishbone                   ; neorv32      ;
;    |pll_sys:inst_pll_sys|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|pll_sys:inst_pll_sys                                                                                                                                                                                                                                   ; pll_sys                            ; work         ;
;       |altpll:altpll_component|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|pll_sys:inst_pll_sys|altpll:altpll_component                                                                                                                                                                                                           ; altpll                             ; work         ;
;          |pll_sys_altpll:auto_generated|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated                                                                                                                                                                             ; pll_sys_altpll                     ; work         ;
;    |qsys_core:inst_qsys|                                                                                 ; 696 (0)     ; 489 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 173 (0)      ; 144 (0)           ; 379 (0)          ; |top|qsys_core:inst_qsys                                                                                                                                                                                                                                    ; qsys_core                          ; qsys_core    ;
;       |qsys_core_mm_interconnect_0:mm_interconnect_0|                                                    ; 389 (0)     ; 276 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (0)       ; 107 (0)           ; 240 (0)          ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                      ; qsys_core_mm_interconnect_0        ; qsys_core    ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                               ; 187 (187)   ; 170 (170)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 82 (82)           ; 89 (89)          ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                      ; altera_avalon_sc_fifo              ; qsys_core    ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                 ; 50 (50)     ; 40 (40)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 4 (4)             ; 36 (36)          ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                        ; altera_avalon_sc_fifo              ; qsys_core    ;
;          |altera_merlin_master_agent:wb_avm_bridge_m0_agent|                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:wb_avm_bridge_m0_agent                                                                                                                                    ; altera_merlin_master_agent         ; qsys_core    ;
;          |altera_merlin_master_translator:wb_avm_bridge_m0_translator|                                   ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:wb_avm_bridge_m0_translator                                                                                                                          ; altera_merlin_master_translator    ; qsys_core    ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                      ; 13 (7)      ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (7)       ; 0 (0)             ; 3 (0)            ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                             ; altera_merlin_slave_agent          ; qsys_core    ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                              ; 6 (6)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                               ; altera_merlin_burst_uncompressor   ; qsys_core    ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                        ; 86 (86)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 21 (21)           ; 62 (62)          ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                               ; altera_merlin_width_adapter        ; qsys_core    ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                        ; 49 (49)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 48 (48)          ; |top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                               ; altera_merlin_width_adapter        ; qsys_core    ;
;       |qsys_core_sdram:sdram|                                                                            ; 344 (231)   ; 213 (123)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 131 (126)    ; 37 (5)            ; 176 (93)         ; |top|qsys_core:inst_qsys|qsys_core_sdram:sdram                                                                                                                                                                                                              ; qsys_core_sdram                    ; qsys_core    ;
;          |qsys_core_sdram_input_efifo_module:the_qsys_core_sdram_input_efifo_module|                     ; 122 (122)   ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 32 (32)           ; 85 (85)          ; |top|qsys_core:inst_qsys|qsys_core_sdram:sdram|qsys_core_sdram_input_efifo_module:the_qsys_core_sdram_input_efifo_module                                                                                                                                    ; qsys_core_sdram_input_efifo_module ; qsys_core    ;
;    |wb_av_master:inst_wb_av_master|                                                                      ; 62 (62)     ; 51 (51)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 51 (51)          ; |top|wb_av_master:inst_wb_av_master                                                                                                                                                                                                                         ; wb_av_master                       ; work         ;
;    |wb_intercon:inst_wb_intercon|                                                                        ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top|wb_intercon:inst_wb_intercon                                                                                                                                                                                                                           ; wb_intercon                        ; work         ;
+----------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                     ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+
; TDO_o          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SDRAM_CLK      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SDRAM_CKE      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SDRAM_CS_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_RAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_CAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_WE_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_DQML     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_DQMU     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[12] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_BA_0     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_BA_1     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; UART0_TXD      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; PWM[0]         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; PWM[1]         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; PWM[2]         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; PWM[3]         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_o[0]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_o[1]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_o[2]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SDRAM_DQ[0]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[1]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[2]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[3]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[4]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[5]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[6]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[7]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[8]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[9]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[10]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[11]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[12]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[13]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[14]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[15]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; CLOCK_50       ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; KEY[0]         ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; KEY[1]         ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; TCK_i          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; nTRST_i        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; TDI_i          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; TMS_i          ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; GPIO_i[1]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; GPIO_i[0]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; GPIO_i[8]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; GPIO_i[9]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; GPIO_i[11]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; GPIO_i[6]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; GPIO_i[10]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; GPIO_i[12]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; GPIO_i[3]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; GPIO_i[7]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; GPIO_i[5]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; GPIO_i[2]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; GPIO_i[4]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; UART0_RXD      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                    ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; SDRAM_DQ[0]                                                                                                                            ;                   ;         ;
; SDRAM_DQ[1]                                                                                                                            ;                   ;         ;
; SDRAM_DQ[2]                                                                                                                            ;                   ;         ;
; SDRAM_DQ[3]                                                                                                                            ;                   ;         ;
; SDRAM_DQ[4]                                                                                                                            ;                   ;         ;
; SDRAM_DQ[5]                                                                                                                            ;                   ;         ;
; SDRAM_DQ[6]                                                                                                                            ;                   ;         ;
; SDRAM_DQ[7]                                                                                                                            ;                   ;         ;
; SDRAM_DQ[8]                                                                                                                            ;                   ;         ;
; SDRAM_DQ[9]                                                                                                                            ;                   ;         ;
; SDRAM_DQ[10]                                                                                                                           ;                   ;         ;
; SDRAM_DQ[11]                                                                                                                           ;                   ;         ;
; SDRAM_DQ[12]                                                                                                                           ;                   ;         ;
; SDRAM_DQ[13]                                                                                                                           ;                   ;         ;
; SDRAM_DQ[14]                                                                                                                           ;                   ;         ;
; SDRAM_DQ[15]                                                                                                                           ;                   ;         ;
; CLOCK_50                                                                                                                               ;                   ;         ;
; KEY[0]                                                                                                                                 ;                   ;         ;
;      - reset~0                                                                                                                         ; 1                 ; 6       ;
; KEY[1]                                                                                                                                 ;                   ;         ;
; TCK_i                                                                                                                                  ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_sync.tck_ff[0]~feeder  ; 0                 ; 6       ;
; nTRST_i                                                                                                                                ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_sync.trst_ff[0]~feeder ; 0                 ; 6       ;
; TDI_i                                                                                                                                  ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_sync.tdi_ff[0]         ; 0                 ; 6       ;
; TMS_i                                                                                                                                  ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_sync.tms_ff[0]~feeder  ; 1                 ; 6       ;
; GPIO_i[1]                                                                                                                              ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|din[1]                            ; 0                 ; 6       ;
; GPIO_i[0]                                                                                                                              ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|din[0]~feeder                     ; 0                 ; 6       ;
; GPIO_i[8]                                                                                                                              ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|din[8]~feeder                     ; 0                 ; 6       ;
; GPIO_i[9]                                                                                                                              ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|din[9]~feeder                     ; 0                 ; 6       ;
; GPIO_i[11]                                                                                                                             ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|din[11]~feeder                    ; 0                 ; 6       ;
; GPIO_i[6]                                                                                                                              ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|din[6]                            ; 0                 ; 6       ;
; GPIO_i[10]                                                                                                                             ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|din[10]~feeder                    ; 1                 ; 6       ;
; GPIO_i[12]                                                                                                                             ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|din[12]~feeder                    ; 1                 ; 6       ;
; GPIO_i[3]                                                                                                                              ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|din[3]~feeder                     ; 1                 ; 6       ;
; GPIO_i[7]                                                                                                                              ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|din[7]                            ; 0                 ; 6       ;
; GPIO_i[5]                                                                                                                              ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|din[5]                            ; 0                 ; 6       ;
; GPIO_i[2]                                                                                                                              ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|din[2]~feeder                     ; 1                 ; 6       ;
; GPIO_i[4]                                                                                                                              ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|din[4]~feeder                     ; 1                 ; 6       ;
; UART0_RXD                                                                                                                              ;                   ;         ;
;      - neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.sync[2]~feeder        ; 1                 ; 6       ;
+----------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                               ; Location              ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                           ; PIN_R8                ; 1       ; Clock                     ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|clk_gen_en_ff                                                                                                                                                                                                                                         ; FF_X21_Y16_N25        ; 12      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_bus_gateway:neorv32_bus_gateway_inst|keeper.busy                                                                                                                                                                                              ; FF_X28_Y19_N29        ; 7       ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|addsub.latency[0]                                                                            ; FF_X24_Y10_N21        ; 42      ; Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|addsub.man_s_ext~0                                                                           ; LCCOMB_X24_Y9_N8      ; 34      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|addsub.man_sreg[20]~24                                                                       ; LCCOMB_X25_Y9_N30     ; 23      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|addsub~22                                                                                    ; LCCOMB_X24_Y10_N16    ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|csr_fflags[3]~3                                                                              ; LCCOMB_X34_Y8_N22     ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|csr_frm[1]~1                                                                                 ; LCCOMB_X44_Y21_N2     ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|ctrl_engine.state                                                                            ; FF_X26_Y10_N15        ; 16      ; Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|fpu_operands.rs1[31]~0                                                                       ; LCCOMB_X27_Y12_N14    ; 81      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|fu_mul.start                                                                                 ; LCCOMB_X27_Y12_N2     ; 14      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|Selector1~0                               ; LCCOMB_X27_Y12_N10    ; 11      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|Selector47~0                              ; LCCOMB_X27_Y6_N10     ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|ctrl.cnt[7]~0                             ; LCCOMB_X26_Y8_N24     ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|ctrl.result[29]~34                        ; LCCOMB_X30_Y8_N30     ; 32      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|ctrl.state.S_FINALIZE                     ; FF_X26_Y8_N7          ; 36      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|ctrl.state.S_NORMALIZE_BUSY               ; FF_X26_Y8_N19         ; 70      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|ctrl.state.S_ROUND                        ; FF_X27_Y8_N7          ; 36      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|sreg.mant[2]~2                            ; LCCOMB_X27_Y8_N20     ; 21      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|Selector58~0                ; LCCOMB_X24_Y12_N20    ; 34      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|Selector58~1                ; LCCOMB_X20_Y12_N6     ; 24      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.class[9]~0             ; LCCOMB_X26_Y11_N22    ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.cnt[6]~0               ; LCCOMB_X19_Y12_N10    ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.state.S_FINALIZE       ; FF_X26_Y10_N23        ; 34      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.state.S_IDLE           ; FF_X26_Y10_N9         ; 18      ; Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.state.S_NORMALIZE_BUSY ; FF_X24_Y12_N17        ; 89      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl~53                     ; LCCOMB_X26_Y11_N12    ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|sreg~0                      ; LCCOMB_X19_Y12_N18    ; 29      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|Selector1~2                                                                         ; LCCOMB_X40_Y12_N8     ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|ctrl.state.S_DONE                                                                   ; FF_X40_Y12_N17        ; 42      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.remainder[0]~0                                                                  ; LCCOMB_X36_Y10_N22    ; 64      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|div.start                                                                           ; LCCOMB_X30_Y18_N14    ; 64      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.prod[38]~1                                                                      ; LCCOMB_X38_Y10_N8     ; 63      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_muldiv:\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst|mul.start                                                                           ; LCCOMB_X38_Y10_N30    ; 33      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.cnt[2]~5                                                                                                   ; LCCOMB_X31_Y14_N0     ; 36      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Selector66~1                                                                                                                                                  ; LCCOMB_X30_Y21_N18    ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Selector78~0                                                                                                                                                  ; LCCOMB_X30_Y21_N4     ; 39      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|Selector78~2                                                                                                                                                  ; LCCOMB_X30_Y18_N12    ; 31      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|WideNor0~0                                                                                                                                                    ; LCCOMB_X37_Y18_N20    ; 31      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.we_hi[0]~1                                                                                                                                                ; LCCOMB_X45_Y20_N8     ; 32      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.we_hi[2]~0                                                                                                                                                ; LCCOMB_X45_Y20_N6     ; 32      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|cnt.we_lo[2]~2                                                                                                                                                ; LCCOMB_X45_Y20_N26    ; 32      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.dcsr_step~0                                                                                                                                               ; LCCOMB_X38_Y22_N28    ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.dscratch0[31]~0                                                                                                                                           ; LCCOMB_X38_Y22_N20    ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mcountinhibit[2]~0                                                                                                                                        ; LCCOMB_X37_Y21_N28    ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mie_firq[7]~0                                                                                                                                             ; LCCOMB_X41_Y23_N22    ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mscratch[31]~0                                                                                                                                            ; LCCOMB_X37_Y21_N20    ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtval[31]~0                                                                                                                                               ; LCCOMB_X37_Y21_N10    ; 66      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.mtvec[31]~0                                                                                                                                               ; LCCOMB_X41_Y17_N18    ; 31      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.re                                                                                                                                                        ; FF_X31_Y19_N23        ; 40      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr.we                                                                                                                                                        ; FF_X30_Y20_N21        ; 93      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr~17                                                                                                                                                        ; LCCOMB_X37_Y21_N2     ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr~93                                                                                                                                                        ; LCCOMB_X38_Y22_N14    ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr~97                                                                                                                                                        ; LCCOMB_X37_Y21_N22    ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr~98                                                                                                                                                        ; LCCOMB_X38_Y22_N12    ; 31      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|csr~99                                                                                                                                                        ; LCCOMB_X38_Y22_N18    ; 31      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|ctrl.alu_cp_trig[0]                                                                                                                                           ; FF_X30_Y16_N15        ; 39      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.ir[13]                                                                                                                                         ; FF_X34_Y24_N21        ; 150     ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.ir[4]                                                                                                                                          ; FF_X32_Y22_N29        ; 20      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.ir[6]                                                                                                                                          ; FF_X32_Y22_N31        ; 24      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.BRANCHED                                                                                                                                 ; FF_X30_Y14_N23        ; 36      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.EXECUTE                                                                                                                                  ; FF_X30_Y21_N31        ; 26      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|execute_engine.state.MEM_REQ                                                                                                                                  ; FF_X31_Y19_N15        ; 73      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.pc[7]~54                                                                                                                                         ; LCCOMB_X29_Y17_N30    ; 30      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|fetch_engine.state.IF_PENDING                                                                                                                                 ; FF_X28_Y18_N21        ; 38      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|issue_engine.data[2]~0                                                                                                                                        ; LCCOMB_X32_Y22_N20    ; 14      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|issue_engine~0                                                                                                                                                ; LCCOMB_X29_Y21_N4     ; 23      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|fifo.data[0][1]~1                                                                                        ; LCCOMB_X29_Y21_N10    ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|fifo.data[1][1]~0                                                                                        ; LCCOMB_X29_Y21_N24    ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|fifo.r_pnt[1]~0                                                                                          ; LCCOMB_X29_Y21_N16    ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:0:prefetch_buffer_inst|fifo.w_pnt[0]~0                                                                                          ; LCCOMB_X29_Y21_N28    ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|fifo.data[0][1]~1                                                                                        ; LCCOMB_X28_Y20_N8     ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|fifo.data[1][1]~0                                                                                        ; LCCOMB_X28_Y20_N6     ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|fifo.r_pnt[1]~0                                                                                          ; LCCOMB_X29_Y21_N22    ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|neorv32_fifo:\prefetch_buffer:1:prefetch_buffer_inst|fifo.w_pnt[1]~0                                                                                          ; LCCOMB_X28_Y20_N10    ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.cause[6]                                                                                                                                            ; FF_X36_Y21_N9         ; 66      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst|trap_ctrl.exc_buf[1]                                                                                                                                          ; FF_X30_Y21_N25        ; 14      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst|arbiter.pend_rd                                                                                                                                                       ; FF_X34_Y21_N11        ; 37      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_lsu:neorv32_cpu_lsu_inst|rdata_o[2]~18                                                                                                                                                         ; LCCOMB_X29_Y19_N30    ; 7       ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|rf_we~0                                                                                                                                                       ; LCCOMB_X34_Y22_N14    ; 3       ; Write enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dci.data_reg[6]~0                                                                                                                                                               ; LCCOMB_X25_Y24_N26    ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl.ldsw_progbuf[27]~0                                                                                                                                                      ; LCCOMB_X28_Y26_N12    ; 14      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_ctrl~10                                                                                                                                                                      ; LCCOMB_X25_Y30_N16    ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_reg.abstractauto_autoexecdata~2                                                                                                                                              ; LCCOMB_X26_Y27_N24    ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_reg.command[17]~0                                                                                                                                                            ; LCCOMB_X26_Y27_N14    ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_reg.dmcontrol_dmactive                                                                                                                                                       ; FF_X28_Y27_N1         ; 31      ; Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_reg.dmcontrol_dmactive~1                                                                                                                                                     ; LCCOMB_X26_Y27_N6     ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_reg.progbuf[0][1]~1                                                                                                                                                          ; LCCOMB_X26_Y27_N4     ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst|dm_reg.progbuf[1][1]~0                                                                                                                                                          ; LCCOMB_X26_Y27_N30    ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|dmi_ctrl.addr[0]~0                                                                                                                                                            ; LCCOMB_X24_Y29_N8     ; 42      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|dmi_ctrl.busy                                                                                                                                                                 ; FF_X24_Y29_N23        ; 36      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|dmi_ctrl~4                                                                                                                                                                    ; LCCOMB_X23_Y29_N8     ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.dmi[14]~0                                                                                                                                                             ; LCCOMB_X21_Y32_N20    ; 41      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.dtmcs[6]~0                                                                                                                                                            ; LCCOMB_X21_Y32_N30    ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.idcode[8]~0                                                                                                                                                           ; LCCOMB_X21_Y32_N0     ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_debug_dtm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst|tap_reg.ireg[1]~0                                                                                                                                                             ; LCCOMB_X25_Y32_N8     ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_access~1                                                                                                                                                             ; LCCOMB_X27_Y20_N2     ; 4       ; Write enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_access~2                                                                                                                                                             ; LCCOMB_X27_Y20_N14    ; 4       ; Write enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_access~3                                                                                                                                                             ; LCCOMB_X27_Y20_N30    ; 4       ; Write enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|mem_access~4                                                                                                                                                             ; LCCOMB_X27_Y20_N22    ; 4       ; Write enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_gpio:\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst|dout[0]~1                                                                                                                                                                            ; LCCOMB_X21_Y24_N0     ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_access~0                                                                                                                                                             ; LCCOMB_X27_Y19_N20    ; 8       ; Write enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_access~1                                                                                                                                                             ; LCCOMB_X27_Y20_N12    ; 8       ; Write enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_access~2                                                                                                                                                             ; LCCOMB_X27_Y20_N4     ; 8       ; Write enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|mem_access~3                                                                                                                                                             ; LCCOMB_X27_Y20_N24    ; 8       ; Write enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst|mtime_hi_we                                                                                                                                                                       ; FF_X20_Y22_N31        ; 32      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst|mtimecmp_hi[1]~0                                                                                                                                                                  ; LCCOMB_X19_Y21_N24    ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_mtime:\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst|mtimecmp_lo[1]~0                                                                                                                                                                  ; LCCOMB_X19_Y21_N30    ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_pwm:\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst|enable                                                                                                                                                                                  ; FF_X21_Y17_N9         ; 15      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_pwm:\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst|enable~0                                                                                                                                                                                ; LCCOMB_X21_Y17_N2     ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_pwm:\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst|pwm_ch[0][7]~0                                                                                                                                                                          ; LCCOMB_X24_Y19_N0     ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_pwm:\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst|pwm_cnt[6]~24                                                                                                                                                                           ; LCCOMB_X21_Y17_N24    ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst|arbiter.bitcnt[1]~1                                                                                                                                                                     ; LCCOMB_X17_Y19_N18    ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst|arbiter.rtx_sreg[5]~3                                                                                                                                                                   ; LCCOMB_X19_Y19_N24    ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst|arbiter.state[1]                                                                                                                                                                        ; FF_X17_Y19_N13        ; 28      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst|arbiter.state[2]                                                                                                                                                                        ; FF_X19_Y19_N27        ; 20      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst|arbiter.state_nxt[1]~0                                                                                                                                                                  ; LCCOMB_X18_Y19_N2     ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst|clk_gen.cnt[2]~0                                                                                                                                                                        ; LCCOMB_X21_Y18_N14    ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst|clk_gen.phase_gen[2]~0                                                                                                                                                                  ; LCCOMB_X17_Y19_N4     ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_twi:\io_system:neorv32_twi_inst_true:neorv32_twi_inst|ctrl.enable~0                                                                                                                                                                           ; LCCOMB_X21_Y18_N4     ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|Mux0~4                                                                                                                                                                             ; LCCOMB_X23_Y15_N0     ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|Mux25~0                                                                                                                                                                            ; LCCOMB_X23_Y16_N14    ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|ctrl.prsc[2]~0                                                                                                                                                                     ; LCCOMB_X24_Y18_N30    ; 21      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst|fifo.we                                                                                                                                           ; LCCOMB_X23_Y18_N22    ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst|fifo.we~0                                                                                                                                         ; LCCOMB_X23_Y17_N26    ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.baudcnt[1]~1                                                                                                                                                             ; LCCOMB_X23_Y15_N26    ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.bitcnt[3]~0                                                                                                                                                              ; LCCOMB_X23_Y15_N6     ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.sreg[2]~0                                                                                                                                                                ; LCCOMB_X23_Y15_N4     ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|rx_engine.state[0]                                                                                                                                                                 ; FF_X24_Y15_N19        ; 20      ; Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.baudcnt[3]~0                                                                                                                                                             ; LCCOMB_X23_Y15_N30    ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.bitcnt[3]~0                                                                                                                                                              ; LCCOMB_X24_Y16_N2     ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.state[1]                                                                                                                                                                 ; FF_X23_Y16_N31        ; 25      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_wishbone:\memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst|ctrl.adr[31]~1                                                                                                                                                       ; LCCOMB_X27_Y19_N6     ; 65      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|neorv32_wishbone:\memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst|ctrl.state                                                                                                                                                           ; FF_X27_Y16_N13        ; 14      ; Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; neorv32_top:neorv32_top_inst|rstn_ext                                                                                                                                                                                                                                              ; FF_X52_Y17_N17        ; 366     ; Async. clear              ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; neorv32_top:neorv32_top_inst|rstn_sys                                                                                                                                                                                                                                              ; FF_X25_Y33_N1         ; 1545    ; Async. clear              ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                        ; PLL_4                 ; 3489    ; Clock                     ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                             ; LCCOMB_X6_Y11_N0      ; 20      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~208                                                                                                                                                          ; LCCOMB_X5_Y11_N26     ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~209                                                                                                                                                          ; LCCOMB_X5_Y11_N24     ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~210                                                                                                                                                          ; LCCOMB_X5_Y11_N30     ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~211                                                                                                                                                          ; LCCOMB_X5_Y11_N8      ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~212                                                                                                                                                          ; LCCOMB_X5_Y11_N6      ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~213                                                                                                                                                          ; LCCOMB_X5_Y11_N28     ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~214                                                                                                                                                          ; LCCOMB_X5_Y11_N14     ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~215                                                                                                                                                          ; LCCOMB_X5_Y11_N4      ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                            ; LCCOMB_X6_Y11_N2      ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0                                                                                                                                                          ; LCCOMB_X8_Y12_N24     ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                          ; LCCOMB_X7_Y15_N2      ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                          ; LCCOMB_X7_Y15_N12     ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                          ; LCCOMB_X8_Y15_N6      ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                          ; LCCOMB_X8_Y15_N18     ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                          ; LCCOMB_X8_Y15_N4      ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                          ; LCCOMB_X7_Y15_N30     ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                         ; FF_X9_Y16_N1          ; 23      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]~13                                                                                                                                                     ; LCCOMB_X7_Y15_N6      ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|comb~0                                                                                                                                                                  ; LCCOMB_X7_Y15_N26     ; 7       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|rp_valid                                                                                                                                                                ; LCCOMB_X7_Y15_N0      ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[11]~0                                                                                                                                            ; LCCOMB_X11_Y14_N14    ; 41      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                   ; FF_X10_Y14_N31        ; 75      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|Selector27~6                                                                                                                                                                                                                             ; LCCOMB_X11_Y11_N30    ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|Selector34~2                                                                                                                                                                                                                             ; LCCOMB_X9_Y11_N10     ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|WideOr16~0                                                                                                                                                                                                                               ; LCCOMB_X8_Y8_N20      ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|active_rnw~2                                                                                                                                                                                                                             ; LCCOMB_X12_Y11_N20    ; 43      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_addr[1]~2                                                                                                                                                                                                                              ; LCCOMB_X9_Y11_N26     ; 13      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_state.000000010                                                                                                                                                                                                                        ; FF_X11_Y11_N13        ; 32      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_state.000010000                                                                                                                                                                                                                        ; FF_X12_Y10_N23        ; 43      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|m_state.001000000                                                                                                                                                                                                                        ; FF_X7_Y11_N1          ; 20      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe                                                                                                                                                                                                                                       ; DDIOOECELL_X0_Y23_N19 ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                          ; DDIOOECELL_X0_Y23_N26 ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                         ; DDIOOECELL_X1_Y0_N5   ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                         ; DDIOOECELL_X1_Y0_N12  ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                         ; DDIOOECELL_X14_Y0_N26 ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                         ; DDIOOECELL_X1_Y0_N19  ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                         ; DDIOOECELL_X1_Y0_N26  ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                         ; DDIOOECELL_X0_Y12_N12 ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                          ; DDIOOECELL_X18_Y0_N12 ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                          ; DDIOOECELL_X0_Y7_N12  ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                          ; DDIOOECELL_X0_Y12_N5  ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                          ; DDIOOECELL_X0_Y15_N5  ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                          ; DDIOOECELL_X0_Y15_N12 ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                          ; DDIOOECELL_X16_Y0_N19 ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                          ; DDIOOECELL_X5_Y0_N19  ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                          ; DDIOOECELL_X3_Y0_N5   ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|qsys_core_sdram_input_efifo_module:the_qsys_core_sdram_input_efifo_module|entry_0[42]~0                                                                                                                                                  ; LCCOMB_X10_Y11_N10    ; 43      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; qsys_core:inst_qsys|qsys_core_sdram:sdram|qsys_core_sdram_input_efifo_module:the_qsys_core_sdram_input_efifo_module|entry_1[42]~0                                                                                                                                                  ; LCCOMB_X11_Y14_N20    ; 43      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; reset_s3                                                                                                                                                                                                                                                                           ; FF_X1_Y16_N17         ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; reset_s3                                                                                                                                                                                                                                                                           ; FF_X1_Y16_N17         ; 300     ; Async. clear, Async. load ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; reset~0                                                                                                                                                                                                                                                                            ; LCCOMB_X50_Y16_N16    ; 3       ; Async. clear              ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; wb_av_master:inst_wb_av_master|av_byteenable[1]~1                                                                                                                                                                                                                                  ; LCCOMB_X16_Y16_N10    ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; wb_av_master:inst_wb_av_master|av_readdata[1]~0                                                                                                                                                                                                                                    ; LCCOMB_X11_Y16_N4     ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; wb_av_master:inst_wb_av_master|fsm_state.STATE_IDLE                                                                                                                                                                                                                                ; FF_X9_Y16_N17         ; 14      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; wb_av_master:inst_wb_av_master|wait_cnt[5]~9                                                                                                                                                                                                                                       ; LCCOMB_X10_Y16_N24    ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                        ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; neorv32_top:neorv32_top_inst|rstn_ext                                                       ; FF_X52_Y17_N17     ; 366     ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; neorv32_top:neorv32_top_inst|rstn_sys                                                       ; FF_X25_Y33_N1      ; 1545    ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[0] ; PLL_4              ; 3489    ; 56                                   ; Global Clock         ; GCLK18           ; --                        ;
; pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[1] ; PLL_4              ; 1       ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; reset_s3                                                                                    ; FF_X1_Y16_N17      ; 300     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; reset~0                                                                                     ; LCCOMB_X50_Y16_N16 ; 3       ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
+---------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                         ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                  ; Location                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux0_rtl_0|altsyncram_em01:auto_generated|ALTSYNCRAM                ; AUTO ; ROM              ; Single Clock ; 1024         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 1024                        ; 32                          ; --                          ; --                          ; 32768               ; 4    ; de0n-neorv32-sdram-qsys.top0.rtl.mif ; M9K_X22_Y23_N0, M9K_X22_Y19_N0, M9K_X22_Y20_N0, M9K_X33_Y20_N0                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__1|altsyncram_0c81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 32           ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1024  ; 32                          ; 32                          ; --                          ; --                          ; 1024                ; 1    ; None                                 ; M9K_X33_Y15_N0                                                                                                                 ; Don't care           ; Old data               ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__2|altsyncram_esg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                 ; M9K_X33_Y16_N0                                                                                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_ff81:auto_generated|ALTSYNCRAM              ; AUTO ; Single Port      ; Single Clock ; 4096         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 4096                        ; 8                           ; --                          ; --                          ; 32768               ; 4    ; None                                 ; M9K_X22_Y22_N0, M9K_X33_Y22_N0, M9K_X33_Y18_N0, M9K_X33_Y23_N0                                                                 ; Don't care           ; Old data               ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_ff81:auto_generated|ALTSYNCRAM              ; AUTO ; Single Port      ; Single Clock ; 4096         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 4096                        ; 8                           ; --                          ; --                          ; 32768               ; 4    ; None                                 ; M9K_X22_Y26_N0, M9K_X33_Y24_N0, M9K_X22_Y27_N0, M9K_X22_Y24_N0                                                                 ; Don't care           ; Old data               ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_ff81:auto_generated|ALTSYNCRAM              ; AUTO ; Single Port      ; Single Clock ; 4096         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 4096                        ; 8                           ; --                          ; --                          ; 32768               ; 4    ; None                                 ; M9K_X22_Y21_N0, M9K_X22_Y9_N0, M9K_X33_Y21_N0, M9K_X33_Y12_N0                                                                  ; Don't care           ; Old data               ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; neorv32_top:neorv32_top_inst|neorv32_dmem:\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_ff81:auto_generated|ALTSYNCRAM              ; AUTO ; Single Port      ; Single Clock ; 4096         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 4096                        ; 8                           ; --                          ; --                          ; 32768               ; 4    ; None                                 ; M9K_X22_Y15_N0, M9K_X22_Y17_N0, M9K_X22_Y18_N0, M9K_X22_Y14_N0                                                                 ; Don't care           ; Old data               ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b0_rtl_0|altsyncram_hf81:auto_generated|ALTSYNCRAM              ; AUTO ; Single Port      ; Single Clock ; 8192         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 65536 ; 8192                        ; 8                           ; --                          ; --                          ; 65536               ; 8    ; None                                 ; M9K_X33_Y29_N0, M9K_X22_Y29_N0, M9K_X33_Y26_N0, M9K_X33_Y25_N0, M9K_X33_Y19_N0, M9K_X33_Y32_N0, M9K_X33_Y33_N0, M9K_X33_Y30_N0 ; Don't care           ; Old data               ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b1_rtl_0|altsyncram_hf81:auto_generated|ALTSYNCRAM              ; AUTO ; Single Port      ; Single Clock ; 8192         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 65536 ; 8192                        ; 8                           ; --                          ; --                          ; 65536               ; 8    ; None                                 ; M9K_X22_Y31_N0, M9K_X22_Y30_N0, M9K_X33_Y28_N0, M9K_X33_Y31_N0, M9K_X22_Y33_N0, M9K_X22_Y28_N0, M9K_X22_Y32_N0, M9K_X33_Y27_N0 ; Don't care           ; Old data               ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b2_rtl_0|altsyncram_hf81:auto_generated|ALTSYNCRAM              ; AUTO ; Single Port      ; Single Clock ; 8192         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 65536 ; 8192                        ; 8                           ; --                          ; --                          ; 65536               ; 8    ; None                                 ; M9K_X22_Y7_N0, M9K_X22_Y6_N0, M9K_X33_Y8_N0, M9K_X22_Y8_N0, M9K_X33_Y17_N0, M9K_X33_Y14_N0, M9K_X33_Y9_N0, M9K_X33_Y10_N0      ; Don't care           ; Old data               ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; neorv32_top:neorv32_top_inst|neorv32_imem:\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst|altsyncram:mem_ram_b3_rtl_0|altsyncram_hf81:auto_generated|ALTSYNCRAM              ; AUTO ; Single Port      ; Single Clock ; 8192         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 65536 ; 8192                        ; 8                           ; --                          ; --                          ; 65536               ; 8    ; None                                 ; M9K_X22_Y25_N0, M9K_X22_Y10_N0, M9K_X22_Y11_N0, M9K_X22_Y12_N0, M9K_X33_Y13_N0, M9K_X22_Y16_N0, M9K_X22_Y13_N0, M9K_X33_Y11_N0 ; Don't care           ; Old data               ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |top|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst|altsyncram:Mux0_rtl_0|altsyncram_em01:auto_generated|ALTSYNCRAM                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11001110000010100000000000001100) (-1880410468) (-838205428) (-3-1-15-5-15-15-15-4)    ;(11001110000010000000001000001100) (-1880809468) (-838335988) (-3-1-15-7-15-13-15-4)   ;(11101001000000000000000000000000) (1594967296) (-385875968) (-1-7000000)   ;(11001001000000010000000001110000) (1912356972) (-922681232) (-3-6-15-14-15-15-90)   ;(11001110000010010000101000001100) (-1880605468) (-838268404) (-3-1-15-6-15-5-15-4)   ;(11101000100000100000000000000001) (1557589519) (-394133503) (-1-7-7-13-15-15-15-15)   ;(11001000100000001000000101111000) (1852257382) (-931102344) (-3-7-7-15-7-14-8-8)   ;(11101001100000100000000000000001) (1657589519) (-377356287) (-1-6-7-13-15-15-15-15)   ;
;8;(11001001100000011000001001111110) (1952457990) (-914259330) (-3-6-7-14-7-13-8-2)    ;(11001000010000000000000000000000) (1829934592) (-935329792) (-3-7-1200000)   ;(11001001010000000000000000000000) (1929934592) (-918552576) (-3-6-1200000)   ;(11001000110000000000000000000000) (1869934592) (-926941184) (-3-7-400000)   ;(11001001110000000000000000000000) (1969934592) (-910163968) (-3-6-400000)   ;(11001000001000000000000000000000) (1819934592) (-937426944) (-3-7-1400000)   ;(11001001001000000000000000000000) (1919934592) (-920649728) (-3-6-1400000)   ;(11001000000100000000000000000000) (1815934592) (-938475520) (-3-7-1500000)   ;
;16;(11001001000100000000000000000000) (1915934592) (-921698304) (-3-6-1500000)    ;(11001000100100000000000000000000) (1855934592) (-930086912) (-3-7-700000)   ;(11001001100100000000000000000000) (1955934592) (-913309696) (-3-6-700000)   ;(11001000010100000000000000000000) (1835934592) (-934281216) (-3-7-1100000)   ;(11001001010100000000000000000000) (1935934592) (-917504000) (-3-6-1100000)   ;(11001000110100000000000000000000) (1875934592) (-925892608) (-3-7-300000)   ;(11001001110100000000000000000000) (1975934592) (-909115392) (-3-6-300000)   ;(11001000001100000000000000000000) (1825934592) (-936378368) (-3-7-1300000)   ;
;24;(11001001001100000000000000000000) (1925934592) (-919601152) (-3-6-1300000)    ;(11001000101100000000000000000000) (1865934592) (-927989760) (-3-7-500000)   ;(11001001101100000000000000000000) (1965934592) (-911212544) (-3-6-500000)   ;(11001000011100000000000000000000) (1845934592) (-932184064) (-3-7-900000)   ;(11001001011100000000000000000000) (1945934592) (-915406848) (-3-6-900000)   ;(11001000111100000000000000000000) (1885934592) (-923795456) (-3-7-100000)   ;(11001001111100000000000000000000) (1985934592) (-907018240) (-3-6-100000)   ;(11101001101010000000000000000000) (1668967296) (-374865920) (-1-6-5-80000)   ;
;32;(11001001101000011010000011001111) (1962477131) (-912154417) (-3-6-5-14-5-15-3-1)    ;(11101000011000100000000000000001) (1547589519) (-396230655) (-1-7-9-13-15-15-15-15)   ;(11001000011000000110001111101111) (1842218571) (-933207057) (-3-7-9-15-9-12-1-1)   ;(11101001011000100000000000000001) (1647589519) (-379453439) (-1-6-9-13-15-15-15-15)   ;(11001001011000010110001011101111) (1942418171) (-916364561) (-3-6-9-14-9-13-1-1)   ;(11000110011100011010001100000000) (1446478192) (-965631232) (-3-9-8-14-5-1300)   ;(11000110001110100110101100000000) (1428622192) (-969250048) (-3-9-12-5-9-500)   ;(11000000111001011010000000000000) (883474592) (-1058693120) (-3-15-1-10-6000)   ;
;40;(11000100000001000110011100000000) (1213220192) (-1006344448) (-3-11-15-11-9-900)    ;(11001001101000011010001000000000) (1962477592) (-912154112) (-3-6-5-14-5-1400)   ;(11001000011000000110001000000000) (1842217592) (-933207552) (-3-7-9-15-9-1400)   ;(11110110000011111111101101111111) (-1174002201) (-166724737) (-9-1500-4-8-1)   ;(11101000111000100000000000000001) (1587589519) (-387842047) (-1-7-1-13-15-15-15-15)   ;(11001000111000001110000010101111) (1882317071) (-924786513) (-3-7-1-15-1-15-5-1)   ;(11001001111000011000000100000001) (1982457215) (-907968255) (-3-6-1-14-7-14-15-15)   ;(11000110000110101110111100000000) (1418724192) (-971313408) (-3-9-14-5-1-100)   ;
;48;(11000100000001001110000000000000) (1213314592) (-1006313472) (-3-11-15-11-2000)    ;(11001000111000001110001000000000) (1882317592) (-924786176) (-3-7-1-15-1-1400)   ;(11110110000011111111101011111111) (-1174002401) (-166724865) (-9-1500-50-1)   ;(11001000101000000000000000000000) (1859934592) (-929038336) (-3-7-600000)   ;(11001001101000000000000000000000) (1959934592) (-912261120) (-3-6-600000)   ;(11110111000000000000000001100000) (-1077777640) (-150994848) (-8-15-15-15-15-100)   ;(11001110000010000000001000001100) (-1880809468) (-838335988) (-3-1-15-7-15-13-15-4)   ;(11001110000010001010000000101100) (-1880690428) (-838295508) (-3-1-15-7-5-15-13-4)   ;
;56;(11001110000000000000101000001000) (-1882805474) (-838858232) (-3-1-15-15-15-5-15-8)    ;(11110110000011111111101111111111) (-1174002001) (-166724609) (-9-1500-40-1)   ;(11001000100000001000000111111111) (1852257591) (-931102209) (-3-7-7-15-7-140-1)   ;(11000100000001001000000100000000) (1213257192) (-1006337792) (-3-11-15-11-7-1500)   ;(11000100010001001000100100000000) (1233261192) (-1002141440) (-3-11-11-11-7-700)   ;(11001110001001000000010000101100) (-1871808428) (-836500436) (-3-1-13-11-15-11-13-4)   ;(11000110011000100010000001000000) (1442576892) (-966647744) (-3-9-9-13-13-15-120)   ;(11001110001001000000100000101100) (-1871806428) (-836499412) (-3-1-13-11-15-7-13-4)   ;
;64;(11000001001010000010000000000000) (924174592) (-1054334976) (-3-14-13-7-14000)    ;(11001001001011110010110000000000) (1925782592) (-919655424) (-3-6-130-13-400)   ;(11001000001000000010010000000000) (1822178592) (-937417728) (-3-7-13-15-13-1200)   ;(11001110000010000010100000101100) (-1880786428) (-838326228) (-3-1-15-7-13-7-13-4)   ;(11001000001000000000110000000000) (1822162592) (-937423872) (-3-7-13-15-15-400)   ;(11000110000110000010100100000000) (1418181192) (-971495168) (-3-9-14-7-13-700)   ;(11001110001001000000100000101100) (-1871806428) (-836499412) (-3-1-13-11-15-7-13-4)   ;(11001000001000000010010000000000) (1822178592) (-937417728) (-3-7-13-15-13-1200)   ;
;72;(11001110000010000010100000101100) (-1880786428) (-838326228) (-3-1-15-7-13-7-13-4)    ;(11000000001001001000000000000000) (823234592) (-1071349760) (-3-15-13-11-8000)   ;(11000001001001001000001000000000) (923257592) (-1054572032) (-3-14-13-11-7-1400)   ;(11001000100000001000000100000000) (1852257192) (-931102464) (-3-7-7-15-7-1500)   ;(11001110000000000000010000001100) (-1882808468) (-838859764) (-3-1-15-15-15-11-15-4)   ;(11001000100000001000000000111111) (1852256891) (-931102657) (-3-7-7-15-7-15-12-1)   ;(11000100010101001000100101000000) (1237261292) (-1001092800) (-3-11-10-11-7-6-120)   ;(11101101001000000000000000000001) (2027189519) (-316669951) (-1-2-13-15-15-15-15-15)   ;
;80;(11000100010001010010000000000000) (1233374592) (-1002102784) (-3-11-11-10-14000)    ;(11101101111000000000000000000001) (2087189519) (-304087039) (-1-2-1-15-15-15-15-15)   ;(11000100000001011110000000000000) (1213514592) (-1006247936) (-3-11-15-10-2000)   ;(11101101111010111111111111111111) (2089967295) (-303300609) (-1-2-1-4000-1)   ;(11000100011101001000100001000000) (1247260892) (-998995904) (-3-11-8-11-7-7-120)   ;(11000100001101001000000101000000) (1227257292) (-1003192000) (-3-11-12-11-7-14-120)   ;(11000100000101001000010011000000) (1217259092) (-1005288256) (-3-11-14-11-7-11-40)   ;(11000100011001001000110011000000) (1243263092) (-1000043328) (-3-11-9-11-7-3-40)   ;
;88;(11000100001001001000001011000000) (1223258092) (-1004240192) (-3-11-13-11-7-13-40)    ;(11000100010001001000101011000000) (1233262092) (-1002140992) (-3-11-11-11-7-5-40)   ;(11000100000001001000011011000000) (1213260092) (-1006336320) (-3-11-15-11-7-9-40)   ;(11000100011101001000111010000000) (1247263992) (-998994304) (-3-11-8-11-7-1-80)   ;(11000100001101001000000110000000) (1227257392) (-1003191936) (-3-11-12-11-7-14-80)   ;(11000100010101001000100110000000) (1237261392) (-1001092736) (-3-11-10-11-7-6-80)   ;(11000100000101001000010110000000) (1217259392) (-1005288064) (-3-11-14-11-7-10-80)   ;(11000100011001001000110110000000) (1243263392) (-1000043136) (-3-11-9-11-7-2-80)   ;
;96;(11001001111000011110001011000101) (1982518119) (-907943227) (-3-6-1-14-1-13-3-11)    ;(11001110000010011110101000001100) (-1880445468) (-838211060) (-3-1-15-6-1-5-15-4)   ;(11000001111001000000000100000111) (983157221) (-1042022137) (-3-14-1-11-15-14-15-9)   ;(11101100111000000010000000000000) (1987207296) (-320856064) (-1-3-1-15-14000)   ;(11001101111011111110011100000000) (-1909047104) (-839915776) (-3-2-10-1-900)   ;(11000110000100011110000000000000) (1416514592) (-971907072) (-3-9-14-14-2000)   ;(11000100000001000000000000000001) (1213156815) (-1006370815) (-3-11-15-11-15-15-15-15)   ;(11001001111000000000100000001000) (1982160822) (-908064760) (-3-6-1-15-15-7-15-8)   ;
;104;(11000100000001000000111100000001) (1213164215) (-1006366975) (-3-11-15-11-150-15-15)    ;(11000001111001000000000100000111) (983157221) (-1042022137) (-3-14-1-11-15-14-15-9)   ;(11101100111000000000000000000100) (1987189522) (-320864252) (-1-3-1-15-15-15-15-12)   ;(11001101111011111110011100000000) (-1909047104) (-839915776) (-3-2-10-1-900)   ;(11000110011100011110000001100000) (1446516952) (-965615520) (-3-9-8-14-1-15-100)   ;(11101100111011111111111111111111) (1990967295) (-319815681) (-1-3-10000-1)   ;(11000100000001001110000000001111) (1213316831) (-1006313457) (-3-11-15-11-1-15-15-1)   ;(11000100001001001110000000001111) (1223316831) (-1004216305) (-3-11-13-11-1-15-15-1)   ;
;112;(11101101011001100000000000000000) (2048567296) (-312082432) (-1-2-9-100000)    ;(11000100011001001110000000001111) (1243316831) (-1000022001) (-3-11-9-11-1-15-15-1)   ;(11001001011000010110101000000100) (1942421818) (-916362748) (-3-6-9-14-9-5-15-12)   ;(11000100000001001110101100001111) (1213322231) (-1006310641) (-3-11-15-11-1-4-15-1)   ;(11000100001001001110000000001111) (1223316831) (-1004216305) (-3-11-13-11-1-15-15-1)   ;(11000100011001001110000000001111) (1243316831) (-1000022001) (-3-11-9-11-1-15-15-1)   ;(11101101111011111111111111111111) (2090967295) (-303038465) (-1-2-10000-1)   ;(11101101011000000000000000000010) (2047189520) (-312475646) (-1-2-9-15-15-15-15-14)   ;
;120;(11000000111001011110000000001111) (883516831) (-1058676721) (-3-15-1-10-1-15-15-1)    ;(11001100111011101110101100000000) (-2009245104) (-856757504) (-3-3-1-1-1-500)   ;(11000111001110001110000001111111) (1528316991) (-952573825) (-3-8-12-7-1-15-8-1)   ;(11000000111001011110000000001111) (883516831) (-1058676721) (-3-15-1-10-1-15-15-1)   ;(11101101011000000000010000000000) (2047191296) (-312474624) (-1-2-9-15-15-1200)   ;(11001100111001101110101100000000) (-2011245104) (-857281792) (-3-3-1-9-1-500)   ;(11000100000001011110011100001111) (1213520231) (-1006246129) (-3-11-15-10-1-8-15-1)   ;(11000000111001011110000000001111) (883516831) (-1058676721) (-3-15-1-10-1-15-15-1)   ;
;128;(11101101011000000000000100000000) (2047189896) (-312475392) (-1-2-9-15-15-1500)    ;(11001100111001101110101100000000) (-2011245104) (-857281792) (-3-3-1-9-1-500)   ;(11000100000001011110011100001111) (1213520231) (-1006246129) (-3-11-15-10-1-8-15-1)   ;(11000000111001011110000000001111) (883516831) (-1058676721) (-3-15-1-10-1-15-15-1)   ;(11101101011001111111111111111111) (2048967295) (-311951361) (-1-2-9-8000-1)   ;(11001001011000010110111111000010) (1942424516) (-916361278) (-3-6-9-14-90-3-14)   ;(11001100111011101110101100000000) (-2009245104) (-856757504) (-3-3-1-1-1-500)   ;(11101101011010000000000000000000) (2048967296) (-311951360) (-1-2-9-80000)   ;
;136;(11001001011000010110000000000110) (1942416820) (-916365306) (-3-6-9-14-9-15-15-10)    ;(11001100111001101110101100000000) (-2011245104) (-857281792) (-3-3-1-9-1-500)   ;(11000100000001011110011100001111) (1213520231) (-1006246129) (-3-11-15-10-1-8-15-1)   ;(11000001111001000000000100000111) (983157221) (-1042022137) (-3-14-1-11-15-14-15-9)   ;(11101100111000010000000000000000) (1987367296) (-320798720) (-1-3-1-150000)   ;(11001101111011111110011100000000) (-1909047104) (-839915776) (-3-2-10-1-900)   ;(11000110000100011110000000000000) (1416514592) (-971907072) (-3-9-14-14-2000)   ;(11001001111000000000100000000000) (1982160592) (-908064768) (-3-6-1-15-15-800)   ;
;144;(11000100001001000000111100000011) (1223164217) (-1004269821) (-3-11-13-11-150-15-13)    ;(11000100011001000000000000000011) (1243156817) (-1000079357) (-3-11-9-11-15-15-15-13)   ;(11101101111011111111111111111111) (2090967295) (-303038465) (-1-2-10000-1)   ;(11000100000001011110000000001010) (1213516826) (-1006247926) (-3-11-15-10-1-15-15-6)   ;(11000001011001000000000000000111) (943156821) (-1050411001) (-3-14-9-11-15-15-15-9)   ;(11101100111010010000000000000000) (1989367296) (-320274432) (-1-3-1-70000)   ;(11101100011011101111111111111111) (1950767295) (-328269825) (-1-3-9-1000-1)   ;(11001001111000000000000000000000) (1979934592) (-908066816) (-3-6-200000)   ;
;152;(11001000111000001110111111111010) (1882324586) (-924782598) (-3-7-1-15-100-6)    ;(11001000011000000110000000000101) (1842216819) (-933208059) (-3-7-9-15-9-15-15-11)   ;(11000110001001101110101101111000) (1423722382) (-970527880) (-3-9-13-9-1-4-8-8)   ;(11001000111000000000000000000000) (1879934592) (-924844032) (-3-7-200000)   ;(11001000011000000000011111111100) (1842160588) (-933230596) (-3-7-9-15-15-80-4)   ;(11000110001001100110111101111000) (1423624382) (-970559624) (-3-9-13-9-90-8-8)   ;(11101101011000001000000000000000) (2047267296) (-312442880) (-1-2-9-15-8000)   ;(11001001111000011110111111111111) (1982524591) (-907939841) (-3-6-1-14-100-1)   ;
;160;(11001001111010011110011000000000) (1984519592) (-907418112) (-3-6-1-6-1-1000)    ;(11001000011000010110111111111111) (1842424591) (-933138433) (-3-7-9-14-900-1)   ;(11001000111010001110110000000000) (1884322592) (-924259328) (-3-7-1-7-1-400)   ;(11001000111011101110000110000000) (1885717392) (-923868800) (-3-7-1-1-1-14-80)   ;(11001101111011111110001100000000) (-1909049104) (-839916800) (-3-2-10-1-1300)   ;(11001101111001111110011100000000) (-1911047104) (-840440064) (-3-2-1-8-1-900)   ;(11001001111001111110100000000000) (1983920592) (-907548672) (-3-6-1-8-1-800)   ;(11101100111011111111111111111111) (1990967295) (-319815681) (-1-3-10000-1)   ;
;168;(11000100000001001110111100001010) (1213324226) (-1006309622) (-3-11-15-11-10-15-6)    ;(11000001111001000000000100000111) (983157221) (-1042022137) (-3-14-1-11-15-14-15-9)   ;(11001101111011111110101100000000) (-1909045104) (-839914752) (-3-2-10-1-500)   ;(11000110000100011110000001000000) (1416516892) (-971907008) (-3-9-14-14-1-15-120)   ;(11000100000001001110000000000010) (1213316816) (-1006313470) (-3-11-15-11-1-15-15-14)   ;(11000100010001001110000000000010) (1233316816) (-1002119166) (-3-11-11-11-1-15-15-14)   ;(11001001111000001110000000000010) (1982316816) (-908009470) (-3-6-1-15-1-15-15-14)   ;(11000000111001000000000000000111) (883156821) (-1058799609) (-3-15-1-11-15-15-15-9)   ;
;176;(11001000111010101110010000000000) (1884718592) (-924130304) (-3-7-1-5-1-1200)    ;(11000100001001011110011100000000) (1223520192) (-1004148992) (-3-11-13-10-1-900)   ;(11000100011001011110000000000000) (1243514592) (-999956480) (-3-11-9-10-2000)   ;(11001001111000000000000000010000) (1982156832) (-908066800) (-3-6-1-15-15-15-150)   ;(11001110000010011110001000001100) (-1880449468) (-838213108) (-3-1-15-6-1-13-15-4)   ;(11001001111000000000000100000000) (1982157192) (-908066560) (-3-6-1-15-15-1500)   ;(11001110000001011110000000001100) (-1881450468) (-838475764) (-3-1-15-10-1-15-15-4)   ;(11101100101010111111111111111111) (1969967295) (-324272129) (-1-3-5-4000-1)   ;
;184;(11001000101000001010001111011011) (1862278547) (-928996389) (-3-7-5-15-5-12-2-5)    ;(11110111000000000000001110010110) (-1077776152) (-150994026) (-8-15-15-15-12-6-10)   ;(11001110101001000000110010001111) (-1831804265) (-828109681) (-3-1-5-11-15-3-7-1)   ;(11110111000000000000000001000110) (-1077777672) (-150994874) (-8-15-15-15-15-11-10)   ;(11101100101010111111111111111111) (1969967295) (-324272129) (-1-3-5-4000-1)   ;(11001000101000001010001011111011) (1862278187) (-928996613) (-3-7-5-15-5-130-5)   ;(11110111000000000000000100010110) (-1077777352) (-150994666) (-8-15-15-15-14-14-10)   ;(11000000101001000000000000000111) (863156821) (-1062993913) (-3-15-5-11-15-15-15-9)   ;
;192;(11110111000000000000001100000110) (-1077776372) (-150994170) (-8-15-15-15-12-15-10)    ;(11101100101010111111111111111111) (1969967295) (-324272129) (-1-3-5-4000-1)   ;(11001000101000001010001111111011) (1862278587) (-928996357) (-3-7-5-15-5-120-5)   ;(11110111000000000000001011100110) (-1077776432) (-150994202) (-8-15-15-15-13-1-10)   ;(11001110101001000000100000001100) (-1831806468) (-828110836) (-3-1-5-11-15-7-15-4)   ;(11110111000000000000000111111010) (-1077777006) (-150994438) (-8-15-15-15-140-6)   ;(11101100101010111111111111111111) (1969967295) (-324272129) (-1-3-5-4000-1)   ;(11001000101000001010001000000111) (1862277821) (-928996857) (-3-7-5-15-5-13-15-9)   ;
;200;(11110111000000000000000001100110) (-1077777632) (-150994842) (-8-15-15-15-15-9-10)    ;(11001110101001000000000000111111) (-1831810405) (-828112833) (-3-1-5-11-15-15-12-1)   ;(11110111000000000000001001111010) (-1077776606) (-150994310) (-8-15-15-15-13-8-6)   ;(11101100101010111111111111111111) (1969967295) (-324272129) (-1-3-5-4000-1)   ;(11001000101000001010001100000111) (1862278221) (-928996601) (-3-7-5-15-5-12-15-9)   ;(11110111000000000000001100100110) (-1077776332) (-150994138) (-8-15-15-15-12-13-10)   ;(11000000101001000000000100000111) (863157221) (-1062993657) (-3-15-5-11-15-14-15-9)   ;(11001000001000000000100000000000) (1822160592) (-937424896) (-3-7-13-15-15-800)   ;
;208;(11101100100110111111111111111111) (1963967295) (-325320705) (-1-3-6-4000-1)    ;(11110111000000000000000100111010) (-1077777306) (-150994630) (-8-15-15-15-14-12-6)   ;(11101100101010111111111111111111) (1969967295) (-324272129) (-1-3-5-4000-1)   ;(11001000101000001010001010000111) (1862278021) (-928996729) (-3-7-5-15-5-13-7-9)   ;(11110111000000000000000011000110) (-1077777472) (-150994746) (-8-15-15-15-15-3-10)   ;(11000000101000100000001000000111) (862557821) (-1063124473) (-3-15-5-13-15-13-15-9)   ;(11001100101010000010010100000000) (-2030788104) (-861395712) (-3-3-5-7-13-1100)   ;(11001000101011101010001111111111) (1865678591) (-928078849) (-3-7-5-1-5-120-1)   ;
;216;(11110111000000000000001101011010) (-1077776246) (-150994086) (-8-15-15-15-12-10-6)    ;(11101100101010111111111111111111) (1969967295) (-324272129) (-1-3-5-4000-1)   ;(11001000101000001010001110000111) (1862278421) (-928996473) (-3-7-5-15-5-12-7-9)   ;(11110111000000000000001010000110) (-1077776572) (-150994298) (-8-15-15-15-13-7-10)   ;(11000001111000100000101000000111) (982561821) (-1042150905) (-3-14-1-13-15-5-15-9)   ;(11001100101010000010111100000000) (-2030783104) (-861393152) (-3-3-5-7-13-100)   ;(11001000101011101010001111111111) (1865678591) (-928078849) (-3-7-5-1-5-120-1)   ;(11110111000000000000000010011010) (-1077777546) (-150994790) (-8-15-15-15-15-6-6)   ;
;224;(11001000101000001001000111011011) (1862267547) (-929000997) (-3-7-5-15-6-14-2-5)    ;(11110111000000000000001111111010) (-1077776006) (-150993926) (-8-15-15-15-120-6)   ;(11000001111001000000000100000111) (983157221) (-1042022137) (-3-14-1-11-15-14-15-9)   ;(11101100111000001000000000000000) (1987267296) (-320831488) (-1-3-1-15-8000)   ;(11001101111011111110011100000000) (-1909047104) (-839915776) (-3-2-10-1-900)   ;(11000110011100011110000000100000) (1446516852) (-965615584) (-3-9-8-14-1-15-140)   ;(11101100101010111111111111111111) (1969967295) (-324272129) (-1-3-5-4000-1)   ;(11001000101000001010001001000111) (1862277921) (-928996793) (-3-7-5-15-5-13-11-9)   ;
;232;(11110111000000000000000001111010) (-1077777606) (-150994822) (-8-15-15-15-15-8-6)    ;(11110111000000000000000111010100) (-1077777054) (-150994476) (-8-15-15-15-14-2-12)   ;(11000000001001000000000000000111) (823156821) (-1071382521) (-3-15-13-11-15-15-15-9)   ;(11101101010100000100000000000000) (2041227296) (-313507840) (-1-2-10-15-12000)   ;(11101100010111111111111111111111) (1944967295) (-329252865) (-1-3-100000-1)   ;(11001000001010000010110000000000) (1824182592) (-936891392) (-3-7-13-7-13-400)   ;(11001101100100000010010100000000) (-1938788104) (-846191360) (-3-2-6-15-13-1100)   ;(11001100001011011001000100000000) (-2069500104) (-869428992) (-3-3-13-2-6-1500)   ;
;240;(11001100001000000010110100000000) (-2072784104) (-870306560) (-3-3-13-15-13-300)    ;(11101100110100001000000000000000) (1981267296) (-321880064) (-1-3-2-15-8000)   ;(11000001111001000000000100000111) (983157221) (-1042022137) (-3-14-1-11-15-14-15-9)   ;(11001101111011111110101010000000) (-1909045304) (-839914880) (-3-2-10-1-5-80)   ;(11000110011000011110000001010000) (1442516932) (-966664112) (-3-9-9-14-1-15-110)   ;(11000001111001000101000000001010) (983206826) (-1042001910) (-3-14-1-11-10-15-15-6)   ;(11001101111011111110011010000000) (-1909047304) (-839915904) (-3-2-10-1-9-80)   ;(11000110000000011110000001010000) (1412516932) (-972955568) (-3-9-15-14-1-15-110)   ;
;248;(11101100101010111111111111111111) (1969967295) (-324272129) (-1-3-5-4000-1)    ;(11000001111001000101001000001010) (983207826) (-1042001398) (-3-14-1-11-10-13-15-6)   ;(11001000101000001010000010100111) (1862277061) (-928997209) (-3-7-5-15-5-15-5-9)   ;(11110111000000000000001010011010) (-1077776546) (-150994278) (-8-15-15-15-13-6-6)   ;(11101100010110111111111111111111) (1943967295) (-329515009) (-1-3-10-4000-1)   ;(11001000101000000101001110100111) (1862208461) (-929016921) (-3-7-5-15-10-12-5-9)   ;(11110111000000000000000100011010) (-1077777346) (-150994662) (-8-15-15-15-14-14-6)   ;(11101101010111111111111111111111) (2044967295) (-312475649) (-1-2-100000-1)   ;
;256;(11001000110100000000001101100000) (1876158352) (-925891744) (-3-7-2-15-15-12-100)    ;(11001000001100000000000111100000) (1826157552) (-936377888) (-3-7-12-15-15-14-20)   ;(11001001001100000000110011100000) (1926163152) (-919597856) (-3-6-12-15-15-3-20)   ;(11101101111010111111111111111111) (2089967295) (-303300609) (-1-2-1-4000-1)   ;(11001000101000011110001110110111) (1862518481) (-928914505) (-3-7-5-14-1-12-4-9)   ;(11110111000000000000001101101010) (-1077776226) (-150994070) (-8-15-15-15-12-9-6)   ;(11000001111001010101000000001010) (983406826) (-1041936374) (-3-14-1-10-10-15-15-6)   ;(11101101011000001000000000000000) (2047267296) (-312442880) (-1-2-9-15-8000)   ;
;264;(11001101111011111110101100000000) (-1909045104) (-839914752) (-3-2-10-1-500)    ;(11000111010100011110000001111111) (1536516991) (-950935425) (-3-8-10-14-1-15-8-1)   ;(11000000001001010101001000001010) (823407826) (-1071295990) (-3-15-13-10-10-13-15-6)   ;(11001000001011100010111111110000) (1825584572) (-936497168) (-3-7-13-1-130-10)   ;(11001000101000000010000000000000) (1862174592) (-929030144) (-3-7-5-15-14000)   ;(11110111000000000000001111010010) (-1077776056) (-150993966) (-8-15-15-15-12-2-14)   ;(11001000101000001001000111011011) (1862267547) (-929000997) (-3-7-5-15-6-14-2-5)   ;(11110111000000000000001000101010) (-1077776726) (-150994390) (-8-15-15-15-13-13-6)   ;
;272;(11001001111000000000010011100000) (1982159152) (-908065568) (-3-6-1-15-15-11-20)    ;(11000110000010000010111101100000) (1414184352) (-972542112) (-3-9-15-7-130-100)   ;(11101101010000111111111111111111) (2037967295) (-314310657) (-1-2-11-12000-1)   ;(11100110000000010100000000000000) (1117427296) (-436125696) (-1-9-15-14-12000)   ;(11001101011000010110001100000000) (-1952549104) (-849255680) (-3-2-9-14-9-1300)   ;(11001001111000011110100000000000) (1982520592) (-907941888) (-3-6-1-14-1-800)   ;(11110110000011111111100010000111) (-1174003571) (-166725497) (-9-1500-7-7-9)   ;(11001001011000001110011111111111) (1942320591) (-916396033) (-3-6-9-15-1-80-1)   ;
;280;(11001001011011110110101111111111) (1945822591) (-915444737) (-3-6-90-9-40-1)    ;(11000110000110010110000000000000) (1418414592) (-971415552) (-3-9-14-6-10000)   ;(11001001111010111110110000000000) (1984922592) (-907285504) (-3-6-1-4-1-400)   ;(11001000111000001110100000000000) (1882320592) (-924784640) (-3-7-1-15-1-800)   ;(11110110000011111111101000000111) (-1174002771) (-166725113) (-9-1500-5-15-9)   ;(11001001111010111110100000000000) (1984920592) (-907286528) (-3-6-1-4-1-800)   ;(11110110000011111111101011111111) (-1174002401) (-166724865) (-9-1500-50-1)   ;(11110111000000000000000001111000) (-1077777610) (-150994824) (-8-15-15-15-15-8-8)   ;
;288;(11000111001001111010000100101111) (1523877271) (-953704145) (-3-8-13-8-5-14-13-1)    ;(11000110001010000010110100000000) (1424183192) (-970445568) (-3-9-13-7-13-300)   ;(11000111000001101010110010101111) (1513683071) (-955863889) (-3-8-15-9-5-3-5-1)   ;(11001000101000000000100000000000) (1862160592) (-929036288) (-3-7-5-15-15-800)   ;(11110111000000000000000101001110) (-1077777262) (-150994610) (-8-15-15-15-14-11-2)   ;(11001000101000001001000111011011) (1862267547) (-929000997) (-3-7-5-15-6-14-2-5)   ;(11110111000000000000000101110010) (-1077777216) (-150994574) (-8-15-15-15-14-8-14)   ;(11001000101000000000000000000000) (1859934592) (-929038336) (-3-7-600000)   ;
;296;(11110111000000000000100101100000) (-1077773240) (-150992544) (-8-15-15-15-6-100)    ;(11000110001000000010011010011000) (1422180042) (-970971496) (-3-9-13-15-13-9-6-8)   ;(11000110011001101101000101000000) (1443707292) (-966340288) (-3-9-9-9-2-14-120)   ;(11001001111000000000101001100000) (1982161952) (-908064160) (-3-6-1-15-15-5-100)   ;(11000110010000000010111100011000) (1432184242) (-968872168) (-3-9-11-15-130-14-8)   ;(11001001111000000000000101100000) (1982157352) (-908066464) (-3-6-1-15-15-14-100)   ;(11001000101000000101001110100111) (1862208461) (-929016921) (-3-7-5-15-10-12-5-9)   ;(11000110001100000010111101000000) (1426184292) (-969920704) (-3-9-12-15-130-120)   ;
;304;(11001001111000000000111111000000) (1982164492) (-908062784) (-3-6-1-15-150-40)    ;(11000110011000000010111100011000) (1442184242) (-966775016) (-3-9-9-15-130-14-8)   ;(11101100101010111111111111111111) (1969967295) (-324272129) (-1-3-5-4000-1)   ;(11001000101000001010001111101111) (1862278571) (-928996369) (-3-7-5-15-5-12-1-1)   ;(11110110000000000000001001000000) (-1177776700) (-167771584) (-9-15-15-15-13-120)   ;(11001001111000000000101011100000) (1982162152) (-908064032) (-3-6-1-15-15-5-20)   ;(11000110010000000010111101000000) (1432184292) (-968872128) (-3-9-11-15-130-120)   ;(11000110011000000010000111101000) (1442177562) (-966778392) (-3-9-9-15-13-14-1-8)   ;
;312;(11000111001010000010100111111111) (1524181591) (-953669121) (-3-8-13-7-13-60-1)    ;(11000000001001010010001000000000) (823377592) (-1071308288) (-3-15-13-10-13-1400)   ;(11000110000010000010000001000000) (1414176892) (-972545984) (-3-9-15-7-13-15-120)   ;(11101100101010111111111111111111) (1969967295) (-324272129) (-1-3-5-4000-1)   ;(11001000101000001010001001110111) (1862277981) (-928996745) (-3-7-5-15-5-13-8-9)   ;(11110111000000000000001100010010) (-1077776356) (-150994158) (-8-15-15-15-12-14-14)   ;(11110110000011111111101010001111) (-1174002561) (-166724977) (-9-1500-5-7-1)   ;(11001000101000000000000000000000) (1859934592) (-929038336) (-3-7-600000)   ;
;320;(11110111000000000000000111010110) (-1077777052) (-150994474) (-8-15-15-15-14-2-10)    ;(11110110000011111111100100001111) (-1174003361) (-166725361) (-9-1500-6-15-1)   ;(11101100101010111111111111111111) (1969967295) (-324272129) (-1-3-5-4000-1)   ;(11001000101000001010000000001111) (1862276831) (-928997361) (-3-7-5-15-5-15-15-1)   ;(11110111000000000000000011100010) (-1077777436) (-150994718) (-8-15-15-15-15-1-14)   ;(11001000101000000010000000000000) (1862174592) (-929030144) (-3-7-5-15-14000)   ;(11110111000000000000001011111100) (-1077776404) (-150994180) (-8-15-15-15-130-4)   ;(11101100101010111111111111111111) (1969967295) (-324272129) (-1-3-5-4000-1)   ;
;328;(11001000101000001010000100001111) (1862277231) (-928997105) (-3-7-5-15-5-14-15-1)    ;(11110111000000000000001110100010) (-1077776136) (-150994014) (-8-15-15-15-12-5-14)   ;(11101100101000000000001000000000) (1967190296) (-325058048) (-1-3-5-15-15-1400)   ;(11110111000000000000000001111100) (-1077777604) (-150994820) (-8-15-15-15-15-8-4)   ;(11101100101010111111111111111111) (1969967295) (-324272129) (-1-3-5-4000-1)   ;(11001000101000001010000001001111) (1862276931) (-928997297) (-3-7-5-15-5-15-11-1)   ;(11110111000000000000000100100010) (-1077777336) (-150994654) (-8-15-15-15-14-13-14)   ;(11101100111011111111111111111111) (1990967295) (-319815681) (-1-3-10000-1)   ;
;336;(11101100011000001000000000000000) (1947267296) (-329220096) (-1-3-9-15-8000)    ;(11000001111001001110000000001010) (983316826) (-1041965046) (-3-14-1-11-1-15-15-6)   ;(11001101111011111110001100000000) (-1909049104) (-839916800) (-3-2-10-1-1300)   ;(11000111001100011110000001111111) (1526516991) (-953032577) (-3-8-12-14-1-15-8-1)   ;(11000001100101001110001000001010) (957317826) (-1047207414) (-3-14-6-11-1-13-15-6)   ;(11001001100111111001111111110000) (1959874572) (-912285712) (-3-6-60-60-10)   ;(11001000101000011001000000000000) (1862464592) (-928935936) (-3-7-5-14-7000)   ;(11110111000000000000001010011100) (-1077776544) (-150994276) (-8-15-15-15-13-6-4)   ;
;344;(11001001111000000000100111100000) (1982161552) (-908064288) (-3-6-1-15-15-6-20)    ;(11000111001010011001111101010111) (1524474341) (-953573545) (-3-8-13-6-60-10-9)   ;(11110111000000000000000001010100) (-1077777654) (-150994860) (-8-15-15-15-15-10-12)   ;(11000110011000001010000000000000) (1442274592) (-966746112) (-3-9-9-15-6000)   ;(11001000101000000000110000000000) (1862162592) (-929035264) (-3-7-5-15-15-400)   ;(11110111000000000000001001100010) (-1077776636) (-150994334) (-8-15-15-15-13-9-14)   ;(11101100101010111111111111111111) (1969967295) (-324272129) (-1-3-5-4000-1)   ;(11001000101000001010001101001111) (1862278331) (-928996529) (-3-7-5-15-5-12-11-1)   ;
;352;(11110111000000000000000000000010) (-1077777776) (-150994942) (-8-15-15-15-15-15-14)    ;(11001001110110100010000010000000) (1978576992) (-908451712) (-3-6-2-5-13-15-80)   ;(11101101100100000000001000000000) (2061190296) (-309329408) (-1-2-6-15-15-1400)   ;(11101101101100001000000000000000) (2071267296) (-307200000) (-1-2-4-15-8000)   ;(11001000101100000000111111111111) (1866164591) (-927985665) (-3-7-4-15-1500-1)   ;(11110111000000000000000001000100) (-1077777674) (-150994876) (-8-15-15-15-15-11-12)   ;(11110111000000000000001000101000) (-1077776730) (-150994392) (-8-15-15-15-13-13-8)   ;(11001000101000000000000110110000) (1862157472) (-929037904) (-3-7-5-15-15-14-50)   ;
;360;(11110111000000000000000101110000) (-1077777220) (-150994576) (-8-15-15-15-14-90)    ;(11001000101000011001000000000000) (1862464592) (-928935936) (-3-7-5-14-7000)   ;(11110111000000000000000111110000) (-1077777020) (-150994448) (-8-15-15-15-14-10)   ;(11110111000000000000000100110000) (-1077777320) (-150994640) (-8-15-15-15-14-130)   ;(11110111000000000000001001000100) (-1077776674) (-150994364) (-8-15-15-15-13-11-12)   ;(11001000101011101010100000000000) (1865680592) (-928077824) (-3-7-5-1-5-800)   ;(11000111001110001010000001111111) (1528276991) (-952590209) (-3-8-12-7-5-15-8-1)   ;(11001001110100011101111111111111) (1976514591) (-908992513) (-3-6-2-14-200-1)   ;
;368;(11001101100100011001110110000000) (-1938493904) (-846094976) (-3-2-6-14-6-2-80)    ;(11000111000110011101010110111111) (1518509491) (-954608193) (-3-8-14-6-2-10-4-1)   ;(11101101100100000000001000000000) (2061190296) (-309329408) (-1-2-6-15-15-1400)   ;(11001000101100000000000000000000) (1865934592) (-927989760) (-3-7-500000)   ;(11001001101100000000000000000000) (1965934592) (-911212544) (-3-6-500000)   ;(11001001111000011001001100000000) (1982468192) (-907963648) (-3-6-1-14-6-1300)   ;(11000001101001001011000000000000) (963284592) (-1046171648) (-3-14-5-11-5000)   ;(11001100101000001011111100000000) (-2032673104) (-861880576) (-3-3-5-15-4-100)   ;
;376;(11001000101100001011001000000000) (1866287592) (-927944192) (-3-7-4-15-4-1400)    ;(11001101101100011011110100000000) (-1928474104) (-843989760) (-3-2-4-14-4-300)   ;(11110111000000000000001011100100) (-1077776434) (-150994204) (-8-15-15-15-13-1-12)   ;(11101101111000000000001000000000) (2087190296) (-304086528) (-1-2-1-15-15-1400)   ;(11001001111000011110001100000000) (1982518192) (-907943168) (-3-6-1-14-1-1300)   ;(11000111010001101011000101111111) (1533687391) (-951668353) (-3-8-11-9-4-14-8-1)   ;(11101101101010110001000111100010) (2069800260) (-307555870) (-1-2-5-4-14-14-1-14)   ;(11001001101000011010011111110101) (1962480579) (-912152587) (-3-6-5-14-5-80-11)   ;
;384;(11101100101000000000001000000000) (1967190296) (-325058048) (-1-3-5-15-15-1400)    ;(11110111000000000000000110100100) (-1077777134) (-150994524) (-8-15-15-15-14-5-12)   ;(11001001101000000010000000000000) (1962174592) (-912252928) (-3-6-5-15-14000)   ;(11001000101000011001001000000000) (1862467592) (-928935424) (-3-7-5-14-6-1400)   ;(11110111000000000000001100100100) (-1077776334) (-150994140) (-8-15-15-15-12-13-12)   ;(11001000101000011001000100000000) (1862467192) (-928935680) (-3-7-5-14-6-1500)   ;(11001101101000000000110110000010) (-1932803880) (-845148798) (-3-2-5-15-15-2-7-14)   ;(11110111000000000000000000100100) (-1077777734) (-150994908) (-8-15-15-15-15-13-12)   ;
;392;(11101100101010111111111111111111) (1969967295) (-324272129) (-1-3-5-4000-1)    ;(11001000101000001010000001011011) (1862276947) (-928997285) (-3-7-5-15-5-15-10-5)   ;(11110110000011111111101100110111) (-1174002311) (-166724809) (-9-1500-4-12-9)   ;(11001000101000000000100000000000) (1862160592) (-929036288) (-3-7-5-15-15-800)   ;(11110110000011111111100010110111) (-1174003511) (-166725449) (-9-1500-7-4-9)   ;(11000001111001010010001000000000) (983377592) (-1041948160) (-3-14-1-10-13-1400)   ;(11000111010010011110000001100111) (1534516961) (-951459737) (-3-8-11-6-1-15-9-9)   ;(11101100101010111111111111111111) (1969967295) (-324272129) (-1-3-5-4000-1)   ;
;400;(11001000101000001010001111001111) (1862278531) (-928996401) (-3-7-5-15-5-12-3-1)    ;(11110110000011111111100011010111) (-1174003451) (-166725417) (-9-1500-7-2-9)   ;(11001000101000000000100000000000) (1862160592) (-929036288) (-3-7-5-15-15-800)   ;(11110110000011111111101010100111) (-1174002531) (-166724953) (-9-1500-5-5-9)   ;(11101100101010111111111111111111) (1969967295) (-324272129) (-1-3-5-4000-1)   ;(11001000101000001010001100101111) (1862278271) (-928996561) (-3-7-5-15-5-12-13-1)   ;(11110110000011111111101110010111) (-1174002151) (-166724713) (-9-1500-4-6-9)   ;(11101100111011111111111111111111) (1990967295) (-319815681) (-1-3-10000-1)   ;
;408;(11000001101001001110001000000010) (963317816) (-1046158846) (-3-14-5-11-1-13-15-14)    ;(11000000101001001110000000000010) (863316816) (-1062936574) (-3-15-5-11-1-15-15-14)   ;(11000001111001001110001000000010) (983317816) (-1041964542) (-3-14-1-11-1-13-15-14)   ;(11000111010110011010111101111111) (1538484391) (-950423681) (-3-8-10-6-50-8-1)   ;(11100110000000010000000000000000) (1117367296) (-436142080) (-1-9-15-150000)   ;(11001000111000000000000000000001) (1882156815) (-924844031) (-3-7-1-15-15-15-15-15)   ;(11000001111001001110000000000000) (983314592) (-1041965056) (-3-14-1-11-2000)   ;(11001001111011111110111111011111) (1985924551) (-907022369) (-3-6-10-10-2-1)   ;
;416;(11000100000001001110111100000000) (1213324192) (-1006309632) (-3-11-15-11-1-100)    ;(11100110000000010000000000000000) (1117367296) (-436142080) (-1-9-15-150000)   ;(11000100010001000000010100000001) (1233159215) (-1002175231) (-3-11-11-11-15-10-15-15)   ;(11000001111001000000000000000001) (983156815) (-1042022399) (-3-14-1-11-15-15-15-15)   ;(11000111011100111110000001111111) (1546916991) (-948707201) (-3-8-8-12-1-15-8-1)   ;(11000000101001000000001000000001) (863157815) (-1062993407) (-3-15-5-11-15-13-15-15)   ;(11001000101011101010111111110000) (1865684572) (-928075792) (-3-7-5-1-50-10)   ;(11100110000000010000000000000000) (1117367296) (-436142080) (-1-9-15-150000)   ;
;424;(11001000100000001000000011111111) (1852257191) (-931102465) (-3-7-7-15-7-150-1)    ;(11000100001001001000000100000000) (1223257192) (-1004240640) (-3-11-13-11-7-1500)   ;(11001000001000001010000000000000) (1822274592) (-937385984) (-3-7-13-15-6000)   ;(11001000101010101010000010000000) (1864676992) (-928341888) (-3-7-5-5-5-15-80)   ;(11001000101011101010111111110000) (1865684572) (-928075792) (-3-7-5-1-50-10)   ;(11000100011001001000100000000000) (1243260592) (-1000044544) (-3-11-9-11-7-800)   ;(11110111000011111111100010111111) (-1074003501) (-149948225) (-8-1500-7-4-1)   ;(11001000101010100010000100000000) (1864577192) (-928374528) (-3-7-5-5-13-1500)   ;
;432;(11001000101011101010111111110000) (1865684572) (-928075792) (-3-7-5-1-50-10)    ;(11110111000011111111101000111111) (-1074002701) (-149947841) (-8-1500-5-12-1)   ;(11001000101011100010111111110000) (1865584572) (-928108560) (-3-7-5-1-130-10)   ;(11000000001001001000000100000000) (823257192) (-1071349504) (-3-15-13-11-7-1500)   ;(11000001000001001000001100000000) (913258192) (-1056668928) (-3-14-15-11-7-1300)   ;(11001000100000001000000010000000) (1852256992) (-931102592) (-3-7-7-15-7-15-80)   ;(11110110000011111111100011011111) (-1174003441) (-166725409) (-9-1500-7-2-1)   ;(11001000111000000000000000000001) (1882156815) (-924844031) (-3-7-1-15-15-15-15-15)   ;
;440;(11000001111001001110000000000000) (983314592) (-1041965056) (-3-14-1-11-2000)    ;(11001001111011111110111000011111) (1985923851) (-907022817) (-3-6-10-1-1-14-1)   ;(11001001111001111110000000100000) (1983916852) (-907550688) (-3-6-1-8-1-15-140)   ;(11000100000001001110111100000000) (1213324192) (-1006309632) (-3-11-15-11-1-100)   ;(11100110000000010000000000000000) (1117367296) (-436142080) (-1-9-15-150000)   ;(11001000100000001000000010111111) (1852257091) (-931102529) (-3-7-7-15-7-15-4-1)   ;(11000100010001001000100101000000) (1233261292) (-1002141376) (-3-11-11-11-7-6-120)   ;(11000100000001001000010011000000) (1213259092) (-1006336832) (-3-11-15-11-7-11-40)   ;
;448;(11000100011101001000110010000000) (1247262992) (-998994816) (-3-11-8-11-7-3-80)    ;(11000100001101001000001010000000) (1227257992) (-1003191680) (-3-11-12-11-7-13-80)   ;(11000100010101001000101010000000) (1237261992) (-1001092480) (-3-11-10-11-7-5-80)   ;(11000100000101001000011010000000) (1217259992) (-1005287808) (-3-11-14-11-7-9-80)   ;(11000100011001001000100001000000) (1243260892) (-1000044480) (-3-11-9-11-7-7-120)   ;(11000100001001001000000101000000) (1223257292) (-1004240576) (-3-11-13-11-7-14-120)   ;(11001000100100001010000000000000) (1856274592) (-930045952) (-3-7-6-15-6000)   ;(11001001100100011010000000000000) (1956474592) (-913203200) (-3-6-6-14-6000)   ;
;456;(11001001001000000000000000000000) (1919934592) (-920649728) (-3-6-1400000)    ;(11101100010111111111111111111111) (1944967295) (-329252865) (-1-3-100000-1)   ;(11101100110100001000000000000000) (1981267296) (-321880064) (-1-3-2-15-8000)   ;(11001001010100000000001000000000) (1936157592) (-917503488) (-3-6-10-15-15-1400)   ;(11000110001110001001000000100000) (1428266852) (-969371616) (-3-9-12-7-6-15-140)   ;(11000001111001000101000000001010) (983206826) (-1042001910) (-3-14-1-11-10-15-15-6)   ;(11001101111011111110011010000000) (-1909047304) (-839915904) (-3-2-10-1-9-80)   ;(11000111001100011110000001111111) (1526516991) (-953032577) (-3-8-12-14-1-15-8-1)   ;
;464;(11000000001001000101001000001010) (823207826) (-1071361526) (-3-15-13-11-10-13-15-6)    ;(11001000001011100010111111110000) (1825584572) (-936497168) (-3-7-13-1-130-10)   ;(11001001111000001000001100000000) (1982258192) (-908033280) (-3-6-1-15-7-1300)   ;(11001101111000011110100100000000) (-1912446104) (-840832768) (-3-2-1-14-1-700)   ;(11000100000000011110000100000000) (1212517192) (-1006509824) (-3-11-15-14-1-1500)   ;(11001001001000010010100000000000) (1922380592) (-920573952) (-3-6-13-14-13-800)   ;(11000111001110010010101010111111) (1528382091) (-952554817) (-3-8-12-6-13-5-4-1)   ;(11000001000001001000001101000000) (913258292) (-1056668864) (-3-14-15-11-7-12-120)   ;
;472;(11000000001001001000000101000000) (823257292) (-1071349440) (-3-15-13-11-7-14-120)    ;(11000000101001001000001100000000) (863258192) (-1062960384) (-3-15-5-11-7-1300)   ;(11000001001001001000001001000000) (923257892) (-1054571968) (-3-14-13-11-7-13-120)   ;(11000000100101001000000001000000) (857256892) (-1064009664) (-3-15-6-11-7-15-120)   ;(11000001100101001000001110000000) (957258392) (-1047231616) (-3-14-6-11-7-12-80)   ;(11000000010101001000000110000000) (837257392) (-1068203648) (-3-15-10-11-7-14-80)   ;(11000001010101001000001010000000) (937257992) (-1051426176) (-3-14-10-11-7-13-80)   ;(11000000110101001000000010000000) (877256992) (-1059815296) (-3-15-2-11-7-15-80)   ;
;480;(11001000100000001000000011000000) (1852257092) (-931102528) (-3-7-7-15-7-15-40)    ;(11100110000000010000000000000000) (1117367296) (-436142080) (-1-9-15-150000)   ;(11110111000011111111101010101111) (-1074002521) (-149947729) (-8-1500-5-5-1)   ;(11001000101000000000110000000000) (1862162592) (-929035264) (-3-7-5-15-15-400)   ;(11001100001000011001100100000000) (-2072496104) (-870213376) (-3-3-13-14-6-700)   ;(11110111000011111111101011110111) (-1074002411) (-149947657) (-8-1500-50-9)   ;(11001000101000000010000000000000) (1862174592) (-929030144) (-3-7-5-15-14000)   ;(11110111000011111111101000001111) (-1074002761) (-149947889) (-8-1500-5-15-1)   ;
;488;(11001000101000000000000000000000) (1859934592) (-929038336) (-3-7-600000)    ;(11110111000011111111101001110111) (-1074002611) (-149947785) (-8-1500-5-8-9)   ;(11001000001000001010000000000000) (1822274592) (-937385984) (-3-7-13-15-6000)   ;(11110111000011111111100100110111) (-1074003311) (-149948105) (-8-1500-6-12-9)   ;(11110110000011111111100110011111) (-1174003141) (-166725217) (-9-1500-6-6-1)   ;(11001000100000001000000011111111) (1852257191) (-931102465) (-3-7-7-15-7-150-1)   ;(11000100011001001000100000000000) (1243260592) (-1000044544) (-3-11-9-11-7-800)   ;(11110111000011111111100001001111) (-1074003661) (-149948337) (-8-1500-7-11-1)   ;
;496;(11001000101000000000011000000000) (1862159592) (-929036800) (-3-7-5-15-15-1000)    ;(11110111000011111111101000110111) (-1074002711) (-149947849) (-8-1500-5-12-9)   ;(11000001000001001000001100000000) (913258192) (-1056668928) (-3-14-15-11-7-1300)   ;(11001000100000001000000010000000) (1852256992) (-931102592) (-3-7-7-15-7-15-80)   ;(11110110000011111111101001010111) (-1174002651) (-166725033) (-9-1500-5-10-9)   ;(11001000100000001000000001111111) (1852256991) (-931102593) (-3-7-7-15-7-15-8-1)   ;(11000100011101001000100000000000) (1247260592) (-998995968) (-3-11-8-11-7-800)   ;(11110111000011111111100000001111) (-1074003761) (-149948401) (-8-1500-7-15-1)   ;
;504;(11001000101000000000101000000000) (1862161592) (-929035776) (-3-7-5-15-15-600)    ;(11110111000011111111101001010111) (-1074002651) (-149947817) (-8-1500-5-10-9)   ;(11001000101000000000000000000000) (1859934592) (-929038336) (-3-7-600000)   ;(11110111000011111111101110010111) (-1074002151) (-149947497) (-8-1500-4-6-9)   ;(11000100011001001000010100000000) (1243259192) (-1000045312) (-3-11-9-11-7-1100)   ;(11110111000011111111100000010111) (-1074003751) (-149948393) (-8-1500-7-14-9)   ;(11000001000001001000001110000000) (913258392) (-1056668800) (-3-14-15-11-7-12-80)   ;(11000000101001001000001100000000) (863258192) (-1062960384) (-3-15-5-11-7-1300)   ;
;512;(11001000100000001000000001000000) (1852256892) (-931102656) (-3-7-7-15-7-15-120)    ;(11100110000000010000000000000000) (1117367296) (-436142080) (-1-9-15-150000)   ;(11001000100000001000000011111111) (1852257191) (-931102465) (-3-7-7-15-7-150-1)   ;(11000100011001001000100000000000) (1243260592) (-1000044544) (-3-11-9-11-7-800)   ;(11110111000011111111101100110111) (-1074002311) (-149947593) (-8-1500-4-12-9)   ;(11001000101000000000110101010000) (1862163332) (-929034928) (-3-7-5-15-15-2-110)   ;(11110111000011111111100011100111) (-1074003431) (-149948185) (-8-1500-7-1-9)   ;(11110111000011111111100110100111) (-1074003131) (-149947993) (-8-1500-6-5-9)   ;
;520;(11110111000011111111101010011111) (-1074002541) (-149947745) (-8-1500-5-6-1)    ;(11110111000011111111100011011111) (-1074003441) (-149948193) (-8-1500-7-2-1)   ;(11001001111011101010010000000000) (1985678592) (-907107328) (-3-6-1-1-5-1200)   ;(11001000101000000000111111111111) (1862164591) (-929034241) (-3-7-5-15-1500-1)   ;(11000110000000011110000001000000) (1412516892) (-972955584) (-3-9-15-14-1-15-120)   ;(11110111000011111111100101010111) (-1074003251) (-149948073) (-8-1500-6-10-9)   ;(11001000101000000000001000000000) (1862157592) (-929037824) (-3-7-5-15-15-1400)   ;(11110111000011111111101100100111) (-1074002331) (-149947609) (-8-1500-4-13-9)   ;
;528;(11110111000011111111101011000111) (-1074002471) (-149947705) (-8-1500-5-3-9)    ;(11110111000011111111100010011111) (-1074003541) (-149948257) (-8-1500-7-6-1)   ;(11001000101010001010011110000000) (1864280392) (-928471168) (-3-7-5-7-5-8-80)   ;(11001000101010101010111110000010) (1864684416) (-928338046) (-3-7-5-5-50-7-14)   ;(11000001000001001000001100000000) (913258192) (-1056668928) (-3-14-15-11-7-1300)   ;(11001000100000001000000010000000) (1852256992) (-931102592) (-3-7-7-15-7-15-80)   ;(11100110000000010000000000000000) (1117367296) (-436142080) (-1-9-15-150000)   ;(11001000100000001000000010111111) (1852257091) (-931102529) (-3-7-7-15-7-15-4-1)   ;
;536;(11000100001001001000000101000000) (1223257292) (-1004240576) (-3-11-13-11-7-14-120)    ;(11000100010001001000100101000000) (1233261292) (-1002141376) (-3-11-11-11-7-6-120)   ;(11000100011101001000110010000000) (1247262992) (-998994816) (-3-11-8-11-7-3-80)   ;(11000100011001001000100001000000) (1243260892) (-1000044480) (-3-11-9-11-7-7-120)   ;(11000100000001001000010011000000) (1213259092) (-1006336832) (-3-11-15-11-7-11-40)   ;(11000100001101001000001010000000) (1227257992) (-1003191680) (-3-11-12-11-7-13-80)   ;(11001001001000001010000000000000) (1922274592) (-920608768) (-3-6-13-15-6000)   ;(11000100011001001000110100000000) (1243263192) (-1000043264) (-3-11-9-11-7-300)   ;
;544;(11001000001000000000000000000000) (1819934592) (-937426944) (-3-7-1400000)    ;(11001001100100000000001000000000) (1956157592) (-913309184) (-3-6-6-15-15-1400)   ;(11001001111000001000001100000000) (1982258192) (-908033280) (-3-6-1-15-7-1300)   ;(11001101111000011110000100000000) (-1912450104) (-840834816) (-3-2-1-14-1-1500)   ;(11000000010100111110000000000000) (836914592) (-1068244992) (-3-15-10-12-2000)   ;(11110111000011111111100001001111) (-1074003661) (-149948337) (-8-1500-7-11-1)   ;(11110111000011111111101000100111) (-1074002731) (-149947865) (-8-1500-5-13-9)   ;(11001000101000000000010000000000) (1862158592) (-929037312) (-3-7-5-15-15-1200)   ;
;552;(11110111000011111111100101111011) (-1074003205) (-149948037) (-8-1500-6-8-5)    ;(11001100100100010010000100000000) (-2038590104) (-862904064) (-3-3-6-14-13-1500)   ;(11001000101000001001000000000000) (1862264592) (-929001472) (-3-7-5-15-7000)   ;(11110111000011111111101011111011) (-1074002405) (-149947653) (-8-1500-50-5)   ;(11001000101000000101000000000000) (1862204592) (-929017856) (-3-7-5-15-11000)   ;(11110111000011111111101010111011) (-1074002505) (-149947717) (-8-1500-5-4-5)   ;(11110111000011111111101111011011) (-1074002045) (-149947429) (-8-1500-4-2-5)   ;(11110111000011111111100110001111) (-1074003161) (-149948017) (-8-1500-6-7-1)   ;
;560;(11001000101011101010100000000000) (1865680592) (-928077824) (-3-7-5-1-5-800)    ;(11000111001110001010000001111111) (1528276991) (-952590209) (-3-8-12-7-5-15-8-1)   ;(11001000001000000010100000000000) (1822180592) (-937416704) (-3-7-13-15-13-800)   ;(11000111011110000010110011011111) (1548183151) (-948425505) (-3-8-8-7-13-3-2-1)   ;(11000001000001001000001101000000) (913258292) (-1056668864) (-3-14-15-11-7-12-120)   ;(11000000001001001000000101000000) (823257292) (-1071349440) (-3-15-13-11-7-14-120)   ;(11000001001001001000001001000000) (923257892) (-1054571968) (-3-14-13-11-7-13-120)   ;(11000000100101001000000001000000) (857256892) (-1064009664) (-3-15-6-11-7-15-120)   ;
;568;(11000001100101001000001110000000) (957258392) (-1047231616) (-3-14-6-11-7-12-80)    ;(11000000010101001000000110000000) (837257392) (-1068203648) (-3-15-10-11-7-14-80)   ;(11001000100000001000000011000000) (1852257092) (-931102528) (-3-7-7-15-7-15-40)   ;(11100110000000010000000000000000) (1117367296) (-436142080) (-1-9-15-150000)   ;(11101100111011111111111111111111) (1990967295) (-319815681) (-1-3-10000-1)   ;(11101100011000000000010000000000) (1947191296) (-329251840) (-1-3-9-15-15-1200)   ;(11000001111001001110000000001010) (983316826) (-1041965046) (-3-14-1-11-1-15-15-6)   ;(11001101111011111110001100000000) (-1909049104) (-839916800) (-3-2-10-1-1300)   ;
;576;(11000111001110011110000001111111) (1528516991) (-952508289) (-3-8-12-6-1-15-8-1)    ;(11000100010001001110010100001010) (1233319226) (-1002117878) (-3-11-11-11-1-10-15-6)   ;(11100110000000010000000000000000) (1117367296) (-436142080) (-1-9-15-150000)   ;(11001000100000001000000001111111) (1852256991) (-931102593) (-3-7-7-15-7-15-8-1)   ;(11000100000101001000010010000000) (1217258992) (-1005288320) (-3-11-14-11-7-11-80)   ;(11001000100100001010000000000000) (1856274592) (-930045952) (-3-7-6-15-6000)   ;(11001000101000000000000011000000) (1862157092) (-929038144) (-3-7-5-15-15-15-40)   ;(11000100011101001000100000000000) (1247260592) (-998995968) (-3-11-8-11-7-800)   ;
;584;(11000100001101001000000100000000) (1227257192) (-1003192064) (-3-11-12-11-7-1500)    ;(11000100010101001000100100000000) (1237261192) (-1001092864) (-3-11-10-11-7-700)   ;(11000100011001001000110010000000) (1243262992) (-1000043392) (-3-11-9-11-7-3-80)   ;(11110111000011111111101000111111) (-1074002701) (-149947841) (-8-1500-5-12-1)   ;(11001000101000000000000111100000) (1862157552) (-929037856) (-3-7-5-15-15-14-20)   ;(11101101001010111111111111111111) (2029967295) (-315883521) (-1-2-13-4000-1)   ;(11110111000011111111100111011111) (-1074003041) (-149947937) (-8-1500-6-2-1)   ;(11001000001000000000001110000000) (1822158392) (-937426048) (-3-7-13-15-15-12-80)   ;
;592;(11001001001000010010000100011111) (1922377251) (-920575713) (-3-6-13-14-13-14-14-1)    ;(11001001100100000000001111111111) (1956158591) (-913308673) (-3-6-6-15-15-120-1)   ;(11001101111010101001000100000000) (-1910300104) (-840265472) (-3-2-1-5-6-1500)   ;(11001001111011111110111100000000) (1985924192) (-907022592) (-3-6-10-1-100)   ;(11001101111000010010111100000000) (-1912583104) (-840880384) (-3-2-1-14-13-100)   ;(11000000101000111110000000000000) (862914592) (-1063002112) (-3-15-5-12-2000)   ;(11001000001000000010001111111111) (1822178591) (-937417729) (-3-7-13-15-13-120-1)   ;(11110111000011111111101010011111) (-1074002541) (-149947745) (-8-1500-5-6-1)   ;
;600;(11000111001010000010110011111111) (1524183191) (-953668353) (-3-8-13-7-13-30-1)    ;(11000001000001001000001110000000) (913258392) (-1056668800) (-3-14-15-11-7-12-80)   ;(11000000001001001000000110000000) (823257392) (-1071349376) (-3-15-13-11-7-14-80)   ;(11000001001001001000001010000000) (923257992) (-1054571904) (-3-14-13-11-7-13-80)   ;(11000000100101001000000010000000) (857256992) (-1064009600) (-3-15-6-11-7-15-80)   ;(11000001100101001000001100000000) (957258192) (-1047231744) (-3-14-6-11-7-1300)   ;(11001000100000001000000001000000) (1852256892) (-931102656) (-3-7-7-15-7-15-120)   ;(11100110000000010000000000000000) (1117367296) (-436142080) (-1-9-15-150000)   ;
;608;(11001000100000001000000011111111) (1852257191) (-931102465) (-3-7-7-15-7-150-1)    ;(11000100001001001000000100000000) (1223257192) (-1004240640) (-3-11-13-11-7-1500)   ;(11000100000001001000010010000000) (1213258992) (-1006336896) (-3-11-15-11-7-11-80)   ;(11000100011001001000100000000000) (1243260592) (-1000044544) (-3-11-9-11-7-800)   ;(11000100010001001000100100000000) (1233261192) (-1002141440) (-3-11-11-11-7-700)   ;(11001000001000001010000000000000) (1822274592) (-937385984) (-3-7-13-15-6000)   ;(11001000100100000000010100000000) (1856159192) (-930085632) (-3-7-6-15-15-1100)   ;(11000001001000100010000000000000) (922574592) (-1054728192) (-3-14-13-13-14000)   ;
;616;(11001000001000000010100000000000) (1822180592) (-937416704) (-3-7-13-15-13-800)    ;(11000110011110010010000000000000) (1448374592) (-965140480) (-3-9-8-6-14000)   ;(11000001000001001000001100000000) (913258192) (-1056668928) (-3-14-15-11-7-1300)   ;(11000000001001001000000100000000) (823257192) (-1071349504) (-3-15-13-11-7-1500)   ;(11000001001001001000001000000000) (923257592) (-1054572032) (-3-14-13-11-7-1400)   ;(11000000100101001000000000000000) (857234592) (-1064009728) (-3-15-6-11-8000)   ;(11001000100000001000000010000000) (1852256992) (-931102592) (-3-7-7-15-7-15-80)   ;(11100110000000010000000000000000) (1117367296) (-436142080) (-1-9-15-150000)   ;
;624;(11000110011010010010010010000000) (1444378992) (-966187904) (-3-9-9-6-13-11-80)    ;(11001000101000000000101100000000) (1862162192) (-929035520) (-3-7-5-15-15-500)   ;(11110111000011111111100101001111) (-1074003261) (-149948081) (-8-1500-6-11-1)   ;(11001000101000010010000000000000) (1862374592) (-928964608) (-3-7-5-14-14000)   ;(11110111000011111111100001001111) (-1074003661) (-149948337) (-8-1500-7-11-1)   ;(11110110000011111111100100111111) (-1174003301) (-166725313) (-9-1500-6-12-1)   ;(11001000100000001000000011111111) (1852257191) (-931102465) (-3-7-7-15-7-150-1)   ;(11000100001001001000000100000000) (1223257192) (-1004240640) (-3-11-13-11-7-1500)   ;
;632;(11001000001000001010000000000000) (1822274592) (-937385984) (-3-7-13-15-6000)    ;(11101100101010111111111111111111) (1969967295) (-324272129) (-1-3-5-4000-1)   ;(11001000101000001010000110101011) (1862277467) (-928996949) (-3-7-5-15-5-14-5-5)   ;(11000100011001001000100000000000) (1243260592) (-1000044544) (-3-11-9-11-7-800)   ;(11110111000011111111100010011111) (-1074003541) (-149948257) (-8-1500-7-6-1)   ;(11001001111010000010010000000000) (1984178592) (-907533312) (-3-6-1-7-13-1200)   ;(11101100101010111111111111111111) (1969967295) (-324272129) (-1-3-5-4000-1)   ;(11001101111000011110000100000000) (-1912450104) (-840834816) (-3-2-1-14-1-1500)   ;
;640;(11001000101000001010000110011111) (1862277451) (-928996961) (-3-7-5-15-5-14-6-1)    ;(11001100101000001010111100000000) (-2032683104) (-861884672) (-3-3-5-15-5-100)   ;(11110111000011111111100111101111) (-1074003021) (-149947921) (-8-1500-6-1-1)   ;(11001001111000000000000100000000) (1982157192) (-908066560) (-3-6-1-15-15-1500)   ;(11001110000011011110000000001100) (-1879450468) (-837951476) (-3-1-15-2-1-15-15-4)   ;(11000001111001000000000100000111) (983157221) (-1042022137) (-3-14-1-11-15-14-15-9)   ;(11101100111000010000000000000000) (1987367296) (-320798720) (-1-3-1-150000)   ;(11001101111011111110011100000000) (-1909047104) (-839915776) (-3-2-10-1-900)   ;
;648;(11000110000100011110000000000000) (1416514592) (-971907072) (-3-9-14-14-2000)    ;(11001001111000000000100000000000) (1982160592) (-908064768) (-3-6-1-15-15-800)   ;(11000100001001000000111100000011) (1223164217) (-1004269821) (-3-11-13-11-150-15-13)   ;(11000100011001000000000000000011) (1243156817) (-1000079357) (-3-11-9-11-15-15-15-13)   ;(11110110000000000000000000000000) (-1200000000) (-167772160) (-10000000)   ;(11001000100000001000000011011111) (1852257151) (-931102497) (-3-7-7-15-7-15-2-1)   ;(11000100011001001000100000100000) (1243260852) (-1000044512) (-3-11-9-11-7-7-140)   ;(11000100001001001000101000100000) (1223261852) (-1004238304) (-3-11-13-11-7-5-140)   ;
;656;(11000100010001001000011000100000) (1233259852) (-1002142176) (-3-11-11-11-7-9-140)    ;(11000100000001001000111000100000) (1213263852) (-1006334432) (-3-11-15-11-7-1-140)   ;(11000100011101001000000101000000) (1247257292) (-998997696) (-3-11-8-11-7-14-120)   ;(11000100001101001000100101000000) (1227261292) (-1003189952) (-3-11-12-11-7-6-120)   ;(11000100010101001000010101000000) (1237259292) (-1001093824) (-3-11-10-11-7-10-120)   ;(11000100000101001000110101000000) (1217263292) (-1005286080) (-3-11-14-11-7-2-120)   ;(11000100011001001000001101000000) (1243258292) (-1000045760) (-3-11-9-11-7-12-120)   ;(11000100001001001000101101000000) (1223262292) (-1004238016) (-3-11-13-11-7-4-120)   ;
;664;(11000100010001001000011101000000) (1233260292) (-1002141888) (-3-11-11-11-7-8-120)    ;(11000100000001001000111101000000) (1213264292) (-1006334144) (-3-11-15-11-70-120)   ;(11000100011101001000000010000000) (1247256992) (-998997888) (-3-11-8-11-7-15-80)   ;(11000100001101001000100010000000) (1227260992) (-1003190144) (-3-11-12-11-7-7-80)   ;(11000100010101001000001110000000) (1237258392) (-1001094272) (-3-11-10-11-7-12-80)   ;(11000100000101001000101110000000) (1217262392) (-1005286528) (-3-11-14-11-7-4-80)   ;(11000100011001001000011110000000) (1243260392) (-1000044672) (-3-11-9-11-7-8-80)   ;(11000100001001001000111110000000) (1223264392) (-1004236928) (-3-11-13-11-70-80)   ;
;672;(11001111001001000000010000101100) (-1771808428) (-819723220) (-30-13-11-15-11-13-4)    ;(11101101111000000000000000000001) (2087189519) (-304087039) (-1-2-1-15-15-15-15-15)   ;(11001001111000011110111000000000) (1982523592) (-907940352) (-3-6-1-14-1-200)   ;(11000110000110010010111101010000) (1418384332) (-971428016) (-3-9-14-6-130-110)   ;(11000001111001000000000100000111) (983157221) (-1042022137) (-3-14-1-11-15-14-15-9)   ;(11101100111000010000000000000000) (1987367296) (-320798720) (-1-3-1-150000)   ;(11001101111011111110011100000000) (-1909047104) (-839915776) (-3-2-10-1-900)   ;(11000110000100011110000000000000) (1416514592) (-971907072) (-3-9-14-14-2000)   ;
;680;(11000001111001000000000100000011) (983157217) (-1042022141) (-3-14-1-11-15-14-15-13)    ;(11001001111000111110100000000000) (1982920592) (-907810816) (-3-6-1-12-1-800)   ;(11000100001001000000111100000011) (1223164217) (-1004269821) (-3-11-13-11-150-15-13)   ;(11000001111001000000000100000111) (983157221) (-1042022137) (-3-14-1-11-15-14-15-9)   ;(11101100111000001000000000000000) (1987267296) (-320831488) (-1-3-1-15-8000)   ;(11001101111011111110011100000000) (-1909047104) (-839915776) (-3-2-10-1-900)   ;(11000110010100011110000001000000) (1436516892) (-967712704) (-3-9-10-14-1-15-120)   ;(11110111000011111111100001011101) (-1074003643) (-149948323) (-8-1500-7-10-3)   ;
;688;(11000001111001000000000000000111) (983156821) (-1042022393) (-3-14-1-11-15-15-15-9)    ;(11101100111011111111111111111111) (1990967295) (-319815681) (-1-3-10000-1)   ;(11001001011000000000111111111111) (1942164591) (-916451329) (-3-6-9-15-1500-1)   ;(11001001111010111110010000000000) (1984918592) (-907287552) (-3-6-1-4-1-1200)   ;(11001100101000011110010100000000) (-2032448104) (-861805312) (-3-3-5-14-1-1100)   ;(11001101111011001010111100000000) (-1909683104) (-840126720) (-3-2-1-3-5-100)   ;(11000100001001001110101100000010) (1223322216) (-1004213502) (-3-11-13-11-1-4-15-14)   ;(11001101111000011110110100000000) (-1912444104) (-840831744) (-3-2-1-14-1-300)   ;
;696;(11000100011001001110111100000010) (1243324216) (-1000018174) (-3-11-9-11-10-15-14)    ;(11000100001001001110010100000010) (1223319216) (-1004215038) (-3-11-13-11-1-10-15-14)   ;(11001000000000000000000000000000) (1589934592) (-939524096) (-3-8000000)   ;(11000000001001001000001111000000) (823258492) (-1071348800) (-3-15-13-11-7-12-40)   ;(11000001000001001000001100100000) (913258252) (-1056668896) (-3-14-15-11-7-12-140)   ;(11000001010001001000000100100000) (933257252) (-1052475104) (-3-14-11-11-7-14-140)   ;(11000000110001001000001000100000) (873257852) (-1060863456) (-3-15-3-11-7-13-140)   ;(11000001110001001000000000100000) (973256852) (-1044086752) (-3-14-3-11-7-15-140)   ;
;704;(11000001001001001000000111000000) (923257492) (-1054572096) (-3-14-13-11-7-14-40)    ;(11000000101001001000001011000000) (863258092) (-1062960448) (-3-15-5-11-7-13-40)   ;(11000001101001001000000011000000) (963257092) (-1046183744) (-3-14-5-11-7-15-40)   ;(11000000011001001000001101000000) (843258292) (-1067154624) (-3-15-9-11-7-12-120)   ;(11000001011001001000000101000000) (943257292) (-1050377920) (-3-14-9-11-7-14-120)   ;(11000000111001001000001001000000) (883257892) (-1058766272) (-3-15-1-11-7-13-120)   ;(11000001111001001000000001000000) (983256892) (-1041989568) (-3-14-1-11-7-15-120)   ;(11000000000101001000001110000000) (817258392) (-1072397440) (-3-15-14-11-7-12-80)   ;
;712;(11000001000101001000000110000000) (917257392) (-1055620736) (-3-14-14-11-7-14-80)    ;(11000000011101001000001010000000) (847257992) (-1066106240) (-3-15-8-11-7-13-80)   ;(11000001011101001000000010000000) (947256992) (-1049329536) (-3-14-8-11-7-15-80)   ;(11000000111101001000001100000000) (887258192) (-1057717504) (-3-150-11-7-1300)   ;(11000001111101001000000100000000) (987257192) (-1040940800) (-3-140-11-7-1500)   ;(11001000100000001000000010100000) (1852257052) (-931102560) (-3-7-7-15-7-15-60)   ;(11001110000000000000010000001100) (-1882808468) (-838859764) (-3-1-15-15-15-11-15-4)   ;(11001001111000000000111000000000) (1982163592) (-908063232) (-3-6-1-15-15-200)   ;
;720;(11000110001110010010111100000000) (1428384192) (-969330944) (-3-9-12-6-13-100)    ;(11101101111000000000000000000001) (2087189519) (-304087039) (-1-2-1-15-15-15-15-15)   ;(11000001111001011110000000000000) (983514592) (-1041899520) (-3-14-1-10-2000)   ;(11000110011000011110000000000000) (1442514592) (-966664192) (-3-9-9-14-2000)   ;(11001000101000000000100000000000) (1862160592) (-929036288) (-3-7-5-15-15-800)   ;(11110111000011111111101000010111) (-1074002751) (-149947881) (-8-1500-5-14-9)   ;(11001110001001000000100000101100) (-1871806428) (-836499412) (-3-1-13-11-15-7-13-4)   ;(11000001111001000000000100000111) (983157221) (-1042022137) (-3-14-1-11-15-14-15-9)   ;
;728;(11101100111000000100000000000000) (1987227296) (-320847872) (-1-3-1-15-12000)    ;(11001101111011111110011100000000) (-1909047104) (-839915776) (-3-2-10-1-900)   ;(11000110010000011110000000100000) (1432516852) (-968761312) (-3-9-11-14-1-15-140)   ;(11101100101010111111111111111111) (1969967295) (-324272129) (-1-3-5-4000-1)   ;(11001000101000001010000001101011) (1862276967) (-928997269) (-3-7-5-15-5-15-9-5)   ;(11110111000011111111101100000111) (-1074002371) (-149947641) (-8-1500-4-15-9)   ;(11001000101000010010000000000000) (1862374592) (-928964608) (-3-7-5-14-14000)   ;(11110111000011111111100010011011) (-1074003545) (-149948261) (-8-1500-7-6-5)   ;
;736;(11001000101000000000000001000000) (1862156892) (-929038272) (-3-7-5-15-15-15-120)    ;(11110111000011111111101101101011) (-1074002225) (-149947541) (-8-1500-4-9-5)   ;(11001000101000000010000000000000) (1862174592) (-929030144) (-3-7-5-15-14000)   ;(11110111000011111111100000011011) (-1074003745) (-149948389) (-8-1500-7-14-5)   ;(11001000101000000000000001000000) (1862156892) (-929038272) (-3-7-5-15-15-15-120)   ;(11110111000011111111101110101011) (-1074002125) (-149947477) (-8-1500-4-5-5)   ;(11001110101001000000110000101100) (-1831804428) (-828109780) (-3-1-5-11-15-3-13-4)   ;(11110111000011111111100011101011) (-1074003425) (-149948181) (-8-1500-7-1-5)   ;
;744;(11101100101010111111111111111111) (1969967295) (-324272129) (-1-3-5-4000-1)    ;(11001000101000001010000111011011) (1862277547) (-928996901) (-3-7-5-15-5-14-2-5)   ;(11110111000011111111100110111011) (-1074003105) (-149947973) (-8-1500-6-4-5)   ;(11001000001000000010001000000000) (1822177592) (-937418240) (-3-7-13-15-13-1400)   ;(11001110000010000010100000101100) (-1880786428) (-838326228) (-3-1-15-7-13-7-13-4)   ;(11110110000011111111100111001111) (-1174003061) (-166725169) (-9-1500-6-3-1)   ;(11001000100000001000000010111111) (1852257091) (-931102529) (-3-7-7-15-7-15-4-1)   ;(11000100000101001000011010000000) (1217259992) (-1005287808) (-3-11-14-11-7-9-80)   ;
;752;(11001001111000000000100000000000) (1982160592) (-908064768) (-3-6-1-15-15-800)    ;(11101100110100000000000000000001) (1981189519) (-321912831) (-1-3-2-15-15-15-15-15)   ;(11000100001001001000000101000000) (1223257292) (-1004240576) (-3-11-13-11-7-14-120)   ;(11000100011001001000100001000000) (1243260892) (-1000044480) (-3-11-9-11-7-7-120)   ;(11000100010001001000100101000000) (1233261292) (-1002141376) (-3-11-11-11-7-6-120)   ;(11000100000001001000010011000000) (1213259092) (-1006336832) (-3-11-15-11-7-11-40)   ;(11000100011101001000110010000000) (1247262992) (-998994816) (-3-11-8-11-7-3-80)   ;(11000100001101001000001010000000) (1227257992) (-1003191680) (-3-11-12-11-7-13-80)   ;
;760;(11000100010101001000101010000000) (1237261992) (-1001092480) (-3-11-10-11-7-5-80)    ;(11000100011001001000111010000000) (1243263992) (-1000042880) (-3-11-9-11-7-1-80)   ;(11000100000001001101111100000000) (1213314192) (-1006313728) (-3-11-15-11-2-100)   ;(11001000001000001010000000000000) (1822274592) (-937385984) (-3-7-13-15-6000)   ;(11000110000110001010000001000000) (1418276892) (-971464640) (-3-9-14-7-5-15-120)   ;(11101100101010111111111111111111) (1969967295) (-324272129) (-1-3-5-4000-1)   ;(11001000101000001010001101101011) (1862278367) (-928996501) (-3-7-5-15-5-12-9-5)   ;(11110111000011111111101000011011) (-1074002745) (-149947877) (-8-1500-5-14-5)   ;
;768;(11101101101000000000001000000000) (2067190296) (-308280832) (-1-2-5-15-15-1400)    ;(11001000101000000010000000000000) (1862174592) (-929030144) (-3-7-5-15-14000)   ;(11110111000011111111101101110101) (-1074002213) (-149947531) (-8-1500-4-8-11)   ;(11101101111010110001000111100010) (2089800260) (-303361566) (-1-2-1-4-14-14-1-14)   ;(11001001111000011110011111110101) (1982520579) (-907941899) (-3-6-1-14-1-80-11)   ;(11000110000100001010111100100000) (1416284252) (-971985120) (-3-9-14-15-50-140)   ;(11001000101000000000000000000000) (1859934592) (-929038336) (-3-7-600000)   ;(11110110000000000000000111000000) (-1177777100) (-167771712) (-9-15-15-15-14-40)   ;
;776;(11101100101010111111111111111111) (1969967295) (-324272129) (-1-3-5-4000-1)    ;(11001000101000001010001100011011) (1862278247) (-928996581) (-3-7-5-15-5-12-14-5)   ;(11110111000011111111100110101011) (-1074003125) (-149947989) (-8-1500-6-5-5)   ;(11101100101000000000001000000000) (1967190296) (-325058048) (-1-3-5-15-15-1400)   ;(11110111000011111111101110110011) (-1074002115) (-149947469) (-8-1500-4-4-13)   ;(11101100101010111111111111111111) (1969967295) (-324272129) (-1-3-5-4000-1)   ;(11001000101000001010000110011011) (1862277447) (-928996965) (-3-7-5-15-5-14-6-5)   ;(11110111000011111111101000101011) (-1074002725) (-149947861) (-8-1500-5-13-5)   ;
;784;(11000001111001000000000100000111) (983157221) (-1042022137) (-3-14-1-11-15-14-15-9)    ;(11101100111000000010000000000000) (1987207296) (-320856064) (-1-3-1-15-14000)   ;(11001101111011111110011100000000) (-1909047104) (-839915776) (-3-2-10-1-900)   ;(11000110011010011110000000000000) (1444514592) (-966139904) (-3-9-9-6-2000)   ;(11001000101000000000110000000000) (1862162592) (-929035264) (-3-7-5-15-15-400)   ;(11110111000011111111101000011011) (-1074002745) (-149947877) (-8-1500-5-14-5)   ;(11110111000011111111100011011101) (-1074003443) (-149948195) (-8-1500-7-2-3)   ;(11000111010000001010000001011111) (1532276951) (-952065953) (-3-8-11-15-5-15-10-1)   ;
;792;(11110110000011111111100011111111) (-1174003401) (-166725377) (-9-1500-70-1)    ;(11101101100100000000001000000000) (2061190296) (-309329408) (-1-2-6-15-15-1400)   ;(11001001101000011001001000000000) (1962467592) (-912158208) (-3-6-5-14-6-1400)   ;(11001000101000000010000000000000) (1862174592) (-929030144) (-3-7-5-15-14000)   ;(11110111000011111111101000010101) (-1074002753) (-149947883) (-8-1500-5-14-11)   ;(11001000010100001010000000000000) (1836274592) (-934240256) (-3-7-10-15-6000)   ;(11001001101000011001000100000000) (1962467192) (-912158464) (-3-6-5-14-6-1500)   ;(11001000101000000010000000000000) (1862174592) (-929030144) (-3-7-5-15-14000)   ;
;800;(11110111000011111111101011100101) (-1074002433) (-149947675) (-8-1500-5-1-11)    ;(11001001010100001010000000000000) (1936274592) (-917463040) (-3-6-10-15-6000)   ;(11001001110111100101001111111111) (1979608591) (-908176385) (-3-6-2-1-10-120-1)   ;(11001000100100000000000000000000) (1855934592) (-930086912) (-3-7-700000)   ;(11001001001000000000000000000000) (1919934592) (-920649728) (-3-6-1400000)   ;(11001001100100011001001100000000) (1956468192) (-913206528) (-3-6-6-14-6-1300)   ;(11001101101000001001110010000000) (-1932694304) (-845112192) (-3-2-5-15-6-3-80)   ;(11000110010110001001111010100000) (1438274052) (-967270752) (-3-9-10-7-6-1-60)   ;
;808;(11001101001000010010101010000000) (-1972585304) (-853464448) (-3-2-13-14-13-5-80)    ;(11001000101000000000010000000000) (1862158592) (-929037312) (-3-7-5-15-15-1200)   ;(11000111011010010010000001011111) (1544376951) (-949411745) (-3-8-9-6-13-15-10-1)   ;(11101100101010111111111111111111) (1969967295) (-324272129) (-1-3-5-4000-1)   ;(11001000101000001010000001011011) (1862276947) (-928997285) (-3-7-5-15-5-15-10-5)   ;(11110111000011111111101100110011) (-1074002315) (-149947597) (-8-1500-4-12-13)   ;(11000001000001001000001101000000) (913258292) (-1056668864) (-3-14-15-11-7-12-120)   ;(11000000001001001000000101000000) (823257292) (-1071349440) (-3-15-13-11-7-14-120)   ;
;816;(11101101111000000000000000000001) (2087189519) (-304087039) (-1-2-1-15-15-15-15-15)    ;(11000100010001011110001010000000) (1233517992) (-1002052992) (-3-11-11-10-1-13-80)   ;(11000100000001001101000000000000) (1213304592) (-1006317568) (-3-11-15-11-3000)   ;(11000001001001001000001001000000) (923257892) (-1054571968) (-3-14-13-11-7-13-120)   ;(11000000100101001000000001000000) (857256892) (-1064009664) (-3-15-6-11-7-15-120)   ;(11000001100101001000001110000000) (957258392) (-1047231616) (-3-14-6-11-7-12-80)   ;(11000000010101001000000110000000) (837257392) (-1068203648) (-3-15-10-11-7-14-80)   ;(11000001010101001000001010000000) (937257992) (-1051426176) (-3-14-10-11-7-13-80)   ;
;824;(11000000110101001000000010000000) (877256992) (-1059815296) (-3-15-2-11-7-15-80)    ;(11000001110101001000001100000000) (977258192) (-1043037440) (-3-14-2-11-7-1300)   ;(11001000100000001000000011000000) (1852257092) (-931102528) (-3-7-7-15-7-15-40)   ;(11100110000000010000000000000000) (1117367296) (-436142080) (-1-9-15-150000)   ;(11001000101000000010000000000000) (1862174592) (-929030144) (-3-7-5-15-14000)   ;(11110111000011111111100000000101) (-1074003773) (-149948411) (-8-1500-7-15-11)   ;(11000100000001001001010100000000) (1213269192) (-1006332672) (-3-11-15-11-6-1100)   ;(11001101001000010010010100000000) (-1972588104) (-853465856) (-3-2-13-14-13-1100)   ;
;832;(11001000100100001001001000000000) (1856267592) (-930049536) (-3-7-6-15-6-1400)    ;(11110110000011111111101010011111) (-1174002541) (-166724961) (-9-1500-5-6-1)   ;(11001000100000001000000011111111) (1852257191) (-931102465) (-3-7-7-15-7-150-1)   ;(11000100011001001000100000000000) (1243260592) (-1000044544) (-3-11-9-11-7-800)   ;(11000100001001001000000100000000) (1223257192) (-1004240640) (-3-11-13-11-7-1500)   ;(11001001111000000000000100000000) (1982157192) (-908066560) (-3-6-1-15-15-1500)   ;(11001110000011011110000000001100) (-1879450468) (-837951476) (-3-1-15-2-1-15-15-4)   ;(11001000001000000000000000000000) (1819934592) (-937426944) (-3-7-1400000)   ;
;840;(11000110001000001010000000000000) (1422274592) (-970940416) (-3-9-13-15-6000)    ;(11101100001000000000001000000111) (1927190525) (-333446649) (-1-3-13-15-15-13-15-9)   ;(11101100101010111111111111111111) (1969967295) (-324272129) (-1-3-5-4000-1)   ;(11001000101000001010001001011011) (1862277947) (-928996773) (-3-7-5-15-5-13-10-5)   ;(11110111000011111111100010100011) (-1074003535) (-149948253) (-8-1500-7-5-13)   ;(11001000101000000010000000000000) (1862174592) (-929030144) (-3-7-5-15-14000)   ;(11110111000011111111101010111101) (-1074002503) (-149947715) (-8-1500-5-4-3)   ;(11101100101010111111111111111111) (1969967295) (-324272129) (-1-3-5-4000-1)   ;
;848;(11001000101000001010001011011011) (1862278147) (-928996645) (-3-7-5-15-5-13-2-5)    ;(11110111000011111111101111000011) (-1074002075) (-149947453) (-8-1500-4-3-13)   ;(11101100111011111111111111111111) (1990967295) (-319815681) (-1-3-10000-1)   ;(11000001111001001110000000001010) (983316826) (-1041965046) (-3-14-1-11-1-15-15-6)   ;(11000111011100111110000001111111) (1546916991) (-948707201) (-3-8-8-12-1-15-8-1)   ;(11100111000000000010000000000000) (1217207296) (-419422208) (-1-8-15-15-14000)   ;(11100000010100001010001001001010) (541310630) (-531586486) (-1-15-10-15-5-13-11-6)   ;(01001010111110100000000000000000) (-871083648) (1257897984) (4AFA0000)   ;
;856;(01010000101000100100101001001010) (-97038536) (1352813130) (50A24A4A)    ;(11111010101000100001101011000010) (-527362476) (-90039614) (-5-5-13-14-5-3-14)   ;(00000100000000000000000000000000) (400000000) (67108864) (4000000)   ;(10000010111011101000011010010110) (-1061823608) (-2098297194) (-7-13-1-1-7-9-6-10)   ;(00101110100101100111011011100110) (1350506050) (781612774) (2E9676E6)   ;(00000100011101101010011011110110) (435523366) (74884854) (476A6F6)   ;(01001110011011101100110001001100) (-513937534) (1315884108) (4E6ECC4C)   ;(11111010101001100001111010100110) (-526360532) (-89776474) (-5-5-9-14-1-5-10)   ;
;864;(01110100010001101001011001110110) (-20937778) (1950783094) (74469676)    ;(01110100011101000111010000000100) (-7378940) (1953788932) (74747404)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00110010111101101000011000100110) (1980535750) (855016998) (32F68626)   ;(10010110011101101110011000000100) (1300236170) (-1770592764) (-6-9-8-9-1-9-15-12)   ;(00010100000000100000000000000000) (-1894567296) (335675392) (14020000)   ;(10010100011101000111010001110100) (1099745330) (-1804307340) (-6-11-8-11-8-11-8-12)   ;(01010000000000000000000000000000) (-147483648) (1342177280) (50000000)   ;
;872;(11110010110100100000000000000000) (-1513400000) (-221118464) (-13-2-140000)    ;(01000010111101101111011000101110) (-1871910592) (1123481134) (42F6F62E)   ;(10010110011101101110011000000100) (1300236170) (-1770592764) (-6-9-8-9-1-9-15-12)   ;(01100110010011101111011010110110) (-1818877678) (1716450998) (664EF6B6)   ;(00000100000000000000000000000000) (400000000) (67108864) (4000000)   ;(01110100011101000111010001010000) (-7378824) (1953789008) (74747450)   ;(01010000000000000000000000000000) (-147483648) (1342177280) (50000000)   ;(01010000010100000101000000111100) (-123433574) (1347440700) (5050503C)   ;
;880;(00111100000001000111001010100010) (-1188863350) (1006924450) (3C0472A2)    ;(11110010010010100110101011001100) (-1555312464) (-230004020) (-13-11-5-9-5-3-4)   ;(01001100000001000100001011110110) (-746442282) (1275347702) (4C0442F6)   ;(11110110001011100011011011110110) (-1164344412) (-164743434) (-9-13-1-12-90-10)   ;(10000110001001101010011001001110) (-723803718) (-2044287410) (-7-9-13-9-5-9-11-2)   ;(00000100011111000111110001010000) (437076120) (75267152) (47C7C50)   ;(01010000010000100011001000100010) (-127052606) (1346515490) (50423222)   ;(01101010010111000000010001010010) (-1215448822) (1784415314) (6A5C0452)   ;
;888;(10101110001101100000010001001100) (-14892016) (-1372191668) (-5-1-12-9-15-11-11-4)    ;(00011100000001000100110000001100) (-893921282) (470043660) (1C044C0C)   ;(01001100110011000101000000010010) (-684433626) (1288458258) (4CCC5012)   ;(11101010011010100101110000000100) (1749645522) (-362128380) (-1-5-9-5-10-3-15-12)   ;(00000100000000000000000000000000) (400000000) (67108864) (4000000)   ;(01010000110000100011001011010010) (-87052326) (1354904274) (50C232D2)   ;(01011100000001000000010000000000) (1253518352) (1543767040) (5C040400)   ;(01010000101100101001001011001010) (-92972336) (1353880266) (50B292CA)   ;
;896;(10000010010111000000010000000000) (-1108325056) (-2107898880) (-7-13-10-3-15-1200)    ;(01010000000110101001001011001010) (-140972336) (1343918794) (501A92CA)   ;(10000010010111000000010000000000) (-1108325056) (-2107898880) (-7-13-10-3-15-1200)   ;(01010000110010101111001011000010) (-84912346) (1355477698) (50CAF2C2)   ;(01011100000001000000010000000000) (1253518352) (1543767040) (5C040400)   ;(01010000100100101011001010100010) (-102952406) (1351791266) (5092B2A2)   ;(10110010010111000000010000000000) (596707648) (-1302592512) (-4-13-10-3-15-1200)   ;(01010000001000101011001010100010) (-136952406) (1344451234) (5022B2A2)   ;
;904;(10110010010111000000010000000000) (596707648) (-1302592512) (-4-13-10-3-15-1200)    ;(01010000100000101010111000101110) (-106956592) (1350741550) (5082AE2E)   ;(11110110010001101111011011110110) (-1156204412) (-163121418) (-9-11-90-90-10)   ;(00101110000001001001011001110110) (1306145870) (772052598) (2E049676)   ;(00000100000111001100111001110100) (407147164) (68996724) (41CCE74)   ;(00000100000010100100111010100110) (402447246) (67784358) (40A4EA6)   ;(11001110110011100000010010000110) (-1819408276) (-825359226) (-3-1-3-1-15-11-7-10)   ;(01110110100111100000010011010110) (204951382) (1990067414) (769E04D6)   ;
;912;(10100110100111100000010000101110) (-982892074) (-1499593682) (-5-9-6-1-15-11-13-2)    ;(11110110000001001000011001000110) (-1176674672) (-167475642) (-9-15-11-7-9-11-10)   ;(11110110010011100010111001110100) (-1154350614) (-162648460) (-9-11-1-13-1-8-12)   ;(01010000000000000000000000000000) (-147483648) (1342177280) (50000000)   ;(10000010010001101111011001001110) (-1113753718) (-2109278642) (-7-13-11-90-9-11-2)   ;(00101110101001100010011001110100) (1356455868) (782640756) (2EA62674)   ;(01010000010100000000000000000000) (-123483648) (1347420160) (50500000)   ;(10000010011011101000011010010110) (-1101823608) (-2106685802) (-7-13-9-1-7-9-6-10)   ;
;920;(00110110100001100100011000110110) (-1948491526) (914769462) (36864636)    ;(10100110000001001100001010110010) (-1029152868) (-1509637454) (-5-9-15-11-3-13-4-14)   ;(00100010110011100101110001010000) (-31511176) (583949392) (22CE5C50)   ;(00000100000101100101110000000100) (405456004) (68574212) (4165C04)   ;(00010010101001100011011000001110) (-2043534280) (312882702) (12A6360E)   ;(01010000000001000100111001011100) (-146436514) (1342459484) (50044E5C)   ;(00000100010010101010011011001110) (422523316) (72001230) (44AA6CE)   ;(00101110100001100100111000101110) (1346479760) (780553774) (2E864E2E)   ;
;928;(01010000000001001010111001011100) (-146356514) (1342484060) (5004AE5C)    ;(00000100101010100000111000110110) (452407066) (78253622) (4AA0E36)   ;(11110110100001100010011001010000) (-1136354660) (-158980528) (-9-7-9-13-9-110)   ;(00000100110011100101110000000100) (463456004) (80632836) (4CE5C04)   ;(11001010001011101111011001001110) (2025729930) (-902891954) (-3-5-13-10-9-11-2)   ;(10100110000001000010111011110110) (-1029266764) (-1509675274) (-5-9-15-11-13-10-10)   ;(00000100011001100011011010000110) (431433206) (73807494) (4663686)   ;(11001110000101100101000000000100) (-1877360478) (-837398524) (-3-1-14-9-10-15-15-12)   ;
;936;(00110110010111000000010000110010) (-1962932530) (912000050) (365C0432)    ;(11110110100001100010011000000100) (-1136354774) (-158980604) (-9-7-9-13-9-15-12)   ;(01100110010011101111011010110110) (-1818877678) (1716450998) (664EF6B6)   ;(00000100011001100011011010000110) (431433206) (73807494) (4663686)   ;(11001110000101100101000000000100) (-1877360478) (-837398524) (-3-1-14-9-10-15-15-12)   ;(00011110010111000000010001000010) (-667965194) (509346882) (1E5C0442)   ;(11110110111101100010111000000100) (-1102350774) (-151638524) (-90-9-13-1-15-12)   ;(01100110010011101111011010110110) (-1818877678) (1716450998) (664EF6B6)   ;
;944;(00000100011001100011011010000110) (431433206) (73807494) (4663686)    ;(11001110000101100000010000010100) (-1877408458) (-837417964) (-3-1-14-9-15-11-14-12)   ;(00011010100100100000101010010100) (-1050562072) (445778580) (1A920A94)   ;(01010000000001001010011001011100) (-146360514) (1342482012) (5004A65C)   ;(00000100101000100001111010100110) (450417246) (77733542) (4A21EA6)   ;(11000110101011100010111010100110) (1465584060) (-961663322) (-3-9-5-1-13-1-5-10)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(01010000110000101011001000100010) (-86952606) (1354936866) (50C2B222)   ;
;952;(01011100011111000000010000000000) (1289518352) (1551631360) (5C7C0400)    ;(01110010111101100000010010100110) (-167048698) (1928725670) (72F604A6)   ;(00011110101001101100011010101110) (-643424040) (514246318) (1EA6C6AE)   ;(00101110100001100100011000110110) (1346475770) (780551734) (2E864636)   ;(10100110000001001000011001101110) (-1029190974) (-1509652882) (-5-9-15-11-7-9-9-2)   ;(10000110100101100011011010000110) (-689893628) (-2036975994) (-7-9-6-9-12-9-7-10)   ;(01000110001101101010011001110100) (-1531960484) (1177986676) (4636A674)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;960;(11101010010011101001011000101110) (1740702574) (-363948498) (-1-5-11-1-6-9-13-2)    ;(10100110000001000000000000000000) (-1029516352) (-1509687296) (-5-9-15-120000)   ;(00000100010001101001111000101110) (421517056) (71736878) (4469E2E)   ;(10100110110011100000010000101110) (-966892074) (-1496447954) (-5-9-3-1-15-11-13-2)   ;(11110110000001001100101000001010) (-1176632766) (-167458294) (-9-15-11-3-5-15-6)   ;(10010010000001000110011000110110) (865736232) (-1845205450) (-6-13-15-11-9-9-12-10)   ;(10000110110011100001011000000100) (-671913830) (-2033314300) (-7-9-3-1-14-9-15-12)   ;(00000010000001000000000000000000) (201000000) (33816576) (2040000)   ;
;968;(11111100000001000001010010011110) (-376765542) (-66841442) (-3-15-11-14-11-6-2)    ;(11110100011101101001010000000100) (-1342265774) (-193555452) (-11-8-9-6-11-15-12)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(01010000011000100011011010000110) (-117050442) (1348613766) (50623686)   ;(11001110000101101001011001110110) (-1877297316) (-837380490) (-3-1-14-9-6-9-8-10)   ;(11100110011101000111010001110100) (1152261682) (-428575628) (-1-9-8-11-8-11-8-12)   ;(00000100000000000000000000000000) (400000000) (67108864) (4000000)   ;(01110010111101100000010010100110) (-167048698) (1928725670) (72F604A6)   ;
;976;(00011110101001101100011010101110) (-643424040) (514246318) (1EA6C6AE)    ;(00101110100001100100011000110110) (1346475770) (780551734) (2E864636)   ;(10100110011101000000000000000000) (-995516352) (-1502347264) (-5-9-8-120000)   ;(01000110100111100000010011001010) (-1500081336) (1184761034) (469E04CA)   ;(00101110101001100000111000010110) (1356439730) (782634518) (2EA60E16)   ;(10000110011101100000010001110010) (-699924672) (-2039085966) (-7-9-8-9-15-11-8-14)   ;(11110110001101100010111010010110) (-1162350552) (-164221290) (-9-12-9-13-1-6-10)   ;(01110110111001100101000011100110) (228999402) (1994805478) (76E650E6)   ;
;984;(10010110001011100001011010101110) (1278086422) (-1775364434) (-6-9-13-1-14-9-5-2)    ;(01000110011101001100011011110110) (-1512340282) (1182058230) (4674C6F6)   ;(10110110111101001100111000101110) (1044852926) (-1225470418) (-4-90-11-3-1-13-2)   ;(01110110111101100011011000101110) (232982112) (1995847214) (76F6362E)   ;(10010110011101101110011011110100) (1300236530) (-1770592524) (-6-9-8-9-1-90-12)   ;(01110110101001101111011001001110) (209122172) (1990653518) (76A6F64E)   ;(01101110110011000100110000000000) (-779404944) (1858882560) (6ECC4C00)   ;(10010010011101100110111010000110) (900140372) (-1837732218) (-6-13-8-9-9-1-7-10)   ;
;992;(00110110100101100010011000000100) (-1944511588) (915809796) (36962604)    ;(11000010101100100010001000000000) (1066577592) (-1028513280) (-3-13-4-13-13-1400)   ;(00001100100011000100110011001100) (1443046314) (210521292) (C8C4CCC)   ;(00101100101011000110110011101100) (1158099058) (749497580) (2CAC6CEC)   ;(00011100100111001000011001000110) (-847864190) (480020038) (1C9C8646)   ;(11000110001001101010011001100110) (1423679960) (-970545562) (-3-9-13-9-5-9-9-10)   ;(10100010000110101010001000000000) (-1423773352) (-1575312896) (-5-13-14-5-5-1400)   ;(00000000110010101001001001011010) (62511132) (13275738) (CA925A)   ;
;1000;(10100010000000001100001000010010) (-1430153108) (-1577008622) (-5-13-15-15-3-13-14-14)    ;(11010010110010100000000001100010) (-1220410340) (-758513566) (-2-13-3-5-15-15-9-14)   ;(00110010110010100001001000000000) (1967443704) (852103680) (32CA1200)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 1           ; 2                   ; 132               ;
; Simple Multipliers (18-bit)           ; 3           ; 1                   ; 66                ;
; Embedded Multiplier Blocks            ; 4           ; --                  ; 66                ;
; Embedded Multiplier 9-bit elements    ; 7           ; 2                   ; 132               ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 4           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                                                      ; Mode                       ; Location          ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y5_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3 ;                            ; DSPMULT_X13_Y5_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y6_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult5 ;                            ; DSPMULT_X13_Y6_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|w385w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y8_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y8_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_out8     ; Simple Multiplier (9-bit)  ; DSPOUT_X13_Y4_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult7 ;                            ; DSPMULT_X13_Y4_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+--------------------------------------------------+
; Routing Usage Summary                            ;
+-----------------------+--------------------------+
; Routing Resource Type ; Usage                    ;
+-----------------------+--------------------------+
; Block interconnects   ; 10,529 / 71,559 ( 15 % ) ;
; C16 interconnects     ; 132 / 2,597 ( 5 % )      ;
; C4 interconnects      ; 5,273 / 46,848 ( 11 % )  ;
; Direct links          ; 1,500 / 71,559 ( 2 % )   ;
; Global clocks         ; 6 / 20 ( 30 % )          ;
; Local interconnects   ; 3,123 / 24,624 ( 13 % )  ;
; R24 interconnects     ; 151 / 2,496 ( 6 % )      ;
; R4 interconnects      ; 6,549 / 62,424 ( 10 % )  ;
+-----------------------+--------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.36) ; Number of LABs  (Total = 517) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 38                            ;
; 2                                           ; 22                            ;
; 3                                           ; 10                            ;
; 4                                           ; 11                            ;
; 5                                           ; 7                             ;
; 6                                           ; 4                             ;
; 7                                           ; 6                             ;
; 8                                           ; 7                             ;
; 9                                           ; 11                            ;
; 10                                          ; 12                            ;
; 11                                          ; 16                            ;
; 12                                          ; 21                            ;
; 13                                          ; 33                            ;
; 14                                          ; 26                            ;
; 15                                          ; 49                            ;
; 16                                          ; 244                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.34) ; Number of LABs  (Total = 517) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 337                           ;
; 1 Clock                            ; 450                           ;
; 1 Clock enable                     ; 195                           ;
; 1 Sync. clear                      ; 32                            ;
; 1 Sync. load                       ; 75                            ;
; 2 Async. clears                    ; 8                             ;
; 2 Clock enables                    ; 112                           ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.21) ; Number of LABs  (Total = 517) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 19                            ;
; 2                                            ; 26                            ;
; 3                                            ; 11                            ;
; 4                                            ; 13                            ;
; 5                                            ; 5                             ;
; 6                                            ; 10                            ;
; 7                                            ; 5                             ;
; 8                                            ; 4                             ;
; 9                                            ; 4                             ;
; 10                                           ; 7                             ;
; 11                                           ; 4                             ;
; 12                                           ; 6                             ;
; 13                                           ; 6                             ;
; 14                                           ; 12                            ;
; 15                                           ; 18                            ;
; 16                                           ; 44                            ;
; 17                                           ; 20                            ;
; 18                                           ; 20                            ;
; 19                                           ; 18                            ;
; 20                                           ; 21                            ;
; 21                                           ; 27                            ;
; 22                                           ; 31                            ;
; 23                                           ; 36                            ;
; 24                                           ; 23                            ;
; 25                                           ; 23                            ;
; 26                                           ; 19                            ;
; 27                                           ; 13                            ;
; 28                                           ; 15                            ;
; 29                                           ; 12                            ;
; 30                                           ; 6                             ;
; 31                                           ; 10                            ;
; 32                                           ; 28                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.55) ; Number of LABs  (Total = 517) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 44                            ;
; 2                                               ; 31                            ;
; 3                                               ; 22                            ;
; 4                                               ; 24                            ;
; 5                                               ; 27                            ;
; 6                                               ; 38                            ;
; 7                                               ; 39                            ;
; 8                                               ; 40                            ;
; 9                                               ; 33                            ;
; 10                                              ; 36                            ;
; 11                                              ; 32                            ;
; 12                                              ; 34                            ;
; 13                                              ; 23                            ;
; 14                                              ; 18                            ;
; 15                                              ; 24                            ;
; 16                                              ; 41                            ;
; 17                                              ; 3                             ;
; 18                                              ; 0                             ;
; 19                                              ; 2                             ;
; 20                                              ; 1                             ;
; 21                                              ; 0                             ;
; 22                                              ; 1                             ;
; 23                                              ; 1                             ;
; 24                                              ; 1                             ;
; 25                                              ; 0                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 0                             ;
; 31                                              ; 0                             ;
; 32                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 18.74) ; Number of LABs  (Total = 517) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 5                             ;
; 3                                            ; 13                            ;
; 4                                            ; 25                            ;
; 5                                            ; 9                             ;
; 6                                            ; 8                             ;
; 7                                            ; 22                            ;
; 8                                            ; 10                            ;
; 9                                            ; 13                            ;
; 10                                           ; 12                            ;
; 11                                           ; 7                             ;
; 12                                           ; 11                            ;
; 13                                           ; 20                            ;
; 14                                           ; 17                            ;
; 15                                           ; 13                            ;
; 16                                           ; 14                            ;
; 17                                           ; 32                            ;
; 18                                           ; 30                            ;
; 19                                           ; 17                            ;
; 20                                           ; 35                            ;
; 21                                           ; 19                            ;
; 22                                           ; 12                            ;
; 23                                           ; 19                            ;
; 24                                           ; 13                            ;
; 25                                           ; 19                            ;
; 26                                           ; 14                            ;
; 27                                           ; 8                             ;
; 28                                           ; 11                            ;
; 29                                           ; 13                            ;
; 30                                           ; 8                             ;
; 31                                           ; 8                             ;
; 32                                           ; 7                             ;
; 33                                           ; 10                            ;
; 34                                           ; 9                             ;
; 35                                           ; 6                             ;
; 36                                           ; 9                             ;
; 37                                           ; 13                            ;
; 38                                           ; 6                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 16    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 14    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000002    ; IO_000001    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000047    ; IO_000046    ; IO_000045    ; IO_000027    ; IO_000026    ; IO_000024    ; IO_000023    ; IO_000022    ; IO_000021    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Total Pass         ; 37           ; 64           ; 64           ; 0            ; 0            ; 69        ; 64           ; 0            ; 0            ; 0            ; 0            ; 0            ; 61           ; 1            ; 0            ; 0            ; 0            ; 37           ; 1            ; 60           ; 37           ; 0            ; 0            ; 1            ; 60           ; 69        ; 69        ; 69        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 32           ; 5            ; 5            ; 69           ; 69           ; 0         ; 5            ; 69           ; 69           ; 69           ; 69           ; 69           ; 8            ; 68           ; 69           ; 69           ; 69           ; 32           ; 68           ; 9            ; 32           ; 69           ; 69           ; 68           ; 9            ; 0         ; 0         ; 0         ; 69           ; 69           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; TDO_o              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CLK          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CKE          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CS_N         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_RAS_N        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CAS_N        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_WE_N         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQML         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQMU         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[0]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[1]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[2]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[3]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[4]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[5]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[6]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[7]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[8]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[9]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[10]     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[11]     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[12]     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_BA_0         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_BA_1         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; UART0_TXD          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; PWM[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; PWM[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; PWM[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; PWM[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_o[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_o[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_o[2]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[13]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[14]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[15]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; TCK_i              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; nTRST_i            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; TDI_i              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; TMS_i              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_i[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_i[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_i[8]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_i[9]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_i[11]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_i[6]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_i[10]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_i[12]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_i[3]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_i[7]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_i[5]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_i[2]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_i[4]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; UART0_RXD          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                       ; Destination Register                                                                                                                                                                                                                                                    ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                                                                  ; wb_av_master:inst_wb_av_master|av_readdata[1]                                                                                                                                                                                                                           ; 0.015             ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                                                                 ; wb_av_master:inst_wb_av_master|av_readdata[12]                                                                                                                                                                                                                          ; 0.015             ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                                                                 ; wb_av_master:inst_wb_av_master|av_readdata[13]                                                                                                                                                                                                                          ; 0.015             ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                                                                  ; wb_av_master:inst_wb_av_master|av_readdata[6]                                                                                                                                                                                                                           ; 0.015             ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                                                                 ; wb_av_master:inst_wb_av_master|av_readdata[15]                                                                                                                                                                                                                          ; 0.015             ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                                                                 ; wb_av_master:inst_wb_av_master|av_readdata[10]                                                                                                                                                                                                                          ; 0.015             ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                                                                  ; wb_av_master:inst_wb_av_master|av_readdata[9]                                                                                                                                                                                                                           ; 0.015             ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                                                                  ; wb_av_master:inst_wb_av_master|av_readdata[8]                                                                                                                                                                                                                           ; 0.015             ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                                                                  ; wb_av_master:inst_wb_av_master|av_readdata[0]                                                                                                                                                                                                                           ; 0.015             ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                                                                  ; wb_av_master:inst_wb_av_master|av_readdata[3]                                                                                                                                                                                                                           ; 0.015             ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                                                                 ; wb_av_master:inst_wb_av_master|av_readdata[14]                                                                                                                                                                                                                          ; 0.015             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|multiplier.res_class[0]                                                         ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.class[0]    ; 0.015             ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][19]                                                                                                                                            ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][19]                                                                                                                                              ; 0.015             ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][85]                                                                                                                                            ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                              ; 0.015             ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][60]                                                                                                                                            ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                              ; 0.015             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|sreg.lower[18] ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.res_man[18] ; 0.015             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|sreg.lower[11] ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst|ctrl.res_man[11] ; 0.015             ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][84]                                                                                                                                            ; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                              ; 0.014             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|addsub.latency[2]                                                               ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|addsub.latency[3]                                                                 ; 0.014             ;
; qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[13]                                                                                                                              ; qsys_core:inst_qsys|qsys_core_sdram:sdram|qsys_core_sdram_input_efifo_module:the_qsys_core_sdram_input_efifo_module|entry_1[30]                                                                                                                                         ; 0.012             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|sreg.mant[17]                ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst|sreg.mant[16]                  ; 0.012             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[13]                                                                                      ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst|shifter.sreg[12]                                                                                        ; 0.012             ;
; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|fpu_operands.rs1[31]                                                            ; neorv32_top:neorv32_top_inst|neorv32_cpu:\core_complex:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_fpu:\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst|addsub.res_sign                                                                   ; 0.012             ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|ctrl.baud[7]                                                                                                                                                          ; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.baudcnt[7]                                                                                                                                                    ; 0.012             ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|ctrl.baud[6]                                                                                                                                                          ; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.baudcnt[6]                                                                                                                                                    ; 0.012             ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|ctrl.baud[5]                                                                                                                                                          ; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.baudcnt[5]                                                                                                                                                    ; 0.012             ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|ctrl.baud[4]                                                                                                                                                          ; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.baudcnt[4]                                                                                                                                                    ; 0.012             ;
; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|ctrl.baud[3]                                                                                                                                                          ; neorv32_top:neorv32_top_inst|neorv32_uart:\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst|tx_engine.baudcnt[3]                                                                                                                                                    ; 0.012             ;
; neorv32_top:neorv32_top_inst|neorv32_wishbone:\memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst|ctrl.sel[3]                                                                                                                                             ; wb_av_master:inst_wb_av_master|av_byteenable[3]                                                                                                                                                                                                                         ; 0.010             ;
; neorv32_top:neorv32_top_inst|neorv32_wishbone:\memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst|ctrl.sel[2]                                                                                                                                             ; wb_av_master:inst_wb_av_master|av_byteenable[2]                                                                                                                                                                                                                         ; 0.010             ;
; neorv32_top:neorv32_top_inst|neorv32_wishbone:\memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst|ctrl.sel[1]                                                                                                                                             ; wb_av_master:inst_wb_av_master|av_byteenable[1]                                                                                                                                                                                                                         ; 0.010             ;
; neorv32_top:neorv32_top_inst|neorv32_wishbone:\memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst|ctrl.sel[0]                                                                                                                                             ; wb_av_master:inst_wb_av_master|av_byteenable[0]                                                                                                                                                                                                                         ; 0.010             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 32 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE22F17C6 for design "de0n-neorv32-sdram-qsys"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: /home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/pll_sys_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[0] port File: /home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/pll_sys_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -54 degrees (-1500 ps) for pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[1] port File: /home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/pll_sys_altpll.v Line: 51
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 5 pins of 69 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332104): Reading SDC File: 'de0n-neorv32-sdram-qsys.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst_pll_sys|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]} {inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst_pll_sys|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -54.00 -duty_cycle 50.00 -name {inst_pll_sys|altpll_component|auto_generated|pll1|clk[1]} {inst_pll_sys|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000     CLOCK_50
    Info (332111):   10.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   10.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[1]
Info (176353): Automatically promoted node pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_4) File: /home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/pll_sys_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_4) File: /home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/pll_sys_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node neorv32_top:neorv32_top_inst|rstn_sys  File: /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd Line: 274
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node neorv32_top:neorv32_top_inst|rstn_ext  File: /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd Line: 274
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node reset_s3  File: /home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd Line: 537
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node qsys_core:inst_qsys|qsys_core_sdram:sdram|active_cs_n~0 File: /home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_sdram.v Line: 210
        Info (176357): Destination node qsys_core:inst_qsys|qsys_core_sdram:sdram|active_rnw~2 File: /home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_sdram.v Line: 213
        Info (176357): Destination node wb_av_master:inst_wb_av_master|av_byteenable[1]~1 File: /home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/wb_av_master/wb_av_master.vhd Line: 125
        Info (176357): Destination node qsys_core:inst_qsys|qsys_core_sdram:sdram|i_refs[2] File: /home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_sdram.v Line: 354
        Info (176357): Destination node qsys_core:inst_qsys|qsys_core_sdram:sdram|i_refs[1] File: /home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_sdram.v Line: 354
        Info (176357): Destination node qsys_core:inst_qsys|qsys_core_sdram:sdram|i_refs[0] File: /home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_sdram.v Line: 354
        Info (176357): Destination node wb_av_master:inst_wb_av_master|wait_cnt[5]~8 File: /home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/wb_av_master/wb_av_master.vhd Line: 125
        Info (176357): Destination node wb_av_master:inst_wb_av_master|av_readdata[1]~0 File: /home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/wb_av_master/wb_av_master.vhd Line: 125
Info (176353): Automatically promoted node reset~0  File: /home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd Line: 457
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 72 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 70 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 5 (unused VREF, 2.5V VCCIO, 4 input, 1 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  6 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  3 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  1 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  17 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  15 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  11 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  8 pins available
Warning (15064): PLL "pll_sys:inst_pll_sys|altpll:altpll_component|pll_sys_altpll:auto_generated|pll1" output port clk[1] feeds output pin "SDRAM_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: /home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/pll_sys_altpll.v Line: 51
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "TWI_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TWI_SCL_O" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TWI_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TWI_SDA_O" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:09
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 9% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:05
Info (11888): Total time spent on timing analysis during the Fitter is 3.28 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file /home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/output_files/de0n-neorv32-sdram-qsys.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 1079 megabytes
    Info: Processing ended: Mon Sep  2 15:36:11 2024
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:47


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/output_files/de0n-neorv32-sdram-qsys.fit.smsg.


