Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jun 21 23:31:38 2024
| Host         : LAPTOP-RKHD1SMH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file counter_top_control_sets_placed.rpt
| Design       : counter_top
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------------------------+-----------------------------------------+------------------+----------------+
|         Clock Signal         |          Enable Signal          |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+------------------------------+---------------------------------+-----------------------------------------+------------------+----------------+
|  counter_0/conuter_1HZ_0/CLK |                                 |                                         |                2 |              2 |
|  clk_IBUF_BUFG               |                                 | smg_drive_0/sel0__0[1]                  |                2 |              4 |
|  clk_IBUF_BUFG               |                                 | smg_drive_0/seg_sel[5]_i_1_n_0          |                2 |              4 |
|  counter_0/conuter_1HZ_0/CLK | counter_0/i                     | counter_0/i[5]_i_1_n_0                  |                2 |              5 |
|  counter_0/conuter_1HZ_0/CLK | counter_0/minute_cnt[5]_i_2_n_0 | counter_0/minute_cnt[5]_i_1_n_0         |                2 |              5 |
|  counter_0/conuter_1HZ_0/CLK | counter_0/p_0_in                | counter_0/second_cnt[5]_i_1_n_0         |                2 |              6 |
|  clk_IBUF_BUFG               |                                 | counter_0/conuter_1HZ_0/cnt[26]_i_1_n_0 |                7 |             26 |
|  clk_IBUF_BUFG               |                                 |                                         |               10 |             27 |
+------------------------------+---------------------------------+-----------------------------------------+------------------+----------------+


