=== ORDeC Sine Wave Testbench Demo ===

1. Creating sine wave testbench...
   âœ“ Testbench created

2. Generating SPICE netlist...
   Generated netlist:
     .title sinewavedemo_frequency_1k_amplitude_1__offset_0_
     .option savecurrents
     vsine_source input_node gnd SIN(0.0e0 1.0e0 1.0e3 0.0e0 0.0e0)
     rload input_node gnd r=1.0e3
     vgnd_inst gnd 0 dc 0
     .end

   Netlist validation:
     âœ“ Sine voltage source
     âœ“ Sine source instance
     âœ“ Load resistor
     âœ“ 1kHz frequency

3. Detecting terminal capabilities...
   âœ— SIXEL support: False
   âœ— X11 support: False
   âœ“ ASCII support: True

4. Demonstrating waveform display...
   Generated demo sine wave data:
   - Frequency: 1000 Hz
   - Time points: 100
   - Time range: 0.000 to 0.002 s
   - Voltage range: -0.998 to 0.998 V

   ASCII Art Plot:
                            1kHz Sine Wave                            
|                                          *                          
|     ******                             *****                        
|   **     **                          **     **                      
|  **        *                        **        *                     
| *           *                      *           *                    
| *            *                    *             *                   
|*              *                   *             *                   
|               **                **               *                  
|                 *               *                 *                *
|                 *              *                   *              * 
|                  *            *                     *            *  
|                   *           *                      *          *   
|                   **        **                       **        **   
|                     *      *                           *      *     
+---------------------------------------------------------------------
Time: 0.00e+00 to 1.98e-03 s
Voltage: -0.998 to 0.998 V

5. Summary:
   âœ“ SinusoidalVoltageSource with proper parameters implemented
   âœ“ SPICE netlist generation working
   âœ“ Terminal capability detection working
   âœ“ ASCII art plotting working
   âœ“ Framework ready for transient simulation

Demo completed successfully! ðŸŽ‰
