$date
	Mon Sep 02 03:48:16 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_fullAdder $end
$var wire 1 ! Cout $end
$var wire 1 " sum $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Cin $end
$scope module FA $end
$var wire 1 & A $end
$var wire 1 ' B $end
$var wire 1 ( Cin $end
$var wire 1 ! Cout $end
$var wire 1 ) carry1 $end
$var wire 1 * carry2 $end
$var wire 1 " sum $end
$var wire 1 + sum1 $end
$scope module HA1 $end
$var wire 1 & A $end
$var wire 1 ' B $end
$var wire 1 ) C1 $end
$var wire 1 + S $end
$upscope $end
$scope module HA2 $end
$var wire 1 + A $end
$var wire 1 ( B $end
$var wire 1 * C1 $end
$var wire 1 " S $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1"
1%
1(
#20
1+
0%
0(
1$
1'
#30
1!
0"
1*
1%
1(
#40
0!
1"
0*
0%
0(
0$
0'
1#
1&
#50
1!
0"
1*
1%
1(
#60
0*
0+
1)
0%
0(
1$
1'
#70
1"
1%
1(
#80
