/* SPDX-License-Identifier: GPL-2.0 */
/* Copyright 2025 Hewlett Packard Enterprise Development LP */

#ifndef _SL_CORE_HW_SERDES_ADDRS_H_
#define _SL_CORE_HW_SERDES_ADDRS_H_

enum {
	SERDES_DIG_COM_B_LANE_ADDR_0,
	SERDES_MICRO_B_COM_RMI_MICRO_SDK_STATUS0,
	SERDES_DIG_COM_REVID0,
	SERDES_DIG_COM_REVID1,
	SERDES_DIG_COM_REVID2,
	SERDES_HW_VERSION,
	SERDES_MICRO_E_COM_MICRO_CORE_CLOCK_CONTROL0,
	SERDES_MICRO_E_COM_MICRO_CORE_RESET_CONTROL0,
	SERDES_MICRO_C_COM_RAM_CONTROL0,
	SERDES_MICRO_A_COM_CLOCK_CONTROL0,
	SERDES_MICRO_A_COM_RESET_CONTROL0,
	SERDES_MICRO_A_COM_AHB_CONTROL0,
	SERDES_MICRO_A_COM_AHB_STATUS0,
	SERDES_MICRO_B_COM_RMI_RAM_CR_CRCCONTROL0,
	SERDES_MICRO_B_COM_RMI_RAM_CR_CRCSTATUS0,
	SERDES_MICRO_A_COM_PRAMIF_CONTROL0,
	SERDES_MICRO_A_COM_PRAMIF_AHB_WRADDR_LSW,
	SERDES_MICRO_A_COM_PRAMIF_AHB_WRADDR_MSW,
	SERDES_MICRO_D_COM_RMI_MICRO_CONTROL0,
	SERDES_MICRO_C_COM_RAM_CONTROL2,
	SERDES_COMMON_CLOCK,
	SERDES_MDIO_MMDSEL_AER_COM_MDIO_BRCST_PORT_ADDR,
	SERDES_RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL,
	SERDES_CORE_PLL_COM_TOP_USER_CONTROL,
	SERDES_DIG_COM_RESET_CONTROL_PMD,
	SERDES_CORE_PLL_COM_RESET_CONTROL_PLL_DP,
	SERDES_PLL_RESET2,
	SERDES_AMS_PLL_COM_PLL_CONTROL_10,
	SERDES_AMS_PLL_COM_PLL_CONTROL_11,
	SERDES_AMS_PLL_COM_PLL_CONTROL_12,
	SERDES_PLL_CAL_COM_STS_0,
	SERDES_TXCOM_CKRST_CTRL_TXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL,
	SERDES_TXCOM_CKRST_CTRL_TXCOM_LN_S_RSTB_CONTROL,
	SERDES_RXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL,
	SERDES_RXCOM_CKRST_CTRL_RXCOM_LN_S_RSTB_CONTROL,
	SERDES_PLL_COM_PLL_CONTROL_2,
	SERDES_PLL_COM_PLL_CONTROL_1,
	SERDES_PLL_COM_PLL_CONTROL_4,
	SERDES_PLL_POWER_DOWN,
	SERDES_PLL_COM_B_PLL_CTRL_0,
	SERDES_PLL_COM_B_PLL_CTRL_2,
	SERDES_PLL_COM_B_PLL_CTRL_1,
	SERDES_PLL_CONTROL,
	SERDES_PLL_COM_PLL_CONTROL_3,
	SERDES_PLL_COM_B_PLL_CTRL_3,
	SERDES_PLL_SELECT,
	SERDES_PLL_FW_API_DATA0,
	SERDES_TX_FED_TXFIR_TAP_CONTROL0,
	SERDES_TX_FED_TXFIR_TAP_CONTROL1,
	SERDES_TX_FED_TXFIR_TAP_CONTROL2,
	SERDES_TX_FED_TXFIR_TAP_CONTROL3,
	SERDES_TX_FED_TXFIR_TAP_CONTROL4,
	SERDES_TX_FED_TXFIR_TAP_CONTROL5,
	SERDES_CDR_CONTROL_0,
	SERDES_FW_API_DATA0,
	SERDES_AMS_TX_TXCONTROL_3,
	SERDES_TX_PI_TXPICONTROL_5,
	SERDES_TX_PI_TXPICONTROL_0,
	SERDES_RX_MISC_CONFIG,
	SERDES_TLB_TX_TLB_TX_PAM4_CONFIG_0,
	SERDES_RX_CKRST_CTRL_RX_CLOCK_N_RESET_DEBUG_CONTROL,
	SERDES_RX_CKRST_CTRL_RX_LANE_CLK_RESET_N_POWERDOWN_CONTROL,
	SERDES_LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL,
	SERDES_LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS,
	SERDES_TLB_RX_DIG_LPBK_CONFIG,
	SERDES_TX_CKRST_CTRL_TX_CLOCK_N_RESET_DEBUG_CONTROL,
	SERDES_TX_CKRST_CTRL_TX_LANE_CLK_RESET_N_POWERDOWN_CONTROL,
	SERDES_TX_FED_TXFIR_MISC_CONTROL0,
	SERDES_TLB_TX_TXMISC_CONFIG,
	SERDES_TLB_TX_RMT_LPBK_CONFIG,
	SERDES_TLB_TX_PRBS_GEN_CONFIG,
	SERDES_TLB_TX_PATT_GEN_CONFIG,
	SERDES_TLB_RX_PRBS_CHK_CONFIG,
	SERDES_MICRO_A_COM_AHB_RDADDR_MSW,
	SERDES_MICRO_A_COM_AHB_RDADDR_LSW,
	SERDES_MICRO_A_COM_AHB_RDDATA_LSW,
};

#endif /* _SL_CORE_HW_SERDES_ADDRS_H_ */
