// Seed: 2202819935
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6, id_7;
  wire id_8;
  assign module_1.id_7 = 0;
endmodule
program module_1 (
    inout logic id_0,
    input tri   id_1,
    input uwire id_2,
    input uwire id_3,
    input wor   id_4,
    input wor   id_5,
    input uwire id_6,
    input uwire id_7,
    input wand  id_8,
    input logic id_9
);
  initial id_0 <= 1;
  wire id_11;
  assign id_0 = id_9;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
