Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: UART.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "UART.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "UART"
Output Format                      : NGC
Target Device                      : xc3s1500-5-fg320

---- Source Options
Top Module Name                    : UART
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/REG_PP_8_BIT.vhd" in Library work.
Architecture rtl of Entity reg_pp_8_bit is up to date.
Compiling vhdl file "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/REG_SP_8_BIT.vhd" in Library work.
Architecture rtl of Entity reg_sp_8_bit is up to date.
Compiling vhdl file "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/CLK_DELAYER_4.vhd" in Library work.
Architecture rtl of Entity clk_delayer_4 is up to date.
Compiling vhdl file "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/COUNTER_MOD_2_N.vhd" in Library work.
Architecture rtl of Entity counter_mod_2_n is up to date.
Compiling vhdl file "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/REG_PS_9_BIT.vhd" in Library work.
Architecture rtl of Entity reg_ps_9_bit is up to date.
Compiling vhdl file "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/BAUD_GEN.vhd" in Library work.
Architecture rtl of Entity baud_gen is up to date.
Compiling vhdl file "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/SERIALIZER.vhd" in Library work.
Architecture rtl of Entity serializer is up to date.
Compiling vhdl file "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/DESERIALIZER.vhd" in Library work.
Entity <deserializer> compiled.
Entity <deserializer> (Architecture <struct>) compiled.
Compiling vhdl file "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/UART.vhd" in Library work.
Architecture struct of Entity uart is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <UART> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <BAUD_GEN> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <SERIALIZER> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <DESERIALIZER> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <COUNTER_MOD_2_N> in library <work> (architecture <rtl>) with generics.
	N = 3

Analyzing hierarchy for entity <REG_PS_9_BIT> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <COUNTER_MOD_2_N> in library <work> (architecture <rtl>) with generics.
	N = 4

Analyzing hierarchy for entity <REG_PP_8_BIT> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <REG_SP_8_BIT> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <CLK_DELAYER_4> in library <work> (architecture <rtl>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <UART> in library <work> (Architecture <struct>).
Entity <UART> analyzed. Unit <UART> generated.

Analyzing Entity <BAUD_GEN> in library <work> (Architecture <rtl>).
WARNING:Xst:819 - "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/BAUD_GEN.vhd" line 47: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <SEL_B>
Entity <BAUD_GEN> analyzed. Unit <BAUD_GEN> generated.

Analyzing generic Entity <COUNTER_MOD_2_N.1> in library <work> (Architecture <rtl>).
	N = 3
Entity <COUNTER_MOD_2_N.1> analyzed. Unit <COUNTER_MOD_2_N.1> generated.

Analyzing Entity <SERIALIZER> in library <work> (Architecture <rtl>).
Entity <SERIALIZER> analyzed. Unit <SERIALIZER> generated.

Analyzing Entity <REG_PS_9_BIT> in library <work> (Architecture <rtl>).
WARNING:Xst:819 - "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/REG_PS_9_BIT.vhd" line 16: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <LOAD>, <Z>
Entity <REG_PS_9_BIT> analyzed. Unit <REG_PS_9_BIT> generated.

Analyzing generic Entity <COUNTER_MOD_2_N.2> in library <work> (Architecture <rtl>).
	N = 4
Entity <COUNTER_MOD_2_N.2> analyzed. Unit <COUNTER_MOD_2_N.2> generated.

Analyzing Entity <DESERIALIZER> in library <work> (Architecture <struct>).
WARNING:Xst:819 - "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/DESERIALIZER.vhd" line 111: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <T_READY>
Entity <DESERIALIZER> analyzed. Unit <DESERIALIZER> generated.

Analyzing Entity <REG_PP_8_BIT> in library <work> (Architecture <rtl>).
Entity <REG_PP_8_BIT> analyzed. Unit <REG_PP_8_BIT> generated.

Analyzing Entity <REG_SP_8_BIT> in library <work> (Architecture <rtl>).
WARNING:Xst:819 - "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/REG_SP_8_BIT.vhd" line 14: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <T>
Entity <REG_SP_8_BIT> analyzed. Unit <REG_SP_8_BIT> generated.

Analyzing Entity <CLK_DELAYER_4> in library <work> (Architecture <rtl>).
Entity <CLK_DELAYER_4> analyzed. Unit <CLK_DELAYER_4> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <COUNTER_MOD_2_N_1>.
    Related source file is "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/COUNTER_MOD_2_N.vhd".
    Found 3-bit up counter for signal <TY>.
    Summary:
	inferred   1 Counter(s).
Unit <COUNTER_MOD_2_N_1> synthesized.


Synthesizing Unit <REG_PS_9_BIT>.
    Related source file is "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/REG_PS_9_BIT.vhd".
    Found 9-bit register for signal <Z>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <REG_PS_9_BIT> synthesized.


Synthesizing Unit <COUNTER_MOD_2_N_2>.
    Related source file is "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/COUNTER_MOD_2_N.vhd".
    Found 4-bit up counter for signal <TY>.
    Summary:
	inferred   1 Counter(s).
Unit <COUNTER_MOD_2_N_2> synthesized.


Synthesizing Unit <REG_PP_8_BIT>.
    Related source file is "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/REG_PP_8_BIT.vhd".
    Found 8-bit register for signal <Y>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <REG_PP_8_BIT> synthesized.


Synthesizing Unit <REG_SP_8_BIT>.
    Related source file is "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/REG_SP_8_BIT.vhd".
    Found 8-bit register for signal <T>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <REG_SP_8_BIT> synthesized.


Synthesizing Unit <CLK_DELAYER_4>.
    Related source file is "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/CLK_DELAYER_4.vhd".
    Found 1-bit register for signal <Y>.
    Found 4-bit register for signal <T>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <CLK_DELAYER_4> synthesized.


Synthesizing Unit <BAUD_GEN>.
    Related source file is "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/BAUD_GEN.vhd".
WARNING:Xst:646 - Signal <C_OUT<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:2110 - Clock of register <CLK_SEL> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <CLK_SEL> seems to be also used in the data or control logic of that element.
    Found 8x20-bit ROM for signal <ADD>.
    Found 1-bit register for signal <CLK_SEL>.
    Found 20-bit register for signal <T>.
    Found 20-bit adder for signal <T$addsub0000> created at line 54.
    Summary:
	inferred   1 ROM(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <BAUD_GEN> synthesized.


Synthesizing Unit <SERIALIZER>.
    Related source file is "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/SERIALIZER.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <RD>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit register for signal <r0_input>.
    Found 1-bit register for signal <r1_input>.
    Found 1-bit register for signal <T_LOAD>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <SERIALIZER> synthesized.


Synthesizing Unit <DESERIALIZER>.
    Related source file is "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/DESERIALIZER.vhd".
WARNING:Xst:646 - Signal <OUT_C8<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 1-bit latch for signal <RD>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <DESERIALIZER> synthesized.


Synthesizing Unit <UART>.
    Related source file is "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/UART.vhd".
WARNING:Xst:1780 - Signal <LOAD_SER> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <UART> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 8x20-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 20-bit adder                                          : 1
# Counters                                             : 4
 3-bit up counter                                      : 2
 4-bit up counter                                      : 2
# Registers                                            : 28
 1-bit register                                        : 26
 20-bit register                                       : 1
 8-bit register                                        : 1
# Latches                                              : 2
 1-bit latch                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 8x20-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 20-bit adder                                          : 1
# Counters                                             : 4
 3-bit up counter                                      : 2
 4-bit up counter                                      : 2
# Registers                                            : 54
 Flip-Flops                                            : 54
# Latches                                              : 2
 1-bit latch                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <T_0> has a constant value of 0 in block <BAUD_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_1> has a constant value of 0 in block <BAUD_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_2> has a constant value of 0 in block <BAUD_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_3> has a constant value of 0 in block <BAUD_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_4> has a constant value of 0 in block <BAUD_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_5> has a constant value of 0 in block <BAUD_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_6> has a constant value of 0 in block <BAUD_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_7> has a constant value of 0 in block <BAUD_GEN>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <UART> ...

Optimizing unit <REG_PS_9_BIT> ...

Optimizing unit <REG_PP_8_BIT> ...

Optimizing unit <REG_SP_8_BIT> ...

Optimizing unit <BAUD_GEN> ...

Optimizing unit <SERIALIZER> ...

Optimizing unit <DESERIALIZER> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block UART, actual ratio is 0.
Latch DES/RD has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

Processing Unit <UART> :
	Found 5-bit shift register for signal <DES/U3/Y>.
Unit <UART> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 55
 Flip-Flops                                            : 55
# Shift Registers                                      : 1
 5-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : UART.ngr
Top Level Output File Name         : UART
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 31

Cell Usage :
# BELS                             : 97
#      GND                         : 1
#      INV                         : 9
#      LUT2                        : 10
#      LUT3                        : 15
#      LUT4                        : 33
#      LUT4_D                      : 3
#      MUXCY                       : 11
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 12
# FlipFlops/Latches                : 64
#      FD                          : 3
#      FDC                         : 35
#      FDCPE                       : 1
#      FDE                         : 12
#      FDP                         : 9
#      FDR                         : 1
#      LDPE                        : 3
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 31
#      IBUF                        : 17
#      OBUF                        : 14
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1500fg320-5 

 Number of Slices:                       42  out of  13312     0%  
 Number of Slice Flip Flops:             55  out of  26624     0%  
 Number of 4 input LUTs:                 71  out of  26624     0%  
    Number used as logic:                70
    Number used as Shift registers:       1
 Number of IOs:                          31
 Number of bonded IOBs:                  31  out of    221    14%  
    IOB Flip Flops:                       9
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
BG/CLK_SEL                         | NONE(BG/U1/TY_2)       | 13    |
CLK                                | IBUF+BUFG              | 13    |
BG/U1/TY_2                         | NONE(SER/REG_PS/Z_2)   | 16    |
SER/T_RESET(SER/T_RESET1:O)        | NONE(*)(SER/RD)        | 1     |
DES/U4/TY_2                        | NONE(DES/U2/T_0)       | 12    |
DES/T_END(DES/T_END1:O)            | NONE(*)(DES/U1/Y_0)    | 8     |
DES/T_START(DES/T_START1:O)        | NONE(*)(DES/RD)        | 2     |
-----------------------------------+------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------+------------------------+-------+
Control Signal                           | Buffer(FF name)        | Load  |
-----------------------------------------+------------------------+-------+
RESET                                    | IBUF                   | 33    |
DES/T_START(DES/T_START1:O)              | NONE(DES/U4/TY_0)      | 7     |
SER/T_LOAD(SER/T_LOAD:Q)                 | NONE(SER/COUNT/TY_0)   | 4     |
DES/RD_or0000(DES/RD_or00001:O)          | NONE(DES/RD)           | 2     |
BG/CLK_SEL_and0000(BG/CLK_SEL_and00001:O)| NONE(BG/CLK_SEL)       | 1     |
BG/CLK_SEL_or0000(BG/CLK_SEL_or0000_f5:O)| NONE(BG/CLK_SEL)       | 1     |
SER/RD_or0000(SER/RD_or0000:O)           | NONE(SER/RD)           | 1     |
-----------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.044ns (Maximum Frequency: 198.244MHz)
   Minimum input arrival time before clock: 5.634ns
   Maximum output required time after clock: 7.875ns
   Maximum combinational path delay: 7.465ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'BG/CLK_SEL'
  Clock period: 2.956ns (frequency: 338.295MHz)
  Total number of paths / destination ports: 18 / 11
-------------------------------------------------------------------------
Delay:               2.956ns (Levels of Logic = 0)
  Source:            DES/U3/Mshreg_Y (FF)
  Destination:       DES/U3/Y1 (FF)
  Source Clock:      BG/CLK_SEL rising
  Destination Clock: BG/CLK_SEL rising

  Data Path: DES/U3/Mshreg_Y to DES/U3/Y1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16:CLK->Q          1   2.780   0.000  DES/U3/Mshreg_Y (DES/U3/Mshreg_Y)
     FD:D                      0.176          DES/U3/Y1
    ----------------------------------------
    Total                      2.956ns (2.956ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.044ns (frequency: 198.244MHz)
  Total number of paths / destination ports: 301 / 14
-------------------------------------------------------------------------
Delay:               5.044ns (Levels of Logic = 14)
  Source:            BG/T_8 (FF)
  Destination:       BG/T_19 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: BG/T_8 to BG/T_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.626   0.804  BG/T_8 (BG/T_8)
     LUT3:I2->O            1   0.479   0.000  BG/Madd_T_addsub0000_lut<8> (BG/Madd_T_addsub0000_lut<8>)
     MUXCY:S->O            1   0.435   0.000  BG/Madd_T_addsub0000_cy<8> (BG/Madd_T_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  BG/Madd_T_addsub0000_cy<9> (BG/Madd_T_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  BG/Madd_T_addsub0000_cy<10> (BG/Madd_T_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  BG/Madd_T_addsub0000_cy<11> (BG/Madd_T_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  BG/Madd_T_addsub0000_cy<12> (BG/Madd_T_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  BG/Madd_T_addsub0000_cy<13> (BG/Madd_T_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  BG/Madd_T_addsub0000_cy<14> (BG/Madd_T_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  BG/Madd_T_addsub0000_cy<15> (BG/Madd_T_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  BG/Madd_T_addsub0000_cy<16> (BG/Madd_T_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  BG/Madd_T_addsub0000_cy<17> (BG/Madd_T_addsub0000_cy<17>)
     MUXCY:CI->O           0   0.056   0.000  BG/Madd_T_addsub0000_cy<18> (BG/Madd_T_addsub0000_cy<18>)
     XORCY:CI->O           1   0.786   0.704  BG/Madd_T_addsub0000_xor<19> (BG/T_addsub0000<19>)
     LUT4:I3->O            1   0.479   0.000  BG/T_mux0001<0>1 (BG/T_mux0001<0>)
     FDE:D                     0.176          BG/T_19
    ----------------------------------------
    Total                      5.044ns (3.536ns logic, 1.508ns route)
                                       (70.1% logic, 29.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'BG/U1/TY_2'
  Clock period: 2.814ns (frequency: 355.315MHz)
  Total number of paths / destination ports: 29 / 15
-------------------------------------------------------------------------
Delay:               2.814ns (Levels of Logic = 1)
  Source:            SER/COUNT/TY_0 (FF)
  Destination:       SER/COUNT/TY_0 (FF)
  Source Clock:      BG/U1/TY_2 rising
  Destination Clock: BG/U1/TY_2 rising

  Data Path: SER/COUNT/TY_0 to SER/COUNT/TY_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.626   0.853  SER/COUNT/TY_0 (SER/COUNT/TY_0)
     INV:I->O              1   0.479   0.681  SER/COUNT/Mcount_TY_xor<0>11_INV_0 (SER/Result<0>)
     FDC:D                     0.176          SER/COUNT/TY_0
    ----------------------------------------
    Total                      2.814ns (1.281ns logic, 1.533ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SER/T_RESET'
  Clock period: 3.067ns (frequency: 326.073MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.067ns (Levels of Logic = 1)
  Source:            SER/RD (LATCH)
  Destination:       SER/RD (LATCH)
  Source Clock:      SER/T_RESET falling
  Destination Clock: SER/T_RESET falling

  Data Path: SER/RD to SER/RD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDPE:G->Q             3   0.551   0.771  SER/RD (SER/RD)
     MUXF5:S->O            1   0.540   0.681  SER/RD_0_not0000_f5 (SER/RD_0_not0000)
     LDPE:GE                   0.524          SER/RD
    ----------------------------------------
    Total                      3.067ns (1.615ns logic, 1.452ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DES/U4/TY_2'
  Clock period: 2.814ns (frequency: 355.315MHz)
  Total number of paths / destination ports: 17 / 11
-------------------------------------------------------------------------
Delay:               2.814ns (Levels of Logic = 1)
  Source:            DES/U5/TY_0 (FF)
  Destination:       DES/U5/TY_0 (FF)
  Source Clock:      DES/U4/TY_2 falling
  Destination Clock: DES/U4/TY_2 falling

  Data Path: DES/U5/TY_0 to DES/U5/TY_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.626   0.853  DES/U5/TY_0 (DES/U5/TY_0)
     INV:I->O              1   0.479   0.681  DES/U5/Mcount_TY_xor<0>11_INV_0 (DES/Result<0>1)
     FDC:D                     0.176          DES/U5/TY_0
    ----------------------------------------
    Total                      2.814ns (1.281ns logic, 1.533ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 270 / 24
-------------------------------------------------------------------------
Offset:              5.634ns (Levels of Logic = 15)
  Source:            SEL<2> (PAD)
  Destination:       BG/T_19 (FF)
  Destination Clock: CLK rising

  Data Path: SEL<2> to BG/T_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   0.715   1.305  SEL_2_IBUF (SEL_2_IBUF)
     LUT3:I0->O            1   0.479   0.000  BG/Madd_T_addsub0000_lut<8> (BG/Madd_T_addsub0000_lut<8>)
     MUXCY:S->O            1   0.435   0.000  BG/Madd_T_addsub0000_cy<8> (BG/Madd_T_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  BG/Madd_T_addsub0000_cy<9> (BG/Madd_T_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  BG/Madd_T_addsub0000_cy<10> (BG/Madd_T_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  BG/Madd_T_addsub0000_cy<11> (BG/Madd_T_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  BG/Madd_T_addsub0000_cy<12> (BG/Madd_T_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  BG/Madd_T_addsub0000_cy<13> (BG/Madd_T_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  BG/Madd_T_addsub0000_cy<14> (BG/Madd_T_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  BG/Madd_T_addsub0000_cy<15> (BG/Madd_T_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  BG/Madd_T_addsub0000_cy<16> (BG/Madd_T_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  BG/Madd_T_addsub0000_cy<17> (BG/Madd_T_addsub0000_cy<17>)
     MUXCY:CI->O           0   0.056   0.000  BG/Madd_T_addsub0000_cy<18> (BG/Madd_T_addsub0000_cy<18>)
     XORCY:CI->O           1   0.786   0.704  BG/Madd_T_addsub0000_xor<19> (BG/T_addsub0000<19>)
     LUT4:I3->O            1   0.479   0.000  BG/T_mux0001<0>1 (BG/T_mux0001<0>)
     FDE:D                     0.176          BG/T_19
    ----------------------------------------
    Total                      5.634ns (3.625ns logic, 2.009ns route)
                                       (64.3% logic, 35.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'BG/U1/TY_2'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.448ns (Levels of Logic = 2)
  Source:            START (PAD)
  Destination:       SER/T_LOAD (FF)
  Destination Clock: BG/U1/TY_2 rising

  Data Path: START to SER/T_LOAD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.715   0.681  START_IBUF (START_IBUF)
     INV:I->O              1   0.479   0.681  SER/START_inv1_INV_0 (SER/START_inv)
     FDR:R                     0.892          SER/T_LOAD
    ----------------------------------------
    Total                      3.448ns (2.086ns logic, 1.362ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DES/U4/TY_2'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.636ns (Levels of Logic = 1)
  Source:            RX (PAD)
  Destination:       DES/U2/T_0 (FF)
  Destination Clock: DES/U4/TY_2 rising

  Data Path: RX to DES/U2/T_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   0.745  RX_IBUF (RX_IBUF)
     FDC:D                     0.176          DES/U2/T_0
    ----------------------------------------
    Total                      1.636ns (0.891ns logic, 0.745ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'BG/CLK_SEL'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.002ns (Levels of Logic = 2)
  Source:            RX (PAD)
  Destination:       DES/U3/Mshreg_Y (FF)
  Destination Clock: BG/CLK_SEL rising

  Data Path: RX to DES/U3/Mshreg_Y
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   0.745  RX_IBUF (RX_IBUF)
     INV:I->O              1   0.479   0.681  DES/U3_not00001_INV_0 (DES/U3_not0000)
     SRL16:D                   0.382          DES/U3/Mshreg_Y
    ----------------------------------------
    Total                      3.002ns (1.576ns logic, 1.426ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SER/T_RESET'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.231ns (Levels of Logic = 1)
  Source:            SER/RD (LATCH)
  Destination:       TX_READY (PAD)
  Source Clock:      SER/T_RESET falling

  Data Path: SER/RD to TX_READY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDPE:G->Q             3   0.551   0.771  SER/RD (SER/RD)
     OBUF:I->O                 4.909          TX_READY_OBUF (TX_READY)
    ----------------------------------------
    Total                      6.231ns (5.460ns logic, 0.771ns route)
                                       (87.6% logic, 12.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DES/T_START'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            DES/RD_1 (LATCH)
  Destination:       RX_READY (PAD)
  Source Clock:      DES/T_START falling

  Data Path: DES/RD_1 to RX_READY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDPE:G->Q             1   0.551   0.681  DES/RD_1 (DES/RD_1)
     OBUF:I->O                 4.909          RX_READY_OBUF (RX_READY)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'BG/U1/TY_2'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              7.875ns (Levels of Logic = 2)
  Source:            SER/T_LOAD (FF)
  Destination:       TX (PAD)
  Source Clock:      BG/U1/TY_2 rising

  Data Path: SER/T_LOAD to TX
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             15   0.626   1.180  SER/T_LOAD (SER/T_LOAD)
     LUT2:I1->O            1   0.479   0.681  SER/REG_PS/Y1 (TX_OBUF)
     OBUF:I->O                 4.909          TX_OBUF (TX)
    ----------------------------------------
    Total                      7.875ns (6.014ns logic, 1.861ns route)
                                       (76.4% logic, 23.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.545ns (Levels of Logic = 1)
  Source:            BG/CLK_SEL (FF)
  Destination:       CLK_R (PAD)
  Source Clock:      CLK rising

  Data Path: BG/CLK_SEL to CLK_R
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q           15   0.626   1.010  BG/CLK_SEL (BG/CLK_SEL)
     OBUF:I->O                 4.909          CLK_R_OBUF (CLK_R)
    ----------------------------------------
    Total                      6.545ns (5.535ns logic, 1.010ns route)
                                       (84.6% logic, 15.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'BG/CLK_SEL'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.739ns (Levels of Logic = 1)
  Source:            BG/U1/TY_2 (FF)
  Destination:       CLK_T (PAD)
  Source Clock:      BG/CLK_SEL rising

  Data Path: BG/U1/TY_2 to CLK_T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.626   1.204  BG/U1/TY_2 (BG/U1/TY_2)
     OBUF:I->O                 4.909          CLK_T_OBUF (CLK_T)
    ----------------------------------------
    Total                      6.739ns (5.535ns logic, 1.204ns route)
                                       (82.1% logic, 17.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DES/T_END'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              6.216ns (Levels of Logic = 1)
  Source:            DES/U1/Y_7 (FF)
  Destination:       BUS_OUT<7> (PAD)
  Source Clock:      DES/T_END rising

  Data Path: DES/U1/Y_7 to BUS_OUT<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.626   0.681  DES/U1/Y_7 (DES/U1/Y_7)
     OBUF:I->O                 4.909          BUS_OUT_7_OBUF (BUS_OUT<7>)
    ----------------------------------------
    Total                      6.216ns (5.535ns logic, 0.681ns route)
                                       (89.0% logic, 11.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               7.465ns (Levels of Logic = 3)
  Source:            BUFFER_FULL (PAD)
  Destination:       RTS (PAD)

  Data Path: BUFFER_FULL to RTS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.715   0.681  BUFFER_FULL_IBUF (BUFFER_FULL_IBUF)
     INV:I->O              1   0.479   0.681  RTS1_INV_0 (RTS_OBUF)
     OBUF:I->O                 4.909          RTS_OBUF (RTS)
    ----------------------------------------
    Total                      7.465ns (6.103ns logic, 1.362ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.23 secs
 
--> 

Total memory usage is 4503484 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :    1 (   0 filtered)

