
../repos/coreutils/src/pr:     file format elf32-littlearm


Disassembly of section .init:

00011288 <.init>:
   11288:	push	{r3, lr}
   1128c:	bl	11650 <__assert_fail@plt+0x48>
   11290:	pop	{r3, pc}

Disassembly of section .plt:

00011294 <fdopen@plt-0x14>:
   11294:	push	{lr}		; (str lr, [sp, #-4]!)
   11298:	ldr	lr, [pc, #4]	; 112a4 <fdopen@plt-0x4>
   1129c:	add	lr, pc, lr
   112a0:	ldr	pc, [lr, #8]!
   112a4:	andeq	pc, r2, ip, asr sp	; <UNPREDICTABLE>

000112a8 <fdopen@plt>:
   112a8:	add	ip, pc, #0, 12
   112ac:	add	ip, ip, #192512	; 0x2f000
   112b0:	ldr	pc, [ip, #3420]!	; 0xd5c

000112b4 <calloc@plt>:
   112b4:	add	ip, pc, #0, 12
   112b8:	add	ip, ip, #192512	; 0x2f000
   112bc:	ldr	pc, [ip, #3412]!	; 0xd54

000112c0 <fputs_unlocked@plt>:
   112c0:	add	ip, pc, #0, 12
   112c4:	add	ip, ip, #192512	; 0x2f000
   112c8:	ldr	pc, [ip, #3404]!	; 0xd4c

000112cc <raise@plt>:
   112cc:	add	ip, pc, #0, 12
   112d0:	add	ip, ip, #192512	; 0x2f000
   112d4:	ldr	pc, [ip, #3396]!	; 0xd44

000112d8 <gmtime_r@plt>:
   112d8:	add	ip, pc, #0, 12
   112dc:	add	ip, ip, #192512	; 0x2f000
   112e0:	ldr	pc, [ip, #3388]!	; 0xd3c

000112e4 <strcmp@plt>:
   112e4:	add	ip, pc, #0, 12
   112e8:	add	ip, ip, #192512	; 0x2f000
   112ec:	ldr	pc, [ip, #3380]!	; 0xd34

000112f0 <strtol@plt>:
   112f0:	add	ip, pc, #0, 12
   112f4:	add	ip, ip, #192512	; 0x2f000
   112f8:	ldr	pc, [ip, #3372]!	; 0xd2c

000112fc <posix_fadvise64@plt>:
   112fc:	add	ip, pc, #0, 12
   11300:	add	ip, ip, #192512	; 0x2f000
   11304:	ldr	pc, [ip, #3364]!	; 0xd24

00011308 <printf@plt>:
   11308:	add	ip, pc, #0, 12
   1130c:	add	ip, ip, #192512	; 0x2f000
   11310:	ldr	pc, [ip, #3356]!	; 0xd1c

00011314 <mktime@plt>:
   11314:	add	ip, pc, #0, 12
   11318:	add	ip, ip, #192512	; 0x2f000
   1131c:	ldr	pc, [ip, #3348]!	; 0xd14

00011320 <fflush@plt>:
   11320:	add	ip, pc, #0, 12
   11324:	add	ip, ip, #192512	; 0x2f000
   11328:	ldr	pc, [ip, #3340]!	; 0xd0c

0001132c <wcwidth@plt>:
   1132c:	add	ip, pc, #0, 12
   11330:	add	ip, ip, #192512	; 0x2f000
   11334:	ldr	pc, [ip, #3332]!	; 0xd04

00011338 <free@plt>:
   11338:	add	ip, pc, #0, 12
   1133c:	add	ip, ip, #192512	; 0x2f000
   11340:	ldr	pc, [ip, #3324]!	; 0xcfc

00011344 <clock_gettime@plt>:
   11344:	add	ip, pc, #0, 12
   11348:	add	ip, ip, #192512	; 0x2f000
   1134c:	ldr	pc, [ip, #3316]!	; 0xcf4

00011350 <_exit@plt>:
   11350:	add	ip, pc, #0, 12
   11354:	add	ip, ip, #192512	; 0x2f000
   11358:	ldr	pc, [ip, #3308]!	; 0xcec

0001135c <memcpy@plt>:
   1135c:	add	ip, pc, #0, 12
   11360:	add	ip, ip, #192512	; 0x2f000
   11364:	ldr	pc, [ip, #3300]!	; 0xce4

00011368 <tolower@plt>:
   11368:	add	ip, pc, #0, 12
   1136c:	add	ip, ip, #192512	; 0x2f000
   11370:	ldr	pc, [ip, #3292]!	; 0xcdc

00011374 <mbsinit@plt>:
   11374:	add	ip, pc, #0, 12
   11378:	add	ip, ip, #192512	; 0x2f000
   1137c:	ldr	pc, [ip, #3284]!	; 0xcd4

00011380 <memcmp@plt>:
   11380:	add	ip, pc, #0, 12
   11384:	add	ip, ip, #192512	; 0x2f000
   11388:	ldr	pc, [ip, #3276]!	; 0xccc

0001138c <getc_unlocked@plt>:
   1138c:	add	ip, pc, #0, 12
   11390:	add	ip, ip, #192512	; 0x2f000
   11394:	ldr	pc, [ip, #3268]!	; 0xcc4

00011398 <realloc@plt>:
   11398:	add	ip, pc, #0, 12
   1139c:	add	ip, ip, #192512	; 0x2f000
   113a0:	ldr	pc, [ip, #3260]!	; 0xcbc

000113a4 <localtime_r@plt>:
   113a4:	add	ip, pc, #0, 12
   113a8:	add	ip, ip, #192512	; 0x2f000
   113ac:	ldr	pc, [ip, #3252]!	; 0xcb4

000113b0 <textdomain@plt>:
   113b0:	add	ip, pc, #0, 12
   113b4:	add	ip, ip, #192512	; 0x2f000
   113b8:	ldr	pc, [ip, #3244]!	; 0xcac

000113bc <iswcntrl@plt>:
   113bc:	add	ip, pc, #0, 12
   113c0:	add	ip, ip, #192512	; 0x2f000
   113c4:	ldr	pc, [ip, #3236]!	; 0xca4

000113c8 <iswprint@plt>:
   113c8:	add	ip, pc, #0, 12
   113cc:	add	ip, ip, #192512	; 0x2f000
   113d0:	ldr	pc, [ip, #3228]!	; 0xc9c

000113d4 <tzset@plt>:
   113d4:	add	ip, pc, #0, 12
   113d8:	add	ip, ip, #192512	; 0x2f000
   113dc:	ldr	pc, [ip, #3220]!	; 0xc94

000113e0 <__fxstat64@plt>:
   113e0:	add	ip, pc, #0, 12
   113e4:	add	ip, ip, #192512	; 0x2f000
   113e8:	ldr	pc, [ip, #3212]!	; 0xc8c

000113ec <lseek64@plt>:
   113ec:	add	ip, pc, #0, 12
   113f0:	add	ip, ip, #192512	; 0x2f000
   113f4:	ldr	pc, [ip, #3204]!	; 0xc84

000113f8 <__ctype_get_mb_cur_max@plt>:
   113f8:	add	ip, pc, #0, 12
   113fc:	add	ip, ip, #192512	; 0x2f000
   11400:	ldr	pc, [ip, #3196]!	; 0xc7c

00011404 <__fpending@plt>:
   11404:	add	ip, pc, #0, 12
   11408:	add	ip, ip, #192512	; 0x2f000
   1140c:	ldr	pc, [ip, #3188]!	; 0xc74

00011410 <ferror_unlocked@plt>:
   11410:	add	ip, pc, #0, 12
   11414:	add	ip, ip, #192512	; 0x2f000
   11418:	ldr	pc, [ip, #3180]!	; 0xc6c

0001141c <mbrtowc@plt>:
   1141c:	add	ip, pc, #0, 12
   11420:	add	ip, ip, #192512	; 0x2f000
   11424:	ldr	pc, [ip, #3172]!	; 0xc64

00011428 <error@plt>:
   11428:	add	ip, pc, #0, 12
   1142c:	add	ip, ip, #192512	; 0x2f000
   11430:	ldr	pc, [ip, #3164]!	; 0xc5c

00011434 <getenv@plt>:
   11434:	add	ip, pc, #0, 12
   11438:	add	ip, ip, #192512	; 0x2f000
   1143c:	ldr	pc, [ip, #3156]!	; 0xc54

00011440 <malloc@plt>:
   11440:	add	ip, pc, #0, 12
   11444:	add	ip, ip, #192512	; 0x2f000
   11448:	ldr	pc, [ip, #3148]!	; 0xc4c

0001144c <__libc_start_main@plt>:
   1144c:	add	ip, pc, #0, 12
   11450:	add	ip, ip, #192512	; 0x2f000
   11454:	ldr	pc, [ip, #3140]!	; 0xc44

00011458 <strftime@plt>:
   11458:	add	ip, pc, #0, 12
   1145c:	add	ip, ip, #192512	; 0x2f000
   11460:	ldr	pc, [ip, #3132]!	; 0xc3c

00011464 <__freading@plt>:
   11464:	add	ip, pc, #0, 12
   11468:	add	ip, ip, #192512	; 0x2f000
   1146c:	ldr	pc, [ip, #3124]!	; 0xc34

00011470 <__gmon_start__@plt>:
   11470:	add	ip, pc, #0, 12
   11474:	add	ip, ip, #192512	; 0x2f000
   11478:	ldr	pc, [ip, #3116]!	; 0xc2c

0001147c <getopt_long@plt>:
   1147c:	add	ip, pc, #0, 12
   11480:	add	ip, ip, #192512	; 0x2f000
   11484:	ldr	pc, [ip, #3108]!	; 0xc24

00011488 <__ctype_b_loc@plt>:
   11488:	add	ip, pc, #0, 12
   1148c:	add	ip, ip, #192512	; 0x2f000
   11490:	ldr	pc, [ip, #3100]!	; 0xc1c

00011494 <exit@plt>:
   11494:	add	ip, pc, #0, 12
   11498:	add	ip, ip, #192512	; 0x2f000
   1149c:	ldr	pc, [ip, #3092]!	; 0xc14

000114a0 <gettext@plt>:
   114a0:	add	ip, pc, #0, 12
   114a4:	add	ip, ip, #192512	; 0x2f000
   114a8:	ldr	pc, [ip, #3084]!	; 0xc0c

000114ac <strlen@plt>:
   114ac:	add	ip, pc, #0, 12
   114b0:	add	ip, ip, #192512	; 0x2f000
   114b4:	ldr	pc, [ip, #3076]!	; 0xc04

000114b8 <strchr@plt>:
   114b8:	add	ip, pc, #0, 12
   114bc:	add	ip, ip, #192512	; 0x2f000
   114c0:	ldr	pc, [ip, #3068]!	; 0xbfc

000114c4 <setenv@plt>:
   114c4:	add	ip, pc, #0, 12
   114c8:	add	ip, ip, #192512	; 0x2f000
   114cc:	ldr	pc, [ip, #3060]!	; 0xbf4

000114d0 <fprintf@plt>:
   114d0:	add	ip, pc, #0, 12
   114d4:	add	ip, ip, #192512	; 0x2f000
   114d8:	ldr	pc, [ip, #3052]!	; 0xbec

000114dc <ungetc@plt>:
   114dc:	add	ip, pc, #0, 12
   114e0:	add	ip, ip, #192512	; 0x2f000
   114e4:	ldr	pc, [ip, #3044]!	; 0xbe4

000114e8 <__errno_location@plt>:
   114e8:	add	ip, pc, #0, 12
   114ec:	add	ip, ip, #192512	; 0x2f000
   114f0:	ldr	pc, [ip, #3036]!	; 0xbdc

000114f4 <__cxa_atexit@plt>:
   114f4:	add	ip, pc, #0, 12
   114f8:	add	ip, ip, #192512	; 0x2f000
   114fc:	ldr	pc, [ip, #3028]!	; 0xbd4

00011500 <memset@plt>:
   11500:	add	ip, pc, #0, 12
   11504:	add	ip, ip, #192512	; 0x2f000
   11508:	ldr	pc, [ip, #3020]!	; 0xbcc

0001150c <fileno@plt>:
   1150c:	add	ip, pc, #0, 12
   11510:	add	ip, ip, #192512	; 0x2f000
   11514:	ldr	pc, [ip, #3012]!	; 0xbc4

00011518 <strtoumax@plt>:
   11518:	add	ip, pc, #0, 12
   1151c:	add	ip, ip, #192512	; 0x2f000
   11520:	ldr	pc, [ip, #3004]!	; 0xbbc

00011524 <strtoimax@plt>:
   11524:	add	ip, pc, #0, 12
   11528:	add	ip, ip, #192512	; 0x2f000
   1152c:	ldr	pc, [ip, #2996]!	; 0xbb4

00011530 <fclose@plt>:
   11530:	add	ip, pc, #0, 12
   11534:	add	ip, ip, #192512	; 0x2f000
   11538:	ldr	pc, [ip, #2988]!	; 0xbac

0001153c <fseeko64@plt>:
   1153c:	add	ip, pc, #0, 12
   11540:	add	ip, ip, #192512	; 0x2f000
   11544:	ldr	pc, [ip, #2980]!	; 0xba4

00011548 <fcntl64@plt>:
   11548:	add	ip, pc, #0, 12
   1154c:	add	ip, ip, #192512	; 0x2f000
   11550:	ldr	pc, [ip, #2972]!	; 0xb9c

00011554 <setlocale@plt>:
   11554:	add	ip, pc, #0, 12
   11558:	add	ip, ip, #192512	; 0x2f000
   1155c:	ldr	pc, [ip, #2964]!	; 0xb94

00011560 <toupper@plt>:
   11560:	add	ip, pc, #0, 12
   11564:	add	ip, ip, #192512	; 0x2f000
   11568:	ldr	pc, [ip, #2956]!	; 0xb8c

0001156c <strrchr@plt>:
   1156c:	add	ip, pc, #0, 12
   11570:	add	ip, ip, #192512	; 0x2f000
   11574:	ldr	pc, [ip, #2948]!	; 0xb84

00011578 <nl_langinfo@plt>:
   11578:	add	ip, pc, #0, 12
   1157c:	add	ip, ip, #192512	; 0x2f000
   11580:	ldr	pc, [ip, #2940]!	; 0xb7c

00011584 <sprintf@plt>:
   11584:	add	ip, pc, #0, 12
   11588:	add	ip, ip, #192512	; 0x2f000
   1158c:	ldr	pc, [ip, #2932]!	; 0xb74

00011590 <timegm@plt>:
   11590:	add	ip, pc, #0, 12
   11594:	add	ip, ip, #192512	; 0x2f000
   11598:	ldr	pc, [ip, #2924]!	; 0xb6c

0001159c <clearerr_unlocked@plt>:
   1159c:	add	ip, pc, #0, 12
   115a0:	add	ip, ip, #192512	; 0x2f000
   115a4:	ldr	pc, [ip, #2916]!	; 0xb64

000115a8 <fopen64@plt>:
   115a8:	add	ip, pc, #0, 12
   115ac:	add	ip, ip, #192512	; 0x2f000
   115b0:	ldr	pc, [ip, #2908]!	; 0xb5c

000115b4 <bindtextdomain@plt>:
   115b4:	add	ip, pc, #0, 12
   115b8:	add	ip, ip, #192512	; 0x2f000
   115bc:	ldr	pc, [ip, #2900]!	; 0xb54

000115c0 <unsetenv@plt>:
   115c0:	add	ip, pc, #0, 12
   115c4:	add	ip, ip, #192512	; 0x2f000
   115c8:	ldr	pc, [ip, #2892]!	; 0xb4c

000115cc <fputs@plt>:
   115cc:	add	ip, pc, #0, 12
   115d0:	add	ip, ip, #192512	; 0x2f000
   115d4:	ldr	pc, [ip, #2884]!	; 0xb44

000115d8 <strncmp@plt>:
   115d8:	add	ip, pc, #0, 12
   115dc:	add	ip, ip, #192512	; 0x2f000
   115e0:	ldr	pc, [ip, #2876]!	; 0xb3c

000115e4 <abort@plt>:
   115e4:	add	ip, pc, #0, 12
   115e8:	add	ip, ip, #192512	; 0x2f000
   115ec:	ldr	pc, [ip, #2868]!	; 0xb34

000115f0 <close@plt>:
   115f0:	add	ip, pc, #0, 12
   115f4:	add	ip, ip, #192512	; 0x2f000
   115f8:	ldr	pc, [ip, #2860]!	; 0xb2c

000115fc <putchar_unlocked@plt>:
   115fc:	add	ip, pc, #0, 12
   11600:	add	ip, ip, #192512	; 0x2f000
   11604:	ldr	pc, [ip, #2852]!	; 0xb24

00011608 <__assert_fail@plt>:
   11608:	add	ip, pc, #0, 12
   1160c:	add	ip, ip, #192512	; 0x2f000
   11610:	ldr	pc, [ip, #2844]!	; 0xb1c

Disassembly of section .text:

00011614 <.text>:
   11614:	mov	fp, #0
   11618:	mov	lr, #0
   1161c:	pop	{r1}		; (ldr r1, [sp], #4)
   11620:	mov	r2, sp
   11624:	push	{r2}		; (str r2, [sp, #-4]!)
   11628:	push	{r0}		; (str r0, [sp, #-4]!)
   1162c:	ldr	ip, [pc, #16]	; 11644 <__assert_fail@plt+0x3c>
   11630:	push	{ip}		; (str ip, [sp, #-4]!)
   11634:	ldr	r0, [pc, #12]	; 11648 <__assert_fail@plt+0x40>
   11638:	ldr	r3, [pc, #12]	; 1164c <__assert_fail@plt+0x44>
   1163c:	bl	1144c <__libc_start_main@plt>
   11640:	bl	115e4 <abort@plt>
   11644:	andeq	lr, r2, ip, ror #31
   11648:	andeq	r1, r1, r4, lsl #14
   1164c:	andeq	lr, r2, ip, lsl #31
   11650:	ldr	r3, [pc, #20]	; 1166c <__assert_fail@plt+0x64>
   11654:	ldr	r2, [pc, #20]	; 11670 <__assert_fail@plt+0x68>
   11658:	add	r3, pc, r3
   1165c:	ldr	r2, [r3, r2]
   11660:	cmp	r2, #0
   11664:	bxeq	lr
   11668:	b	11470 <__gmon_start__@plt>
   1166c:	andeq	pc, r2, r0, lsr #19
   11670:	andeq	r0, r0, r0, lsr r1
   11674:	ldr	r0, [pc, #24]	; 11694 <__assert_fail@plt+0x8c>
   11678:	ldr	r3, [pc, #24]	; 11698 <__assert_fail@plt+0x90>
   1167c:	cmp	r3, r0
   11680:	bxeq	lr
   11684:	ldr	r3, [pc, #16]	; 1169c <__assert_fail@plt+0x94>
   11688:	cmp	r3, #0
   1168c:	bxeq	lr
   11690:	bx	r3
   11694:	ldrdeq	r1, [r4], -r0
   11698:	ldrdeq	r1, [r4], -r0
   1169c:	andeq	r0, r0, r0
   116a0:	ldr	r0, [pc, #36]	; 116cc <__assert_fail@plt+0xc4>
   116a4:	ldr	r1, [pc, #36]	; 116d0 <__assert_fail@plt+0xc8>
   116a8:	sub	r1, r1, r0
   116ac:	asr	r1, r1, #2
   116b0:	add	r1, r1, r1, lsr #31
   116b4:	asrs	r1, r1, #1
   116b8:	bxeq	lr
   116bc:	ldr	r3, [pc, #16]	; 116d4 <__assert_fail@plt+0xcc>
   116c0:	cmp	r3, #0
   116c4:	bxeq	lr
   116c8:	bx	r3
   116cc:	ldrdeq	r1, [r4], -r0
   116d0:	ldrdeq	r1, [r4], -r0
   116d4:	andeq	r0, r0, r0
   116d8:	push	{r4, lr}
   116dc:	ldr	r4, [pc, #24]	; 116fc <__assert_fail@plt+0xf4>
   116e0:	ldrb	r3, [r4]
   116e4:	cmp	r3, #0
   116e8:	popne	{r4, pc}
   116ec:	bl	11674 <__assert_fail@plt+0x6c>
   116f0:	mov	r3, #1
   116f4:	strb	r3, [r4]
   116f8:	pop	{r4, pc}
   116fc:	strdeq	r1, [r4], -r4
   11700:	b	116a0 <__assert_fail@plt+0x98>
   11704:	push	{fp, lr}
   11708:	mov	fp, sp
   1170c:	sub	sp, sp, #160	; 0xa0
   11710:	movw	r2, #0
   11714:	str	r2, [fp, #-4]
   11718:	str	r0, [fp, #-8]
   1171c:	str	r1, [fp, #-12]
   11720:	movw	r0, #0
   11724:	strb	r0, [fp, #-17]	; 0xffffffef
   11728:	strb	r0, [fp, #-18]	; 0xffffffee
   1172c:	strb	r0, [fp, #-19]	; 0xffffffed
   11730:	str	r2, [fp, #-28]	; 0xffffffe4
   11734:	str	r2, [fp, #-32]	; 0xffffffe0
   11738:	str	r2, [fp, #-36]	; 0xffffffdc
   1173c:	ldr	r0, [fp, #-12]
   11740:	ldr	r0, [r0]
   11744:	bl	200e8 <__assert_fail@plt+0xeae0>
   11748:	movw	r0, #6
   1174c:	movw	r1, #748	; 0x2ec
   11750:	movt	r1, #3
   11754:	bl	11554 <setlocale@plt>
   11758:	movw	r1, #61783	; 0xf157
   1175c:	movt	r1, #2
   11760:	str	r0, [fp, #-56]	; 0xffffffc8
   11764:	mov	r0, r1
   11768:	movw	r1, #61476	; 0xf024
   1176c:	movt	r1, #2
   11770:	bl	115b4 <bindtextdomain@plt>
   11774:	movw	r1, #61783	; 0xf157
   11778:	movt	r1, #2
   1177c:	str	r0, [fp, #-60]	; 0xffffffc4
   11780:	mov	r0, r1
   11784:	bl	113b0 <textdomain@plt>
   11788:	movw	r1, #47660	; 0xba2c
   1178c:	movt	r1, #1
   11790:	str	r0, [fp, #-64]	; 0xffffffc0
   11794:	mov	r0, r1
   11798:	bl	2eff0 <__assert_fail@plt+0x1d9e8>
   1179c:	movw	r1, #0
   117a0:	str	r1, [fp, #-16]
   117a4:	ldr	r1, [fp, #-8]
   117a8:	cmp	r1, #1
   117ac:	ble	117c8 <__assert_fail@plt+0x1c0>
   117b0:	ldr	r0, [fp, #-8]
   117b4:	sub	r0, r0, #1
   117b8:	movw	r1, #4
   117bc:	bl	23d60 <__assert_fail@plt+0x12758>
   117c0:	str	r0, [fp, #-68]	; 0xffffffbc
   117c4:	b	117d4 <__assert_fail@plt+0x1cc>
   117c8:	movw	r0, #0
   117cc:	str	r0, [fp, #-68]	; 0xffffffbc
   117d0:	b	117d4 <__assert_fail@plt+0x1cc>
   117d4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   117d8:	str	r0, [fp, #-24]	; 0xffffffe8
   117dc:	mvn	r0, #0
   117e0:	str	r0, [fp, #-40]	; 0xffffffd8
   117e4:	ldr	r0, [fp, #-8]
   117e8:	ldr	r1, [fp, #-12]
   117ec:	movw	r2, #1312	; 0x520
   117f0:	movt	r2, #3
   117f4:	movw	r3, #1368	; 0x558
   117f8:	movt	r3, #3
   117fc:	sub	ip, fp, #40	; 0x28
   11800:	str	ip, [sp]
   11804:	bl	1147c <getopt_long@plt>
   11808:	str	r0, [fp, #-44]	; 0xffffffd4
   1180c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   11810:	cmn	r0, #1
   11814:	bne	1181c <__assert_fail@plt+0x214>
   11818:	b	12328 <__assert_fail@plt+0xd20>
   1181c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   11820:	sub	r0, r0, #48	; 0x30
   11824:	cmp	r0, #9
   11828:	bhi	11884 <__assert_fail@plt+0x27c>
   1182c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11830:	add	r0, r0, #1
   11834:	ldr	r1, [fp, #-36]	; 0xffffffdc
   11838:	cmp	r0, r1
   1183c:	bcc	11850 <__assert_fail@plt+0x248>
   11840:	ldr	r0, [fp, #-28]	; 0xffffffe4
   11844:	sub	r1, fp, #36	; 0x24
   11848:	bl	23db8 <__assert_fail@plt+0x127b0>
   1184c:	str	r0, [fp, #-28]	; 0xffffffe4
   11850:	ldr	r0, [fp, #-44]	; 0xffffffd4
   11854:	ldr	r1, [fp, #-28]	; 0xffffffe4
   11858:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1185c:	add	r3, r2, #1
   11860:	str	r3, [fp, #-32]	; 0xffffffe0
   11864:	add	r1, r1, r2
   11868:	strb	r0, [r1]
   1186c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   11870:	ldr	r1, [fp, #-32]	; 0xffffffe0
   11874:	add	r0, r0, r1
   11878:	movw	r1, #0
   1187c:	strb	r1, [r0]
   11880:	b	117dc <__assert_fail@plt+0x1d4>
   11884:	mov	r0, #0
   11888:	str	r0, [fp, #-32]	; 0xffffffe0
   1188c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   11890:	add	r0, r0, #3
   11894:	cmp	r0, #260	; 0x104
   11898:	str	r0, [fp, #-72]	; 0xffffffb8
   1189c:	bhi	1231c <__assert_fail@plt+0xd14>
   118a0:	add	r0, pc, #8
   118a4:	ldr	r1, [fp, #-72]	; 0xffffffb8
   118a8:	ldr	r0, [r0, r1, lsl #2]
   118ac:	mov	pc, r0
   118b0:	andeq	r2, r1, r8, asr #5
   118b4:	andeq	r2, r1, r0, asr #5
   118b8:	andeq	r2, r1, ip, lsl r3
   118bc:	andeq	r2, r1, ip, lsl r3
   118c0:	andeq	r1, r1, r4, asr #25
   118c4:	andeq	r2, r1, ip, lsl r3
   118c8:	andeq	r2, r1, ip, lsl r3
   118cc:	andeq	r2, r1, ip, lsl r3
   118d0:	andeq	r2, r1, ip, lsl r3
   118d4:	andeq	r2, r1, ip, lsl r3
   118d8:	andeq	r2, r1, ip, lsl r3
   118dc:	andeq	r2, r1, ip, lsl r3
   118e0:	andeq	r2, r1, ip, lsl r3
   118e4:	andeq	r2, r1, ip, lsl r3
   118e8:	andeq	r2, r1, ip, lsl r3
   118ec:	andeq	r2, r1, ip, lsl r3
   118f0:	andeq	r2, r1, ip, lsl r3
   118f4:	andeq	r2, r1, ip, lsl r3
   118f8:	andeq	r2, r1, ip, lsl r3
   118fc:	andeq	r2, r1, ip, lsl r3
   11900:	andeq	r2, r1, ip, lsl r3
   11904:	andeq	r2, r1, ip, lsl r3
   11908:	andeq	r2, r1, ip, lsl r3
   1190c:	andeq	r2, r1, ip, lsl r3
   11910:	andeq	r2, r1, ip, lsl r3
   11914:	andeq	r2, r1, ip, lsl r3
   11918:	andeq	r2, r1, ip, lsl r3
   1191c:	andeq	r2, r1, ip, lsl r3
   11920:	andeq	r2, r1, ip, lsl r3
   11924:	andeq	r2, r1, ip, lsl r3
   11928:	andeq	r2, r1, ip, lsl r3
   1192c:	andeq	r2, r1, ip, lsl r3
   11930:	andeq	r2, r1, ip, lsl r3
   11934:	andeq	r2, r1, ip, lsl r3
   11938:	andeq	r2, r1, ip, lsl r3
   1193c:	andeq	r2, r1, ip, lsl r3
   11940:	andeq	r2, r1, ip, lsl r3
   11944:	andeq	r2, r1, ip, lsl r3
   11948:	andeq	r2, r1, ip, lsl r3
   1194c:	andeq	r2, r1, ip, lsl r3
   11950:	andeq	r2, r1, ip, lsl r3
   11954:	andeq	r2, r1, ip, lsl r3
   11958:	andeq	r2, r1, ip, lsl r3
   1195c:	andeq	r2, r1, ip, lsl r3
   11960:	andeq	r2, r1, ip, lsl r3
   11964:	andeq	r2, r1, ip, lsl r3
   11968:	andeq	r2, r1, ip, lsl r3
   1196c:	andeq	r2, r1, ip, lsl r3
   11970:	andeq	r2, r1, ip, lsl r3
   11974:	andeq	r2, r1, ip, lsl r3
   11978:	andeq	r2, r1, ip, lsl r3
   1197c:	andeq	r2, r1, ip, lsl r3
   11980:	andeq	r2, r1, ip, lsl r3
   11984:	andeq	r2, r1, ip, lsl r3
   11988:	andeq	r2, r1, ip, lsl r3
   1198c:	andeq	r2, r1, ip, lsl r3
   11990:	andeq	r2, r1, ip, lsl r3
   11994:	andeq	r2, r1, ip, lsl r3
   11998:	andeq	r2, r1, ip, lsl r3
   1199c:	andeq	r2, r1, ip, lsl r3
   119a0:	andeq	r2, r1, ip, lsl r3
   119a4:	andeq	r2, r1, ip, lsl r3
   119a8:	andeq	r2, r1, ip, lsl r3
   119ac:	andeq	r2, r1, ip, lsl r3
   119b0:	andeq	r2, r1, ip, lsl r3
   119b4:	andeq	r2, r1, ip, lsl r3
   119b8:	andeq	r2, r1, ip, lsl r3
   119bc:	andeq	r2, r1, ip, lsl r3
   119c0:	andeq	r2, r1, ip, lsl r3
   119c4:	andeq	r2, r1, ip, lsl r3
   119c8:	andeq	r2, r1, ip, lsl r3
   119cc:	andeq	r1, r1, ip, ror lr
   119d0:	andeq	r2, r1, ip, lsl r3
   119d4:	andeq	r1, r1, ip, ror #29
   119d8:	andeq	r2, r1, ip, lsl r3
   119dc:	andeq	r2, r1, ip, lsl r3
   119e0:	andeq	r2, r1, ip, lsl r3
   119e4:	andeq	r1, r1, r0, ror pc
   119e8:	andeq	r2, r1, ip, lsl r3
   119ec:	andeq	r2, r1, ip, lsl r3
   119f0:	andeq	r2, r1, ip, lsl r3
   119f4:	andeq	r2, r1, r0, asr #32
   119f8:	andeq	r2, r1, ip, lsl r3
   119fc:	andeq	r2, r1, ip, lsl r3
   11a00:	andeq	r2, r1, ip, lsl r3
   11a04:	andeq	r2, r1, ip, lsl r3
   11a08:	andeq	r2, r1, r8, lsr r1
   11a0c:	andeq	r2, r1, r0, asr #3
   11a10:	andeq	r2, r1, ip, lsl r3
   11a14:	andeq	r2, r1, ip, lsl r3
   11a18:	andeq	r2, r1, r4, ror #4
   11a1c:	andeq	r2, r1, ip, lsl r3
   11a20:	andeq	r2, r1, ip, lsl r3
   11a24:	andeq	r2, r1, ip, lsl r3
   11a28:	andeq	r2, r1, ip, lsl r3
   11a2c:	andeq	r2, r1, ip, lsl r3
   11a30:	andeq	r2, r1, ip, lsl r3
   11a34:	andeq	r2, r1, ip, lsl r3
   11a38:	andeq	r2, r1, ip, lsl r3
   11a3c:	andeq	r2, r1, ip, lsl r3
   11a40:	andeq	r1, r1, ip, lsl lr
   11a44:	andeq	r1, r1, r0, asr #28
   11a48:	andeq	r1, r1, r4, asr lr
   11a4c:	andeq	r1, r1, r8, ror #28
   11a50:	muleq	r1, r8, lr
   11a54:	andeq	r1, r1, ip, ror #29
   11a58:	andeq	r2, r1, ip, lsl r3
   11a5c:	andeq	r1, r1, r0, lsl #30
   11a60:	andeq	r1, r1, ip, lsl pc
   11a64:	andeq	r2, r1, ip, lsl r3
   11a68:	andeq	r2, r1, ip, lsl r3
   11a6c:	andeq	r1, r1, r4, lsl #31
   11a70:	andeq	r1, r1, r8, asr #31
   11a74:	andeq	r1, r1, ip, ror #31
   11a78:	muleq	r1, r4, r0
   11a7c:	andeq	r2, r1, ip, lsl r3
   11a80:	andeq	r2, r1, ip, lsl r3
   11a84:	ldrdeq	r2, [r1], -r8
   11a88:	andeq	r2, r1, ip, ror #1
   11a8c:	muleq	r1, ip, r1
   11a90:	andeq	r2, r1, ip, lsl r3
   11a94:	andeq	r2, r1, r0, ror #3
   11a98:	strdeq	r2, [r1], -r4
   11a9c:	andeq	r2, r1, ip, lsl r3
   11aa0:	andeq	r2, r1, ip, lsl r3
   11aa4:	andeq	r2, r1, ip, lsl r3
   11aa8:	andeq	r2, r1, ip, lsl r3
   11aac:	andeq	r2, r1, ip, lsl r3
   11ab0:	andeq	r2, r1, ip, lsl r3
   11ab4:	andeq	r2, r1, ip, lsl r3
   11ab8:	andeq	r2, r1, ip, lsl r3
   11abc:	andeq	r2, r1, ip, lsl r3
   11ac0:	andeq	r2, r1, ip, lsl r3
   11ac4:	andeq	r2, r1, ip, lsl r3
   11ac8:	andeq	r2, r1, ip, lsl r3
   11acc:	andeq	r2, r1, ip, lsl r3
   11ad0:	andeq	r2, r1, ip, lsl r3
   11ad4:	andeq	r2, r1, ip, lsl r3
   11ad8:	andeq	r2, r1, ip, lsl r3
   11adc:	andeq	r2, r1, ip, lsl r3
   11ae0:	andeq	r2, r1, ip, lsl r3
   11ae4:	andeq	r2, r1, ip, lsl r3
   11ae8:	andeq	r2, r1, ip, lsl r3
   11aec:	andeq	r2, r1, ip, lsl r3
   11af0:	andeq	r2, r1, ip, lsl r3
   11af4:	andeq	r2, r1, ip, lsl r3
   11af8:	andeq	r2, r1, ip, lsl r3
   11afc:	andeq	r2, r1, ip, lsl r3
   11b00:	andeq	r2, r1, ip, lsl r3
   11b04:	andeq	r2, r1, ip, lsl r3
   11b08:	andeq	r2, r1, ip, lsl r3
   11b0c:	andeq	r2, r1, ip, lsl r3
   11b10:	andeq	r2, r1, ip, lsl r3
   11b14:	andeq	r2, r1, ip, lsl r3
   11b18:	andeq	r2, r1, ip, lsl r3
   11b1c:	andeq	r2, r1, ip, lsl r3
   11b20:	andeq	r2, r1, ip, lsl r3
   11b24:	andeq	r2, r1, ip, lsl r3
   11b28:	andeq	r2, r1, ip, lsl r3
   11b2c:	andeq	r2, r1, ip, lsl r3
   11b30:	andeq	r2, r1, ip, lsl r3
   11b34:	andeq	r2, r1, ip, lsl r3
   11b38:	andeq	r2, r1, ip, lsl r3
   11b3c:	andeq	r2, r1, ip, lsl r3
   11b40:	andeq	r2, r1, ip, lsl r3
   11b44:	andeq	r2, r1, ip, lsl r3
   11b48:	andeq	r2, r1, ip, lsl r3
   11b4c:	andeq	r2, r1, ip, lsl r3
   11b50:	andeq	r2, r1, ip, lsl r3
   11b54:	andeq	r2, r1, ip, lsl r3
   11b58:	andeq	r2, r1, ip, lsl r3
   11b5c:	andeq	r2, r1, ip, lsl r3
   11b60:	andeq	r2, r1, ip, lsl r3
   11b64:	andeq	r2, r1, ip, lsl r3
   11b68:	andeq	r2, r1, ip, lsl r3
   11b6c:	andeq	r2, r1, ip, lsl r3
   11b70:	andeq	r2, r1, ip, lsl r3
   11b74:	andeq	r2, r1, ip, lsl r3
   11b78:	andeq	r2, r1, ip, lsl r3
   11b7c:	andeq	r2, r1, ip, lsl r3
   11b80:	andeq	r2, r1, ip, lsl r3
   11b84:	andeq	r2, r1, ip, lsl r3
   11b88:	andeq	r2, r1, ip, lsl r3
   11b8c:	andeq	r2, r1, ip, lsl r3
   11b90:	andeq	r2, r1, ip, lsl r3
   11b94:	andeq	r2, r1, ip, lsl r3
   11b98:	andeq	r2, r1, ip, lsl r3
   11b9c:	andeq	r2, r1, ip, lsl r3
   11ba0:	andeq	r2, r1, ip, lsl r3
   11ba4:	andeq	r2, r1, ip, lsl r3
   11ba8:	andeq	r2, r1, ip, lsl r3
   11bac:	andeq	r2, r1, ip, lsl r3
   11bb0:	andeq	r2, r1, ip, lsl r3
   11bb4:	andeq	r2, r1, ip, lsl r3
   11bb8:	andeq	r2, r1, ip, lsl r3
   11bbc:	andeq	r2, r1, ip, lsl r3
   11bc0:	andeq	r2, r1, ip, lsl r3
   11bc4:	andeq	r2, r1, ip, lsl r3
   11bc8:	andeq	r2, r1, ip, lsl r3
   11bcc:	andeq	r2, r1, ip, lsl r3
   11bd0:	andeq	r2, r1, ip, lsl r3
   11bd4:	andeq	r2, r1, ip, lsl r3
   11bd8:	andeq	r2, r1, ip, lsl r3
   11bdc:	andeq	r2, r1, ip, lsl r3
   11be0:	andeq	r2, r1, ip, lsl r3
   11be4:	andeq	r2, r1, ip, lsl r3
   11be8:	andeq	r2, r1, ip, lsl r3
   11bec:	andeq	r2, r1, ip, lsl r3
   11bf0:	andeq	r2, r1, ip, lsl r3
   11bf4:	andeq	r2, r1, ip, lsl r3
   11bf8:	andeq	r2, r1, ip, lsl r3
   11bfc:	andeq	r2, r1, ip, lsl r3
   11c00:	andeq	r2, r1, ip, lsl r3
   11c04:	andeq	r2, r1, ip, lsl r3
   11c08:	andeq	r2, r1, ip, lsl r3
   11c0c:	andeq	r2, r1, ip, lsl r3
   11c10:	andeq	r2, r1, ip, lsl r3
   11c14:	andeq	r2, r1, ip, lsl r3
   11c18:	andeq	r2, r1, ip, lsl r3
   11c1c:	andeq	r2, r1, ip, lsl r3
   11c20:	andeq	r2, r1, ip, lsl r3
   11c24:	andeq	r2, r1, ip, lsl r3
   11c28:	andeq	r2, r1, ip, lsl r3
   11c2c:	andeq	r2, r1, ip, lsl r3
   11c30:	andeq	r2, r1, ip, lsl r3
   11c34:	andeq	r2, r1, ip, lsl r3
   11c38:	andeq	r2, r1, ip, lsl r3
   11c3c:	andeq	r2, r1, ip, lsl r3
   11c40:	andeq	r2, r1, ip, lsl r3
   11c44:	andeq	r2, r1, ip, lsl r3
   11c48:	andeq	r2, r1, ip, lsl r3
   11c4c:	andeq	r2, r1, ip, lsl r3
   11c50:	andeq	r2, r1, ip, lsl r3
   11c54:	andeq	r2, r1, ip, lsl r3
   11c58:	andeq	r2, r1, ip, lsl r3
   11c5c:	andeq	r2, r1, ip, lsl r3
   11c60:	andeq	r2, r1, ip, lsl r3
   11c64:	andeq	r2, r1, ip, lsl r3
   11c68:	andeq	r2, r1, ip, lsl r3
   11c6c:	andeq	r2, r1, ip, lsl r3
   11c70:	andeq	r2, r1, ip, lsl r3
   11c74:	andeq	r2, r1, ip, lsl r3
   11c78:	andeq	r2, r1, ip, lsl r3
   11c7c:	andeq	r2, r1, ip, lsl r3
   11c80:	andeq	r2, r1, ip, lsl r3
   11c84:	andeq	r2, r1, ip, lsl r3
   11c88:	andeq	r2, r1, ip, lsl r3
   11c8c:	andeq	r2, r1, ip, lsl r3
   11c90:	andeq	r2, r1, ip, lsl r3
   11c94:	andeq	r2, r1, ip, lsl r3
   11c98:	andeq	r2, r1, ip, lsl r3
   11c9c:	andeq	r2, r1, ip, lsl r3
   11ca0:	andeq	r2, r1, ip, lsl r3
   11ca4:	andeq	r2, r1, ip, lsl r3
   11ca8:	andeq	r2, r1, ip, lsl r3
   11cac:	andeq	r2, r1, ip, lsl r3
   11cb0:	andeq	r2, r1, ip, lsl r3
   11cb4:	andeq	r2, r1, ip, lsl r3
   11cb8:	andeq	r2, r1, ip, lsl r3
   11cbc:	strdeq	r1, [r1], -r4
   11cc0:	andeq	r1, r1, ip, asr #26
   11cc4:	movw	r0, #4600	; 0x11f8
   11cc8:	movt	r0, #4
   11ccc:	ldr	r1, [r0]
   11cd0:	ldr	r0, [r0, #4]
   11cd4:	orr	r0, r1, r0
   11cd8:	cmp	r0, #0
   11cdc:	bne	11d24 <__assert_fail@plt+0x71c>
   11ce0:	b	11ce4 <__assert_fail@plt+0x6dc>
   11ce4:	movw	r0, #4592	; 0x11f0
   11ce8:	movt	r0, #4
   11cec:	ldr	r0, [r0]
   11cf0:	ldrb	r0, [r0]
   11cf4:	cmp	r0, #43	; 0x2b
   11cf8:	bne	11d24 <__assert_fail@plt+0x71c>
   11cfc:	movw	r0, #4592	; 0x11f0
   11d00:	movt	r0, #4
   11d04:	ldr	r0, [r0]
   11d08:	add	r2, r0, #1
   11d0c:	mvn	r0, #1
   11d10:	movw	r1, #43	; 0x2b
   11d14:	and	r1, r1, #255	; 0xff
   11d18:	bl	1274c <__assert_fail@plt+0x1144>
   11d1c:	tst	r0, #1
   11d20:	bne	11d48 <__assert_fail@plt+0x740>
   11d24:	movw	r0, #4592	; 0x11f0
   11d28:	movt	r0, #4
   11d2c:	ldr	r0, [r0]
   11d30:	ldr	r1, [fp, #-24]	; 0xffffffe8
   11d34:	ldr	r2, [fp, #-16]
   11d38:	add	r3, r2, #1
   11d3c:	str	r3, [fp, #-16]
   11d40:	add	r1, r1, r2, lsl #2
   11d44:	str	r0, [r1]
   11d48:	b	12324 <__assert_fail@plt+0xd1c>
   11d4c:	movw	r0, #4592	; 0x11f0
   11d50:	movt	r0, #4
   11d54:	ldr	r0, [r0]
   11d58:	movw	r1, #0
   11d5c:	cmp	r0, r1
   11d60:	bne	11d88 <__assert_fail@plt+0x780>
   11d64:	movw	r0, #61500	; 0xf03c
   11d68:	movt	r0, #2
   11d6c:	bl	114a0 <gettext@plt>
   11d70:	movw	r1, #1
   11d74:	str	r0, [fp, #-76]	; 0xffffffb4
   11d78:	mov	r0, r1
   11d7c:	movw	r1, #0
   11d80:	ldr	r2, [fp, #-76]	; 0xffffffb4
   11d84:	bl	11428 <error@plt>
   11d88:	ldr	r0, [fp, #-40]	; 0xffffffd8
   11d8c:	movw	r1, #4592	; 0x11f0
   11d90:	movt	r1, #4
   11d94:	ldr	r2, [r1]
   11d98:	movw	r1, #0
   11d9c:	and	r1, r1, #255	; 0xff
   11da0:	bl	1274c <__assert_fail@plt+0x1144>
   11da4:	tst	r0, #1
   11da8:	bne	11dec <__assert_fail@plt+0x7e4>
   11dac:	movw	r0, #61550	; 0xf06e
   11db0:	movt	r0, #2
   11db4:	bl	114a0 <gettext@plt>
   11db8:	movw	r1, #4592	; 0x11f0
   11dbc:	movt	r1, #4
   11dc0:	ldr	r1, [r1]
   11dc4:	str	r0, [sp, #80]	; 0x50
   11dc8:	mov	r0, r1
   11dcc:	bl	22744 <__assert_fail@plt+0x1113c>
   11dd0:	movw	r1, #1
   11dd4:	str	r0, [sp, #76]	; 0x4c
   11dd8:	mov	r0, r1
   11ddc:	movw	r1, #0
   11de0:	ldr	r2, [sp, #80]	; 0x50
   11de4:	ldr	r3, [sp, #76]	; 0x4c
   11de8:	bl	11428 <error@plt>
   11dec:	b	11df0 <__assert_fail@plt+0x7e8>
   11df0:	b	12324 <__assert_fail@plt+0xd1c>
   11df4:	movw	r0, #4592	; 0x11f0
   11df8:	movt	r0, #4
   11dfc:	ldr	r0, [r0]
   11e00:	bl	12940 <__assert_fail@plt+0x1338>
   11e04:	ldr	r0, [fp, #-28]	; 0xffffffe4
   11e08:	bl	1becc <__assert_fail@plt+0xa8c4>
   11e0c:	movw	r0, #0
   11e10:	str	r0, [fp, #-28]	; 0xffffffe4
   11e14:	str	r0, [fp, #-36]	; 0xffffffdc
   11e18:	b	12324 <__assert_fail@plt+0xd1c>
   11e1c:	movw	r0, #4608	; 0x1200
   11e20:	movt	r0, #4
   11e24:	movw	r1, #1
   11e28:	strb	r1, [r0]
   11e2c:	movw	r0, #4416	; 0x1140
   11e30:	movt	r0, #4
   11e34:	movw	r1, #0
   11e38:	strb	r1, [r0]
   11e3c:	b	12324 <__assert_fail@plt+0xd1c>
   11e40:	movw	r0, #4609	; 0x1201
   11e44:	movt	r0, #4
   11e48:	movw	r1, #1
   11e4c:	strb	r1, [r0]
   11e50:	b	12324 <__assert_fail@plt+0xd1c>
   11e54:	movw	r0, #4610	; 0x1202
   11e58:	movt	r0, #4
   11e5c:	movw	r1, #1
   11e60:	strb	r1, [r0]
   11e64:	b	12324 <__assert_fail@plt+0xd1c>
   11e68:	movw	r0, #4611	; 0x1203
   11e6c:	movt	r0, #4
   11e70:	movw	r1, #1
   11e74:	strb	r1, [r0]
   11e78:	b	12324 <__assert_fail@plt+0xd1c>
   11e7c:	movw	r0, #4592	; 0x11f0
   11e80:	movt	r0, #4
   11e84:	ldr	r0, [r0]
   11e88:	movw	r1, #4612	; 0x1204
   11e8c:	movt	r1, #4
   11e90:	str	r0, [r1]
   11e94:	b	12324 <__assert_fail@plt+0xd1c>
   11e98:	movw	r0, #4592	; 0x11f0
   11e9c:	movt	r0, #4
   11ea0:	ldr	r0, [r0]
   11ea4:	movw	r1, #0
   11ea8:	cmp	r0, r1
   11eac:	beq	11ed8 <__assert_fail@plt+0x8d0>
   11eb0:	movw	r0, #4592	; 0x11f0
   11eb4:	movt	r0, #4
   11eb8:	ldr	r0, [r0]
   11ebc:	movw	r1, #101	; 0x65
   11ec0:	and	r1, r1, #255	; 0xff
   11ec4:	movw	r2, #4417	; 0x1141
   11ec8:	movt	r2, #4
   11ecc:	movw	r3, #4420	; 0x1144
   11ed0:	movt	r3, #4
   11ed4:	bl	129a0 <__assert_fail@plt+0x1398>
   11ed8:	movw	r0, #4616	; 0x1208
   11edc:	movt	r0, #4
   11ee0:	movw	r1, #1
   11ee4:	strb	r1, [r0]
   11ee8:	b	12324 <__assert_fail@plt+0xd1c>
   11eec:	movw	r0, #4617	; 0x1209
   11ef0:	movt	r0, #4
   11ef4:	movw	r1, #1
   11ef8:	strb	r1, [r0]
   11efc:	b	12324 <__assert_fail@plt+0xd1c>
   11f00:	movw	r0, #4592	; 0x11f0
   11f04:	movt	r0, #4
   11f08:	ldr	r0, [r0]
   11f0c:	movw	r1, #4620	; 0x120c
   11f10:	movt	r1, #4
   11f14:	str	r0, [r1]
   11f18:	b	12324 <__assert_fail@plt+0xd1c>
   11f1c:	movw	r0, #4592	; 0x11f0
   11f20:	movt	r0, #4
   11f24:	ldr	r0, [r0]
   11f28:	movw	r1, #0
   11f2c:	cmp	r0, r1
   11f30:	beq	11f5c <__assert_fail@plt+0x954>
   11f34:	movw	r0, #4592	; 0x11f0
   11f38:	movt	r0, #4
   11f3c:	ldr	r0, [r0]
   11f40:	movw	r1, #105	; 0x69
   11f44:	and	r1, r1, #255	; 0xff
   11f48:	movw	r2, #4424	; 0x1148
   11f4c:	movt	r2, #4
   11f50:	movw	r3, #4428	; 0x114c
   11f54:	movt	r3, #4
   11f58:	bl	129a0 <__assert_fail@plt+0x1398>
   11f5c:	movw	r0, #4624	; 0x1210
   11f60:	movt	r0, #4
   11f64:	movw	r1, #1
   11f68:	strb	r1, [r0]
   11f6c:	b	12324 <__assert_fail@plt+0xd1c>
   11f70:	movw	r0, #4625	; 0x1211
   11f74:	movt	r0, #4
   11f78:	movw	r1, #1
   11f7c:	strb	r1, [r0]
   11f80:	b	12324 <__assert_fail@plt+0xd1c>
   11f84:	movw	r0, #4592	; 0x11f0
   11f88:	movt	r0, #4
   11f8c:	ldr	r0, [r0]
   11f90:	movw	r1, #61572	; 0xf084
   11f94:	movt	r1, #2
   11f98:	str	r0, [sp, #72]	; 0x48
   11f9c:	mov	r0, r1
   11fa0:	bl	114a0 <gettext@plt>
   11fa4:	ldr	r1, [sp, #72]	; 0x48
   11fa8:	str	r0, [sp, #68]	; 0x44
   11fac:	mov	r0, r1
   11fb0:	movw	r1, #1
   11fb4:	movw	r2, #4432	; 0x1150
   11fb8:	movt	r2, #4
   11fbc:	ldr	r3, [sp, #68]	; 0x44
   11fc0:	bl	12ad8 <__assert_fail@plt+0x14d0>
   11fc4:	b	12324 <__assert_fail@plt+0xd1c>
   11fc8:	movw	r0, #4626	; 0x1212
   11fcc:	movt	r0, #4
   11fd0:	movw	r1, #1
   11fd4:	strb	r1, [r0]
   11fd8:	movw	r0, #4416	; 0x1140
   11fdc:	movt	r0, #4
   11fe0:	movw	r1, #0
   11fe4:	strb	r1, [r0]
   11fe8:	b	12324 <__assert_fail@plt+0xd1c>
   11fec:	movw	r0, #4627	; 0x1213
   11ff0:	movt	r0, #4
   11ff4:	movw	r1, #1
   11ff8:	strb	r1, [r0]
   11ffc:	movw	r0, #4592	; 0x11f0
   12000:	movt	r0, #4
   12004:	ldr	r0, [r0]
   12008:	movw	r1, #0
   1200c:	cmp	r0, r1
   12010:	beq	1203c <__assert_fail@plt+0xa34>
   12014:	movw	r0, #4592	; 0x11f0
   12018:	movt	r0, #4
   1201c:	ldr	r0, [r0]
   12020:	movw	r1, #110	; 0x6e
   12024:	and	r1, r1, #255	; 0xff
   12028:	movw	r2, #4436	; 0x1154
   1202c:	movt	r2, #4
   12030:	movw	r3, #4440	; 0x1158
   12034:	movt	r3, #4
   12038:	bl	129a0 <__assert_fail@plt+0x1398>
   1203c:	b	12324 <__assert_fail@plt+0xd1c>
   12040:	movw	r0, #4444	; 0x115c
   12044:	movt	r0, #4
   12048:	movw	r1, #0
   1204c:	strb	r1, [r0]
   12050:	movw	r0, #4592	; 0x11f0
   12054:	movt	r0, #4
   12058:	ldr	r0, [r0]
   1205c:	movw	r1, #61613	; 0xf0ad
   12060:	movt	r1, #2
   12064:	str	r0, [sp, #64]	; 0x40
   12068:	mov	r0, r1
   1206c:	bl	114a0 <gettext@plt>
   12070:	ldr	r1, [pc, #1744]	; 12748 <__assert_fail@plt+0x1140>
   12074:	ldr	r2, [sp, #64]	; 0x40
   12078:	str	r0, [sp, #60]	; 0x3c
   1207c:	mov	r0, r2
   12080:	movw	r2, #4448	; 0x1160
   12084:	movt	r2, #4
   12088:	ldr	r3, [sp, #60]	; 0x3c
   1208c:	bl	12ad8 <__assert_fail@plt+0x14d0>
   12090:	b	12324 <__assert_fail@plt+0xd1c>
   12094:	movw	r0, #4592	; 0x11f0
   12098:	movt	r0, #4
   1209c:	ldr	r0, [r0]
   120a0:	movw	r1, #61654	; 0xf0d6
   120a4:	movt	r1, #2
   120a8:	str	r0, [sp, #56]	; 0x38
   120ac:	mov	r0, r1
   120b0:	bl	114a0 <gettext@plt>
   120b4:	ldr	r1, [sp, #56]	; 0x38
   120b8:	str	r0, [sp, #52]	; 0x34
   120bc:	mov	r0, r1
   120c0:	movw	r1, #0
   120c4:	movw	r2, #4628	; 0x1214
   120c8:	movt	r2, #4
   120cc:	ldr	r3, [sp, #52]	; 0x34
   120d0:	bl	12ad8 <__assert_fail@plt+0x14d0>
   120d4:	b	12324 <__assert_fail@plt+0xd1c>
   120d8:	movw	r0, #4632	; 0x1218
   120dc:	movt	r0, #4
   120e0:	movw	r1, #1
   120e4:	strb	r1, [r0]
   120e8:	b	12324 <__assert_fail@plt+0xd1c>
   120ec:	movw	r0, #1
   120f0:	strb	r0, [fp, #-17]	; 0xffffffef
   120f4:	strb	r0, [fp, #-19]	; 0xffffffed
   120f8:	movw	r0, #4633	; 0x1219
   120fc:	movt	r0, #4
   12100:	ldrb	r0, [r0]
   12104:	tst	r0, #1
   12108:	bne	12134 <__assert_fail@plt+0xb2c>
   1210c:	movw	r0, #4592	; 0x11f0
   12110:	movt	r0, #4
   12114:	ldr	r0, [r0]
   12118:	movw	r1, #0
   1211c:	cmp	r0, r1
   12120:	beq	12134 <__assert_fail@plt+0xb2c>
   12124:	movw	r0, #4592	; 0x11f0
   12128:	movt	r0, #4
   1212c:	ldr	r0, [r0]
   12130:	bl	12b50 <__assert_fail@plt+0x1548>
   12134:	b	12324 <__assert_fail@plt+0xd1c>
   12138:	movw	r0, #0
   1213c:	strb	r0, [fp, #-19]	; 0xffffffed
   12140:	movw	r0, #4452	; 0x1164
   12144:	movt	r0, #4
   12148:	movw	r1, #748	; 0x2ec
   1214c:	movt	r1, #3
   12150:	str	r1, [r0]
   12154:	movw	r0, #4636	; 0x121c
   12158:	movt	r0, #4
   1215c:	movw	r1, #0
   12160:	str	r1, [r0]
   12164:	movw	r0, #4633	; 0x1219
   12168:	movt	r0, #4
   1216c:	movw	r2, #1
   12170:	strb	r2, [r0]
   12174:	movw	r0, #4592	; 0x11f0
   12178:	movt	r0, #4
   1217c:	ldr	r0, [r0]
   12180:	cmp	r0, r1
   12184:	beq	12198 <__assert_fail@plt+0xb90>
   12188:	movw	r0, #4592	; 0x11f0
   1218c:	movt	r0, #4
   12190:	ldr	r0, [r0]
   12194:	bl	12b50 <__assert_fail@plt+0x1548>
   12198:	b	12324 <__assert_fail@plt+0xd1c>
   1219c:	movw	r0, #4456	; 0x1168
   121a0:	movt	r0, #4
   121a4:	movw	r1, #0
   121a8:	strb	r1, [r0]
   121ac:	movw	r0, #4640	; 0x1220
   121b0:	movt	r0, #4
   121b4:	movw	r1, #1
   121b8:	strb	r1, [r0]
   121bc:	b	12324 <__assert_fail@plt+0xd1c>
   121c0:	movw	r0, #4456	; 0x1168
   121c4:	movt	r0, #4
   121c8:	movw	r1, #0
   121cc:	strb	r1, [r0]
   121d0:	movw	r0, #4640	; 0x1220
   121d4:	movt	r0, #4
   121d8:	strb	r1, [r0]
   121dc:	b	12324 <__assert_fail@plt+0xd1c>
   121e0:	movw	r0, #4641	; 0x1221
   121e4:	movt	r0, #4
   121e8:	movw	r1, #1
   121ec:	strb	r1, [r0]
   121f0:	b	12324 <__assert_fail@plt+0xd1c>
   121f4:	movw	r0, #1
   121f8:	strb	r0, [fp, #-17]	; 0xffffffef
   121fc:	strb	r0, [fp, #-18]	; 0xffffffee
   12200:	movw	r0, #4592	; 0x11f0
   12204:	movt	r0, #4
   12208:	ldr	r0, [r0]
   1220c:	movw	r1, #61686	; 0xf0f6
   12210:	movt	r1, #2
   12214:	str	r0, [sp, #48]	; 0x30
   12218:	mov	r0, r1
   1221c:	bl	114a0 <gettext@plt>
   12220:	ldr	r1, [sp, #48]	; 0x30
   12224:	str	r0, [sp, #44]	; 0x2c
   12228:	mov	r0, r1
   1222c:	movw	r1, #1
   12230:	sub	r2, fp, #48	; 0x30
   12234:	ldr	r3, [sp, #44]	; 0x2c
   12238:	bl	12ad8 <__assert_fail@plt+0x14d0>
   1223c:	movw	r0, #4642	; 0x1222
   12240:	movt	r0, #4
   12244:	ldrb	r0, [r0]
   12248:	tst	r0, #1
   1224c:	bne	12260 <__assert_fail@plt+0xc58>
   12250:	ldr	r0, [fp, #-48]	; 0xffffffd0
   12254:	movw	r1, #4460	; 0x116c
   12258:	movt	r1, #4
   1225c:	str	r0, [r1]
   12260:	b	12324 <__assert_fail@plt+0xd1c>
   12264:	movw	r0, #0
   12268:	strb	r0, [fp, #-18]	; 0xffffffee
   1226c:	movw	r0, #4642	; 0x1222
   12270:	movt	r0, #4
   12274:	movw	r1, #1
   12278:	strb	r1, [r0]
   1227c:	movw	r0, #4592	; 0x11f0
   12280:	movt	r0, #4
   12284:	ldr	r0, [r0]
   12288:	movw	r1, #61731	; 0xf123
   1228c:	movt	r1, #2
   12290:	str	r0, [sp, #40]	; 0x28
   12294:	mov	r0, r1
   12298:	bl	114a0 <gettext@plt>
   1229c:	ldr	r1, [sp, #40]	; 0x28
   122a0:	str	r0, [sp, #36]	; 0x24
   122a4:	mov	r0, r1
   122a8:	movw	r1, #1
   122ac:	movw	r2, #4460	; 0x116c
   122b0:	movt	r2, #4
   122b4:	ldr	r3, [sp, #36]	; 0x24
   122b8:	bl	12ad8 <__assert_fail@plt+0x14d0>
   122bc:	b	12324 <__assert_fail@plt+0xd1c>
   122c0:	movw	r0, #0
   122c4:	bl	12bb4 <__assert_fail@plt+0x15ac>
   122c8:	movw	r0, #4588	; 0x11ec
   122cc:	movt	r0, #4
   122d0:	ldr	r0, [r0]
   122d4:	movw	r1, #4488	; 0x1188
   122d8:	movt	r1, #4
   122dc:	ldr	r3, [r1]
   122e0:	movw	r1, #61776	; 0xf150
   122e4:	movt	r1, #2
   122e8:	movw	r2, #61779	; 0xf153
   122ec:	movt	r2, #2
   122f0:	movw	ip, #61793	; 0xf161
   122f4:	movt	ip, #2
   122f8:	str	ip, [sp]
   122fc:	movw	ip, #61806	; 0xf16e
   12300:	movt	ip, #2
   12304:	str	ip, [sp, #4]
   12308:	movw	ip, #0
   1230c:	str	ip, [sp, #8]
   12310:	bl	23a80 <__assert_fail@plt+0x12478>
   12314:	movw	r0, #0
   12318:	bl	11494 <exit@plt>
   1231c:	movw	r0, #1
   12320:	bl	12bb4 <__assert_fail@plt+0x15ac>
   12324:	b	117dc <__assert_fail@plt+0x1d4>
   12328:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1232c:	movw	r1, #0
   12330:	cmp	r0, r1
   12334:	beq	12348 <__assert_fail@plt+0xd40>
   12338:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1233c:	bl	12940 <__assert_fail@plt+0x1338>
   12340:	ldr	r0, [fp, #-28]	; 0xffffffe4
   12344:	bl	1becc <__assert_fail@plt+0xa8c4>
   12348:	movw	r0, #4612	; 0x1204
   1234c:	movt	r0, #4
   12350:	ldr	r0, [r0]
   12354:	movw	r1, #0
   12358:	cmp	r0, r1
   1235c:	bne	123bc <__assert_fail@plt+0xdb4>
   12360:	movw	r0, #61821	; 0xf17d
   12364:	movt	r0, #2
   12368:	bl	11434 <getenv@plt>
   1236c:	movw	r1, #0
   12370:	cmp	r0, r1
   12374:	movw	r0, #0
   12378:	str	r0, [sp, #32]
   1237c:	beq	12394 <__assert_fail@plt+0xd8c>
   12380:	movw	r0, #2
   12384:	bl	1c048 <__assert_fail@plt+0xaa40>
   12388:	mvn	r1, #0
   1238c:	eor	r0, r0, r1
   12390:	str	r0, [sp, #32]
   12394:	ldr	r0, [sp, #32]
   12398:	tst	r0, #1
   1239c:	movw	r0, #61852	; 0xf19c
   123a0:	movt	r0, #2
   123a4:	movw	r1, #61837	; 0xf18d
   123a8:	movt	r1, #2
   123ac:	movne	r0, r1
   123b0:	movw	r1, #4612	; 0x1204
   123b4:	movt	r1, #4
   123b8:	str	r0, [r1]
   123bc:	movw	r0, #61867	; 0xf1ab
   123c0:	movt	r0, #2
   123c4:	bl	11434 <getenv@plt>
   123c8:	bl	22ad4 <__assert_fail@plt+0x114cc>
   123cc:	movw	r1, #4644	; 0x1224
   123d0:	movt	r1, #4
   123d4:	str	r0, [r1]
   123d8:	movw	r0, #4600	; 0x11f8
   123dc:	movt	r0, #4
   123e0:	ldr	r1, [r0]
   123e4:	ldr	r0, [r0, #4]
   123e8:	orr	r0, r1, r0
   123ec:	cmp	r0, #0
   123f0:	bne	12410 <__assert_fail@plt+0xe08>
   123f4:	b	123f8 <__assert_fail@plt+0xdf0>
   123f8:	movw	r0, #4600	; 0x11f8
   123fc:	movt	r0, #4
   12400:	mov	r1, #0
   12404:	str	r1, [r0, #4]
   12408:	mov	r1, #1
   1240c:	str	r1, [r0]
   12410:	movw	r0, #4626	; 0x1212
   12414:	movt	r0, #4
   12418:	ldrb	r0, [r0]
   1241c:	tst	r0, #1
   12420:	beq	1245c <__assert_fail@plt+0xe54>
   12424:	movw	r0, #4648	; 0x1228
   12428:	movt	r0, #4
   1242c:	ldrb	r0, [r0]
   12430:	tst	r0, #1
   12434:	beq	1245c <__assert_fail@plt+0xe54>
   12438:	movw	r0, #61870	; 0xf1ae
   1243c:	movt	r0, #2
   12440:	bl	114a0 <gettext@plt>
   12444:	movw	r1, #1
   12448:	str	r0, [sp, #28]
   1244c:	mov	r0, r1
   12450:	movw	r1, #0
   12454:	ldr	r2, [sp, #28]
   12458:	bl	11428 <error@plt>
   1245c:	movw	r0, #4626	; 0x1212
   12460:	movt	r0, #4
   12464:	ldrb	r0, [r0]
   12468:	tst	r0, #1
   1246c:	beq	124a8 <__assert_fail@plt+0xea0>
   12470:	movw	r0, #4608	; 0x1200
   12474:	movt	r0, #4
   12478:	ldrb	r0, [r0]
   1247c:	tst	r0, #1
   12480:	beq	124a8 <__assert_fail@plt+0xea0>
   12484:	movw	r0, #61929	; 0xf1e9
   12488:	movt	r0, #2
   1248c:	bl	114a0 <gettext@plt>
   12490:	movw	r1, #1
   12494:	str	r0, [sp, #24]
   12498:	mov	r0, r1
   1249c:	movw	r1, #0
   124a0:	ldr	r2, [sp, #24]
   124a4:	bl	11428 <error@plt>
   124a8:	ldrb	r0, [fp, #-17]	; 0xffffffef
   124ac:	tst	r0, #1
   124b0:	beq	125e0 <__assert_fail@plt+0xfd8>
   124b4:	ldrb	r0, [fp, #-18]	; 0xffffffee
   124b8:	tst	r0, #1
   124bc:	beq	1252c <__assert_fail@plt+0xf24>
   124c0:	movw	r0, #4626	; 0x1212
   124c4:	movt	r0, #4
   124c8:	ldrb	r0, [r0]
   124cc:	tst	r0, #1
   124d0:	bne	124e8 <__assert_fail@plt+0xee0>
   124d4:	movw	r0, #4648	; 0x1228
   124d8:	movt	r0, #4
   124dc:	ldrb	r0, [r0]
   124e0:	tst	r0, #1
   124e4:	beq	12518 <__assert_fail@plt+0xf10>
   124e8:	movw	r0, #4642	; 0x1222
   124ec:	movt	r0, #4
   124f0:	movw	r1, #1
   124f4:	strb	r1, [r0]
   124f8:	ldrb	r0, [fp, #-19]	; 0xffffffed
   124fc:	tst	r0, #1
   12500:	beq	12514 <__assert_fail@plt+0xf0c>
   12504:	movw	r0, #4633	; 0x1219
   12508:	movt	r0, #4
   1250c:	movw	r1, #1
   12510:	strb	r1, [r0]
   12514:	b	12528 <__assert_fail@plt+0xf20>
   12518:	movw	r0, #4625	; 0x1211
   1251c:	movt	r0, #4
   12520:	movw	r1, #1
   12524:	strb	r1, [r0]
   12528:	b	125dc <__assert_fail@plt+0xfd4>
   1252c:	movw	r0, #4633	; 0x1219
   12530:	movt	r0, #4
   12534:	ldrb	r0, [r0]
   12538:	tst	r0, #1
   1253c:	bne	125d8 <__assert_fail@plt+0xfd0>
   12540:	ldrb	r0, [fp, #-19]	; 0xffffffed
   12544:	tst	r0, #1
   12548:	beq	125d4 <__assert_fail@plt+0xfcc>
   1254c:	movw	r0, #4626	; 0x1212
   12550:	movt	r0, #4
   12554:	ldrb	r0, [r0]
   12558:	tst	r0, #1
   1255c:	bne	12574 <__assert_fail@plt+0xf6c>
   12560:	movw	r0, #4648	; 0x1228
   12564:	movt	r0, #4
   12568:	ldrb	r0, [r0]
   1256c:	tst	r0, #1
   12570:	beq	125d4 <__assert_fail@plt+0xfcc>
   12574:	movw	r0, #4642	; 0x1222
   12578:	movt	r0, #4
   1257c:	ldrb	r0, [r0]
   12580:	tst	r0, #1
   12584:	bne	125c0 <__assert_fail@plt+0xfb8>
   12588:	movw	r0, #4625	; 0x1211
   1258c:	movt	r0, #4
   12590:	movw	r1, #1
   12594:	strb	r1, [r0]
   12598:	movw	r0, #4636	; 0x121c
   1259c:	movt	r0, #4
   125a0:	ldr	r0, [r0]
   125a4:	cmp	r0, #0
   125a8:	ble	125bc <__assert_fail@plt+0xfb4>
   125ac:	movw	r0, #4633	; 0x1219
   125b0:	movt	r0, #4
   125b4:	movw	r1, #1
   125b8:	strb	r1, [r0]
   125bc:	b	125d0 <__assert_fail@plt+0xfc8>
   125c0:	movw	r0, #4633	; 0x1219
   125c4:	movt	r0, #4
   125c8:	movw	r1, #1
   125cc:	strb	r1, [r0]
   125d0:	b	125d4 <__assert_fail@plt+0xfcc>
   125d4:	b	125d8 <__assert_fail@plt+0xfd0>
   125d8:	b	125dc <__assert_fail@plt+0xfd4>
   125dc:	b	125e0 <__assert_fail@plt+0xfd8>
   125e0:	b	125e4 <__assert_fail@plt+0xfdc>
   125e4:	movw	r0, #4568	; 0x11d8
   125e8:	movt	r0, #4
   125ec:	ldr	r0, [r0]
   125f0:	ldr	r1, [fp, #-8]
   125f4:	cmp	r0, r1
   125f8:	bge	12640 <__assert_fail@plt+0x1038>
   125fc:	ldr	r0, [fp, #-12]
   12600:	movw	r1, #4568	; 0x11d8
   12604:	movt	r1, #4
   12608:	ldr	r1, [r1]
   1260c:	ldr	r0, [r0, r1, lsl #2]
   12610:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12614:	ldr	r2, [fp, #-16]
   12618:	add	r3, r2, #1
   1261c:	str	r3, [fp, #-16]
   12620:	add	r1, r1, r2, lsl #2
   12624:	str	r0, [r1]
   12628:	movw	r0, #4568	; 0x11d8
   1262c:	movt	r0, #4
   12630:	ldr	r1, [r0]
   12634:	add	r1, r1, #1
   12638:	str	r1, [r0]
   1263c:	b	125e4 <__assert_fail@plt+0xfdc>
   12640:	ldr	r0, [fp, #-16]
   12644:	cmp	r0, #0
   12648:	bne	12660 <__assert_fail@plt+0x1058>
   1264c:	movw	r0, #0
   12650:	str	r0, [sp, #20]
   12654:	ldr	r1, [sp, #20]
   12658:	bl	12e94 <__assert_fail@plt+0x188c>
   1265c:	b	126c8 <__assert_fail@plt+0x10c0>
   12660:	movw	r0, #4626	; 0x1212
   12664:	movt	r0, #4
   12668:	ldrb	r0, [r0]
   1266c:	tst	r0, #1
   12670:	beq	12684 <__assert_fail@plt+0x107c>
   12674:	ldr	r0, [fp, #-16]
   12678:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1267c:	bl	12e94 <__assert_fail@plt+0x188c>
   12680:	b	126c4 <__assert_fail@plt+0x10bc>
   12684:	movw	r0, #0
   12688:	str	r0, [fp, #-52]	; 0xffffffcc
   1268c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   12690:	ldr	r1, [fp, #-16]
   12694:	cmp	r0, r1
   12698:	bcs	126c0 <__assert_fail@plt+0x10b8>
   1269c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   126a0:	ldr	r1, [fp, #-52]	; 0xffffffcc
   126a4:	add	r1, r0, r1, lsl #2
   126a8:	movw	r0, #1
   126ac:	bl	12e94 <__assert_fail@plt+0x188c>
   126b0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   126b4:	add	r0, r0, #1
   126b8:	str	r0, [fp, #-52]	; 0xffffffcc
   126bc:	b	1268c <__assert_fail@plt+0x1084>
   126c0:	b	126c4 <__assert_fail@plt+0x10bc>
   126c4:	b	126c8 <__assert_fail@plt+0x10c0>
   126c8:	bl	12f9c <__assert_fail@plt+0x1994>
   126cc:	movw	r0, #4649	; 0x1229
   126d0:	movt	r0, #4
   126d4:	ldrb	r0, [r0]
   126d8:	tst	r0, #1
   126dc:	beq	12728 <__assert_fail@plt+0x1120>
   126e0:	movw	r0, #4584	; 0x11e8
   126e4:	movt	r0, #4
   126e8:	ldr	r0, [r0]
   126ec:	bl	1bc08 <__assert_fail@plt+0xa600>
   126f0:	cmn	r0, #1
   126f4:	bne	12728 <__assert_fail@plt+0x1120>
   126f8:	bl	114e8 <__errno_location@plt>
   126fc:	ldr	r1, [r0]
   12700:	movw	r0, #61990	; 0xf226
   12704:	movt	r0, #2
   12708:	str	r1, [sp, #16]
   1270c:	bl	114a0 <gettext@plt>
   12710:	movw	r1, #1
   12714:	str	r0, [sp, #12]
   12718:	mov	r0, r1
   1271c:	ldr	r1, [sp, #16]
   12720:	ldr	r2, [sp, #12]
   12724:	bl	11428 <error@plt>
   12728:	movw	r0, #4650	; 0x122a
   1272c:	movt	r0, #4
   12730:	ldrb	r0, [r0]
   12734:	tst	r0, #1
   12738:	movw	r0, #1
   1273c:	moveq	r0, #0
   12740:	mov	sp, fp
   12744:	pop	{fp, pc}
   12748:	andhi	r0, r0, r0
   1274c:	push	{fp, lr}
   12750:	mov	fp, sp
   12754:	sub	sp, sp, #64	; 0x40
   12758:	str	r0, [fp, #-8]
   1275c:	strb	r1, [fp, #-9]
   12760:	str	r2, [fp, #-16]
   12764:	mvn	r0, #0
   12768:	str	r0, [sp, #28]
   1276c:	str	r0, [sp, #24]
   12770:	ldr	r0, [fp, #-16]
   12774:	sub	r1, fp, #20
   12778:	movw	r2, #10
   1277c:	add	r3, sp, #32
   12780:	movw	ip, #748	; 0x2ec
   12784:	movt	ip, #3
   12788:	str	ip, [sp]
   1278c:	bl	2aa64 <__assert_fail@plt+0x1945c>
   12790:	str	r0, [sp, #20]
   12794:	ldr	r0, [sp, #20]
   12798:	cmp	r0, #0
   1279c:	beq	127dc <__assert_fail@plt+0x11d4>
   127a0:	ldr	r0, [sp, #20]
   127a4:	cmp	r0, #2
   127a8:	beq	127dc <__assert_fail@plt+0x11d4>
   127ac:	ldr	r0, [sp, #20]
   127b0:	ldr	r1, [fp, #-8]
   127b4:	ldrb	r2, [fp, #-9]
   127b8:	ldr	r3, [fp, #-16]
   127bc:	and	r2, r2, #255	; 0xff
   127c0:	movw	ip, #1368	; 0x558
   127c4:	movt	ip, #3
   127c8:	str	r3, [sp, #12]
   127cc:	mov	r3, ip
   127d0:	ldr	ip, [sp, #12]
   127d4:	str	ip, [sp]
   127d8:	bl	2a8c0 <__assert_fail@plt+0x192b8>
   127dc:	ldr	r0, [fp, #-20]	; 0xffffffec
   127e0:	ldr	r1, [fp, #-16]
   127e4:	cmp	r0, r1
   127e8:	beq	12804 <__assert_fail@plt+0x11fc>
   127ec:	ldr	r0, [sp, #32]
   127f0:	ldr	r1, [sp, #36]	; 0x24
   127f4:	orr	r0, r0, r1
   127f8:	cmp	r0, #0
   127fc:	bne	12814 <__assert_fail@plt+0x120c>
   12800:	b	12804 <__assert_fail@plt+0x11fc>
   12804:	movw	r0, #0
   12808:	and	r0, r0, #1
   1280c:	strb	r0, [fp, #-1]
   12810:	b	12930 <__assert_fail@plt+0x1328>
   12814:	ldr	r0, [fp, #-20]	; 0xffffffec
   12818:	ldrb	r0, [r0]
   1281c:	cmp	r0, #58	; 0x3a
   12820:	bne	128d4 <__assert_fail@plt+0x12cc>
   12824:	ldr	r0, [fp, #-20]	; 0xffffffec
   12828:	add	r0, r0, #1
   1282c:	str	r0, [sp, #16]
   12830:	ldr	r0, [sp, #16]
   12834:	sub	r1, fp, #20
   12838:	movw	r2, #10
   1283c:	add	r3, sp, #24
   12840:	movw	ip, #748	; 0x2ec
   12844:	movt	ip, #3
   12848:	str	ip, [sp]
   1284c:	bl	2aa64 <__assert_fail@plt+0x1945c>
   12850:	str	r0, [sp, #20]
   12854:	ldr	r0, [sp, #20]
   12858:	cmp	r0, #0
   1285c:	beq	12890 <__assert_fail@plt+0x1288>
   12860:	ldr	r0, [sp, #20]
   12864:	ldr	r1, [fp, #-8]
   12868:	ldrb	r2, [fp, #-9]
   1286c:	ldr	r3, [fp, #-16]
   12870:	and	r2, r2, #255	; 0xff
   12874:	movw	ip, #1368	; 0x558
   12878:	movt	ip, #3
   1287c:	str	r3, [sp, #8]
   12880:	mov	r3, ip
   12884:	ldr	ip, [sp, #8]
   12888:	str	ip, [sp]
   1288c:	bl	2a8c0 <__assert_fail@plt+0x192b8>
   12890:	ldr	r0, [sp, #16]
   12894:	ldr	r1, [fp, #-20]	; 0xffffffec
   12898:	cmp	r0, r1
   1289c:	beq	128c0 <__assert_fail@plt+0x12b8>
   128a0:	ldr	r0, [sp, #24]
   128a4:	ldr	r1, [sp, #28]
   128a8:	ldr	r2, [sp, #32]
   128ac:	ldr	r3, [sp, #36]	; 0x24
   128b0:	subs	r0, r0, r2
   128b4:	sbcs	r1, r1, r3
   128b8:	bcs	128d0 <__assert_fail@plt+0x12c8>
   128bc:	b	128c0 <__assert_fail@plt+0x12b8>
   128c0:	movw	r0, #0
   128c4:	and	r0, r0, #1
   128c8:	strb	r0, [fp, #-1]
   128cc:	b	12930 <__assert_fail@plt+0x1328>
   128d0:	b	128d4 <__assert_fail@plt+0x12cc>
   128d4:	ldr	r0, [fp, #-20]	; 0xffffffec
   128d8:	ldrsb	r0, [r0]
   128dc:	cmp	r0, #0
   128e0:	beq	128f4 <__assert_fail@plt+0x12ec>
   128e4:	movw	r0, #0
   128e8:	and	r0, r0, #1
   128ec:	strb	r0, [fp, #-1]
   128f0:	b	12930 <__assert_fail@plt+0x1328>
   128f4:	ldr	r0, [sp, #32]
   128f8:	ldr	r1, [sp, #36]	; 0x24
   128fc:	movw	r2, #4600	; 0x11f8
   12900:	movt	r2, #4
   12904:	str	r1, [r2, #4]
   12908:	str	r0, [r2]
   1290c:	ldr	r0, [sp, #24]
   12910:	ldr	r1, [sp, #28]
   12914:	movw	r2, #4464	; 0x1170
   12918:	movt	r2, #4
   1291c:	str	r1, [r2, #4]
   12920:	str	r0, [r2]
   12924:	movw	r0, #1
   12928:	and	r0, r0, #1
   1292c:	strb	r0, [fp, #-1]
   12930:	ldrb	r0, [fp, #-1]
   12934:	and	r0, r0, #1
   12938:	mov	sp, fp
   1293c:	pop	{fp, pc}
   12940:	push	{fp, lr}
   12944:	mov	fp, sp
   12948:	sub	sp, sp, #16
   1294c:	str	r0, [fp, #-4]
   12950:	ldr	r0, [fp, #-4]
   12954:	movw	r1, #621	; 0x26d
   12958:	movt	r1, #3
   1295c:	str	r0, [sp, #8]
   12960:	mov	r0, r1
   12964:	bl	114a0 <gettext@plt>
   12968:	ldr	r1, [sp, #8]
   1296c:	str	r0, [sp, #4]
   12970:	mov	r0, r1
   12974:	movw	r1, #1
   12978:	movw	r2, #4472	; 0x1178
   1297c:	movt	r2, #4
   12980:	ldr	r3, [sp, #4]
   12984:	bl	12ad8 <__assert_fail@plt+0x14d0>
   12988:	movw	r0, #4648	; 0x1228
   1298c:	movt	r0, #4
   12990:	movw	r1, #1
   12994:	strb	r1, [r0]
   12998:	mov	sp, fp
   1299c:	pop	{fp, pc}
   129a0:	push	{fp, lr}
   129a4:	mov	fp, sp
   129a8:	sub	sp, sp, #48	; 0x30
   129ac:	str	r0, [fp, #-4]
   129b0:	strb	r1, [fp, #-5]
   129b4:	str	r2, [fp, #-12]
   129b8:	str	r3, [fp, #-16]
   129bc:	ldr	r0, [fp, #-4]
   129c0:	ldrb	r0, [r0]
   129c4:	sub	r0, r0, #48	; 0x30
   129c8:	cmp	r0, #9
   129cc:	bls	129e8 <__assert_fail@plt+0x13e0>
   129d0:	ldr	r0, [fp, #-4]
   129d4:	add	r1, r0, #1
   129d8:	str	r1, [fp, #-4]
   129dc:	ldrb	r0, [r0]
   129e0:	ldr	r1, [fp, #-12]
   129e4:	strb	r0, [r1]
   129e8:	ldr	r0, [fp, #-4]
   129ec:	ldrsb	r0, [r0]
   129f0:	cmp	r0, #0
   129f4:	beq	12acc <__assert_fail@plt+0x14c4>
   129f8:	ldr	r0, [fp, #-4]
   129fc:	movw	r1, #0
   12a00:	movw	r2, #10
   12a04:	sub	r3, fp, #20
   12a08:	movw	ip, #748	; 0x2ec
   12a0c:	movt	ip, #3
   12a10:	str	ip, [sp]
   12a14:	bl	28c48 <__assert_fail@plt+0x17640>
   12a18:	cmp	r0, #0
   12a1c:	bne	12a3c <__assert_fail@plt+0x1434>
   12a20:	ldr	r0, [fp, #-20]	; 0xffffffec
   12a24:	cmp	r0, #0
   12a28:	ble	12a3c <__assert_fail@plt+0x1434>
   12a2c:	ldr	r0, [pc, #160]	; 12ad4 <__assert_fail@plt+0x14cc>
   12a30:	ldr	r1, [fp, #-20]	; 0xffffffec
   12a34:	cmp	r0, r1
   12a38:	bge	12ac0 <__assert_fail@plt+0x14b8>
   12a3c:	ldr	r0, [pc, #144]	; 12ad4 <__assert_fail@plt+0x14cc>
   12a40:	ldr	r1, [fp, #-20]	; 0xffffffec
   12a44:	cmp	r0, r1
   12a48:	bge	12a58 <__assert_fail@plt+0x1450>
   12a4c:	movw	r0, #75	; 0x4b
   12a50:	str	r0, [sp, #24]
   12a54:	b	12a64 <__assert_fail@plt+0x145c>
   12a58:	bl	114e8 <__errno_location@plt>
   12a5c:	ldr	r0, [r0]
   12a60:	str	r0, [sp, #24]
   12a64:	ldr	r0, [sp, #24]
   12a68:	movw	r1, #664	; 0x298
   12a6c:	movt	r1, #3
   12a70:	str	r0, [sp, #20]
   12a74:	mov	r0, r1
   12a78:	bl	114a0 <gettext@plt>
   12a7c:	ldrb	r3, [fp, #-5]
   12a80:	ldr	r1, [fp, #-4]
   12a84:	str	r0, [sp, #16]
   12a88:	mov	r0, r1
   12a8c:	str	r3, [sp, #12]
   12a90:	bl	22744 <__assert_fail@plt+0x1113c>
   12a94:	movw	r1, #0
   12a98:	str	r0, [sp, #8]
   12a9c:	mov	r0, r1
   12aa0:	ldr	r1, [sp, #20]
   12aa4:	ldr	r2, [sp, #16]
   12aa8:	ldr	r3, [sp, #12]
   12aac:	ldr	ip, [sp, #8]
   12ab0:	str	ip, [sp]
   12ab4:	bl	11428 <error@plt>
   12ab8:	movw	r0, #1
   12abc:	bl	12bb4 <__assert_fail@plt+0x15ac>
   12ac0:	ldr	r0, [fp, #-20]	; 0xffffffec
   12ac4:	ldr	r1, [fp, #-16]
   12ac8:	str	r0, [r1]
   12acc:	mov	sp, fp
   12ad0:	pop	{fp, pc}
   12ad4:	svcvc	0x00ffffff
   12ad8:	push	{fp, lr}
   12adc:	mov	fp, sp
   12ae0:	sub	sp, sp, #48	; 0x30
   12ae4:	str	r0, [fp, #-4]
   12ae8:	str	r1, [fp, #-8]
   12aec:	str	r2, [fp, #-12]
   12af0:	str	r3, [fp, #-16]
   12af4:	ldr	r0, [fp, #-4]
   12af8:	ldr	r1, [fp, #-8]
   12afc:	asr	r3, r1, #31
   12b00:	ldr	r2, [fp, #-16]
   12b04:	mov	ip, sp
   12b08:	mov	lr, #0
   12b0c:	str	lr, [ip, #16]
   12b10:	str	r2, [ip, #12]
   12b14:	movw	r2, #748	; 0x2ec
   12b18:	movt	r2, #3
   12b1c:	str	r2, [ip, #8]
   12b20:	str	lr, [ip, #4]
   12b24:	mvn	r2, #-2147483648	; 0x80000000
   12b28:	str	r2, [ip]
   12b2c:	mov	r2, r1
   12b30:	bl	26bb4 <__assert_fail@plt+0x155ac>
   12b34:	str	r1, [sp, #28]
   12b38:	str	r0, [sp, #24]
   12b3c:	ldr	r0, [sp, #24]
   12b40:	ldr	r1, [fp, #-12]
   12b44:	str	r0, [r1]
   12b48:	mov	sp, fp
   12b4c:	pop	{fp, pc}
   12b50:	push	{fp, lr}
   12b54:	mov	fp, sp
   12b58:	sub	sp, sp, #16
   12b5c:	ldr	r1, [pc, #76]	; 12bb0 <__assert_fail@plt+0x15a8>
   12b60:	str	r0, [fp, #-4]
   12b64:	ldr	r0, [fp, #-4]
   12b68:	str	r1, [sp, #4]
   12b6c:	bl	114ac <strlen@plt>
   12b70:	str	r0, [sp, #8]
   12b74:	ldr	r0, [sp, #8]
   12b78:	ldr	r1, [sp, #4]
   12b7c:	cmp	r1, r0
   12b80:	bcs	12b88 <__assert_fail@plt+0x1580>
   12b84:	bl	13204 <__assert_fail@plt+0x1bfc>
   12b88:	ldr	r0, [sp, #8]
   12b8c:	movw	r1, #4636	; 0x121c
   12b90:	movt	r1, #4
   12b94:	str	r0, [r1]
   12b98:	ldr	r0, [fp, #-4]
   12b9c:	movw	r1, #4452	; 0x1164
   12ba0:	movt	r1, #4
   12ba4:	str	r0, [r1]
   12ba8:	mov	sp, fp
   12bac:	pop	{fp, pc}
   12bb0:	svcvc	0x00ffffff
   12bb4:	push	{fp, lr}
   12bb8:	mov	fp, sp
   12bbc:	sub	sp, sp, #80	; 0x50
   12bc0:	str	r0, [fp, #-4]
   12bc4:	ldr	r0, [fp, #-4]
   12bc8:	cmp	r0, #0
   12bcc:	beq	12c18 <__assert_fail@plt+0x1610>
   12bd0:	b	12bd4 <__assert_fail@plt+0x15cc>
   12bd4:	movw	r0, #4576	; 0x11e0
   12bd8:	movt	r0, #4
   12bdc:	ldr	r0, [r0]
   12be0:	movw	r1, #62005	; 0xf235
   12be4:	movt	r1, #2
   12be8:	str	r0, [fp, #-8]
   12bec:	mov	r0, r1
   12bf0:	bl	114a0 <gettext@plt>
   12bf4:	movw	r1, #4780	; 0x12ac
   12bf8:	movt	r1, #4
   12bfc:	ldr	r2, [r1]
   12c00:	ldr	r1, [fp, #-8]
   12c04:	str	r0, [fp, #-12]
   12c08:	mov	r0, r1
   12c0c:	ldr	r1, [fp, #-12]
   12c10:	bl	114d0 <fprintf@plt>
   12c14:	b	12e8c <__assert_fail@plt+0x1884>
   12c18:	movw	r0, #62044	; 0xf25c
   12c1c:	movt	r0, #2
   12c20:	bl	114a0 <gettext@plt>
   12c24:	movw	r1, #4780	; 0x12ac
   12c28:	movt	r1, #4
   12c2c:	ldr	r1, [r1]
   12c30:	bl	11308 <printf@plt>
   12c34:	movw	r1, #62077	; 0xf27d
   12c38:	movt	r1, #2
   12c3c:	str	r0, [fp, #-16]
   12c40:	mov	r0, r1
   12c44:	bl	114a0 <gettext@plt>
   12c48:	movw	r1, #4588	; 0x11ec
   12c4c:	movt	r1, #4
   12c50:	ldr	r1, [r1]
   12c54:	bl	112c0 <fputs_unlocked@plt>
   12c58:	str	r0, [fp, #-20]	; 0xffffffec
   12c5c:	bl	13008 <__assert_fail@plt+0x1a00>
   12c60:	bl	13030 <__assert_fail@plt+0x1a28>
   12c64:	movw	r0, #62122	; 0xf2aa
   12c68:	movt	r0, #2
   12c6c:	bl	114a0 <gettext@plt>
   12c70:	movw	r1, #4588	; 0x11ec
   12c74:	movt	r1, #4
   12c78:	ldr	r1, [r1]
   12c7c:	bl	112c0 <fputs_unlocked@plt>
   12c80:	movw	r1, #62456	; 0xf3f8
   12c84:	movt	r1, #2
   12c88:	str	r0, [fp, #-24]	; 0xffffffe8
   12c8c:	mov	r0, r1
   12c90:	bl	114a0 <gettext@plt>
   12c94:	movw	r1, #4588	; 0x11ec
   12c98:	movt	r1, #4
   12c9c:	ldr	r1, [r1]
   12ca0:	bl	112c0 <fputs_unlocked@plt>
   12ca4:	movw	r1, #62726	; 0xf506
   12ca8:	movt	r1, #2
   12cac:	str	r0, [fp, #-28]	; 0xffffffe4
   12cb0:	mov	r0, r1
   12cb4:	bl	114a0 <gettext@plt>
   12cb8:	movw	r1, #4588	; 0x11ec
   12cbc:	movt	r1, #4
   12cc0:	ldr	r1, [r1]
   12cc4:	bl	112c0 <fputs_unlocked@plt>
   12cc8:	movw	r1, #63126	; 0xf696
   12ccc:	movt	r1, #2
   12cd0:	str	r0, [fp, #-32]	; 0xffffffe0
   12cd4:	mov	r0, r1
   12cd8:	bl	114a0 <gettext@plt>
   12cdc:	movw	r1, #4588	; 0x11ec
   12ce0:	movt	r1, #4
   12ce4:	ldr	r1, [r1]
   12ce8:	bl	112c0 <fputs_unlocked@plt>
   12cec:	movw	r1, #63553	; 0xf841
   12cf0:	movt	r1, #2
   12cf4:	str	r0, [fp, #-36]	; 0xffffffdc
   12cf8:	mov	r0, r1
   12cfc:	bl	114a0 <gettext@plt>
   12d00:	movw	r1, #4588	; 0x11ec
   12d04:	movt	r1, #4
   12d08:	ldr	r1, [r1]
   12d0c:	bl	112c0 <fputs_unlocked@plt>
   12d10:	movw	r1, #63773	; 0xf91d
   12d14:	movt	r1, #2
   12d18:	str	r0, [sp, #40]	; 0x28
   12d1c:	mov	r0, r1
   12d20:	bl	114a0 <gettext@plt>
   12d24:	movw	r1, #4588	; 0x11ec
   12d28:	movt	r1, #4
   12d2c:	ldr	r1, [r1]
   12d30:	bl	112c0 <fputs_unlocked@plt>
   12d34:	movw	r1, #63917	; 0xf9ad
   12d38:	movt	r1, #2
   12d3c:	str	r0, [sp, #36]	; 0x24
   12d40:	mov	r0, r1
   12d44:	bl	114a0 <gettext@plt>
   12d48:	movw	r1, #4588	; 0x11ec
   12d4c:	movt	r1, #4
   12d50:	ldr	r1, [r1]
   12d54:	bl	112c0 <fputs_unlocked@plt>
   12d58:	movw	r1, #64263	; 0xfb07
   12d5c:	movt	r1, #2
   12d60:	str	r0, [sp, #32]
   12d64:	mov	r0, r1
   12d68:	bl	114a0 <gettext@plt>
   12d6c:	movw	r1, #4588	; 0x11ec
   12d70:	movt	r1, #4
   12d74:	ldr	r1, [r1]
   12d78:	bl	112c0 <fputs_unlocked@plt>
   12d7c:	movw	r1, #64516	; 0xfc04
   12d80:	movt	r1, #2
   12d84:	str	r0, [sp, #28]
   12d88:	mov	r0, r1
   12d8c:	bl	114a0 <gettext@plt>
   12d90:	movw	r1, #4588	; 0x11ec
   12d94:	movt	r1, #4
   12d98:	ldr	r1, [r1]
   12d9c:	bl	112c0 <fputs_unlocked@plt>
   12da0:	movw	r1, #64842	; 0xfd4a
   12da4:	movt	r1, #2
   12da8:	str	r0, [sp, #24]
   12dac:	mov	r0, r1
   12db0:	bl	114a0 <gettext@plt>
   12db4:	movw	r1, #4588	; 0x11ec
   12db8:	movt	r1, #4
   12dbc:	ldr	r1, [r1]
   12dc0:	bl	112c0 <fputs_unlocked@plt>
   12dc4:	movw	r1, #65078	; 0xfe36
   12dc8:	movt	r1, #2
   12dcc:	str	r0, [sp, #20]
   12dd0:	mov	r0, r1
   12dd4:	bl	114a0 <gettext@plt>
   12dd8:	movw	r1, #4588	; 0x11ec
   12ddc:	movt	r1, #4
   12de0:	ldr	r1, [r1]
   12de4:	bl	112c0 <fputs_unlocked@plt>
   12de8:	movw	r1, #65182	; 0xfe9e
   12dec:	movt	r1, #2
   12df0:	str	r0, [sp, #16]
   12df4:	mov	r0, r1
   12df8:	bl	114a0 <gettext@plt>
   12dfc:	movw	r1, #4588	; 0x11ec
   12e00:	movt	r1, #4
   12e04:	ldr	r1, [r1]
   12e08:	bl	112c0 <fputs_unlocked@plt>
   12e0c:	movw	r1, #47	; 0x2f
   12e10:	movt	r1, #3
   12e14:	str	r0, [sp, #12]
   12e18:	mov	r0, r1
   12e1c:	bl	114a0 <gettext@plt>
   12e20:	movw	r1, #4588	; 0x11ec
   12e24:	movt	r1, #4
   12e28:	ldr	r1, [r1]
   12e2c:	bl	112c0 <fputs_unlocked@plt>
   12e30:	movw	r1, #262	; 0x106
   12e34:	movt	r1, #3
   12e38:	str	r0, [sp, #8]
   12e3c:	mov	r0, r1
   12e40:	bl	114a0 <gettext@plt>
   12e44:	movw	r1, #4588	; 0x11ec
   12e48:	movt	r1, #4
   12e4c:	ldr	r1, [r1]
   12e50:	bl	112c0 <fputs_unlocked@plt>
   12e54:	movw	r1, #307	; 0x133
   12e58:	movt	r1, #3
   12e5c:	str	r0, [sp, #4]
   12e60:	mov	r0, r1
   12e64:	bl	114a0 <gettext@plt>
   12e68:	movw	r1, #4588	; 0x11ec
   12e6c:	movt	r1, #4
   12e70:	ldr	r1, [r1]
   12e74:	bl	112c0 <fputs_unlocked@plt>
   12e78:	movw	r1, #61776	; 0xf150
   12e7c:	movt	r1, #2
   12e80:	str	r0, [sp]
   12e84:	mov	r0, r1
   12e88:	bl	13058 <__assert_fail@plt+0x1a50>
   12e8c:	ldr	r0, [fp, #-4]
   12e90:	bl	11494 <exit@plt>
   12e94:	push	{fp, lr}
   12e98:	mov	fp, sp
   12e9c:	sub	sp, sp, #16
   12ea0:	str	r0, [fp, #-4]
   12ea4:	str	r1, [sp, #8]
   12ea8:	ldr	r0, [fp, #-4]
   12eac:	bl	13234 <__assert_fail@plt+0x1c2c>
   12eb0:	ldr	r0, [fp, #-4]
   12eb4:	ldr	r1, [sp, #8]
   12eb8:	bl	1551c <__assert_fail@plt+0x3f14>
   12ebc:	tst	r0, #1
   12ec0:	bne	12ec8 <__assert_fail@plt+0x18c0>
   12ec4:	b	12f94 <__assert_fail@plt+0x198c>
   12ec8:	movw	r0, #4416	; 0x1140
   12ecc:	movt	r0, #4
   12ed0:	ldrb	r0, [r0]
   12ed4:	tst	r0, #1
   12ed8:	beq	12ee0 <__assert_fail@plt+0x18d8>
   12edc:	bl	15824 <__assert_fail@plt+0x421c>
   12ee0:	movw	r0, #4600	; 0x11f8
   12ee4:	movt	r0, #4
   12ee8:	ldr	r1, [r0]
   12eec:	ldr	r0, [r0, #4]
   12ef0:	subs	r1, r1, #2
   12ef4:	sbcs	r0, r0, #0
   12ef8:	bcc	12f50 <__assert_fail@plt+0x1948>
   12efc:	b	12f00 <__assert_fail@plt+0x18f8>
   12f00:	movw	r0, #4600	; 0x11f8
   12f04:	movt	r0, #4
   12f08:	ldr	r1, [r0]
   12f0c:	ldr	r0, [r0, #4]
   12f10:	str	r0, [sp, #4]
   12f14:	mov	r0, r1
   12f18:	ldr	r1, [sp, #4]
   12f1c:	bl	188ec <__assert_fail@plt+0x72e4>
   12f20:	tst	r0, #1
   12f24:	bne	12f2c <__assert_fail@plt+0x1924>
   12f28:	b	12f94 <__assert_fail@plt+0x198c>
   12f2c:	movw	r0, #4600	; 0x11f8
   12f30:	movt	r0, #4
   12f34:	ldr	r1, [r0]
   12f38:	ldr	r0, [r0, #4]
   12f3c:	movw	r2, #4656	; 0x1230
   12f40:	movt	r2, #4
   12f44:	str	r0, [r2, #4]
   12f48:	str	r1, [r2]
   12f4c:	b	12f68 <__assert_fail@plt+0x1960>
   12f50:	movw	r0, #4656	; 0x1230
   12f54:	movt	r0, #4
   12f58:	mov	r1, #0
   12f5c:	str	r1, [r0, #4]
   12f60:	mov	r1, #1
   12f64:	str	r1, [r0]
   12f68:	bl	18b84 <__assert_fail@plt+0x757c>
   12f6c:	movw	r0, #4476	; 0x117c
   12f70:	movt	r0, #4
   12f74:	ldr	r0, [r0]
   12f78:	movw	r1, #4664	; 0x1238
   12f7c:	movt	r1, #4
   12f80:	str	r0, [r1]
   12f84:	bl	18e90 <__assert_fail@plt+0x7888>
   12f88:	tst	r0, #1
   12f8c:	beq	12f94 <__assert_fail@plt+0x198c>
   12f90:	b	12f84 <__assert_fail@plt+0x197c>
   12f94:	mov	sp, fp
   12f98:	pop	{fp, pc}
   12f9c:	push	{fp, lr}
   12fa0:	mov	fp, sp
   12fa4:	movw	r0, #4680	; 0x1248
   12fa8:	movt	r0, #4
   12fac:	ldr	r0, [r0]
   12fb0:	bl	1becc <__assert_fail@plt+0xa8c4>
   12fb4:	movw	r0, #4684	; 0x124c
   12fb8:	movt	r0, #4
   12fbc:	ldr	r0, [r0]
   12fc0:	bl	1becc <__assert_fail@plt+0xa8c4>
   12fc4:	movw	r0, #4692	; 0x1254
   12fc8:	movt	r0, #4
   12fcc:	ldr	r0, [r0]
   12fd0:	bl	1becc <__assert_fail@plt+0xa8c4>
   12fd4:	movw	r0, #4720	; 0x1270
   12fd8:	movt	r0, #4
   12fdc:	ldr	r0, [r0]
   12fe0:	bl	1becc <__assert_fail@plt+0xa8c4>
   12fe4:	movw	r0, #4724	; 0x1274
   12fe8:	movt	r0, #4
   12fec:	ldr	r0, [r0]
   12ff0:	bl	1becc <__assert_fail@plt+0xa8c4>
   12ff4:	movw	r0, #4728	; 0x1278
   12ff8:	movt	r0, #4
   12ffc:	ldr	r0, [r0]
   13000:	bl	1becc <__assert_fail@plt+0xa8c4>
   13004:	pop	{fp, pc}
   13008:	push	{fp, lr}
   1300c:	mov	fp, sp
   13010:	movw	r0, #870	; 0x366
   13014:	movt	r0, #3
   13018:	bl	114a0 <gettext@plt>
   1301c:	movw	r1, #4588	; 0x11ec
   13020:	movt	r1, #4
   13024:	ldr	r1, [r1]
   13028:	bl	112c0 <fputs_unlocked@plt>
   1302c:	pop	{fp, pc}
   13030:	push	{fp, lr}
   13034:	mov	fp, sp
   13038:	movw	r0, #926	; 0x39e
   1303c:	movt	r0, #3
   13040:	bl	114a0 <gettext@plt>
   13044:	movw	r1, #4588	; 0x11ec
   13048:	movt	r1, #4
   1304c:	ldr	r1, [r1]
   13050:	bl	112c0 <fputs_unlocked@plt>
   13054:	pop	{fp, pc}
   13058:	push	{fp, lr}
   1305c:	mov	fp, sp
   13060:	sub	sp, sp, #88	; 0x58
   13064:	add	r1, sp, #28
   13068:	movw	r2, #1800	; 0x708
   1306c:	movt	r2, #3
   13070:	str	r0, [fp, #-4]
   13074:	mov	r0, r1
   13078:	str	r1, [sp, #12]
   1307c:	mov	r1, r2
   13080:	movw	r2, #56	; 0x38
   13084:	bl	1135c <memcpy@plt>
   13088:	ldr	r0, [fp, #-4]
   1308c:	str	r0, [sp, #24]
   13090:	ldr	r0, [sp, #12]
   13094:	str	r0, [sp, #20]
   13098:	ldr	r0, [sp, #20]
   1309c:	ldr	r0, [r0]
   130a0:	movw	r1, #0
   130a4:	cmp	r0, r1
   130a8:	movw	r0, #0
   130ac:	str	r0, [sp, #8]
   130b0:	beq	130dc <__assert_fail@plt+0x1ad4>
   130b4:	ldr	r0, [fp, #-4]
   130b8:	ldr	r1, [sp, #20]
   130bc:	ldr	r1, [r1]
   130c0:	bl	112e4 <strcmp@plt>
   130c4:	cmp	r0, #0
   130c8:	movw	r0, #0
   130cc:	moveq	r0, #1
   130d0:	mvn	r1, #0
   130d4:	eor	r0, r0, r1
   130d8:	str	r0, [sp, #8]
   130dc:	ldr	r0, [sp, #8]
   130e0:	tst	r0, #1
   130e4:	beq	130f8 <__assert_fail@plt+0x1af0>
   130e8:	ldr	r0, [sp, #20]
   130ec:	add	r0, r0, #8
   130f0:	str	r0, [sp, #20]
   130f4:	b	13098 <__assert_fail@plt+0x1a90>
   130f8:	ldr	r0, [sp, #20]
   130fc:	ldr	r0, [r0, #4]
   13100:	movw	r1, #0
   13104:	cmp	r0, r1
   13108:	beq	13118 <__assert_fail@plt+0x1b10>
   1310c:	ldr	r0, [sp, #20]
   13110:	ldr	r0, [r0, #4]
   13114:	str	r0, [sp, #24]
   13118:	movw	r0, #1096	; 0x448
   1311c:	movt	r0, #3
   13120:	bl	114a0 <gettext@plt>
   13124:	movw	r1, #61779	; 0xf153
   13128:	movt	r1, #2
   1312c:	movw	r2, #1119	; 0x45f
   13130:	movt	r2, #3
   13134:	bl	11308 <printf@plt>
   13138:	movw	r1, #5
   1313c:	str	r0, [sp, #4]
   13140:	mov	r0, r1
   13144:	movw	r1, #0
   13148:	bl	11554 <setlocale@plt>
   1314c:	str	r0, [sp, #16]
   13150:	ldr	r0, [sp, #16]
   13154:	movw	r1, #0
   13158:	cmp	r0, r1
   1315c:	beq	13198 <__assert_fail@plt+0x1b90>
   13160:	ldr	r0, [sp, #16]
   13164:	movw	r1, #1159	; 0x487
   13168:	movt	r1, #3
   1316c:	movw	r2, #3
   13170:	bl	115d8 <strncmp@plt>
   13174:	cmp	r0, #0
   13178:	beq	13198 <__assert_fail@plt+0x1b90>
   1317c:	movw	r0, #1163	; 0x48b
   13180:	movt	r0, #3
   13184:	bl	114a0 <gettext@plt>
   13188:	movw	r1, #4588	; 0x11ec
   1318c:	movt	r1, #4
   13190:	ldr	r1, [r1]
   13194:	bl	112c0 <fputs_unlocked@plt>
   13198:	movw	r0, #1234	; 0x4d2
   1319c:	movt	r0, #3
   131a0:	bl	114a0 <gettext@plt>
   131a4:	ldr	r2, [fp, #-4]
   131a8:	movw	r1, #1119	; 0x45f
   131ac:	movt	r1, #3
   131b0:	bl	11308 <printf@plt>
   131b4:	movw	r1, #1261	; 0x4ed
   131b8:	movt	r1, #3
   131bc:	str	r0, [sp]
   131c0:	mov	r0, r1
   131c4:	bl	114a0 <gettext@plt>
   131c8:	ldr	r1, [sp, #24]
   131cc:	ldr	r2, [sp, #24]
   131d0:	ldr	r3, [fp, #-4]
   131d4:	cmp	r2, r3
   131d8:	movw	r2, #0
   131dc:	moveq	r2, #1
   131e0:	tst	r2, #1
   131e4:	movw	r2, #748	; 0x2ec
   131e8:	movt	r2, #3
   131ec:	movw	r3, #1029	; 0x405
   131f0:	movt	r3, #3
   131f4:	movne	r2, r3
   131f8:	bl	11308 <printf@plt>
   131fc:	mov	sp, fp
   13200:	pop	{fp, pc}
   13204:	push	{fp, lr}
   13208:	mov	fp, sp
   1320c:	sub	sp, sp, #8
   13210:	movw	r0, #647	; 0x287
   13214:	movt	r0, #3
   13218:	bl	114a0 <gettext@plt>
   1321c:	movw	r1, #1
   13220:	str	r0, [sp, #4]
   13224:	mov	r0, r1
   13228:	movw	r1, #0
   1322c:	ldr	r2, [sp, #4]
   13230:	bl	11428 <error@plt>
   13234:	push	{fp, lr}
   13238:	mov	fp, sp
   1323c:	sub	sp, sp, #120	; 0x78
   13240:	str	r0, [fp, #-4]
   13244:	movw	r0, #0
   13248:	str	r0, [fp, #-8]
   1324c:	movw	r0, #4432	; 0x1150
   13250:	movt	r0, #4
   13254:	ldr	r0, [r0]
   13258:	sub	r0, r0, #5
   1325c:	sub	r0, r0, #5
   13260:	movw	r1, #4668	; 0x123c
   13264:	movt	r1, #4
   13268:	str	r0, [r1]
   1326c:	ldr	r0, [r1]
   13270:	cmp	r0, #0
   13274:	bgt	13298 <__assert_fail@plt+0x1c90>
   13278:	movw	r0, #4456	; 0x1168
   1327c:	movt	r0, #4
   13280:	movw	r1, #0
   13284:	strb	r1, [r0]
   13288:	movw	r0, #4640	; 0x1220
   1328c:	movt	r0, #4
   13290:	movw	r1, #1
   13294:	strb	r1, [r0]
   13298:	movw	r0, #4456	; 0x1168
   1329c:	movt	r0, #4
   132a0:	ldrb	r0, [r0]
   132a4:	and	r0, r0, #1
   132a8:	cmp	r0, #0
   132ac:	bne	132c8 <__assert_fail@plt+0x1cc0>
   132b0:	movw	r0, #4432	; 0x1150
   132b4:	movt	r0, #4
   132b8:	ldr	r0, [r0]
   132bc:	movw	r1, #4668	; 0x123c
   132c0:	movt	r1, #4
   132c4:	str	r0, [r1]
   132c8:	movw	r0, #4611	; 0x1203
   132cc:	movt	r0, #4
   132d0:	ldrb	r0, [r0]
   132d4:	tst	r0, #1
   132d8:	beq	132f4 <__assert_fail@plt+0x1cec>
   132dc:	movw	r0, #4668	; 0x123c
   132e0:	movt	r0, #4
   132e4:	ldr	r1, [r0]
   132e8:	movw	r2, #2
   132ec:	sdiv	r1, r1, r2
   132f0:	str	r1, [r0]
   132f4:	ldr	r0, [fp, #-4]
   132f8:	cmp	r0, #0
   132fc:	bne	13310 <__assert_fail@plt+0x1d08>
   13300:	movw	r0, #4626	; 0x1212
   13304:	movt	r0, #4
   13308:	movw	r1, #0
   1330c:	strb	r1, [r0]
   13310:	movw	r0, #4626	; 0x1212
   13314:	movt	r0, #4
   13318:	ldrb	r0, [r0]
   1331c:	tst	r0, #1
   13320:	beq	13334 <__assert_fail@plt+0x1d2c>
   13324:	ldr	r0, [fp, #-4]
   13328:	movw	r1, #4472	; 0x1178
   1332c:	movt	r1, #4
   13330:	str	r0, [r1]
   13334:	movw	r0, #4416	; 0x1140
   13338:	movt	r0, #4
   1333c:	ldrb	r0, [r0]
   13340:	tst	r0, #1
   13344:	beq	13358 <__assert_fail@plt+0x1d50>
   13348:	movw	r0, #4609	; 0x1201
   1334c:	movt	r0, #4
   13350:	movw	r1, #1
   13354:	strb	r1, [r0]
   13358:	movw	r0, #4472	; 0x1178
   1335c:	movt	r0, #4
   13360:	ldr	r0, [r0]
   13364:	cmp	r0, #1
   13368:	ble	134a8 <__assert_fail@plt+0x1ea0>
   1336c:	movw	r0, #4633	; 0x1219
   13370:	movt	r0, #4
   13374:	ldrb	r0, [r0]
   13378:	tst	r0, #1
   1337c:	bne	133ec <__assert_fail@plt+0x1de4>
   13380:	movw	r0, #4625	; 0x1211
   13384:	movt	r0, #4
   13388:	ldrb	r0, [r0]
   1338c:	tst	r0, #1
   13390:	beq	133b0 <__assert_fail@plt+0x1da8>
   13394:	movw	r0, #4480	; 0x1180
   13398:	movt	r0, #4
   1339c:	ldr	r0, [r0]
   133a0:	movw	r1, #4452	; 0x1164
   133a4:	movt	r1, #4
   133a8:	str	r0, [r1]
   133ac:	b	133c8 <__assert_fail@plt+0x1dc0>
   133b0:	movw	r0, #4484	; 0x1184
   133b4:	movt	r0, #4
   133b8:	ldr	r0, [r0]
   133bc:	movw	r1, #4452	; 0x1164
   133c0:	movt	r1, #4
   133c4:	str	r0, [r1]
   133c8:	movw	r0, #4636	; 0x121c
   133cc:	movt	r0, #4
   133d0:	movw	r1, #1
   133d4:	str	r1, [r0]
   133d8:	movw	r0, #4633	; 0x1219
   133dc:	movt	r0, #4
   133e0:	movw	r1, #1
   133e4:	strb	r1, [r0]
   133e8:	b	13448 <__assert_fail@plt+0x1e40>
   133ec:	movw	r0, #4625	; 0x1211
   133f0:	movt	r0, #4
   133f4:	ldrb	r0, [r0]
   133f8:	tst	r0, #1
   133fc:	bne	13444 <__assert_fail@plt+0x1e3c>
   13400:	movw	r0, #4636	; 0x121c
   13404:	movt	r0, #4
   13408:	ldr	r0, [r0]
   1340c:	cmp	r0, #1
   13410:	bne	13444 <__assert_fail@plt+0x1e3c>
   13414:	movw	r0, #4452	; 0x1164
   13418:	movt	r0, #4
   1341c:	ldr	r0, [r0]
   13420:	ldrb	r0, [r0]
   13424:	cmp	r0, #9
   13428:	bne	13444 <__assert_fail@plt+0x1e3c>
   1342c:	movw	r0, #4484	; 0x1184
   13430:	movt	r0, #4
   13434:	ldr	r0, [r0]
   13438:	movw	r1, #4452	; 0x1164
   1343c:	movt	r1, #4
   13440:	str	r0, [r1]
   13444:	b	13448 <__assert_fail@plt+0x1e40>
   13448:	movw	r0, #4642	; 0x1222
   1344c:	movt	r0, #4
   13450:	movw	r1, #1
   13454:	strb	r1, [r0]
   13458:	movw	r0, #4636	; 0x121c
   1345c:	movt	r0, #4
   13460:	ldr	r0, [r0]
   13464:	cmp	r0, #1
   13468:	bne	13484 <__assert_fail@plt+0x1e7c>
   1346c:	movw	r0, #4452	; 0x1164
   13470:	movt	r0, #4
   13474:	ldr	r0, [r0]
   13478:	ldrb	r0, [r0]
   1347c:	cmp	r0, #9
   13480:	beq	13494 <__assert_fail@plt+0x1e8c>
   13484:	movw	r0, #4616	; 0x1208
   13488:	movt	r0, #4
   1348c:	movw	r1, #1
   13490:	strb	r1, [r0]
   13494:	movw	r0, #4624	; 0x1210
   13498:	movt	r0, #4
   1349c:	movw	r1, #1
   134a0:	strb	r1, [r0]
   134a4:	b	134b8 <__assert_fail@plt+0x1eb0>
   134a8:	movw	r0, #4416	; 0x1140
   134ac:	movt	r0, #4
   134b0:	movw	r1, #0
   134b4:	strb	r1, [r0]
   134b8:	movw	r0, #4625	; 0x1211
   134bc:	movt	r0, #4
   134c0:	ldrb	r0, [r0]
   134c4:	tst	r0, #1
   134c8:	beq	134dc <__assert_fail@plt+0x1ed4>
   134cc:	movw	r0, #4642	; 0x1222
   134d0:	movt	r0, #4
   134d4:	movw	r1, #0
   134d8:	strb	r1, [r0]
   134dc:	movw	r0, #4627	; 0x1213
   134e0:	movt	r0, #4
   134e4:	ldrb	r0, [r0]
   134e8:	tst	r0, #1
   134ec:	beq	135a0 <__assert_fail@plt+0x1f98>
   134f0:	movw	r0, #8
   134f4:	str	r0, [fp, #-12]
   134f8:	movw	r0, #4448	; 0x1160
   134fc:	movt	r0, #4
   13500:	ldr	r0, [r0]
   13504:	movw	r1, #4476	; 0x117c
   13508:	movt	r1, #4
   1350c:	str	r0, [r1]
   13510:	movw	r0, #4436	; 0x1154
   13514:	movt	r0, #4
   13518:	ldrb	r0, [r0]
   1351c:	cmp	r0, #9
   13520:	bne	1355c <__assert_fail@plt+0x1f54>
   13524:	movw	r0, #4440	; 0x1158
   13528:	movt	r0, #4
   1352c:	ldr	r0, [r0]
   13530:	mov	r1, r0
   13534:	ldr	r2, [fp, #-12]
   13538:	mov	r3, r2
   1353c:	sdiv	ip, r0, r2
   13540:	mls	r0, ip, r2, r0
   13544:	sub	r0, r3, r0
   13548:	add	r0, r1, r0
   1354c:	movw	r1, #4672	; 0x1240
   13550:	movt	r1, #4
   13554:	str	r0, [r1]
   13558:	b	13578 <__assert_fail@plt+0x1f70>
   1355c:	movw	r0, #4440	; 0x1158
   13560:	movt	r0, #4
   13564:	ldr	r0, [r0]
   13568:	add	r0, r0, #1
   1356c:	movw	r1, #4672	; 0x1240
   13570:	movt	r1, #4
   13574:	str	r0, [r1]
   13578:	movw	r0, #4626	; 0x1212
   1357c:	movt	r0, #4
   13580:	ldrb	r0, [r0]
   13584:	tst	r0, #1
   13588:	beq	1359c <__assert_fail@plt+0x1f94>
   1358c:	movw	r0, #4672	; 0x1240
   13590:	movt	r0, #4
   13594:	ldr	r0, [r0]
   13598:	str	r0, [fp, #-8]
   1359c:	b	135a0 <__assert_fail@plt+0x1f98>
   135a0:	b	13b90 <__assert_fail@plt+0x2588>
   135a4:	b	135a8 <__assert_fail@plt+0x1fa0>
   135a8:	movw	r0, #4636	; 0x121c
   135ac:	movt	r0, #4
   135b0:	ldr	r0, [r0]
   135b4:	cmp	r0, #0
   135b8:	bge	13750 <__assert_fail@plt+0x2148>
   135bc:	movw	r0, #4472	; 0x1178
   135c0:	movt	r0, #4
   135c4:	ldr	r0, [r0]
   135c8:	sub	r0, r0, #1
   135cc:	cmp	r0, #0
   135d0:	bge	13694 <__assert_fail@plt+0x208c>
   135d4:	b	135d8 <__assert_fail@plt+0x1fd0>
   135d8:	movw	r0, #4472	; 0x1178
   135dc:	movt	r0, #4
   135e0:	ldr	r0, [r0]
   135e4:	sub	r0, r0, #1
   135e8:	movw	r1, #4636	; 0x121c
   135ec:	movt	r1, #4
   135f0:	ldr	r1, [r1]
   135f4:	movw	r2, #127	; 0x7f
   135f8:	sdiv	r1, r2, r1
   135fc:	cmp	r0, r1
   13600:	blt	13848 <__assert_fail@plt+0x2240>
   13604:	b	13874 <__assert_fail@plt+0x226c>
   13608:	b	1360c <__assert_fail@plt+0x2004>
   1360c:	ldr	r0, [pc, #4072]	; 145fc <__assert_fail@plt+0x2ff4>
   13610:	movw	r1, #4636	; 0x121c
   13614:	movt	r1, #4
   13618:	ldr	r1, [r1]
   1361c:	cmp	r1, r0
   13620:	blt	13640 <__assert_fail@plt+0x2038>
   13624:	b	1364c <__assert_fail@plt+0x2044>
   13628:	movw	r0, #4636	; 0x121c
   1362c:	movt	r0, #4
   13630:	ldr	r0, [r0]
   13634:	movw	r1, #0
   13638:	cmp	r1, r0
   1363c:	bge	1364c <__assert_fail@plt+0x2044>
   13640:	movw	r0, #0
   13644:	str	r0, [fp, #-24]	; 0xffffffe8
   13648:	b	1366c <__assert_fail@plt+0x2064>
   1364c:	movw	r0, #4636	; 0x121c
   13650:	movt	r0, #4
   13654:	ldr	r0, [r0]
   13658:	movw	r1, #0
   1365c:	sub	r0, r1, r0
   13660:	movw	r1, #127	; 0x7f
   13664:	sdiv	r0, r1, r0
   13668:	str	r0, [fp, #-24]	; 0xffffffe8
   1366c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13670:	movw	r1, #4472	; 0x1178
   13674:	movt	r1, #4
   13678:	ldr	r1, [r1]
   1367c:	sub	r1, r1, #1
   13680:	mvn	r2, #0
   13684:	sub	r1, r2, r1
   13688:	cmp	r0, r1
   1368c:	ble	13848 <__assert_fail@plt+0x2240>
   13690:	b	13874 <__assert_fail@plt+0x226c>
   13694:	b	13698 <__assert_fail@plt+0x2090>
   13698:	b	13720 <__assert_fail@plt+0x2118>
   1369c:	b	13720 <__assert_fail@plt+0x2118>
   136a0:	movw	r0, #4636	; 0x121c
   136a4:	movt	r0, #4
   136a8:	ldr	r0, [r0]
   136ac:	cmn	r0, #1
   136b0:	bne	13720 <__assert_fail@plt+0x2118>
   136b4:	b	136b8 <__assert_fail@plt+0x20b0>
   136b8:	movw	r0, #4472	; 0x1178
   136bc:	movt	r0, #4
   136c0:	ldr	r0, [r0]
   136c4:	sub	r0, r0, #1
   136c8:	mvn	r1, #127	; 0x7f
   136cc:	add	r0, r0, r1
   136d0:	movw	r1, #0
   136d4:	cmp	r1, r0
   136d8:	blt	13848 <__assert_fail@plt+0x2240>
   136dc:	b	13874 <__assert_fail@plt+0x226c>
   136e0:	movw	r0, #4472	; 0x1178
   136e4:	movt	r0, #4
   136e8:	ldr	r0, [r0]
   136ec:	sub	r0, r0, #1
   136f0:	movw	r1, #0
   136f4:	cmp	r1, r0
   136f8:	bge	13874 <__assert_fail@plt+0x226c>
   136fc:	movw	r0, #4472	; 0x1178
   13700:	movt	r0, #4
   13704:	ldr	r0, [r0]
   13708:	sub	r0, r0, #1
   1370c:	sub	r0, r0, #1
   13710:	movw	r1, #127	; 0x7f
   13714:	cmp	r1, r0
   13718:	blt	13848 <__assert_fail@plt+0x2240>
   1371c:	b	13874 <__assert_fail@plt+0x226c>
   13720:	movw	r0, #4636	; 0x121c
   13724:	movt	r0, #4
   13728:	ldr	r0, [r0]
   1372c:	mvn	r1, #127	; 0x7f
   13730:	sdiv	r0, r1, r0
   13734:	movw	r1, #4472	; 0x1178
   13738:	movt	r1, #4
   1373c:	ldr	r1, [r1]
   13740:	sub	r1, r1, #1
   13744:	cmp	r0, r1
   13748:	blt	13848 <__assert_fail@plt+0x2240>
   1374c:	b	13874 <__assert_fail@plt+0x226c>
   13750:	movw	r0, #4636	; 0x121c
   13754:	movt	r0, #4
   13758:	ldr	r0, [r0]
   1375c:	cmp	r0, #0
   13760:	bne	13768 <__assert_fail@plt+0x2160>
   13764:	b	13874 <__assert_fail@plt+0x226c>
   13768:	movw	r0, #4472	; 0x1178
   1376c:	movt	r0, #4
   13770:	ldr	r0, [r0]
   13774:	sub	r0, r0, #1
   13778:	cmp	r0, #0
   1377c:	bge	1381c <__assert_fail@plt+0x2214>
   13780:	b	13784 <__assert_fail@plt+0x217c>
   13784:	b	137ec <__assert_fail@plt+0x21e4>
   13788:	b	137ec <__assert_fail@plt+0x21e4>
   1378c:	movw	r0, #4472	; 0x1178
   13790:	movt	r0, #4
   13794:	ldr	r0, [r0]
   13798:	sub	r0, r0, #1
   1379c:	cmn	r0, #1
   137a0:	bne	137ec <__assert_fail@plt+0x21e4>
   137a4:	b	137a8 <__assert_fail@plt+0x21a0>
   137a8:	movw	r0, #4636	; 0x121c
   137ac:	movt	r0, #4
   137b0:	ldr	r0, [r0]
   137b4:	mvn	r1, #127	; 0x7f
   137b8:	add	r0, r0, r1
   137bc:	movw	r1, #0
   137c0:	cmp	r1, r0
   137c4:	blt	13848 <__assert_fail@plt+0x2240>
   137c8:	b	13874 <__assert_fail@plt+0x226c>
   137cc:	movw	r0, #4636	; 0x121c
   137d0:	movt	r0, #4
   137d4:	ldr	r0, [r0]
   137d8:	sub	r0, r0, #1
   137dc:	movw	r1, #127	; 0x7f
   137e0:	cmp	r1, r0
   137e4:	blt	13848 <__assert_fail@plt+0x2240>
   137e8:	b	13874 <__assert_fail@plt+0x226c>
   137ec:	movw	r0, #4472	; 0x1178
   137f0:	movt	r0, #4
   137f4:	ldr	r0, [r0]
   137f8:	sub	r0, r0, #1
   137fc:	mvn	r1, #127	; 0x7f
   13800:	sdiv	r0, r1, r0
   13804:	movw	r1, #4636	; 0x121c
   13808:	movt	r1, #4
   1380c:	ldr	r1, [r1]
   13810:	cmp	r0, r1
   13814:	blt	13848 <__assert_fail@plt+0x2240>
   13818:	b	13874 <__assert_fail@plt+0x226c>
   1381c:	movw	r0, #4636	; 0x121c
   13820:	movt	r0, #4
   13824:	ldr	r0, [r0]
   13828:	movw	r1, #127	; 0x7f
   1382c:	sdiv	r0, r1, r0
   13830:	movw	r1, #4472	; 0x1178
   13834:	movt	r1, #4
   13838:	ldr	r1, [r1]
   1383c:	sub	r1, r1, #1
   13840:	cmp	r0, r1
   13844:	bge	13874 <__assert_fail@plt+0x226c>
   13848:	movw	r0, #4472	; 0x1178
   1384c:	movt	r0, #4
   13850:	ldr	r0, [r0]
   13854:	sub	r0, r0, #1
   13858:	movw	r1, #4636	; 0x121c
   1385c:	movt	r1, #4
   13860:	ldr	r1, [r1]
   13864:	mul	r0, r0, r1
   13868:	sxtb	r0, r0
   1386c:	str	r0, [fp, #-16]
   13870:	b	153ac <__assert_fail@plt+0x3da4>
   13874:	movw	r0, #4472	; 0x1178
   13878:	movt	r0, #4
   1387c:	ldr	r0, [r0]
   13880:	sub	r0, r0, #1
   13884:	movw	r1, #4636	; 0x121c
   13888:	movt	r1, #4
   1388c:	ldr	r1, [r1]
   13890:	mul	r0, r0, r1
   13894:	sxtb	r0, r0
   13898:	str	r0, [fp, #-16]
   1389c:	b	153b4 <__assert_fail@plt+0x3dac>
   138a0:	movw	r0, #4636	; 0x121c
   138a4:	movt	r0, #4
   138a8:	ldr	r0, [r0]
   138ac:	cmp	r0, #0
   138b0:	bge	13a44 <__assert_fail@plt+0x243c>
   138b4:	movw	r0, #4472	; 0x1178
   138b8:	movt	r0, #4
   138bc:	ldr	r0, [r0]
   138c0:	sub	r0, r0, #1
   138c4:	cmp	r0, #0
   138c8:	bge	1398c <__assert_fail@plt+0x2384>
   138cc:	b	138d0 <__assert_fail@plt+0x22c8>
   138d0:	movw	r0, #4472	; 0x1178
   138d4:	movt	r0, #4
   138d8:	ldr	r0, [r0]
   138dc:	sub	r0, r0, #1
   138e0:	movw	r1, #4636	; 0x121c
   138e4:	movt	r1, #4
   138e8:	ldr	r1, [r1]
   138ec:	movw	r2, #255	; 0xff
   138f0:	sdiv	r1, r2, r1
   138f4:	cmp	r0, r1
   138f8:	blt	13b38 <__assert_fail@plt+0x2530>
   138fc:	b	13b64 <__assert_fail@plt+0x255c>
   13900:	b	13904 <__assert_fail@plt+0x22fc>
   13904:	ldr	r0, [pc, #3312]	; 145fc <__assert_fail@plt+0x2ff4>
   13908:	movw	r1, #4636	; 0x121c
   1390c:	movt	r1, #4
   13910:	ldr	r1, [r1]
   13914:	cmp	r1, r0
   13918:	blt	13938 <__assert_fail@plt+0x2330>
   1391c:	b	13944 <__assert_fail@plt+0x233c>
   13920:	movw	r0, #4636	; 0x121c
   13924:	movt	r0, #4
   13928:	ldr	r0, [r0]
   1392c:	movw	r1, #0
   13930:	cmp	r1, r0
   13934:	bge	13944 <__assert_fail@plt+0x233c>
   13938:	movw	r0, #0
   1393c:	str	r0, [fp, #-28]	; 0xffffffe4
   13940:	b	13964 <__assert_fail@plt+0x235c>
   13944:	movw	r0, #4636	; 0x121c
   13948:	movt	r0, #4
   1394c:	ldr	r0, [r0]
   13950:	movw	r1, #0
   13954:	sub	r0, r1, r0
   13958:	movw	r1, #255	; 0xff
   1395c:	sdiv	r0, r1, r0
   13960:	str	r0, [fp, #-28]	; 0xffffffe4
   13964:	ldr	r0, [fp, #-28]	; 0xffffffe4
   13968:	movw	r1, #4472	; 0x1178
   1396c:	movt	r1, #4
   13970:	ldr	r1, [r1]
   13974:	sub	r1, r1, #1
   13978:	mvn	r2, #0
   1397c:	sub	r1, r2, r1
   13980:	cmp	r0, r1
   13984:	ble	13b38 <__assert_fail@plt+0x2530>
   13988:	b	13b64 <__assert_fail@plt+0x255c>
   1398c:	b	13990 <__assert_fail@plt+0x2388>
   13990:	b	13a14 <__assert_fail@plt+0x240c>
   13994:	b	13a14 <__assert_fail@plt+0x240c>
   13998:	movw	r0, #4636	; 0x121c
   1399c:	movt	r0, #4
   139a0:	ldr	r0, [r0]
   139a4:	cmn	r0, #1
   139a8:	bne	13a14 <__assert_fail@plt+0x240c>
   139ac:	b	139b0 <__assert_fail@plt+0x23a8>
   139b0:	movw	r0, #4472	; 0x1178
   139b4:	movt	r0, #4
   139b8:	ldr	r0, [r0]
   139bc:	sub	r0, r0, #1
   139c0:	add	r0, r0, #0
   139c4:	movw	r1, #0
   139c8:	cmp	r1, r0
   139cc:	blt	13b38 <__assert_fail@plt+0x2530>
   139d0:	b	13b64 <__assert_fail@plt+0x255c>
   139d4:	movw	r0, #4472	; 0x1178
   139d8:	movt	r0, #4
   139dc:	ldr	r0, [r0]
   139e0:	sub	r0, r0, #1
   139e4:	movw	r1, #0
   139e8:	cmp	r1, r0
   139ec:	bge	13b64 <__assert_fail@plt+0x255c>
   139f0:	movw	r0, #4472	; 0x1178
   139f4:	movt	r0, #4
   139f8:	ldr	r0, [r0]
   139fc:	sub	r0, r0, #1
   13a00:	sub	r0, r0, #1
   13a04:	mvn	r1, #0
   13a08:	cmp	r1, r0
   13a0c:	blt	13b38 <__assert_fail@plt+0x2530>
   13a10:	b	13b64 <__assert_fail@plt+0x255c>
   13a14:	movw	r0, #4636	; 0x121c
   13a18:	movt	r0, #4
   13a1c:	ldr	r0, [r0]
   13a20:	movw	r1, #0
   13a24:	sdiv	r0, r1, r0
   13a28:	movw	r1, #4472	; 0x1178
   13a2c:	movt	r1, #4
   13a30:	ldr	r1, [r1]
   13a34:	sub	r1, r1, #1
   13a38:	cmp	r0, r1
   13a3c:	blt	13b38 <__assert_fail@plt+0x2530>
   13a40:	b	13b64 <__assert_fail@plt+0x255c>
   13a44:	movw	r0, #4636	; 0x121c
   13a48:	movt	r0, #4
   13a4c:	ldr	r0, [r0]
   13a50:	cmp	r0, #0
   13a54:	bne	13a5c <__assert_fail@plt+0x2454>
   13a58:	b	13b64 <__assert_fail@plt+0x255c>
   13a5c:	movw	r0, #4472	; 0x1178
   13a60:	movt	r0, #4
   13a64:	ldr	r0, [r0]
   13a68:	sub	r0, r0, #1
   13a6c:	cmp	r0, #0
   13a70:	bge	13b0c <__assert_fail@plt+0x2504>
   13a74:	b	13a78 <__assert_fail@plt+0x2470>
   13a78:	b	13adc <__assert_fail@plt+0x24d4>
   13a7c:	b	13adc <__assert_fail@plt+0x24d4>
   13a80:	movw	r0, #4472	; 0x1178
   13a84:	movt	r0, #4
   13a88:	ldr	r0, [r0]
   13a8c:	sub	r0, r0, #1
   13a90:	cmn	r0, #1
   13a94:	bne	13adc <__assert_fail@plt+0x24d4>
   13a98:	b	13a9c <__assert_fail@plt+0x2494>
   13a9c:	movw	r0, #4636	; 0x121c
   13aa0:	movt	r0, #4
   13aa4:	ldr	r0, [r0]
   13aa8:	add	r0, r0, #0
   13aac:	movw	r1, #0
   13ab0:	cmp	r1, r0
   13ab4:	blt	13b38 <__assert_fail@plt+0x2530>
   13ab8:	b	13b64 <__assert_fail@plt+0x255c>
   13abc:	movw	r0, #4636	; 0x121c
   13ac0:	movt	r0, #4
   13ac4:	ldr	r0, [r0]
   13ac8:	sub	r0, r0, #1
   13acc:	mvn	r1, #0
   13ad0:	cmp	r1, r0
   13ad4:	blt	13b38 <__assert_fail@plt+0x2530>
   13ad8:	b	13b64 <__assert_fail@plt+0x255c>
   13adc:	movw	r0, #4472	; 0x1178
   13ae0:	movt	r0, #4
   13ae4:	ldr	r0, [r0]
   13ae8:	sub	r0, r0, #1
   13aec:	movw	r1, #0
   13af0:	sdiv	r0, r1, r0
   13af4:	movw	r1, #4636	; 0x121c
   13af8:	movt	r1, #4
   13afc:	ldr	r1, [r1]
   13b00:	cmp	r0, r1
   13b04:	blt	13b38 <__assert_fail@plt+0x2530>
   13b08:	b	13b64 <__assert_fail@plt+0x255c>
   13b0c:	movw	r0, #4636	; 0x121c
   13b10:	movt	r0, #4
   13b14:	ldr	r0, [r0]
   13b18:	movw	r1, #255	; 0xff
   13b1c:	sdiv	r0, r1, r0
   13b20:	movw	r1, #4472	; 0x1178
   13b24:	movt	r1, #4
   13b28:	ldr	r1, [r1]
   13b2c:	sub	r1, r1, #1
   13b30:	cmp	r0, r1
   13b34:	bge	13b64 <__assert_fail@plt+0x255c>
   13b38:	movw	r0, #4472	; 0x1178
   13b3c:	movt	r0, #4
   13b40:	ldr	r0, [r0]
   13b44:	sub	r0, r0, #1
   13b48:	movw	r1, #4636	; 0x121c
   13b4c:	movt	r1, #4
   13b50:	ldr	r1, [r1]
   13b54:	mul	r0, r0, r1
   13b58:	and	r0, r0, #255	; 0xff
   13b5c:	str	r0, [fp, #-16]
   13b60:	b	153ac <__assert_fail@plt+0x3da4>
   13b64:	movw	r0, #4472	; 0x1178
   13b68:	movt	r0, #4
   13b6c:	ldr	r0, [r0]
   13b70:	sub	r0, r0, #1
   13b74:	movw	r1, #4636	; 0x121c
   13b78:	movt	r1, #4
   13b7c:	ldr	r1, [r1]
   13b80:	mul	r0, r0, r1
   13b84:	and	r0, r0, #255	; 0xff
   13b88:	str	r0, [fp, #-16]
   13b8c:	b	153b4 <__assert_fail@plt+0x3dac>
   13b90:	b	14180 <__assert_fail@plt+0x2b78>
   13b94:	b	13b98 <__assert_fail@plt+0x2590>
   13b98:	movw	r0, #4636	; 0x121c
   13b9c:	movt	r0, #4
   13ba0:	ldr	r0, [r0]
   13ba4:	cmp	r0, #0
   13ba8:	bge	13d40 <__assert_fail@plt+0x2738>
   13bac:	movw	r0, #4472	; 0x1178
   13bb0:	movt	r0, #4
   13bb4:	ldr	r0, [r0]
   13bb8:	sub	r0, r0, #1
   13bbc:	cmp	r0, #0
   13bc0:	bge	13c84 <__assert_fail@plt+0x267c>
   13bc4:	b	13bc8 <__assert_fail@plt+0x25c0>
   13bc8:	movw	r0, #4472	; 0x1178
   13bcc:	movt	r0, #4
   13bd0:	ldr	r0, [r0]
   13bd4:	sub	r0, r0, #1
   13bd8:	movw	r1, #4636	; 0x121c
   13bdc:	movt	r1, #4
   13be0:	ldr	r1, [r1]
   13be4:	movw	r2, #32767	; 0x7fff
   13be8:	sdiv	r1, r2, r1
   13bec:	cmp	r0, r1
   13bf0:	blt	13e38 <__assert_fail@plt+0x2830>
   13bf4:	b	13e64 <__assert_fail@plt+0x285c>
   13bf8:	b	13bfc <__assert_fail@plt+0x25f4>
   13bfc:	ldr	r0, [pc, #2552]	; 145fc <__assert_fail@plt+0x2ff4>
   13c00:	movw	r1, #4636	; 0x121c
   13c04:	movt	r1, #4
   13c08:	ldr	r1, [r1]
   13c0c:	cmp	r1, r0
   13c10:	blt	13c30 <__assert_fail@plt+0x2628>
   13c14:	b	13c3c <__assert_fail@plt+0x2634>
   13c18:	movw	r0, #4636	; 0x121c
   13c1c:	movt	r0, #4
   13c20:	ldr	r0, [r0]
   13c24:	movw	r1, #0
   13c28:	cmp	r1, r0
   13c2c:	bge	13c3c <__assert_fail@plt+0x2634>
   13c30:	movw	r0, #0
   13c34:	str	r0, [fp, #-32]	; 0xffffffe0
   13c38:	b	13c5c <__assert_fail@plt+0x2654>
   13c3c:	movw	r0, #4636	; 0x121c
   13c40:	movt	r0, #4
   13c44:	ldr	r0, [r0]
   13c48:	movw	r1, #0
   13c4c:	sub	r0, r1, r0
   13c50:	movw	r1, #32767	; 0x7fff
   13c54:	sdiv	r0, r1, r0
   13c58:	str	r0, [fp, #-32]	; 0xffffffe0
   13c5c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13c60:	movw	r1, #4472	; 0x1178
   13c64:	movt	r1, #4
   13c68:	ldr	r1, [r1]
   13c6c:	sub	r1, r1, #1
   13c70:	mvn	r2, #0
   13c74:	sub	r1, r2, r1
   13c78:	cmp	r0, r1
   13c7c:	ble	13e38 <__assert_fail@plt+0x2830>
   13c80:	b	13e64 <__assert_fail@plt+0x285c>
   13c84:	b	13c88 <__assert_fail@plt+0x2680>
   13c88:	b	13d10 <__assert_fail@plt+0x2708>
   13c8c:	b	13d10 <__assert_fail@plt+0x2708>
   13c90:	movw	r0, #4636	; 0x121c
   13c94:	movt	r0, #4
   13c98:	ldr	r0, [r0]
   13c9c:	cmn	r0, #1
   13ca0:	bne	13d10 <__assert_fail@plt+0x2708>
   13ca4:	b	13ca8 <__assert_fail@plt+0x26a0>
   13ca8:	ldr	r0, [pc, #4056]	; 14c88 <__assert_fail@plt+0x3680>
   13cac:	movw	r1, #4472	; 0x1178
   13cb0:	movt	r1, #4
   13cb4:	ldr	r1, [r1]
   13cb8:	sub	r1, r1, #1
   13cbc:	add	r0, r1, r0
   13cc0:	movw	r1, #0
   13cc4:	cmp	r1, r0
   13cc8:	blt	13e38 <__assert_fail@plt+0x2830>
   13ccc:	b	13e64 <__assert_fail@plt+0x285c>
   13cd0:	movw	r0, #4472	; 0x1178
   13cd4:	movt	r0, #4
   13cd8:	ldr	r0, [r0]
   13cdc:	sub	r0, r0, #1
   13ce0:	movw	r1, #0
   13ce4:	cmp	r1, r0
   13ce8:	bge	13e64 <__assert_fail@plt+0x285c>
   13cec:	movw	r0, #4472	; 0x1178
   13cf0:	movt	r0, #4
   13cf4:	ldr	r0, [r0]
   13cf8:	sub	r0, r0, #1
   13cfc:	sub	r0, r0, #1
   13d00:	movw	r1, #32767	; 0x7fff
   13d04:	cmp	r1, r0
   13d08:	blt	13e38 <__assert_fail@plt+0x2830>
   13d0c:	b	13e64 <__assert_fail@plt+0x285c>
   13d10:	ldr	r0, [pc, #3952]	; 14c88 <__assert_fail@plt+0x3680>
   13d14:	movw	r1, #4636	; 0x121c
   13d18:	movt	r1, #4
   13d1c:	ldr	r1, [r1]
   13d20:	sdiv	r0, r0, r1
   13d24:	movw	r1, #4472	; 0x1178
   13d28:	movt	r1, #4
   13d2c:	ldr	r1, [r1]
   13d30:	sub	r1, r1, #1
   13d34:	cmp	r0, r1
   13d38:	blt	13e38 <__assert_fail@plt+0x2830>
   13d3c:	b	13e64 <__assert_fail@plt+0x285c>
   13d40:	movw	r0, #4636	; 0x121c
   13d44:	movt	r0, #4
   13d48:	ldr	r0, [r0]
   13d4c:	cmp	r0, #0
   13d50:	bne	13d58 <__assert_fail@plt+0x2750>
   13d54:	b	13e64 <__assert_fail@plt+0x285c>
   13d58:	movw	r0, #4472	; 0x1178
   13d5c:	movt	r0, #4
   13d60:	ldr	r0, [r0]
   13d64:	sub	r0, r0, #1
   13d68:	cmp	r0, #0
   13d6c:	bge	13e0c <__assert_fail@plt+0x2804>
   13d70:	b	13d74 <__assert_fail@plt+0x276c>
   13d74:	b	13ddc <__assert_fail@plt+0x27d4>
   13d78:	b	13ddc <__assert_fail@plt+0x27d4>
   13d7c:	movw	r0, #4472	; 0x1178
   13d80:	movt	r0, #4
   13d84:	ldr	r0, [r0]
   13d88:	sub	r0, r0, #1
   13d8c:	cmn	r0, #1
   13d90:	bne	13ddc <__assert_fail@plt+0x27d4>
   13d94:	b	13d98 <__assert_fail@plt+0x2790>
   13d98:	ldr	r0, [pc, #3816]	; 14c88 <__assert_fail@plt+0x3680>
   13d9c:	movw	r1, #4636	; 0x121c
   13da0:	movt	r1, #4
   13da4:	ldr	r1, [r1]
   13da8:	add	r0, r1, r0
   13dac:	movw	r1, #0
   13db0:	cmp	r1, r0
   13db4:	blt	13e38 <__assert_fail@plt+0x2830>
   13db8:	b	13e64 <__assert_fail@plt+0x285c>
   13dbc:	movw	r0, #4636	; 0x121c
   13dc0:	movt	r0, #4
   13dc4:	ldr	r0, [r0]
   13dc8:	sub	r0, r0, #1
   13dcc:	movw	r1, #32767	; 0x7fff
   13dd0:	cmp	r1, r0
   13dd4:	blt	13e38 <__assert_fail@plt+0x2830>
   13dd8:	b	13e64 <__assert_fail@plt+0x285c>
   13ddc:	ldr	r0, [pc, #3748]	; 14c88 <__assert_fail@plt+0x3680>
   13de0:	movw	r1, #4472	; 0x1178
   13de4:	movt	r1, #4
   13de8:	ldr	r1, [r1]
   13dec:	sub	r1, r1, #1
   13df0:	sdiv	r0, r0, r1
   13df4:	movw	r1, #4636	; 0x121c
   13df8:	movt	r1, #4
   13dfc:	ldr	r1, [r1]
   13e00:	cmp	r0, r1
   13e04:	blt	13e38 <__assert_fail@plt+0x2830>
   13e08:	b	13e64 <__assert_fail@plt+0x285c>
   13e0c:	movw	r0, #4636	; 0x121c
   13e10:	movt	r0, #4
   13e14:	ldr	r0, [r0]
   13e18:	movw	r1, #32767	; 0x7fff
   13e1c:	sdiv	r0, r1, r0
   13e20:	movw	r1, #4472	; 0x1178
   13e24:	movt	r1, #4
   13e28:	ldr	r1, [r1]
   13e2c:	sub	r1, r1, #1
   13e30:	cmp	r0, r1
   13e34:	bge	13e64 <__assert_fail@plt+0x285c>
   13e38:	movw	r0, #4472	; 0x1178
   13e3c:	movt	r0, #4
   13e40:	ldr	r0, [r0]
   13e44:	sub	r0, r0, #1
   13e48:	movw	r1, #4636	; 0x121c
   13e4c:	movt	r1, #4
   13e50:	ldr	r1, [r1]
   13e54:	mul	r0, r0, r1
   13e58:	sxth	r0, r0
   13e5c:	str	r0, [fp, #-16]
   13e60:	b	153ac <__assert_fail@plt+0x3da4>
   13e64:	movw	r0, #4472	; 0x1178
   13e68:	movt	r0, #4
   13e6c:	ldr	r0, [r0]
   13e70:	sub	r0, r0, #1
   13e74:	movw	r1, #4636	; 0x121c
   13e78:	movt	r1, #4
   13e7c:	ldr	r1, [r1]
   13e80:	mul	r0, r0, r1
   13e84:	sxth	r0, r0
   13e88:	str	r0, [fp, #-16]
   13e8c:	b	153b4 <__assert_fail@plt+0x3dac>
   13e90:	movw	r0, #4636	; 0x121c
   13e94:	movt	r0, #4
   13e98:	ldr	r0, [r0]
   13e9c:	cmp	r0, #0
   13ea0:	bge	14034 <__assert_fail@plt+0x2a2c>
   13ea4:	movw	r0, #4472	; 0x1178
   13ea8:	movt	r0, #4
   13eac:	ldr	r0, [r0]
   13eb0:	sub	r0, r0, #1
   13eb4:	cmp	r0, #0
   13eb8:	bge	13f7c <__assert_fail@plt+0x2974>
   13ebc:	b	13ec0 <__assert_fail@plt+0x28b8>
   13ec0:	movw	r0, #4472	; 0x1178
   13ec4:	movt	r0, #4
   13ec8:	ldr	r0, [r0]
   13ecc:	sub	r0, r0, #1
   13ed0:	movw	r1, #4636	; 0x121c
   13ed4:	movt	r1, #4
   13ed8:	ldr	r1, [r1]
   13edc:	movw	r2, #65535	; 0xffff
   13ee0:	sdiv	r1, r2, r1
   13ee4:	cmp	r0, r1
   13ee8:	blt	14128 <__assert_fail@plt+0x2b20>
   13eec:	b	14154 <__assert_fail@plt+0x2b4c>
   13ef0:	b	13ef4 <__assert_fail@plt+0x28ec>
   13ef4:	ldr	r0, [pc, #1792]	; 145fc <__assert_fail@plt+0x2ff4>
   13ef8:	movw	r1, #4636	; 0x121c
   13efc:	movt	r1, #4
   13f00:	ldr	r1, [r1]
   13f04:	cmp	r1, r0
   13f08:	blt	13f28 <__assert_fail@plt+0x2920>
   13f0c:	b	13f34 <__assert_fail@plt+0x292c>
   13f10:	movw	r0, #4636	; 0x121c
   13f14:	movt	r0, #4
   13f18:	ldr	r0, [r0]
   13f1c:	movw	r1, #0
   13f20:	cmp	r1, r0
   13f24:	bge	13f34 <__assert_fail@plt+0x292c>
   13f28:	movw	r0, #0
   13f2c:	str	r0, [fp, #-36]	; 0xffffffdc
   13f30:	b	13f54 <__assert_fail@plt+0x294c>
   13f34:	movw	r0, #4636	; 0x121c
   13f38:	movt	r0, #4
   13f3c:	ldr	r0, [r0]
   13f40:	movw	r1, #0
   13f44:	sub	r0, r1, r0
   13f48:	movw	r1, #65535	; 0xffff
   13f4c:	sdiv	r0, r1, r0
   13f50:	str	r0, [fp, #-36]	; 0xffffffdc
   13f54:	ldr	r0, [fp, #-36]	; 0xffffffdc
   13f58:	movw	r1, #4472	; 0x1178
   13f5c:	movt	r1, #4
   13f60:	ldr	r1, [r1]
   13f64:	sub	r1, r1, #1
   13f68:	mvn	r2, #0
   13f6c:	sub	r1, r2, r1
   13f70:	cmp	r0, r1
   13f74:	ble	14128 <__assert_fail@plt+0x2b20>
   13f78:	b	14154 <__assert_fail@plt+0x2b4c>
   13f7c:	b	13f80 <__assert_fail@plt+0x2978>
   13f80:	b	14004 <__assert_fail@plt+0x29fc>
   13f84:	b	14004 <__assert_fail@plt+0x29fc>
   13f88:	movw	r0, #4636	; 0x121c
   13f8c:	movt	r0, #4
   13f90:	ldr	r0, [r0]
   13f94:	cmn	r0, #1
   13f98:	bne	14004 <__assert_fail@plt+0x29fc>
   13f9c:	b	13fa0 <__assert_fail@plt+0x2998>
   13fa0:	movw	r0, #4472	; 0x1178
   13fa4:	movt	r0, #4
   13fa8:	ldr	r0, [r0]
   13fac:	sub	r0, r0, #1
   13fb0:	add	r0, r0, #0
   13fb4:	movw	r1, #0
   13fb8:	cmp	r1, r0
   13fbc:	blt	14128 <__assert_fail@plt+0x2b20>
   13fc0:	b	14154 <__assert_fail@plt+0x2b4c>
   13fc4:	movw	r0, #4472	; 0x1178
   13fc8:	movt	r0, #4
   13fcc:	ldr	r0, [r0]
   13fd0:	sub	r0, r0, #1
   13fd4:	movw	r1, #0
   13fd8:	cmp	r1, r0
   13fdc:	bge	14154 <__assert_fail@plt+0x2b4c>
   13fe0:	movw	r0, #4472	; 0x1178
   13fe4:	movt	r0, #4
   13fe8:	ldr	r0, [r0]
   13fec:	sub	r0, r0, #1
   13ff0:	sub	r0, r0, #1
   13ff4:	mvn	r1, #0
   13ff8:	cmp	r1, r0
   13ffc:	blt	14128 <__assert_fail@plt+0x2b20>
   14000:	b	14154 <__assert_fail@plt+0x2b4c>
   14004:	movw	r0, #4636	; 0x121c
   14008:	movt	r0, #4
   1400c:	ldr	r0, [r0]
   14010:	movw	r1, #0
   14014:	sdiv	r0, r1, r0
   14018:	movw	r1, #4472	; 0x1178
   1401c:	movt	r1, #4
   14020:	ldr	r1, [r1]
   14024:	sub	r1, r1, #1
   14028:	cmp	r0, r1
   1402c:	blt	14128 <__assert_fail@plt+0x2b20>
   14030:	b	14154 <__assert_fail@plt+0x2b4c>
   14034:	movw	r0, #4636	; 0x121c
   14038:	movt	r0, #4
   1403c:	ldr	r0, [r0]
   14040:	cmp	r0, #0
   14044:	bne	1404c <__assert_fail@plt+0x2a44>
   14048:	b	14154 <__assert_fail@plt+0x2b4c>
   1404c:	movw	r0, #4472	; 0x1178
   14050:	movt	r0, #4
   14054:	ldr	r0, [r0]
   14058:	sub	r0, r0, #1
   1405c:	cmp	r0, #0
   14060:	bge	140fc <__assert_fail@plt+0x2af4>
   14064:	b	14068 <__assert_fail@plt+0x2a60>
   14068:	b	140cc <__assert_fail@plt+0x2ac4>
   1406c:	b	140cc <__assert_fail@plt+0x2ac4>
   14070:	movw	r0, #4472	; 0x1178
   14074:	movt	r0, #4
   14078:	ldr	r0, [r0]
   1407c:	sub	r0, r0, #1
   14080:	cmn	r0, #1
   14084:	bne	140cc <__assert_fail@plt+0x2ac4>
   14088:	b	1408c <__assert_fail@plt+0x2a84>
   1408c:	movw	r0, #4636	; 0x121c
   14090:	movt	r0, #4
   14094:	ldr	r0, [r0]
   14098:	add	r0, r0, #0
   1409c:	movw	r1, #0
   140a0:	cmp	r1, r0
   140a4:	blt	14128 <__assert_fail@plt+0x2b20>
   140a8:	b	14154 <__assert_fail@plt+0x2b4c>
   140ac:	movw	r0, #4636	; 0x121c
   140b0:	movt	r0, #4
   140b4:	ldr	r0, [r0]
   140b8:	sub	r0, r0, #1
   140bc:	mvn	r1, #0
   140c0:	cmp	r1, r0
   140c4:	blt	14128 <__assert_fail@plt+0x2b20>
   140c8:	b	14154 <__assert_fail@plt+0x2b4c>
   140cc:	movw	r0, #4472	; 0x1178
   140d0:	movt	r0, #4
   140d4:	ldr	r0, [r0]
   140d8:	sub	r0, r0, #1
   140dc:	movw	r1, #0
   140e0:	sdiv	r0, r1, r0
   140e4:	movw	r1, #4636	; 0x121c
   140e8:	movt	r1, #4
   140ec:	ldr	r1, [r1]
   140f0:	cmp	r0, r1
   140f4:	blt	14128 <__assert_fail@plt+0x2b20>
   140f8:	b	14154 <__assert_fail@plt+0x2b4c>
   140fc:	movw	r0, #4636	; 0x121c
   14100:	movt	r0, #4
   14104:	ldr	r0, [r0]
   14108:	movw	r1, #65535	; 0xffff
   1410c:	sdiv	r0, r1, r0
   14110:	movw	r1, #4472	; 0x1178
   14114:	movt	r1, #4
   14118:	ldr	r1, [r1]
   1411c:	sub	r1, r1, #1
   14120:	cmp	r0, r1
   14124:	bge	14154 <__assert_fail@plt+0x2b4c>
   14128:	movw	r0, #4472	; 0x1178
   1412c:	movt	r0, #4
   14130:	ldr	r0, [r0]
   14134:	sub	r0, r0, #1
   14138:	movw	r1, #4636	; 0x121c
   1413c:	movt	r1, #4
   14140:	ldr	r1, [r1]
   14144:	mul	r0, r0, r1
   14148:	uxth	r0, r0
   1414c:	str	r0, [fp, #-16]
   14150:	b	153ac <__assert_fail@plt+0x3da4>
   14154:	movw	r0, #4472	; 0x1178
   14158:	movt	r0, #4
   1415c:	ldr	r0, [r0]
   14160:	sub	r0, r0, #1
   14164:	movw	r1, #4636	; 0x121c
   14168:	movt	r1, #4
   1416c:	ldr	r1, [r1]
   14170:	mul	r0, r0, r1
   14174:	uxth	r0, r0
   14178:	str	r0, [fp, #-16]
   1417c:	b	153b4 <__assert_fail@plt+0x3dac>
   14180:	b	14184 <__assert_fail@plt+0x2b7c>
   14184:	b	14188 <__assert_fail@plt+0x2b80>
   14188:	movw	r0, #4636	; 0x121c
   1418c:	movt	r0, #4
   14190:	ldr	r0, [r0]
   14194:	cmp	r0, #0
   14198:	bge	14320 <__assert_fail@plt+0x2d18>
   1419c:	movw	r0, #4472	; 0x1178
   141a0:	movt	r0, #4
   141a4:	ldr	r0, [r0]
   141a8:	sub	r0, r0, #1
   141ac:	cmp	r0, #0
   141b0:	bge	14274 <__assert_fail@plt+0x2c6c>
   141b4:	b	141b8 <__assert_fail@plt+0x2bb0>
   141b8:	ldr	r0, [pc, #4060]	; 1519c <__assert_fail@plt+0x3b94>
   141bc:	movw	r1, #4472	; 0x1178
   141c0:	movt	r1, #4
   141c4:	ldr	r1, [r1]
   141c8:	sub	r1, r1, #1
   141cc:	movw	r2, #4636	; 0x121c
   141d0:	movt	r2, #4
   141d4:	ldr	r2, [r2]
   141d8:	sdiv	r0, r0, r2
   141dc:	cmp	r1, r0
   141e0:	blt	14408 <__assert_fail@plt+0x2e00>
   141e4:	b	14430 <__assert_fail@plt+0x2e28>
   141e8:	b	141ec <__assert_fail@plt+0x2be4>
   141ec:	ldr	r0, [pc, #1032]	; 145fc <__assert_fail@plt+0x2ff4>
   141f0:	movw	r1, #4636	; 0x121c
   141f4:	movt	r1, #4
   141f8:	ldr	r1, [r1]
   141fc:	cmp	r1, r0
   14200:	blt	14220 <__assert_fail@plt+0x2c18>
   14204:	b	1422c <__assert_fail@plt+0x2c24>
   14208:	movw	r0, #4636	; 0x121c
   1420c:	movt	r0, #4
   14210:	ldr	r0, [r0]
   14214:	movw	r1, #0
   14218:	cmp	r1, r0
   1421c:	bge	1422c <__assert_fail@plt+0x2c24>
   14220:	movw	r0, #0
   14224:	str	r0, [fp, #-40]	; 0xffffffd8
   14228:	b	1424c <__assert_fail@plt+0x2c44>
   1422c:	ldr	r0, [pc, #3944]	; 1519c <__assert_fail@plt+0x3b94>
   14230:	movw	r1, #4636	; 0x121c
   14234:	movt	r1, #4
   14238:	ldr	r1, [r1]
   1423c:	movw	r2, #0
   14240:	sub	r1, r2, r1
   14244:	sdiv	r0, r0, r1
   14248:	str	r0, [fp, #-40]	; 0xffffffd8
   1424c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14250:	movw	r1, #4472	; 0x1178
   14254:	movt	r1, #4
   14258:	ldr	r1, [r1]
   1425c:	sub	r1, r1, #1
   14260:	mvn	r2, #0
   14264:	sub	r1, r2, r1
   14268:	cmp	r0, r1
   1426c:	ble	14408 <__assert_fail@plt+0x2e00>
   14270:	b	14430 <__assert_fail@plt+0x2e28>
   14274:	movw	r0, #4636	; 0x121c
   14278:	movt	r0, #4
   1427c:	ldr	r0, [r0]
   14280:	cmn	r0, #1
   14284:	bne	142f0 <__assert_fail@plt+0x2ce8>
   14288:	b	1428c <__assert_fail@plt+0x2c84>
   1428c:	movw	r0, #4472	; 0x1178
   14290:	movt	r0, #4
   14294:	ldr	r0, [r0]
   14298:	sub	r0, r0, #1
   1429c:	add	r0, r0, #-2147483648	; 0x80000000
   142a0:	movw	r1, #0
   142a4:	cmp	r1, r0
   142a8:	blt	14408 <__assert_fail@plt+0x2e00>
   142ac:	b	14430 <__assert_fail@plt+0x2e28>
   142b0:	movw	r0, #4472	; 0x1178
   142b4:	movt	r0, #4
   142b8:	ldr	r0, [r0]
   142bc:	sub	r0, r0, #1
   142c0:	movw	r1, #0
   142c4:	cmp	r1, r0
   142c8:	bge	14430 <__assert_fail@plt+0x2e28>
   142cc:	ldr	r0, [pc, #3784]	; 1519c <__assert_fail@plt+0x3b94>
   142d0:	movw	r1, #4472	; 0x1178
   142d4:	movt	r1, #4
   142d8:	ldr	r1, [r1]
   142dc:	sub	r1, r1, #1
   142e0:	sub	r1, r1, #1
   142e4:	cmp	r0, r1
   142e8:	blt	14408 <__assert_fail@plt+0x2e00>
   142ec:	b	14430 <__assert_fail@plt+0x2e28>
   142f0:	ldr	r0, [pc, #4076]	; 152e4 <__assert_fail@plt+0x3cdc>
   142f4:	movw	r1, #4636	; 0x121c
   142f8:	movt	r1, #4
   142fc:	ldr	r1, [r1]
   14300:	sdiv	r0, r0, r1
   14304:	movw	r1, #4472	; 0x1178
   14308:	movt	r1, #4
   1430c:	ldr	r1, [r1]
   14310:	sub	r1, r1, #1
   14314:	cmp	r0, r1
   14318:	blt	14408 <__assert_fail@plt+0x2e00>
   1431c:	b	14430 <__assert_fail@plt+0x2e28>
   14320:	movw	r0, #4636	; 0x121c
   14324:	movt	r0, #4
   14328:	ldr	r0, [r0]
   1432c:	cmp	r0, #0
   14330:	bne	14338 <__assert_fail@plt+0x2d30>
   14334:	b	14430 <__assert_fail@plt+0x2e28>
   14338:	movw	r0, #4472	; 0x1178
   1433c:	movt	r0, #4
   14340:	ldr	r0, [r0]
   14344:	sub	r0, r0, #1
   14348:	cmp	r0, #0
   1434c:	bge	143dc <__assert_fail@plt+0x2dd4>
   14350:	movw	r0, #4472	; 0x1178
   14354:	movt	r0, #4
   14358:	ldr	r0, [r0]
   1435c:	sub	r0, r0, #1
   14360:	cmn	r0, #1
   14364:	bne	143ac <__assert_fail@plt+0x2da4>
   14368:	b	1436c <__assert_fail@plt+0x2d64>
   1436c:	movw	r0, #4636	; 0x121c
   14370:	movt	r0, #4
   14374:	ldr	r0, [r0]
   14378:	add	r0, r0, #-2147483648	; 0x80000000
   1437c:	movw	r1, #0
   14380:	cmp	r1, r0
   14384:	blt	14408 <__assert_fail@plt+0x2e00>
   14388:	b	14430 <__assert_fail@plt+0x2e28>
   1438c:	ldr	r0, [pc, #3592]	; 1519c <__assert_fail@plt+0x3b94>
   14390:	movw	r1, #4636	; 0x121c
   14394:	movt	r1, #4
   14398:	ldr	r1, [r1]
   1439c:	sub	r1, r1, #1
   143a0:	cmp	r0, r1
   143a4:	blt	14408 <__assert_fail@plt+0x2e00>
   143a8:	b	14430 <__assert_fail@plt+0x2e28>
   143ac:	ldr	r0, [pc, #3888]	; 152e4 <__assert_fail@plt+0x3cdc>
   143b0:	movw	r1, #4472	; 0x1178
   143b4:	movt	r1, #4
   143b8:	ldr	r1, [r1]
   143bc:	sub	r1, r1, #1
   143c0:	sdiv	r0, r0, r1
   143c4:	movw	r1, #4636	; 0x121c
   143c8:	movt	r1, #4
   143cc:	ldr	r1, [r1]
   143d0:	cmp	r0, r1
   143d4:	blt	14408 <__assert_fail@plt+0x2e00>
   143d8:	b	14430 <__assert_fail@plt+0x2e28>
   143dc:	ldr	r0, [pc, #3512]	; 1519c <__assert_fail@plt+0x3b94>
   143e0:	movw	r1, #4636	; 0x121c
   143e4:	movt	r1, #4
   143e8:	ldr	r1, [r1]
   143ec:	sdiv	r0, r0, r1
   143f0:	movw	r1, #4472	; 0x1178
   143f4:	movt	r1, #4
   143f8:	ldr	r1, [r1]
   143fc:	sub	r1, r1, #1
   14400:	cmp	r0, r1
   14404:	bge	14430 <__assert_fail@plt+0x2e28>
   14408:	movw	r0, #4472	; 0x1178
   1440c:	movt	r0, #4
   14410:	ldr	r0, [r0]
   14414:	sub	r0, r0, #1
   14418:	movw	r1, #4636	; 0x121c
   1441c:	movt	r1, #4
   14420:	ldr	r1, [r1]
   14424:	mul	r0, r0, r1
   14428:	str	r0, [fp, #-16]
   1442c:	b	153ac <__assert_fail@plt+0x3da4>
   14430:	movw	r0, #4472	; 0x1178
   14434:	movt	r0, #4
   14438:	ldr	r0, [r0]
   1443c:	sub	r0, r0, #1
   14440:	movw	r1, #4636	; 0x121c
   14444:	movt	r1, #4
   14448:	ldr	r1, [r1]
   1444c:	mul	r0, r0, r1
   14450:	str	r0, [fp, #-16]
   14454:	b	153b4 <__assert_fail@plt+0x3dac>
   14458:	movw	r0, #4636	; 0x121c
   1445c:	movt	r0, #4
   14460:	ldr	r0, [r0]
   14464:	cmp	r0, #0
   14468:	bge	14600 <__assert_fail@plt+0x2ff8>
   1446c:	movw	r0, #4472	; 0x1178
   14470:	movt	r0, #4
   14474:	ldr	r0, [r0]
   14478:	sub	r0, r0, #1
   1447c:	cmp	r0, #0
   14480:	bge	14544 <__assert_fail@plt+0x2f3c>
   14484:	b	144b8 <__assert_fail@plt+0x2eb0>
   14488:	movw	r0, #4472	; 0x1178
   1448c:	movt	r0, #4
   14490:	ldr	r0, [r0]
   14494:	sub	r0, r0, #1
   14498:	movw	r1, #4636	; 0x121c
   1449c:	movt	r1, #4
   144a0:	ldr	r1, [r1]
   144a4:	mvn	r2, #0
   144a8:	udiv	r1, r2, r1
   144ac:	cmp	r0, r1
   144b0:	bcc	146f4 <__assert_fail@plt+0x30ec>
   144b4:	b	1471c <__assert_fail@plt+0x3114>
   144b8:	b	144bc <__assert_fail@plt+0x2eb4>
   144bc:	ldr	r0, [pc, #312]	; 145fc <__assert_fail@plt+0x2ff4>
   144c0:	movw	r1, #4636	; 0x121c
   144c4:	movt	r1, #4
   144c8:	ldr	r1, [r1]
   144cc:	cmp	r1, r0
   144d0:	blt	144f0 <__assert_fail@plt+0x2ee8>
   144d4:	b	144fc <__assert_fail@plt+0x2ef4>
   144d8:	movw	r0, #4636	; 0x121c
   144dc:	movt	r0, #4
   144e0:	ldr	r0, [r0]
   144e4:	movw	r1, #0
   144e8:	cmp	r1, r0
   144ec:	bge	144fc <__assert_fail@plt+0x2ef4>
   144f0:	movw	r0, #1
   144f4:	str	r0, [fp, #-44]	; 0xffffffd4
   144f8:	b	1451c <__assert_fail@plt+0x2f14>
   144fc:	movw	r0, #4636	; 0x121c
   14500:	movt	r0, #4
   14504:	ldr	r0, [r0]
   14508:	movw	r1, #0
   1450c:	sub	r0, r1, r0
   14510:	mvn	r1, #0
   14514:	udiv	r0, r1, r0
   14518:	str	r0, [fp, #-44]	; 0xffffffd4
   1451c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14520:	movw	r1, #4472	; 0x1178
   14524:	movt	r1, #4
   14528:	ldr	r1, [r1]
   1452c:	sub	r1, r1, #1
   14530:	mvn	r2, #0
   14534:	sub	r1, r2, r1
   14538:	cmp	r0, r1
   1453c:	bls	146f4 <__assert_fail@plt+0x30ec>
   14540:	b	1471c <__assert_fail@plt+0x3114>
   14544:	b	14548 <__assert_fail@plt+0x2f40>
   14548:	b	145cc <__assert_fail@plt+0x2fc4>
   1454c:	b	145cc <__assert_fail@plt+0x2fc4>
   14550:	movw	r0, #4636	; 0x121c
   14554:	movt	r0, #4
   14558:	ldr	r0, [r0]
   1455c:	cmn	r0, #1
   14560:	bne	145cc <__assert_fail@plt+0x2fc4>
   14564:	b	14568 <__assert_fail@plt+0x2f60>
   14568:	movw	r0, #4472	; 0x1178
   1456c:	movt	r0, #4
   14570:	ldr	r0, [r0]
   14574:	sub	r0, r0, #1
   14578:	add	r0, r0, #0
   1457c:	movw	r1, #0
   14580:	cmp	r1, r0
   14584:	blt	146f4 <__assert_fail@plt+0x30ec>
   14588:	b	1471c <__assert_fail@plt+0x3114>
   1458c:	movw	r0, #4472	; 0x1178
   14590:	movt	r0, #4
   14594:	ldr	r0, [r0]
   14598:	sub	r0, r0, #1
   1459c:	movw	r1, #0
   145a0:	cmp	r1, r0
   145a4:	bge	1471c <__assert_fail@plt+0x3114>
   145a8:	movw	r0, #4472	; 0x1178
   145ac:	movt	r0, #4
   145b0:	ldr	r0, [r0]
   145b4:	sub	r0, r0, #1
   145b8:	sub	r0, r0, #1
   145bc:	mvn	r1, #0
   145c0:	cmp	r1, r0
   145c4:	blt	146f4 <__assert_fail@plt+0x30ec>
   145c8:	b	1471c <__assert_fail@plt+0x3114>
   145cc:	movw	r0, #4636	; 0x121c
   145d0:	movt	r0, #4
   145d4:	ldr	r0, [r0]
   145d8:	movw	r1, #0
   145dc:	sdiv	r0, r1, r0
   145e0:	movw	r1, #4472	; 0x1178
   145e4:	movt	r1, #4
   145e8:	ldr	r1, [r1]
   145ec:	sub	r1, r1, #1
   145f0:	cmp	r0, r1
   145f4:	blt	146f4 <__assert_fail@plt+0x30ec>
   145f8:	b	1471c <__assert_fail@plt+0x3114>
   145fc:	andhi	r0, r0, r1
   14600:	movw	r0, #4636	; 0x121c
   14604:	movt	r0, #4
   14608:	ldr	r0, [r0]
   1460c:	cmp	r0, #0
   14610:	bne	14618 <__assert_fail@plt+0x3010>
   14614:	b	1471c <__assert_fail@plt+0x3114>
   14618:	movw	r0, #4472	; 0x1178
   1461c:	movt	r0, #4
   14620:	ldr	r0, [r0]
   14624:	sub	r0, r0, #1
   14628:	cmp	r0, #0
   1462c:	bge	146c8 <__assert_fail@plt+0x30c0>
   14630:	b	14634 <__assert_fail@plt+0x302c>
   14634:	b	14698 <__assert_fail@plt+0x3090>
   14638:	b	14698 <__assert_fail@plt+0x3090>
   1463c:	movw	r0, #4472	; 0x1178
   14640:	movt	r0, #4
   14644:	ldr	r0, [r0]
   14648:	sub	r0, r0, #1
   1464c:	cmn	r0, #1
   14650:	bne	14698 <__assert_fail@plt+0x3090>
   14654:	b	14658 <__assert_fail@plt+0x3050>
   14658:	movw	r0, #4636	; 0x121c
   1465c:	movt	r0, #4
   14660:	ldr	r0, [r0]
   14664:	add	r0, r0, #0
   14668:	movw	r1, #0
   1466c:	cmp	r1, r0
   14670:	blt	146f4 <__assert_fail@plt+0x30ec>
   14674:	b	1471c <__assert_fail@plt+0x3114>
   14678:	movw	r0, #4636	; 0x121c
   1467c:	movt	r0, #4
   14680:	ldr	r0, [r0]
   14684:	sub	r0, r0, #1
   14688:	mvn	r1, #0
   1468c:	cmp	r1, r0
   14690:	blt	146f4 <__assert_fail@plt+0x30ec>
   14694:	b	1471c <__assert_fail@plt+0x3114>
   14698:	movw	r0, #4472	; 0x1178
   1469c:	movt	r0, #4
   146a0:	ldr	r0, [r0]
   146a4:	sub	r0, r0, #1
   146a8:	movw	r1, #0
   146ac:	sdiv	r0, r1, r0
   146b0:	movw	r1, #4636	; 0x121c
   146b4:	movt	r1, #4
   146b8:	ldr	r1, [r1]
   146bc:	cmp	r0, r1
   146c0:	blt	146f4 <__assert_fail@plt+0x30ec>
   146c4:	b	1471c <__assert_fail@plt+0x3114>
   146c8:	movw	r0, #4636	; 0x121c
   146cc:	movt	r0, #4
   146d0:	ldr	r0, [r0]
   146d4:	mvn	r1, #0
   146d8:	udiv	r0, r1, r0
   146dc:	movw	r1, #4472	; 0x1178
   146e0:	movt	r1, #4
   146e4:	ldr	r1, [r1]
   146e8:	sub	r1, r1, #1
   146ec:	cmp	r0, r1
   146f0:	bcs	1471c <__assert_fail@plt+0x3114>
   146f4:	movw	r0, #4472	; 0x1178
   146f8:	movt	r0, #4
   146fc:	ldr	r0, [r0]
   14700:	sub	r0, r0, #1
   14704:	movw	r1, #4636	; 0x121c
   14708:	movt	r1, #4
   1470c:	ldr	r1, [r1]
   14710:	mul	r0, r0, r1
   14714:	str	r0, [fp, #-16]
   14718:	b	153ac <__assert_fail@plt+0x3da4>
   1471c:	movw	r0, #4472	; 0x1178
   14720:	movt	r0, #4
   14724:	ldr	r0, [r0]
   14728:	sub	r0, r0, #1
   1472c:	movw	r1, #4636	; 0x121c
   14730:	movt	r1, #4
   14734:	ldr	r1, [r1]
   14738:	mul	r0, r0, r1
   1473c:	str	r0, [fp, #-16]
   14740:	b	153b4 <__assert_fail@plt+0x3dac>
   14744:	b	14748 <__assert_fail@plt+0x3140>
   14748:	b	1474c <__assert_fail@plt+0x3144>
   1474c:	movw	r0, #4636	; 0x121c
   14750:	movt	r0, #4
   14754:	ldr	r0, [r0]
   14758:	cmp	r0, #0
   1475c:	bge	148e4 <__assert_fail@plt+0x32dc>
   14760:	movw	r0, #4472	; 0x1178
   14764:	movt	r0, #4
   14768:	ldr	r0, [r0]
   1476c:	sub	r0, r0, #1
   14770:	cmp	r0, #0
   14774:	bge	14838 <__assert_fail@plt+0x3230>
   14778:	b	1477c <__assert_fail@plt+0x3174>
   1477c:	ldr	r0, [pc, #3472]	; 15514 <__assert_fail@plt+0x3f0c>
   14780:	movw	r1, #4472	; 0x1178
   14784:	movt	r1, #4
   14788:	ldr	r1, [r1]
   1478c:	sub	r1, r1, #1
   14790:	movw	r2, #4636	; 0x121c
   14794:	movt	r2, #4
   14798:	ldr	r2, [r2]
   1479c:	sdiv	r0, r0, r2
   147a0:	cmp	r1, r0
   147a4:	blt	149cc <__assert_fail@plt+0x33c4>
   147a8:	b	149f4 <__assert_fail@plt+0x33ec>
   147ac:	b	147b0 <__assert_fail@plt+0x31a8>
   147b0:	ldr	r0, [pc, #3416]	; 15510 <__assert_fail@plt+0x3f08>
   147b4:	movw	r1, #4636	; 0x121c
   147b8:	movt	r1, #4
   147bc:	ldr	r1, [r1]
   147c0:	cmp	r1, r0
   147c4:	blt	147e4 <__assert_fail@plt+0x31dc>
   147c8:	b	147f0 <__assert_fail@plt+0x31e8>
   147cc:	movw	r0, #4636	; 0x121c
   147d0:	movt	r0, #4
   147d4:	ldr	r0, [r0]
   147d8:	movw	r1, #0
   147dc:	cmp	r1, r0
   147e0:	bge	147f0 <__assert_fail@plt+0x31e8>
   147e4:	movw	r0, #0
   147e8:	str	r0, [fp, #-48]	; 0xffffffd0
   147ec:	b	14810 <__assert_fail@plt+0x3208>
   147f0:	ldr	r0, [pc, #3356]	; 15514 <__assert_fail@plt+0x3f0c>
   147f4:	movw	r1, #4636	; 0x121c
   147f8:	movt	r1, #4
   147fc:	ldr	r1, [r1]
   14800:	movw	r2, #0
   14804:	sub	r1, r2, r1
   14808:	sdiv	r0, r0, r1
   1480c:	str	r0, [fp, #-48]	; 0xffffffd0
   14810:	ldr	r0, [fp, #-48]	; 0xffffffd0
   14814:	movw	r1, #4472	; 0x1178
   14818:	movt	r1, #4
   1481c:	ldr	r1, [r1]
   14820:	sub	r1, r1, #1
   14824:	mvn	r2, #0
   14828:	sub	r1, r2, r1
   1482c:	cmp	r0, r1
   14830:	ble	149cc <__assert_fail@plt+0x33c4>
   14834:	b	149f4 <__assert_fail@plt+0x33ec>
   14838:	movw	r0, #4636	; 0x121c
   1483c:	movt	r0, #4
   14840:	ldr	r0, [r0]
   14844:	cmn	r0, #1
   14848:	bne	148b4 <__assert_fail@plt+0x32ac>
   1484c:	b	14850 <__assert_fail@plt+0x3248>
   14850:	movw	r0, #4472	; 0x1178
   14854:	movt	r0, #4
   14858:	ldr	r0, [r0]
   1485c:	sub	r0, r0, #1
   14860:	add	r0, r0, #-2147483648	; 0x80000000
   14864:	movw	r1, #0
   14868:	cmp	r1, r0
   1486c:	blt	149cc <__assert_fail@plt+0x33c4>
   14870:	b	149f4 <__assert_fail@plt+0x33ec>
   14874:	movw	r0, #4472	; 0x1178
   14878:	movt	r0, #4
   1487c:	ldr	r0, [r0]
   14880:	sub	r0, r0, #1
   14884:	movw	r1, #0
   14888:	cmp	r1, r0
   1488c:	bge	149f4 <__assert_fail@plt+0x33ec>
   14890:	ldr	r0, [pc, #3196]	; 15514 <__assert_fail@plt+0x3f0c>
   14894:	movw	r1, #4472	; 0x1178
   14898:	movt	r1, #4
   1489c:	ldr	r1, [r1]
   148a0:	sub	r1, r1, #1
   148a4:	sub	r1, r1, #1
   148a8:	cmp	r0, r1
   148ac:	blt	149cc <__assert_fail@plt+0x33c4>
   148b0:	b	149f4 <__assert_fail@plt+0x33ec>
   148b4:	ldr	r0, [pc, #3164]	; 15518 <__assert_fail@plt+0x3f10>
   148b8:	movw	r1, #4636	; 0x121c
   148bc:	movt	r1, #4
   148c0:	ldr	r1, [r1]
   148c4:	sdiv	r0, r0, r1
   148c8:	movw	r1, #4472	; 0x1178
   148cc:	movt	r1, #4
   148d0:	ldr	r1, [r1]
   148d4:	sub	r1, r1, #1
   148d8:	cmp	r0, r1
   148dc:	blt	149cc <__assert_fail@plt+0x33c4>
   148e0:	b	149f4 <__assert_fail@plt+0x33ec>
   148e4:	movw	r0, #4636	; 0x121c
   148e8:	movt	r0, #4
   148ec:	ldr	r0, [r0]
   148f0:	cmp	r0, #0
   148f4:	bne	148fc <__assert_fail@plt+0x32f4>
   148f8:	b	149f4 <__assert_fail@plt+0x33ec>
   148fc:	movw	r0, #4472	; 0x1178
   14900:	movt	r0, #4
   14904:	ldr	r0, [r0]
   14908:	sub	r0, r0, #1
   1490c:	cmp	r0, #0
   14910:	bge	149a0 <__assert_fail@plt+0x3398>
   14914:	movw	r0, #4472	; 0x1178
   14918:	movt	r0, #4
   1491c:	ldr	r0, [r0]
   14920:	sub	r0, r0, #1
   14924:	cmn	r0, #1
   14928:	bne	14970 <__assert_fail@plt+0x3368>
   1492c:	b	14930 <__assert_fail@plt+0x3328>
   14930:	movw	r0, #4636	; 0x121c
   14934:	movt	r0, #4
   14938:	ldr	r0, [r0]
   1493c:	add	r0, r0, #-2147483648	; 0x80000000
   14940:	movw	r1, #0
   14944:	cmp	r1, r0
   14948:	blt	149cc <__assert_fail@plt+0x33c4>
   1494c:	b	149f4 <__assert_fail@plt+0x33ec>
   14950:	ldr	r0, [pc, #3004]	; 15514 <__assert_fail@plt+0x3f0c>
   14954:	movw	r1, #4636	; 0x121c
   14958:	movt	r1, #4
   1495c:	ldr	r1, [r1]
   14960:	sub	r1, r1, #1
   14964:	cmp	r0, r1
   14968:	blt	149cc <__assert_fail@plt+0x33c4>
   1496c:	b	149f4 <__assert_fail@plt+0x33ec>
   14970:	ldr	r0, [pc, #2976]	; 15518 <__assert_fail@plt+0x3f10>
   14974:	movw	r1, #4472	; 0x1178
   14978:	movt	r1, #4
   1497c:	ldr	r1, [r1]
   14980:	sub	r1, r1, #1
   14984:	sdiv	r0, r0, r1
   14988:	movw	r1, #4636	; 0x121c
   1498c:	movt	r1, #4
   14990:	ldr	r1, [r1]
   14994:	cmp	r0, r1
   14998:	blt	149cc <__assert_fail@plt+0x33c4>
   1499c:	b	149f4 <__assert_fail@plt+0x33ec>
   149a0:	ldr	r0, [pc, #2924]	; 15514 <__assert_fail@plt+0x3f0c>
   149a4:	movw	r1, #4636	; 0x121c
   149a8:	movt	r1, #4
   149ac:	ldr	r1, [r1]
   149b0:	sdiv	r0, r0, r1
   149b4:	movw	r1, #4472	; 0x1178
   149b8:	movt	r1, #4
   149bc:	ldr	r1, [r1]
   149c0:	sub	r1, r1, #1
   149c4:	cmp	r0, r1
   149c8:	bge	149f4 <__assert_fail@plt+0x33ec>
   149cc:	movw	r0, #4472	; 0x1178
   149d0:	movt	r0, #4
   149d4:	ldr	r0, [r0]
   149d8:	sub	r0, r0, #1
   149dc:	movw	r1, #4636	; 0x121c
   149e0:	movt	r1, #4
   149e4:	ldr	r1, [r1]
   149e8:	mul	r0, r0, r1
   149ec:	str	r0, [fp, #-16]
   149f0:	b	153ac <__assert_fail@plt+0x3da4>
   149f4:	movw	r0, #4472	; 0x1178
   149f8:	movt	r0, #4
   149fc:	ldr	r0, [r0]
   14a00:	sub	r0, r0, #1
   14a04:	movw	r1, #4636	; 0x121c
   14a08:	movt	r1, #4
   14a0c:	ldr	r1, [r1]
   14a10:	mul	r0, r0, r1
   14a14:	str	r0, [fp, #-16]
   14a18:	b	153b4 <__assert_fail@plt+0x3dac>
   14a1c:	movw	r0, #4636	; 0x121c
   14a20:	movt	r0, #4
   14a24:	ldr	r0, [r0]
   14a28:	cmp	r0, #0
   14a2c:	bge	14bc0 <__assert_fail@plt+0x35b8>
   14a30:	movw	r0, #4472	; 0x1178
   14a34:	movt	r0, #4
   14a38:	ldr	r0, [r0]
   14a3c:	sub	r0, r0, #1
   14a40:	cmp	r0, #0
   14a44:	bge	14b08 <__assert_fail@plt+0x3500>
   14a48:	b	14a7c <__assert_fail@plt+0x3474>
   14a4c:	movw	r0, #4472	; 0x1178
   14a50:	movt	r0, #4
   14a54:	ldr	r0, [r0]
   14a58:	sub	r0, r0, #1
   14a5c:	movw	r1, #4636	; 0x121c
   14a60:	movt	r1, #4
   14a64:	ldr	r1, [r1]
   14a68:	mvn	r2, #0
   14a6c:	udiv	r1, r2, r1
   14a70:	cmp	r0, r1
   14a74:	bcc	14cb8 <__assert_fail@plt+0x36b0>
   14a78:	b	14ce0 <__assert_fail@plt+0x36d8>
   14a7c:	b	14a80 <__assert_fail@plt+0x3478>
   14a80:	ldr	r0, [pc, #2696]	; 15510 <__assert_fail@plt+0x3f08>
   14a84:	movw	r1, #4636	; 0x121c
   14a88:	movt	r1, #4
   14a8c:	ldr	r1, [r1]
   14a90:	cmp	r1, r0
   14a94:	blt	14ab4 <__assert_fail@plt+0x34ac>
   14a98:	b	14ac0 <__assert_fail@plt+0x34b8>
   14a9c:	movw	r0, #4636	; 0x121c
   14aa0:	movt	r0, #4
   14aa4:	ldr	r0, [r0]
   14aa8:	movw	r1, #0
   14aac:	cmp	r1, r0
   14ab0:	bge	14ac0 <__assert_fail@plt+0x34b8>
   14ab4:	movw	r0, #1
   14ab8:	str	r0, [fp, #-52]	; 0xffffffcc
   14abc:	b	14ae0 <__assert_fail@plt+0x34d8>
   14ac0:	movw	r0, #4636	; 0x121c
   14ac4:	movt	r0, #4
   14ac8:	ldr	r0, [r0]
   14acc:	movw	r1, #0
   14ad0:	sub	r0, r1, r0
   14ad4:	mvn	r1, #0
   14ad8:	udiv	r0, r1, r0
   14adc:	str	r0, [fp, #-52]	; 0xffffffcc
   14ae0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   14ae4:	movw	r1, #4472	; 0x1178
   14ae8:	movt	r1, #4
   14aec:	ldr	r1, [r1]
   14af0:	sub	r1, r1, #1
   14af4:	mvn	r2, #0
   14af8:	sub	r1, r2, r1
   14afc:	cmp	r0, r1
   14b00:	bls	14cb8 <__assert_fail@plt+0x36b0>
   14b04:	b	14ce0 <__assert_fail@plt+0x36d8>
   14b08:	b	14b0c <__assert_fail@plt+0x3504>
   14b0c:	b	14b90 <__assert_fail@plt+0x3588>
   14b10:	b	14b90 <__assert_fail@plt+0x3588>
   14b14:	movw	r0, #4636	; 0x121c
   14b18:	movt	r0, #4
   14b1c:	ldr	r0, [r0]
   14b20:	cmn	r0, #1
   14b24:	bne	14b90 <__assert_fail@plt+0x3588>
   14b28:	b	14b2c <__assert_fail@plt+0x3524>
   14b2c:	movw	r0, #4472	; 0x1178
   14b30:	movt	r0, #4
   14b34:	ldr	r0, [r0]
   14b38:	sub	r0, r0, #1
   14b3c:	add	r0, r0, #0
   14b40:	movw	r1, #0
   14b44:	cmp	r1, r0
   14b48:	blt	14cb8 <__assert_fail@plt+0x36b0>
   14b4c:	b	14ce0 <__assert_fail@plt+0x36d8>
   14b50:	movw	r0, #4472	; 0x1178
   14b54:	movt	r0, #4
   14b58:	ldr	r0, [r0]
   14b5c:	sub	r0, r0, #1
   14b60:	movw	r1, #0
   14b64:	cmp	r1, r0
   14b68:	bge	14ce0 <__assert_fail@plt+0x36d8>
   14b6c:	movw	r0, #4472	; 0x1178
   14b70:	movt	r0, #4
   14b74:	ldr	r0, [r0]
   14b78:	sub	r0, r0, #1
   14b7c:	sub	r0, r0, #1
   14b80:	mvn	r1, #0
   14b84:	cmp	r1, r0
   14b88:	blt	14cb8 <__assert_fail@plt+0x36b0>
   14b8c:	b	14ce0 <__assert_fail@plt+0x36d8>
   14b90:	movw	r0, #4636	; 0x121c
   14b94:	movt	r0, #4
   14b98:	ldr	r0, [r0]
   14b9c:	movw	r1, #0
   14ba0:	sdiv	r0, r1, r0
   14ba4:	movw	r1, #4472	; 0x1178
   14ba8:	movt	r1, #4
   14bac:	ldr	r1, [r1]
   14bb0:	sub	r1, r1, #1
   14bb4:	cmp	r0, r1
   14bb8:	blt	14cb8 <__assert_fail@plt+0x36b0>
   14bbc:	b	14ce0 <__assert_fail@plt+0x36d8>
   14bc0:	movw	r0, #4636	; 0x121c
   14bc4:	movt	r0, #4
   14bc8:	ldr	r0, [r0]
   14bcc:	cmp	r0, #0
   14bd0:	bne	14bd8 <__assert_fail@plt+0x35d0>
   14bd4:	b	14ce0 <__assert_fail@plt+0x36d8>
   14bd8:	movw	r0, #4472	; 0x1178
   14bdc:	movt	r0, #4
   14be0:	ldr	r0, [r0]
   14be4:	sub	r0, r0, #1
   14be8:	cmp	r0, #0
   14bec:	bge	14c8c <__assert_fail@plt+0x3684>
   14bf0:	b	14bf4 <__assert_fail@plt+0x35ec>
   14bf4:	b	14c58 <__assert_fail@plt+0x3650>
   14bf8:	b	14c58 <__assert_fail@plt+0x3650>
   14bfc:	movw	r0, #4472	; 0x1178
   14c00:	movt	r0, #4
   14c04:	ldr	r0, [r0]
   14c08:	sub	r0, r0, #1
   14c0c:	cmn	r0, #1
   14c10:	bne	14c58 <__assert_fail@plt+0x3650>
   14c14:	b	14c18 <__assert_fail@plt+0x3610>
   14c18:	movw	r0, #4636	; 0x121c
   14c1c:	movt	r0, #4
   14c20:	ldr	r0, [r0]
   14c24:	add	r0, r0, #0
   14c28:	movw	r1, #0
   14c2c:	cmp	r1, r0
   14c30:	blt	14cb8 <__assert_fail@plt+0x36b0>
   14c34:	b	14ce0 <__assert_fail@plt+0x36d8>
   14c38:	movw	r0, #4636	; 0x121c
   14c3c:	movt	r0, #4
   14c40:	ldr	r0, [r0]
   14c44:	sub	r0, r0, #1
   14c48:	mvn	r1, #0
   14c4c:	cmp	r1, r0
   14c50:	blt	14cb8 <__assert_fail@plt+0x36b0>
   14c54:	b	14ce0 <__assert_fail@plt+0x36d8>
   14c58:	movw	r0, #4472	; 0x1178
   14c5c:	movt	r0, #4
   14c60:	ldr	r0, [r0]
   14c64:	sub	r0, r0, #1
   14c68:	movw	r1, #0
   14c6c:	sdiv	r0, r1, r0
   14c70:	movw	r1, #4636	; 0x121c
   14c74:	movt	r1, #4
   14c78:	ldr	r1, [r1]
   14c7c:	cmp	r0, r1
   14c80:	blt	14cb8 <__assert_fail@plt+0x36b0>
   14c84:	b	14ce0 <__assert_fail@plt+0x36d8>
   14c88:			; <UNDEFINED> instruction: 0xffff8000
   14c8c:	movw	r0, #4636	; 0x121c
   14c90:	movt	r0, #4
   14c94:	ldr	r0, [r0]
   14c98:	mvn	r1, #0
   14c9c:	udiv	r0, r1, r0
   14ca0:	movw	r1, #4472	; 0x1178
   14ca4:	movt	r1, #4
   14ca8:	ldr	r1, [r1]
   14cac:	sub	r1, r1, #1
   14cb0:	cmp	r0, r1
   14cb4:	bcs	14ce0 <__assert_fail@plt+0x36d8>
   14cb8:	movw	r0, #4472	; 0x1178
   14cbc:	movt	r0, #4
   14cc0:	ldr	r0, [r0]
   14cc4:	sub	r0, r0, #1
   14cc8:	movw	r1, #4636	; 0x121c
   14ccc:	movt	r1, #4
   14cd0:	ldr	r1, [r1]
   14cd4:	mul	r0, r0, r1
   14cd8:	str	r0, [fp, #-16]
   14cdc:	b	153ac <__assert_fail@plt+0x3da4>
   14ce0:	movw	r0, #4472	; 0x1178
   14ce4:	movt	r0, #4
   14ce8:	ldr	r0, [r0]
   14cec:	sub	r0, r0, #1
   14cf0:	movw	r1, #4636	; 0x121c
   14cf4:	movt	r1, #4
   14cf8:	ldr	r1, [r1]
   14cfc:	mul	r0, r0, r1
   14d00:	str	r0, [fp, #-16]
   14d04:	b	153b4 <__assert_fail@plt+0x3dac>
   14d08:	b	14d0c <__assert_fail@plt+0x3704>
   14d0c:	movw	r0, #4636	; 0x121c
   14d10:	movt	r0, #4
   14d14:	ldr	r0, [r0]
   14d18:	cmp	r0, #0
   14d1c:	bge	14efc <__assert_fail@plt+0x38f4>
   14d20:	movw	r0, #4472	; 0x1178
   14d24:	movt	r0, #4
   14d28:	ldr	r0, [r0]
   14d2c:	sub	r0, r0, #1
   14d30:	cmp	r0, #0
   14d34:	bge	14e44 <__assert_fail@plt+0x383c>
   14d38:	b	14d3c <__assert_fail@plt+0x3734>
   14d3c:	movw	r0, #4472	; 0x1178
   14d40:	movt	r0, #4
   14d44:	ldr	r0, [r0]
   14d48:	sub	r0, r0, #1
   14d4c:	movw	r1, #4636	; 0x121c
   14d50:	movt	r1, #4
   14d54:	ldr	r1, [r1]
   14d58:	asr	r3, r1, #31
   14d5c:	mvn	r2, #0
   14d60:	mvn	ip, #-2147483648	; 0x80000000
   14d64:	str	r0, [fp, #-56]	; 0xffffffc8
   14d68:	mov	r0, r2
   14d6c:	str	r1, [sp, #60]	; 0x3c
   14d70:	mov	r1, ip
   14d74:	ldr	r2, [sp, #60]	; 0x3c
   14d78:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   14d7c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   14d80:	subs	r0, r2, r0
   14d84:	rscs	r1, r1, r2, asr #31
   14d88:	blt	15014 <__assert_fail@plt+0x3a0c>
   14d8c:	b	1503c <__assert_fail@plt+0x3a34>
   14d90:	b	14d94 <__assert_fail@plt+0x378c>
   14d94:	ldr	r0, [pc, #1908]	; 15510 <__assert_fail@plt+0x3f08>
   14d98:	movw	r1, #4636	; 0x121c
   14d9c:	movt	r1, #4
   14da0:	ldr	r1, [r1]
   14da4:	cmp	r1, r0
   14da8:	blt	14dc8 <__assert_fail@plt+0x37c0>
   14dac:	b	14ddc <__assert_fail@plt+0x37d4>
   14db0:	movw	r0, #4636	; 0x121c
   14db4:	movt	r0, #4
   14db8:	ldr	r0, [r0]
   14dbc:	movw	r1, #0
   14dc0:	cmp	r1, r0
   14dc4:	bge	14ddc <__assert_fail@plt+0x37d4>
   14dc8:	mov	r0, #0
   14dcc:	mvn	r1, #0
   14dd0:	str	r1, [sp, #56]	; 0x38
   14dd4:	str	r0, [sp, #52]	; 0x34
   14dd8:	b	14e18 <__assert_fail@plt+0x3810>
   14ddc:	movw	r0, #4636	; 0x121c
   14de0:	movt	r0, #4
   14de4:	ldr	r0, [r0]
   14de8:	rsb	r0, r0, #0
   14dec:	asr	r3, r0, #31
   14df0:	mvn	r1, #0
   14df4:	mvn	r2, #-2147483648	; 0x80000000
   14df8:	str	r0, [sp, #48]	; 0x30
   14dfc:	mov	r0, r1
   14e00:	mov	r1, r2
   14e04:	ldr	r2, [sp, #48]	; 0x30
   14e08:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   14e0c:	str	r0, [sp, #56]	; 0x38
   14e10:	str	r1, [sp, #52]	; 0x34
   14e14:	b	14e18 <__assert_fail@plt+0x3810>
   14e18:	ldr	r0, [sp, #52]	; 0x34
   14e1c:	ldr	r1, [sp, #56]	; 0x38
   14e20:	movw	r2, #4472	; 0x1178
   14e24:	movt	r2, #4
   14e28:	ldr	r2, [r2]
   14e2c:	sub	r2, r2, #1
   14e30:	mvn	r2, r2
   14e34:	subs	r1, r2, r1
   14e38:	rscs	r0, r0, r2, asr #31
   14e3c:	bge	15014 <__assert_fail@plt+0x3a0c>
   14e40:	b	1503c <__assert_fail@plt+0x3a34>
   14e44:	movw	r0, #4636	; 0x121c
   14e48:	movt	r0, #4
   14e4c:	ldr	r0, [r0]
   14e50:	cmn	r0, #1
   14e54:	bne	14eb0 <__assert_fail@plt+0x38a8>
   14e58:	b	14e5c <__assert_fail@plt+0x3854>
   14e5c:	movw	r0, #4472	; 0x1178
   14e60:	movt	r0, #4
   14e64:	ldr	r0, [r0]
   14e68:	sub	r0, r0, #1
   14e6c:	mov	r1, #-2147483648	; 0x80000000
   14e70:	add	r1, r1, r0, asr #31
   14e74:	rsbs	r0, r0, #0
   14e78:	rscs	r1, r1, #0
   14e7c:	blt	15014 <__assert_fail@plt+0x3a0c>
   14e80:	b	1503c <__assert_fail@plt+0x3a34>
   14e84:	movw	r0, #4472	; 0x1178
   14e88:	movt	r0, #4
   14e8c:	ldr	r0, [r0]
   14e90:	sub	r0, r0, #1
   14e94:	movw	r1, #0
   14e98:	cmp	r1, r0
   14e9c:	bge	1503c <__assert_fail@plt+0x3a34>
   14ea0:	mov	r0, #0
   14ea4:	cmp	r0, #0
   14ea8:	bne	15014 <__assert_fail@plt+0x3a0c>
   14eac:	b	1503c <__assert_fail@plt+0x3a34>
   14eb0:	movw	r0, #4636	; 0x121c
   14eb4:	movt	r0, #4
   14eb8:	ldr	r0, [r0]
   14ebc:	asr	r3, r0, #31
   14ec0:	mov	r1, #0
   14ec4:	mov	r2, #-2147483648	; 0x80000000
   14ec8:	str	r0, [sp, #44]	; 0x2c
   14ecc:	mov	r0, r1
   14ed0:	mov	r1, r2
   14ed4:	ldr	r2, [sp, #44]	; 0x2c
   14ed8:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   14edc:	movw	r2, #4472	; 0x1178
   14ee0:	movt	r2, #4
   14ee4:	ldr	r2, [r2]
   14ee8:	sub	r2, r2, #1
   14eec:	subs	r0, r0, r2
   14ef0:	sbcs	r1, r1, r2, asr #31
   14ef4:	blt	15014 <__assert_fail@plt+0x3a0c>
   14ef8:	b	1503c <__assert_fail@plt+0x3a34>
   14efc:	movw	r0, #4636	; 0x121c
   14f00:	movt	r0, #4
   14f04:	ldr	r0, [r0]
   14f08:	cmp	r0, #0
   14f0c:	bne	14f14 <__assert_fail@plt+0x390c>
   14f10:	b	1503c <__assert_fail@plt+0x3a34>
   14f14:	movw	r0, #4472	; 0x1178
   14f18:	movt	r0, #4
   14f1c:	ldr	r0, [r0]
   14f20:	sub	r0, r0, #1
   14f24:	cmp	r0, #0
   14f28:	bge	14fc8 <__assert_fail@plt+0x39c0>
   14f2c:	movw	r0, #4472	; 0x1178
   14f30:	movt	r0, #4
   14f34:	ldr	r0, [r0]
   14f38:	sub	r0, r0, #1
   14f3c:	cmn	r0, #1
   14f40:	bne	14f7c <__assert_fail@plt+0x3974>
   14f44:	b	14f48 <__assert_fail@plt+0x3940>
   14f48:	movw	r0, #4636	; 0x121c
   14f4c:	movt	r0, #4
   14f50:	ldr	r0, [r0]
   14f54:	mov	r1, #-2147483648	; 0x80000000
   14f58:	add	r1, r1, r0, asr #31
   14f5c:	rsbs	r0, r0, #0
   14f60:	rscs	r1, r1, #0
   14f64:	blt	15014 <__assert_fail@plt+0x3a0c>
   14f68:	b	1503c <__assert_fail@plt+0x3a34>
   14f6c:	mov	r0, #0
   14f70:	cmp	r0, #0
   14f74:	bne	15014 <__assert_fail@plt+0x3a0c>
   14f78:	b	1503c <__assert_fail@plt+0x3a34>
   14f7c:	movw	r0, #4472	; 0x1178
   14f80:	movt	r0, #4
   14f84:	ldr	r0, [r0]
   14f88:	sub	r0, r0, #1
   14f8c:	asr	r3, r0, #31
   14f90:	mov	r1, #0
   14f94:	mov	r2, #-2147483648	; 0x80000000
   14f98:	str	r0, [sp, #40]	; 0x28
   14f9c:	mov	r0, r1
   14fa0:	mov	r1, r2
   14fa4:	ldr	r2, [sp, #40]	; 0x28
   14fa8:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   14fac:	movw	r2, #4636	; 0x121c
   14fb0:	movt	r2, #4
   14fb4:	ldr	r2, [r2]
   14fb8:	subs	r0, r0, r2
   14fbc:	sbcs	r1, r1, r2, asr #31
   14fc0:	blt	15014 <__assert_fail@plt+0x3a0c>
   14fc4:	b	1503c <__assert_fail@plt+0x3a34>
   14fc8:	movw	r0, #4636	; 0x121c
   14fcc:	movt	r0, #4
   14fd0:	ldr	r0, [r0]
   14fd4:	asr	r3, r0, #31
   14fd8:	mvn	r1, #0
   14fdc:	mvn	r2, #-2147483648	; 0x80000000
   14fe0:	str	r0, [sp, #36]	; 0x24
   14fe4:	mov	r0, r1
   14fe8:	mov	r1, r2
   14fec:	ldr	r2, [sp, #36]	; 0x24
   14ff0:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   14ff4:	movw	r2, #4472	; 0x1178
   14ff8:	movt	r2, #4
   14ffc:	ldr	r2, [r2]
   15000:	sub	r2, r2, #1
   15004:	subs	r0, r0, r2
   15008:	sbcs	r1, r1, r2, asr #31
   1500c:	bge	1503c <__assert_fail@plt+0x3a34>
   15010:	b	15014 <__assert_fail@plt+0x3a0c>
   15014:	movw	r0, #4472	; 0x1178
   15018:	movt	r0, #4
   1501c:	ldr	r0, [r0]
   15020:	sub	r0, r0, #1
   15024:	movw	r1, #4636	; 0x121c
   15028:	movt	r1, #4
   1502c:	ldr	r1, [r1]
   15030:	mul	r0, r0, r1
   15034:	str	r0, [fp, #-16]
   15038:	b	153ac <__assert_fail@plt+0x3da4>
   1503c:	movw	r0, #4472	; 0x1178
   15040:	movt	r0, #4
   15044:	ldr	r0, [r0]
   15048:	sub	r0, r0, #1
   1504c:	movw	r1, #4636	; 0x121c
   15050:	movt	r1, #4
   15054:	ldr	r1, [r1]
   15058:	mul	r0, r0, r1
   1505c:	str	r0, [fp, #-16]
   15060:	b	153b4 <__assert_fail@plt+0x3dac>
   15064:	movw	r0, #4636	; 0x121c
   15068:	movt	r0, #4
   1506c:	ldr	r0, [r0]
   15070:	cmp	r0, #0
   15074:	bge	1524c <__assert_fail@plt+0x3c44>
   15078:	movw	r0, #4472	; 0x1178
   1507c:	movt	r0, #4
   15080:	ldr	r0, [r0]
   15084:	sub	r0, r0, #1
   15088:	cmp	r0, #0
   1508c:	bge	15190 <__assert_fail@plt+0x3b88>
   15090:	b	150e4 <__assert_fail@plt+0x3adc>
   15094:	movw	r0, #4472	; 0x1178
   15098:	movt	r0, #4
   1509c:	ldr	r0, [r0]
   150a0:	sub	r0, r0, #1
   150a4:	movw	r1, #4636	; 0x121c
   150a8:	movt	r1, #4
   150ac:	ldr	r1, [r1]
   150b0:	asr	r3, r1, #31
   150b4:	mvn	r2, #0
   150b8:	str	r0, [sp, #32]
   150bc:	mov	r0, r2
   150c0:	str	r1, [sp, #28]
   150c4:	mov	r1, r2
   150c8:	ldr	r2, [sp, #28]
   150cc:	bl	2ee18 <__assert_fail@plt+0x1d810>
   150d0:	ldr	r2, [sp, #32]
   150d4:	subs	r0, r2, r0
   150d8:	rscs	r1, r1, r2, asr #31
   150dc:	bcc	1535c <__assert_fail@plt+0x3d54>
   150e0:	b	15384 <__assert_fail@plt+0x3d7c>
   150e4:	b	150e8 <__assert_fail@plt+0x3ae0>
   150e8:	ldr	r0, [pc, #1056]	; 15510 <__assert_fail@plt+0x3f08>
   150ec:	movw	r1, #4636	; 0x121c
   150f0:	movt	r1, #4
   150f4:	ldr	r1, [r1]
   150f8:	cmp	r1, r0
   150fc:	blt	1511c <__assert_fail@plt+0x3b14>
   15100:	b	15130 <__assert_fail@plt+0x3b28>
   15104:	movw	r0, #4636	; 0x121c
   15108:	movt	r0, #4
   1510c:	ldr	r0, [r0]
   15110:	movw	r1, #0
   15114:	cmp	r1, r0
   15118:	bge	15130 <__assert_fail@plt+0x3b28>
   1511c:	mov	r0, #1
   15120:	mvn	r1, #0
   15124:	str	r1, [sp, #24]
   15128:	str	r0, [sp, #20]
   1512c:	b	15164 <__assert_fail@plt+0x3b5c>
   15130:	movw	r0, #4636	; 0x121c
   15134:	movt	r0, #4
   15138:	ldr	r0, [r0]
   1513c:	rsb	r0, r0, #0
   15140:	asr	r3, r0, #31
   15144:	mvn	r1, #0
   15148:	str	r0, [sp, #16]
   1514c:	mov	r0, r1
   15150:	ldr	r2, [sp, #16]
   15154:	bl	2ee18 <__assert_fail@plt+0x1d810>
   15158:	str	r0, [sp, #24]
   1515c:	str	r1, [sp, #20]
   15160:	b	15164 <__assert_fail@plt+0x3b5c>
   15164:	ldr	r0, [sp, #20]
   15168:	ldr	r1, [sp, #24]
   1516c:	movw	r2, #4472	; 0x1178
   15170:	movt	r2, #4
   15174:	ldr	r2, [r2]
   15178:	sub	r2, r2, #1
   1517c:	mvn	r2, r2
   15180:	subs	r1, r2, r1
   15184:	rscs	r0, r0, r2, asr #31
   15188:	bcs	1535c <__assert_fail@plt+0x3d54>
   1518c:	b	15384 <__assert_fail@plt+0x3d7c>
   15190:	b	15194 <__assert_fail@plt+0x3b8c>
   15194:	b	1521c <__assert_fail@plt+0x3c14>
   15198:	b	1521c <__assert_fail@plt+0x3c14>
   1519c:	svcvc	0x00ffffff
   151a0:	movw	r0, #4636	; 0x121c
   151a4:	movt	r0, #4
   151a8:	ldr	r0, [r0]
   151ac:	cmn	r0, #1
   151b0:	bne	1521c <__assert_fail@plt+0x3c14>
   151b4:	b	151b8 <__assert_fail@plt+0x3bb0>
   151b8:	movw	r0, #4472	; 0x1178
   151bc:	movt	r0, #4
   151c0:	ldr	r0, [r0]
   151c4:	sub	r0, r0, #1
   151c8:	add	r0, r0, #0
   151cc:	movw	r1, #0
   151d0:	cmp	r1, r0
   151d4:	blt	1535c <__assert_fail@plt+0x3d54>
   151d8:	b	15384 <__assert_fail@plt+0x3d7c>
   151dc:	movw	r0, #4472	; 0x1178
   151e0:	movt	r0, #4
   151e4:	ldr	r0, [r0]
   151e8:	sub	r0, r0, #1
   151ec:	movw	r1, #0
   151f0:	cmp	r1, r0
   151f4:	bge	15384 <__assert_fail@plt+0x3d7c>
   151f8:	movw	r0, #4472	; 0x1178
   151fc:	movt	r0, #4
   15200:	ldr	r0, [r0]
   15204:	sub	r0, r0, #1
   15208:	sub	r0, r0, #1
   1520c:	mvn	r1, #0
   15210:	cmp	r1, r0
   15214:	blt	1535c <__assert_fail@plt+0x3d54>
   15218:	b	15384 <__assert_fail@plt+0x3d7c>
   1521c:	movw	r0, #4636	; 0x121c
   15220:	movt	r0, #4
   15224:	ldr	r0, [r0]
   15228:	movw	r1, #0
   1522c:	sdiv	r0, r1, r0
   15230:	movw	r1, #4472	; 0x1178
   15234:	movt	r1, #4
   15238:	ldr	r1, [r1]
   1523c:	sub	r1, r1, #1
   15240:	cmp	r0, r1
   15244:	blt	1535c <__assert_fail@plt+0x3d54>
   15248:	b	15384 <__assert_fail@plt+0x3d7c>
   1524c:	movw	r0, #4636	; 0x121c
   15250:	movt	r0, #4
   15254:	ldr	r0, [r0]
   15258:	cmp	r0, #0
   1525c:	bne	15264 <__assert_fail@plt+0x3c5c>
   15260:	b	15384 <__assert_fail@plt+0x3d7c>
   15264:	movw	r0, #4472	; 0x1178
   15268:	movt	r0, #4
   1526c:	ldr	r0, [r0]
   15270:	sub	r0, r0, #1
   15274:	cmp	r0, #0
   15278:	bge	15318 <__assert_fail@plt+0x3d10>
   1527c:	b	15280 <__assert_fail@plt+0x3c78>
   15280:	b	152e8 <__assert_fail@plt+0x3ce0>
   15284:	b	152e8 <__assert_fail@plt+0x3ce0>
   15288:	movw	r0, #4472	; 0x1178
   1528c:	movt	r0, #4
   15290:	ldr	r0, [r0]
   15294:	sub	r0, r0, #1
   15298:	cmn	r0, #1
   1529c:	bne	152e8 <__assert_fail@plt+0x3ce0>
   152a0:	b	152a4 <__assert_fail@plt+0x3c9c>
   152a4:	movw	r0, #4636	; 0x121c
   152a8:	movt	r0, #4
   152ac:	ldr	r0, [r0]
   152b0:	add	r0, r0, #0
   152b4:	movw	r1, #0
   152b8:	cmp	r1, r0
   152bc:	blt	1535c <__assert_fail@plt+0x3d54>
   152c0:	b	15384 <__assert_fail@plt+0x3d7c>
   152c4:	movw	r0, #4636	; 0x121c
   152c8:	movt	r0, #4
   152cc:	ldr	r0, [r0]
   152d0:	sub	r0, r0, #1
   152d4:	mvn	r1, #0
   152d8:	cmp	r1, r0
   152dc:	blt	1535c <__assert_fail@plt+0x3d54>
   152e0:	b	15384 <__assert_fail@plt+0x3d7c>
   152e4:	andhi	r0, r0, r0
   152e8:	movw	r0, #4472	; 0x1178
   152ec:	movt	r0, #4
   152f0:	ldr	r0, [r0]
   152f4:	sub	r0, r0, #1
   152f8:	movw	r1, #0
   152fc:	sdiv	r0, r1, r0
   15300:	movw	r1, #4636	; 0x121c
   15304:	movt	r1, #4
   15308:	ldr	r1, [r1]
   1530c:	cmp	r0, r1
   15310:	blt	1535c <__assert_fail@plt+0x3d54>
   15314:	b	15384 <__assert_fail@plt+0x3d7c>
   15318:	movw	r0, #4636	; 0x121c
   1531c:	movt	r0, #4
   15320:	ldr	r0, [r0]
   15324:	asr	r3, r0, #31
   15328:	mvn	r1, #0
   1532c:	str	r0, [sp, #12]
   15330:	mov	r0, r1
   15334:	ldr	r2, [sp, #12]
   15338:	bl	2ee18 <__assert_fail@plt+0x1d810>
   1533c:	movw	r2, #4472	; 0x1178
   15340:	movt	r2, #4
   15344:	ldr	r2, [r2]
   15348:	sub	r2, r2, #1
   1534c:	subs	r0, r0, r2
   15350:	sbcs	r1, r1, r2, asr #31
   15354:	bcs	15384 <__assert_fail@plt+0x3d7c>
   15358:	b	1535c <__assert_fail@plt+0x3d54>
   1535c:	movw	r0, #4472	; 0x1178
   15360:	movt	r0, #4
   15364:	ldr	r0, [r0]
   15368:	sub	r0, r0, #1
   1536c:	movw	r1, #4636	; 0x121c
   15370:	movt	r1, #4
   15374:	ldr	r1, [r1]
   15378:	mul	r0, r0, r1
   1537c:	str	r0, [fp, #-16]
   15380:	b	153ac <__assert_fail@plt+0x3da4>
   15384:	movw	r0, #4472	; 0x1178
   15388:	movt	r0, #4
   1538c:	ldr	r0, [r0]
   15390:	sub	r0, r0, #1
   15394:	movw	r1, #4636	; 0x121c
   15398:	movt	r1, #4
   1539c:	ldr	r1, [r1]
   153a0:	mul	r0, r0, r1
   153a4:	str	r0, [fp, #-16]
   153a8:	b	153b4 <__assert_fail@plt+0x3dac>
   153ac:	ldr	r0, [pc, #352]	; 15514 <__assert_fail@plt+0x3f0c>
   153b0:	str	r0, [fp, #-16]
   153b4:	movw	r0, #4460	; 0x116c
   153b8:	movt	r0, #4
   153bc:	ldr	r0, [r0]
   153c0:	ldr	r1, [fp, #-8]
   153c4:	sub	r0, r0, r1
   153c8:	ldr	r1, [fp, #-16]
   153cc:	mov	r2, #1
   153d0:	cmp	r0, r1
   153d4:	movwvc	r2, #0
   153d8:	sub	r0, r0, r1
   153dc:	str	r0, [fp, #-20]	; 0xffffffec
   153e0:	tst	r2, #1
   153e4:	beq	153f0 <__assert_fail@plt+0x3de8>
   153e8:	movw	r0, #0
   153ec:	str	r0, [fp, #-20]	; 0xffffffec
   153f0:	ldr	r0, [fp, #-20]	; 0xffffffec
   153f4:	movw	r1, #4472	; 0x1178
   153f8:	movt	r1, #4
   153fc:	ldr	r1, [r1]
   15400:	sdiv	r0, r0, r1
   15404:	movw	r1, #4676	; 0x1244
   15408:	movt	r1, #4
   1540c:	str	r0, [r1]
   15410:	ldr	r0, [r1]
   15414:	cmp	r0, #1
   15418:	bge	15440 <__assert_fail@plt+0x3e38>
   1541c:	movw	r0, #725	; 0x2d5
   15420:	movt	r0, #3
   15424:	bl	114a0 <gettext@plt>
   15428:	movw	r1, #1
   1542c:	str	r0, [sp, #8]
   15430:	mov	r0, r1
   15434:	movw	r1, #0
   15438:	ldr	r2, [sp, #8]
   1543c:	bl	11428 <error@plt>
   15440:	movw	r0, #4627	; 0x1213
   15444:	movt	r0, #4
   15448:	ldrb	r0, [r0]
   1544c:	tst	r0, #1
   15450:	beq	154b0 <__assert_fail@plt+0x3ea8>
   15454:	movw	r0, #4680	; 0x1248
   15458:	movt	r0, #4
   1545c:	ldr	r0, [r0]
   15460:	bl	1becc <__assert_fail@plt+0xa8c4>
   15464:	movw	r0, #4440	; 0x1158
   15468:	movt	r0, #4
   1546c:	ldr	r0, [r0]
   15470:	cmp	r0, #11
   15474:	bls	1548c <__assert_fail@plt+0x3e84>
   15478:	movw	r0, #4440	; 0x1158
   1547c:	movt	r0, #4
   15480:	ldr	r0, [r0]
   15484:	str	r0, [sp, #4]
   15488:	b	15498 <__assert_fail@plt+0x3e90>
   1548c:	movw	r0, #11
   15490:	str	r0, [sp, #4]
   15494:	b	15498 <__assert_fail@plt+0x3e90>
   15498:	ldr	r0, [sp, #4]
   1549c:	add	r0, r0, #1
   154a0:	bl	23c08 <__assert_fail@plt+0x12600>
   154a4:	movw	r1, #4680	; 0x1248
   154a8:	movt	r1, #4
   154ac:	str	r0, [r1]
   154b0:	movw	r0, #4684	; 0x124c
   154b4:	movt	r0, #4
   154b8:	ldr	r0, [r0]
   154bc:	bl	1becc <__assert_fail@plt+0xa8c4>
   154c0:	movw	r0, #4420	; 0x1144
   154c4:	movt	r0, #4
   154c8:	ldr	r0, [r0]
   154cc:	movw	r1, #8
   154d0:	cmp	r1, r0
   154d4:	ble	154e4 <__assert_fail@plt+0x3edc>
   154d8:	movw	r0, #8
   154dc:	str	r0, [sp]
   154e0:	b	154f4 <__assert_fail@plt+0x3eec>
   154e4:	movw	r0, #4420	; 0x1144
   154e8:	movt	r0, #4
   154ec:	ldr	r0, [r0]
   154f0:	str	r0, [sp]
   154f4:	ldr	r0, [sp]
   154f8:	bl	23c08 <__assert_fail@plt+0x12600>
   154fc:	movw	r1, #4684	; 0x124c
   15500:	movt	r1, #4
   15504:	str	r0, [r1]
   15508:	mov	sp, fp
   1550c:	pop	{fp, pc}
   15510:	andhi	r0, r0, r1
   15514:	svcvc	0x00ffffff
   15518:	andhi	r0, r0, r0
   1551c:	push	{fp, lr}
   15520:	mov	fp, sp
   15524:	sub	sp, sp, #40	; 0x28
   15528:	str	r0, [fp, #-8]
   1552c:	str	r1, [fp, #-12]
   15530:	movw	r0, #4688	; 0x1250
   15534:	movt	r0, #4
   15538:	movw	r1, #0
   1553c:	str	r1, [r0]
   15540:	movw	r0, #4692	; 0x1254
   15544:	movt	r0, #4
   15548:	ldr	r0, [r0]
   1554c:	bl	1becc <__assert_fail@plt+0xa8c4>
   15550:	movw	r0, #4472	; 0x1178
   15554:	movt	r0, #4
   15558:	ldr	r0, [r0]
   1555c:	movw	r1, #40	; 0x28
   15560:	bl	23d60 <__assert_fail@plt+0x12758>
   15564:	movw	r1, #4692	; 0x1254
   15568:	movt	r1, #4
   1556c:	str	r0, [r1]
   15570:	movw	r0, #4626	; 0x1212
   15574:	movt	r0, #4
   15578:	ldrb	r0, [r0]
   1557c:	tst	r0, #1
   15580:	beq	1564c <__assert_fail@plt+0x4044>
   15584:	ldr	r0, [fp, #-8]
   15588:	str	r0, [sp, #20]
   1558c:	movw	r0, #4692	; 0x1254
   15590:	movt	r0, #4
   15594:	ldr	r0, [r0]
   15598:	str	r0, [fp, #-16]
   1559c:	ldr	r0, [sp, #20]
   155a0:	mvn	r1, #0
   155a4:	add	r1, r0, r1
   155a8:	str	r1, [sp, #20]
   155ac:	cmp	r0, #0
   155b0:	beq	15614 <__assert_fail@plt+0x400c>
   155b4:	ldr	r0, [fp, #-12]
   155b8:	ldr	r0, [r0]
   155bc:	ldr	r1, [fp, #-16]
   155c0:	bl	193f0 <__assert_fail@plt+0x7de8>
   155c4:	tst	r0, #1
   155c8:	bne	155f4 <__assert_fail@plt+0x3fec>
   155cc:	ldr	r0, [fp, #-16]
   155d0:	mvn	r1, #39	; 0x27
   155d4:	add	r0, r0, r1
   155d8:	str	r0, [fp, #-16]
   155dc:	movw	r0, #4472	; 0x1178
   155e0:	movt	r0, #4
   155e4:	ldr	r1, [r0]
   155e8:	mvn	r2, #0
   155ec:	add	r1, r1, r2
   155f0:	str	r1, [r0]
   155f4:	b	155f8 <__assert_fail@plt+0x3ff0>
   155f8:	ldr	r0, [fp, #-16]
   155fc:	add	r0, r0, #40	; 0x28
   15600:	str	r0, [fp, #-16]
   15604:	ldr	r0, [fp, #-12]
   15608:	add	r0, r0, #4
   1560c:	str	r0, [fp, #-12]
   15610:	b	1559c <__assert_fail@plt+0x3f94>
   15614:	movw	r0, #4472	; 0x1178
   15618:	movt	r0, #4
   1561c:	ldr	r0, [r0]
   15620:	cmp	r0, #0
   15624:	bne	15638 <__assert_fail@plt+0x4030>
   15628:	movw	r0, #0
   1562c:	and	r0, r0, #1
   15630:	strb	r0, [fp, #-1]
   15634:	b	15814 <__assert_fail@plt+0x420c>
   15638:	movw	r0, #748	; 0x2ec
   1563c:	movt	r0, #3
   15640:	mvn	r1, #0
   15644:	bl	1955c <__assert_fail@plt+0x7f54>
   15648:	b	157f0 <__assert_fail@plt+0x41e8>
   1564c:	movw	r0, #4692	; 0x1254
   15650:	movt	r0, #4
   15654:	ldr	r0, [r0]
   15658:	str	r0, [fp, #-16]
   1565c:	ldr	r0, [fp, #-8]
   15660:	cmp	r0, #0
   15664:	ble	156d0 <__assert_fail@plt+0x40c8>
   15668:	ldr	r0, [fp, #-12]
   1566c:	ldr	r0, [r0]
   15670:	ldr	r1, [fp, #-16]
   15674:	bl	193f0 <__assert_fail@plt+0x7de8>
   15678:	tst	r0, #1
   1567c:	bne	15690 <__assert_fail@plt+0x4088>
   15680:	movw	r0, #0
   15684:	and	r0, r0, #1
   15688:	strb	r0, [fp, #-1]
   1568c:	b	15814 <__assert_fail@plt+0x420c>
   15690:	ldr	r0, [fp, #-12]
   15694:	ldr	r0, [r0]
   15698:	ldr	r1, [fp, #-16]
   1569c:	ldr	r1, [r1]
   156a0:	str	r0, [sp, #4]
   156a4:	mov	r0, r1
   156a8:	bl	1150c <fileno@plt>
   156ac:	ldr	r1, [sp, #4]
   156b0:	str	r0, [sp]
   156b4:	mov	r0, r1
   156b8:	ldr	r1, [sp]
   156bc:	bl	1955c <__assert_fail@plt+0x7f54>
   156c0:	ldr	r0, [fp, #-16]
   156c4:	movw	r1, #0
   156c8:	str	r1, [r0, #24]
   156cc:	b	15750 <__assert_fail@plt+0x4148>
   156d0:	movw	r0, #61990	; 0xf226
   156d4:	movt	r0, #2
   156d8:	bl	114a0 <gettext@plt>
   156dc:	ldr	r1, [fp, #-16]
   156e0:	str	r0, [r1, #4]
   156e4:	movw	r0, #4584	; 0x11e8
   156e8:	movt	r0, #4
   156ec:	ldr	r0, [r0]
   156f0:	ldr	r1, [fp, #-16]
   156f4:	str	r0, [r1]
   156f8:	movw	r0, #4649	; 0x1229
   156fc:	movt	r0, #4
   15700:	movw	r1, #1
   15704:	strb	r1, [r0]
   15708:	ldr	r0, [fp, #-16]
   1570c:	movw	r1, #0
   15710:	str	r1, [r0, #8]
   15714:	ldr	r0, [fp, #-16]
   15718:	movw	r1, #0
   1571c:	strb	r1, [r0, #37]	; 0x25
   15720:	movw	r0, #4688	; 0x1250
   15724:	movt	r0, #4
   15728:	ldr	r1, [r0]
   1572c:	add	r1, r1, #1
   15730:	str	r1, [r0]
   15734:	movw	r0, #748	; 0x2ec
   15738:	movt	r0, #3
   1573c:	mvn	r1, #0
   15740:	bl	1955c <__assert_fail@plt+0x7f54>
   15744:	ldr	r0, [fp, #-16]
   15748:	movw	r1, #0
   1574c:	str	r1, [r0, #24]
   15750:	ldr	r0, [fp, #-16]
   15754:	ldr	r0, [r0, #4]
   15758:	str	r0, [sp, #16]
   1575c:	ldr	r0, [fp, #-16]
   15760:	ldr	r0, [r0]
   15764:	str	r0, [sp, #12]
   15768:	movw	r0, #4472	; 0x1178
   1576c:	movt	r0, #4
   15770:	ldr	r0, [r0]
   15774:	sub	r0, r0, #1
   15778:	str	r0, [sp, #8]
   1577c:	ldr	r0, [fp, #-16]
   15780:	add	r0, r0, #40	; 0x28
   15784:	str	r0, [fp, #-16]
   15788:	ldr	r0, [sp, #8]
   1578c:	cmp	r0, #0
   15790:	beq	157ec <__assert_fail@plt+0x41e4>
   15794:	ldr	r0, [sp, #16]
   15798:	ldr	r1, [fp, #-16]
   1579c:	str	r0, [r1, #4]
   157a0:	ldr	r0, [sp, #12]
   157a4:	ldr	r1, [fp, #-16]
   157a8:	str	r0, [r1]
   157ac:	ldr	r0, [fp, #-16]
   157b0:	movw	r1, #0
   157b4:	str	r1, [r0, #8]
   157b8:	ldr	r0, [fp, #-16]
   157bc:	movw	r2, #0
   157c0:	strb	r2, [r0, #37]	; 0x25
   157c4:	ldr	r0, [fp, #-16]
   157c8:	str	r1, [r0, #24]
   157cc:	ldr	r0, [sp, #8]
   157d0:	mvn	r1, #0
   157d4:	add	r0, r0, r1
   157d8:	str	r0, [sp, #8]
   157dc:	ldr	r0, [fp, #-16]
   157e0:	add	r0, r0, #40	; 0x28
   157e4:	str	r0, [fp, #-16]
   157e8:	b	15788 <__assert_fail@plt+0x4180>
   157ec:	b	157f0 <__assert_fail@plt+0x41e8>
   157f0:	movw	r0, #4688	; 0x1250
   157f4:	movt	r0, #4
   157f8:	ldr	r0, [r0]
   157fc:	movw	r1, #4696	; 0x1258
   15800:	movt	r1, #4
   15804:	str	r0, [r1]
   15808:	movw	r0, #1
   1580c:	and	r0, r0, #1
   15810:	strb	r0, [fp, #-1]
   15814:	ldrb	r0, [fp, #-1]
   15818:	and	r0, r0, #1
   1581c:	mov	sp, fp
   15820:	pop	{fp, pc}
   15824:	push	{fp, lr}
   15828:	mov	fp, sp
   1582c:	sub	sp, sp, #192	; 0xc0
   15830:	b	15db8 <__assert_fail@plt+0x47b0>
   15834:	b	15838 <__assert_fail@plt+0x4230>
   15838:	movw	r0, #4472	; 0x1178
   1583c:	movt	r0, #4
   15840:	ldr	r0, [r0]
   15844:	cmp	r0, #0
   15848:	bge	159c4 <__assert_fail@plt+0x43bc>
   1584c:	movw	r0, #4668	; 0x123c
   15850:	movt	r0, #4
   15854:	ldr	r0, [r0]
   15858:	cmp	r0, #0
   1585c:	bge	15918 <__assert_fail@plt+0x4310>
   15860:	b	15864 <__assert_fail@plt+0x425c>
   15864:	movw	r0, #4668	; 0x123c
   15868:	movt	r0, #4
   1586c:	ldr	r0, [r0]
   15870:	movw	r1, #4472	; 0x1178
   15874:	movt	r1, #4
   15878:	ldr	r1, [r1]
   1587c:	movw	r2, #127	; 0x7f
   15880:	sdiv	r1, r2, r1
   15884:	cmp	r0, r1
   15888:	blt	15aac <__assert_fail@plt+0x44a4>
   1588c:	b	15ad4 <__assert_fail@plt+0x44cc>
   15890:	b	15894 <__assert_fail@plt+0x428c>
   15894:	ldr	r0, [pc, #4092]	; 16898 <__assert_fail@plt+0x5290>
   15898:	movw	r1, #4472	; 0x1178
   1589c:	movt	r1, #4
   158a0:	ldr	r1, [r1]
   158a4:	cmp	r1, r0
   158a8:	blt	158c8 <__assert_fail@plt+0x42c0>
   158ac:	b	158d4 <__assert_fail@plt+0x42cc>
   158b0:	movw	r0, #4472	; 0x1178
   158b4:	movt	r0, #4
   158b8:	ldr	r0, [r0]
   158bc:	movw	r1, #0
   158c0:	cmp	r1, r0
   158c4:	bge	158d4 <__assert_fail@plt+0x42cc>
   158c8:	movw	r0, #0
   158cc:	str	r0, [fp, #-20]	; 0xffffffec
   158d0:	b	158f4 <__assert_fail@plt+0x42ec>
   158d4:	movw	r0, #4472	; 0x1178
   158d8:	movt	r0, #4
   158dc:	ldr	r0, [r0]
   158e0:	movw	r1, #0
   158e4:	sub	r0, r1, r0
   158e8:	movw	r1, #127	; 0x7f
   158ec:	sdiv	r0, r1, r0
   158f0:	str	r0, [fp, #-20]	; 0xffffffec
   158f4:	ldr	r0, [fp, #-20]	; 0xffffffec
   158f8:	movw	r1, #4668	; 0x123c
   158fc:	movt	r1, #4
   15900:	ldr	r1, [r1]
   15904:	mvn	r2, #0
   15908:	sub	r1, r2, r1
   1590c:	cmp	r0, r1
   15910:	ble	15aac <__assert_fail@plt+0x44a4>
   15914:	b	15ad4 <__assert_fail@plt+0x44cc>
   15918:	b	1591c <__assert_fail@plt+0x4314>
   1591c:	b	15998 <__assert_fail@plt+0x4390>
   15920:	b	15998 <__assert_fail@plt+0x4390>
   15924:	movw	r0, #4472	; 0x1178
   15928:	movt	r0, #4
   1592c:	ldr	r0, [r0]
   15930:	cmn	r0, #1
   15934:	bne	15998 <__assert_fail@plt+0x4390>
   15938:	b	1593c <__assert_fail@plt+0x4334>
   1593c:	movw	r0, #4668	; 0x123c
   15940:	movt	r0, #4
   15944:	ldr	r0, [r0]
   15948:	mvn	r1, #127	; 0x7f
   1594c:	add	r0, r0, r1
   15950:	movw	r1, #0
   15954:	cmp	r1, r0
   15958:	blt	15aac <__assert_fail@plt+0x44a4>
   1595c:	b	15ad4 <__assert_fail@plt+0x44cc>
   15960:	movw	r0, #4668	; 0x123c
   15964:	movt	r0, #4
   15968:	ldr	r0, [r0]
   1596c:	movw	r1, #0
   15970:	cmp	r1, r0
   15974:	bge	15ad4 <__assert_fail@plt+0x44cc>
   15978:	movw	r0, #4668	; 0x123c
   1597c:	movt	r0, #4
   15980:	ldr	r0, [r0]
   15984:	sub	r0, r0, #1
   15988:	movw	r1, #127	; 0x7f
   1598c:	cmp	r1, r0
   15990:	blt	15aac <__assert_fail@plt+0x44a4>
   15994:	b	15ad4 <__assert_fail@plt+0x44cc>
   15998:	movw	r0, #4472	; 0x1178
   1599c:	movt	r0, #4
   159a0:	ldr	r0, [r0]
   159a4:	mvn	r1, #127	; 0x7f
   159a8:	sdiv	r0, r1, r0
   159ac:	movw	r1, #4668	; 0x123c
   159b0:	movt	r1, #4
   159b4:	ldr	r1, [r1]
   159b8:	cmp	r0, r1
   159bc:	blt	15aac <__assert_fail@plt+0x44a4>
   159c0:	b	15ad4 <__assert_fail@plt+0x44cc>
   159c4:	movw	r0, #4472	; 0x1178
   159c8:	movt	r0, #4
   159cc:	ldr	r0, [r0]
   159d0:	cmp	r0, #0
   159d4:	bne	159dc <__assert_fail@plt+0x43d4>
   159d8:	b	15ad4 <__assert_fail@plt+0x44cc>
   159dc:	movw	r0, #4668	; 0x123c
   159e0:	movt	r0, #4
   159e4:	ldr	r0, [r0]
   159e8:	cmp	r0, #0
   159ec:	bge	15a84 <__assert_fail@plt+0x447c>
   159f0:	b	159f4 <__assert_fail@plt+0x43ec>
   159f4:	b	15a58 <__assert_fail@plt+0x4450>
   159f8:	b	15a58 <__assert_fail@plt+0x4450>
   159fc:	movw	r0, #4668	; 0x123c
   15a00:	movt	r0, #4
   15a04:	ldr	r0, [r0]
   15a08:	cmn	r0, #1
   15a0c:	bne	15a58 <__assert_fail@plt+0x4450>
   15a10:	b	15a14 <__assert_fail@plt+0x440c>
   15a14:	movw	r0, #4472	; 0x1178
   15a18:	movt	r0, #4
   15a1c:	ldr	r0, [r0]
   15a20:	mvn	r1, #127	; 0x7f
   15a24:	add	r0, r0, r1
   15a28:	movw	r1, #0
   15a2c:	cmp	r1, r0
   15a30:	blt	15aac <__assert_fail@plt+0x44a4>
   15a34:	b	15ad4 <__assert_fail@plt+0x44cc>
   15a38:	movw	r0, #4472	; 0x1178
   15a3c:	movt	r0, #4
   15a40:	ldr	r0, [r0]
   15a44:	sub	r0, r0, #1
   15a48:	movw	r1, #127	; 0x7f
   15a4c:	cmp	r1, r0
   15a50:	blt	15aac <__assert_fail@plt+0x44a4>
   15a54:	b	15ad4 <__assert_fail@plt+0x44cc>
   15a58:	movw	r0, #4668	; 0x123c
   15a5c:	movt	r0, #4
   15a60:	ldr	r0, [r0]
   15a64:	mvn	r1, #127	; 0x7f
   15a68:	sdiv	r0, r1, r0
   15a6c:	movw	r1, #4472	; 0x1178
   15a70:	movt	r1, #4
   15a74:	ldr	r1, [r1]
   15a78:	cmp	r0, r1
   15a7c:	blt	15aac <__assert_fail@plt+0x44a4>
   15a80:	b	15ad4 <__assert_fail@plt+0x44cc>
   15a84:	movw	r0, #4472	; 0x1178
   15a88:	movt	r0, #4
   15a8c:	ldr	r0, [r0]
   15a90:	movw	r1, #127	; 0x7f
   15a94:	sdiv	r0, r1, r0
   15a98:	movw	r1, #4668	; 0x123c
   15a9c:	movt	r1, #4
   15aa0:	ldr	r1, [r1]
   15aa4:	cmp	r0, r1
   15aa8:	bge	15ad4 <__assert_fail@plt+0x44cc>
   15aac:	movw	r0, #4668	; 0x123c
   15ab0:	movt	r0, #4
   15ab4:	ldr	r0, [r0]
   15ab8:	movw	r1, #4472	; 0x1178
   15abc:	movt	r1, #4
   15ac0:	ldr	r1, [r1]
   15ac4:	mul	r0, r0, r1
   15ac8:	sxtb	r0, r0
   15acc:	str	r0, [fp, #-4]
   15ad0:	b	18818 <__assert_fail@plt+0x7210>
   15ad4:	movw	r0, #4668	; 0x123c
   15ad8:	movt	r0, #4
   15adc:	ldr	r0, [r0]
   15ae0:	movw	r1, #4472	; 0x1178
   15ae4:	movt	r1, #4
   15ae8:	ldr	r1, [r1]
   15aec:	mul	r0, r0, r1
   15af0:	sxtb	r0, r0
   15af4:	str	r0, [fp, #-4]
   15af8:	b	17430 <__assert_fail@plt+0x5e28>
   15afc:	movw	r0, #4472	; 0x1178
   15b00:	movt	r0, #4
   15b04:	ldr	r0, [r0]
   15b08:	cmp	r0, #0
   15b0c:	bge	15c84 <__assert_fail@plt+0x467c>
   15b10:	movw	r0, #4668	; 0x123c
   15b14:	movt	r0, #4
   15b18:	ldr	r0, [r0]
   15b1c:	cmp	r0, #0
   15b20:	bge	15bdc <__assert_fail@plt+0x45d4>
   15b24:	b	15b28 <__assert_fail@plt+0x4520>
   15b28:	movw	r0, #4668	; 0x123c
   15b2c:	movt	r0, #4
   15b30:	ldr	r0, [r0]
   15b34:	movw	r1, #4472	; 0x1178
   15b38:	movt	r1, #4
   15b3c:	ldr	r1, [r1]
   15b40:	movw	r2, #255	; 0xff
   15b44:	sdiv	r1, r2, r1
   15b48:	cmp	r0, r1
   15b4c:	blt	15d68 <__assert_fail@plt+0x4760>
   15b50:	b	15d90 <__assert_fail@plt+0x4788>
   15b54:	b	15b58 <__assert_fail@plt+0x4550>
   15b58:	ldr	r0, [pc, #3384]	; 16898 <__assert_fail@plt+0x5290>
   15b5c:	movw	r1, #4472	; 0x1178
   15b60:	movt	r1, #4
   15b64:	ldr	r1, [r1]
   15b68:	cmp	r1, r0
   15b6c:	blt	15b8c <__assert_fail@plt+0x4584>
   15b70:	b	15b98 <__assert_fail@plt+0x4590>
   15b74:	movw	r0, #4472	; 0x1178
   15b78:	movt	r0, #4
   15b7c:	ldr	r0, [r0]
   15b80:	movw	r1, #0
   15b84:	cmp	r1, r0
   15b88:	bge	15b98 <__assert_fail@plt+0x4590>
   15b8c:	movw	r0, #0
   15b90:	str	r0, [fp, #-24]	; 0xffffffe8
   15b94:	b	15bb8 <__assert_fail@plt+0x45b0>
   15b98:	movw	r0, #4472	; 0x1178
   15b9c:	movt	r0, #4
   15ba0:	ldr	r0, [r0]
   15ba4:	movw	r1, #0
   15ba8:	sub	r0, r1, r0
   15bac:	movw	r1, #255	; 0xff
   15bb0:	sdiv	r0, r1, r0
   15bb4:	str	r0, [fp, #-24]	; 0xffffffe8
   15bb8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15bbc:	movw	r1, #4668	; 0x123c
   15bc0:	movt	r1, #4
   15bc4:	ldr	r1, [r1]
   15bc8:	mvn	r2, #0
   15bcc:	sub	r1, r2, r1
   15bd0:	cmp	r0, r1
   15bd4:	ble	15d68 <__assert_fail@plt+0x4760>
   15bd8:	b	15d90 <__assert_fail@plt+0x4788>
   15bdc:	b	15be0 <__assert_fail@plt+0x45d8>
   15be0:	b	15c58 <__assert_fail@plt+0x4650>
   15be4:	b	15c58 <__assert_fail@plt+0x4650>
   15be8:	movw	r0, #4472	; 0x1178
   15bec:	movt	r0, #4
   15bf0:	ldr	r0, [r0]
   15bf4:	cmn	r0, #1
   15bf8:	bne	15c58 <__assert_fail@plt+0x4650>
   15bfc:	b	15c00 <__assert_fail@plt+0x45f8>
   15c00:	movw	r0, #4668	; 0x123c
   15c04:	movt	r0, #4
   15c08:	ldr	r0, [r0]
   15c0c:	add	r0, r0, #0
   15c10:	movw	r1, #0
   15c14:	cmp	r1, r0
   15c18:	blt	15d68 <__assert_fail@plt+0x4760>
   15c1c:	b	15d90 <__assert_fail@plt+0x4788>
   15c20:	movw	r0, #4668	; 0x123c
   15c24:	movt	r0, #4
   15c28:	ldr	r0, [r0]
   15c2c:	movw	r1, #0
   15c30:	cmp	r1, r0
   15c34:	bge	15d90 <__assert_fail@plt+0x4788>
   15c38:	movw	r0, #4668	; 0x123c
   15c3c:	movt	r0, #4
   15c40:	ldr	r0, [r0]
   15c44:	sub	r0, r0, #1
   15c48:	mvn	r1, #0
   15c4c:	cmp	r1, r0
   15c50:	blt	15d68 <__assert_fail@plt+0x4760>
   15c54:	b	15d90 <__assert_fail@plt+0x4788>
   15c58:	movw	r0, #4472	; 0x1178
   15c5c:	movt	r0, #4
   15c60:	ldr	r0, [r0]
   15c64:	movw	r1, #0
   15c68:	sdiv	r0, r1, r0
   15c6c:	movw	r1, #4668	; 0x123c
   15c70:	movt	r1, #4
   15c74:	ldr	r1, [r1]
   15c78:	cmp	r0, r1
   15c7c:	blt	15d68 <__assert_fail@plt+0x4760>
   15c80:	b	15d90 <__assert_fail@plt+0x4788>
   15c84:	movw	r0, #4472	; 0x1178
   15c88:	movt	r0, #4
   15c8c:	ldr	r0, [r0]
   15c90:	cmp	r0, #0
   15c94:	bne	15c9c <__assert_fail@plt+0x4694>
   15c98:	b	15d90 <__assert_fail@plt+0x4788>
   15c9c:	movw	r0, #4668	; 0x123c
   15ca0:	movt	r0, #4
   15ca4:	ldr	r0, [r0]
   15ca8:	cmp	r0, #0
   15cac:	bge	15d40 <__assert_fail@plt+0x4738>
   15cb0:	b	15cb4 <__assert_fail@plt+0x46ac>
   15cb4:	b	15d14 <__assert_fail@plt+0x470c>
   15cb8:	b	15d14 <__assert_fail@plt+0x470c>
   15cbc:	movw	r0, #4668	; 0x123c
   15cc0:	movt	r0, #4
   15cc4:	ldr	r0, [r0]
   15cc8:	cmn	r0, #1
   15ccc:	bne	15d14 <__assert_fail@plt+0x470c>
   15cd0:	b	15cd4 <__assert_fail@plt+0x46cc>
   15cd4:	movw	r0, #4472	; 0x1178
   15cd8:	movt	r0, #4
   15cdc:	ldr	r0, [r0]
   15ce0:	add	r0, r0, #0
   15ce4:	movw	r1, #0
   15ce8:	cmp	r1, r0
   15cec:	blt	15d68 <__assert_fail@plt+0x4760>
   15cf0:	b	15d90 <__assert_fail@plt+0x4788>
   15cf4:	movw	r0, #4472	; 0x1178
   15cf8:	movt	r0, #4
   15cfc:	ldr	r0, [r0]
   15d00:	sub	r0, r0, #1
   15d04:	mvn	r1, #0
   15d08:	cmp	r1, r0
   15d0c:	blt	15d68 <__assert_fail@plt+0x4760>
   15d10:	b	15d90 <__assert_fail@plt+0x4788>
   15d14:	movw	r0, #4668	; 0x123c
   15d18:	movt	r0, #4
   15d1c:	ldr	r0, [r0]
   15d20:	movw	r1, #0
   15d24:	sdiv	r0, r1, r0
   15d28:	movw	r1, #4472	; 0x1178
   15d2c:	movt	r1, #4
   15d30:	ldr	r1, [r1]
   15d34:	cmp	r0, r1
   15d38:	blt	15d68 <__assert_fail@plt+0x4760>
   15d3c:	b	15d90 <__assert_fail@plt+0x4788>
   15d40:	movw	r0, #4472	; 0x1178
   15d44:	movt	r0, #4
   15d48:	ldr	r0, [r0]
   15d4c:	movw	r1, #255	; 0xff
   15d50:	sdiv	r0, r1, r0
   15d54:	movw	r1, #4668	; 0x123c
   15d58:	movt	r1, #4
   15d5c:	ldr	r1, [r1]
   15d60:	cmp	r0, r1
   15d64:	bge	15d90 <__assert_fail@plt+0x4788>
   15d68:	movw	r0, #4668	; 0x123c
   15d6c:	movt	r0, #4
   15d70:	ldr	r0, [r0]
   15d74:	movw	r1, #4472	; 0x1178
   15d78:	movt	r1, #4
   15d7c:	ldr	r1, [r1]
   15d80:	mul	r0, r0, r1
   15d84:	and	r0, r0, #255	; 0xff
   15d88:	str	r0, [fp, #-4]
   15d8c:	b	18818 <__assert_fail@plt+0x7210>
   15d90:	movw	r0, #4668	; 0x123c
   15d94:	movt	r0, #4
   15d98:	ldr	r0, [r0]
   15d9c:	movw	r1, #4472	; 0x1178
   15da0:	movt	r1, #4
   15da4:	ldr	r1, [r1]
   15da8:	mul	r0, r0, r1
   15dac:	and	r0, r0, #255	; 0xff
   15db0:	str	r0, [fp, #-4]
   15db4:	b	17430 <__assert_fail@plt+0x5e28>
   15db8:	b	16340 <__assert_fail@plt+0x4d38>
   15dbc:	b	15dc0 <__assert_fail@plt+0x47b8>
   15dc0:	movw	r0, #4472	; 0x1178
   15dc4:	movt	r0, #4
   15dc8:	ldr	r0, [r0]
   15dcc:	cmp	r0, #0
   15dd0:	bge	15f4c <__assert_fail@plt+0x4944>
   15dd4:	movw	r0, #4668	; 0x123c
   15dd8:	movt	r0, #4
   15ddc:	ldr	r0, [r0]
   15de0:	cmp	r0, #0
   15de4:	bge	15ea0 <__assert_fail@plt+0x4898>
   15de8:	b	15dec <__assert_fail@plt+0x47e4>
   15dec:	movw	r0, #4668	; 0x123c
   15df0:	movt	r0, #4
   15df4:	ldr	r0, [r0]
   15df8:	movw	r1, #4472	; 0x1178
   15dfc:	movt	r1, #4
   15e00:	ldr	r1, [r1]
   15e04:	movw	r2, #32767	; 0x7fff
   15e08:	sdiv	r1, r2, r1
   15e0c:	cmp	r0, r1
   15e10:	blt	16034 <__assert_fail@plt+0x4a2c>
   15e14:	b	1605c <__assert_fail@plt+0x4a54>
   15e18:	b	15e1c <__assert_fail@plt+0x4814>
   15e1c:	ldr	r0, [pc, #2676]	; 16898 <__assert_fail@plt+0x5290>
   15e20:	movw	r1, #4472	; 0x1178
   15e24:	movt	r1, #4
   15e28:	ldr	r1, [r1]
   15e2c:	cmp	r1, r0
   15e30:	blt	15e50 <__assert_fail@plt+0x4848>
   15e34:	b	15e5c <__assert_fail@plt+0x4854>
   15e38:	movw	r0, #4472	; 0x1178
   15e3c:	movt	r0, #4
   15e40:	ldr	r0, [r0]
   15e44:	movw	r1, #0
   15e48:	cmp	r1, r0
   15e4c:	bge	15e5c <__assert_fail@plt+0x4854>
   15e50:	movw	r0, #0
   15e54:	str	r0, [fp, #-28]	; 0xffffffe4
   15e58:	b	15e7c <__assert_fail@plt+0x4874>
   15e5c:	movw	r0, #4472	; 0x1178
   15e60:	movt	r0, #4
   15e64:	ldr	r0, [r0]
   15e68:	movw	r1, #0
   15e6c:	sub	r0, r1, r0
   15e70:	movw	r1, #32767	; 0x7fff
   15e74:	sdiv	r0, r1, r0
   15e78:	str	r0, [fp, #-28]	; 0xffffffe4
   15e7c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   15e80:	movw	r1, #4668	; 0x123c
   15e84:	movt	r1, #4
   15e88:	ldr	r1, [r1]
   15e8c:	mvn	r2, #0
   15e90:	sub	r1, r2, r1
   15e94:	cmp	r0, r1
   15e98:	ble	16034 <__assert_fail@plt+0x4a2c>
   15e9c:	b	1605c <__assert_fail@plt+0x4a54>
   15ea0:	b	15ea4 <__assert_fail@plt+0x489c>
   15ea4:	b	15f20 <__assert_fail@plt+0x4918>
   15ea8:	b	15f20 <__assert_fail@plt+0x4918>
   15eac:	movw	r0, #4472	; 0x1178
   15eb0:	movt	r0, #4
   15eb4:	ldr	r0, [r0]
   15eb8:	cmn	r0, #1
   15ebc:	bne	15f20 <__assert_fail@plt+0x4918>
   15ec0:	b	15ec4 <__assert_fail@plt+0x48bc>
   15ec4:	ldr	r0, [pc, #4084]	; 16ec0 <__assert_fail@plt+0x58b8>
   15ec8:	movw	r1, #4668	; 0x123c
   15ecc:	movt	r1, #4
   15ed0:	ldr	r1, [r1]
   15ed4:	add	r0, r1, r0
   15ed8:	movw	r1, #0
   15edc:	cmp	r1, r0
   15ee0:	blt	16034 <__assert_fail@plt+0x4a2c>
   15ee4:	b	1605c <__assert_fail@plt+0x4a54>
   15ee8:	movw	r0, #4668	; 0x123c
   15eec:	movt	r0, #4
   15ef0:	ldr	r0, [r0]
   15ef4:	movw	r1, #0
   15ef8:	cmp	r1, r0
   15efc:	bge	1605c <__assert_fail@plt+0x4a54>
   15f00:	movw	r0, #4668	; 0x123c
   15f04:	movt	r0, #4
   15f08:	ldr	r0, [r0]
   15f0c:	sub	r0, r0, #1
   15f10:	movw	r1, #32767	; 0x7fff
   15f14:	cmp	r1, r0
   15f18:	blt	16034 <__assert_fail@plt+0x4a2c>
   15f1c:	b	1605c <__assert_fail@plt+0x4a54>
   15f20:	ldr	r0, [pc, #3992]	; 16ec0 <__assert_fail@plt+0x58b8>
   15f24:	movw	r1, #4472	; 0x1178
   15f28:	movt	r1, #4
   15f2c:	ldr	r1, [r1]
   15f30:	sdiv	r0, r0, r1
   15f34:	movw	r1, #4668	; 0x123c
   15f38:	movt	r1, #4
   15f3c:	ldr	r1, [r1]
   15f40:	cmp	r0, r1
   15f44:	blt	16034 <__assert_fail@plt+0x4a2c>
   15f48:	b	1605c <__assert_fail@plt+0x4a54>
   15f4c:	movw	r0, #4472	; 0x1178
   15f50:	movt	r0, #4
   15f54:	ldr	r0, [r0]
   15f58:	cmp	r0, #0
   15f5c:	bne	15f64 <__assert_fail@plt+0x495c>
   15f60:	b	1605c <__assert_fail@plt+0x4a54>
   15f64:	movw	r0, #4668	; 0x123c
   15f68:	movt	r0, #4
   15f6c:	ldr	r0, [r0]
   15f70:	cmp	r0, #0
   15f74:	bge	1600c <__assert_fail@plt+0x4a04>
   15f78:	b	15f7c <__assert_fail@plt+0x4974>
   15f7c:	b	15fe0 <__assert_fail@plt+0x49d8>
   15f80:	b	15fe0 <__assert_fail@plt+0x49d8>
   15f84:	movw	r0, #4668	; 0x123c
   15f88:	movt	r0, #4
   15f8c:	ldr	r0, [r0]
   15f90:	cmn	r0, #1
   15f94:	bne	15fe0 <__assert_fail@plt+0x49d8>
   15f98:	b	15f9c <__assert_fail@plt+0x4994>
   15f9c:	ldr	r0, [pc, #3868]	; 16ec0 <__assert_fail@plt+0x58b8>
   15fa0:	movw	r1, #4472	; 0x1178
   15fa4:	movt	r1, #4
   15fa8:	ldr	r1, [r1]
   15fac:	add	r0, r1, r0
   15fb0:	movw	r1, #0
   15fb4:	cmp	r1, r0
   15fb8:	blt	16034 <__assert_fail@plt+0x4a2c>
   15fbc:	b	1605c <__assert_fail@plt+0x4a54>
   15fc0:	movw	r0, #4472	; 0x1178
   15fc4:	movt	r0, #4
   15fc8:	ldr	r0, [r0]
   15fcc:	sub	r0, r0, #1
   15fd0:	movw	r1, #32767	; 0x7fff
   15fd4:	cmp	r1, r0
   15fd8:	blt	16034 <__assert_fail@plt+0x4a2c>
   15fdc:	b	1605c <__assert_fail@plt+0x4a54>
   15fe0:	ldr	r0, [pc, #3800]	; 16ec0 <__assert_fail@plt+0x58b8>
   15fe4:	movw	r1, #4668	; 0x123c
   15fe8:	movt	r1, #4
   15fec:	ldr	r1, [r1]
   15ff0:	sdiv	r0, r0, r1
   15ff4:	movw	r1, #4472	; 0x1178
   15ff8:	movt	r1, #4
   15ffc:	ldr	r1, [r1]
   16000:	cmp	r0, r1
   16004:	blt	16034 <__assert_fail@plt+0x4a2c>
   16008:	b	1605c <__assert_fail@plt+0x4a54>
   1600c:	movw	r0, #4472	; 0x1178
   16010:	movt	r0, #4
   16014:	ldr	r0, [r0]
   16018:	movw	r1, #32767	; 0x7fff
   1601c:	sdiv	r0, r1, r0
   16020:	movw	r1, #4668	; 0x123c
   16024:	movt	r1, #4
   16028:	ldr	r1, [r1]
   1602c:	cmp	r0, r1
   16030:	bge	1605c <__assert_fail@plt+0x4a54>
   16034:	movw	r0, #4668	; 0x123c
   16038:	movt	r0, #4
   1603c:	ldr	r0, [r0]
   16040:	movw	r1, #4472	; 0x1178
   16044:	movt	r1, #4
   16048:	ldr	r1, [r1]
   1604c:	mul	r0, r0, r1
   16050:	sxth	r0, r0
   16054:	str	r0, [fp, #-4]
   16058:	b	18818 <__assert_fail@plt+0x7210>
   1605c:	movw	r0, #4668	; 0x123c
   16060:	movt	r0, #4
   16064:	ldr	r0, [r0]
   16068:	movw	r1, #4472	; 0x1178
   1606c:	movt	r1, #4
   16070:	ldr	r1, [r1]
   16074:	mul	r0, r0, r1
   16078:	sxth	r0, r0
   1607c:	str	r0, [fp, #-4]
   16080:	b	17430 <__assert_fail@plt+0x5e28>
   16084:	movw	r0, #4472	; 0x1178
   16088:	movt	r0, #4
   1608c:	ldr	r0, [r0]
   16090:	cmp	r0, #0
   16094:	bge	1620c <__assert_fail@plt+0x4c04>
   16098:	movw	r0, #4668	; 0x123c
   1609c:	movt	r0, #4
   160a0:	ldr	r0, [r0]
   160a4:	cmp	r0, #0
   160a8:	bge	16164 <__assert_fail@plt+0x4b5c>
   160ac:	b	160b0 <__assert_fail@plt+0x4aa8>
   160b0:	movw	r0, #4668	; 0x123c
   160b4:	movt	r0, #4
   160b8:	ldr	r0, [r0]
   160bc:	movw	r1, #4472	; 0x1178
   160c0:	movt	r1, #4
   160c4:	ldr	r1, [r1]
   160c8:	movw	r2, #65535	; 0xffff
   160cc:	sdiv	r1, r2, r1
   160d0:	cmp	r0, r1
   160d4:	blt	162f0 <__assert_fail@plt+0x4ce8>
   160d8:	b	16318 <__assert_fail@plt+0x4d10>
   160dc:	b	160e0 <__assert_fail@plt+0x4ad8>
   160e0:	ldr	r0, [pc, #1968]	; 16898 <__assert_fail@plt+0x5290>
   160e4:	movw	r1, #4472	; 0x1178
   160e8:	movt	r1, #4
   160ec:	ldr	r1, [r1]
   160f0:	cmp	r1, r0
   160f4:	blt	16114 <__assert_fail@plt+0x4b0c>
   160f8:	b	16120 <__assert_fail@plt+0x4b18>
   160fc:	movw	r0, #4472	; 0x1178
   16100:	movt	r0, #4
   16104:	ldr	r0, [r0]
   16108:	movw	r1, #0
   1610c:	cmp	r1, r0
   16110:	bge	16120 <__assert_fail@plt+0x4b18>
   16114:	movw	r0, #0
   16118:	str	r0, [fp, #-32]	; 0xffffffe0
   1611c:	b	16140 <__assert_fail@plt+0x4b38>
   16120:	movw	r0, #4472	; 0x1178
   16124:	movt	r0, #4
   16128:	ldr	r0, [r0]
   1612c:	movw	r1, #0
   16130:	sub	r0, r1, r0
   16134:	movw	r1, #65535	; 0xffff
   16138:	sdiv	r0, r1, r0
   1613c:	str	r0, [fp, #-32]	; 0xffffffe0
   16140:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16144:	movw	r1, #4668	; 0x123c
   16148:	movt	r1, #4
   1614c:	ldr	r1, [r1]
   16150:	mvn	r2, #0
   16154:	sub	r1, r2, r1
   16158:	cmp	r0, r1
   1615c:	ble	162f0 <__assert_fail@plt+0x4ce8>
   16160:	b	16318 <__assert_fail@plt+0x4d10>
   16164:	b	16168 <__assert_fail@plt+0x4b60>
   16168:	b	161e0 <__assert_fail@plt+0x4bd8>
   1616c:	b	161e0 <__assert_fail@plt+0x4bd8>
   16170:	movw	r0, #4472	; 0x1178
   16174:	movt	r0, #4
   16178:	ldr	r0, [r0]
   1617c:	cmn	r0, #1
   16180:	bne	161e0 <__assert_fail@plt+0x4bd8>
   16184:	b	16188 <__assert_fail@plt+0x4b80>
   16188:	movw	r0, #4668	; 0x123c
   1618c:	movt	r0, #4
   16190:	ldr	r0, [r0]
   16194:	add	r0, r0, #0
   16198:	movw	r1, #0
   1619c:	cmp	r1, r0
   161a0:	blt	162f0 <__assert_fail@plt+0x4ce8>
   161a4:	b	16318 <__assert_fail@plt+0x4d10>
   161a8:	movw	r0, #4668	; 0x123c
   161ac:	movt	r0, #4
   161b0:	ldr	r0, [r0]
   161b4:	movw	r1, #0
   161b8:	cmp	r1, r0
   161bc:	bge	16318 <__assert_fail@plt+0x4d10>
   161c0:	movw	r0, #4668	; 0x123c
   161c4:	movt	r0, #4
   161c8:	ldr	r0, [r0]
   161cc:	sub	r0, r0, #1
   161d0:	mvn	r1, #0
   161d4:	cmp	r1, r0
   161d8:	blt	162f0 <__assert_fail@plt+0x4ce8>
   161dc:	b	16318 <__assert_fail@plt+0x4d10>
   161e0:	movw	r0, #4472	; 0x1178
   161e4:	movt	r0, #4
   161e8:	ldr	r0, [r0]
   161ec:	movw	r1, #0
   161f0:	sdiv	r0, r1, r0
   161f4:	movw	r1, #4668	; 0x123c
   161f8:	movt	r1, #4
   161fc:	ldr	r1, [r1]
   16200:	cmp	r0, r1
   16204:	blt	162f0 <__assert_fail@plt+0x4ce8>
   16208:	b	16318 <__assert_fail@plt+0x4d10>
   1620c:	movw	r0, #4472	; 0x1178
   16210:	movt	r0, #4
   16214:	ldr	r0, [r0]
   16218:	cmp	r0, #0
   1621c:	bne	16224 <__assert_fail@plt+0x4c1c>
   16220:	b	16318 <__assert_fail@plt+0x4d10>
   16224:	movw	r0, #4668	; 0x123c
   16228:	movt	r0, #4
   1622c:	ldr	r0, [r0]
   16230:	cmp	r0, #0
   16234:	bge	162c8 <__assert_fail@plt+0x4cc0>
   16238:	b	1623c <__assert_fail@plt+0x4c34>
   1623c:	b	1629c <__assert_fail@plt+0x4c94>
   16240:	b	1629c <__assert_fail@plt+0x4c94>
   16244:	movw	r0, #4668	; 0x123c
   16248:	movt	r0, #4
   1624c:	ldr	r0, [r0]
   16250:	cmn	r0, #1
   16254:	bne	1629c <__assert_fail@plt+0x4c94>
   16258:	b	1625c <__assert_fail@plt+0x4c54>
   1625c:	movw	r0, #4472	; 0x1178
   16260:	movt	r0, #4
   16264:	ldr	r0, [r0]
   16268:	add	r0, r0, #0
   1626c:	movw	r1, #0
   16270:	cmp	r1, r0
   16274:	blt	162f0 <__assert_fail@plt+0x4ce8>
   16278:	b	16318 <__assert_fail@plt+0x4d10>
   1627c:	movw	r0, #4472	; 0x1178
   16280:	movt	r0, #4
   16284:	ldr	r0, [r0]
   16288:	sub	r0, r0, #1
   1628c:	mvn	r1, #0
   16290:	cmp	r1, r0
   16294:	blt	162f0 <__assert_fail@plt+0x4ce8>
   16298:	b	16318 <__assert_fail@plt+0x4d10>
   1629c:	movw	r0, #4668	; 0x123c
   162a0:	movt	r0, #4
   162a4:	ldr	r0, [r0]
   162a8:	movw	r1, #0
   162ac:	sdiv	r0, r1, r0
   162b0:	movw	r1, #4472	; 0x1178
   162b4:	movt	r1, #4
   162b8:	ldr	r1, [r1]
   162bc:	cmp	r0, r1
   162c0:	blt	162f0 <__assert_fail@plt+0x4ce8>
   162c4:	b	16318 <__assert_fail@plt+0x4d10>
   162c8:	movw	r0, #4472	; 0x1178
   162cc:	movt	r0, #4
   162d0:	ldr	r0, [r0]
   162d4:	movw	r1, #65535	; 0xffff
   162d8:	sdiv	r0, r1, r0
   162dc:	movw	r1, #4668	; 0x123c
   162e0:	movt	r1, #4
   162e4:	ldr	r1, [r1]
   162e8:	cmp	r0, r1
   162ec:	bge	16318 <__assert_fail@plt+0x4d10>
   162f0:	movw	r0, #4668	; 0x123c
   162f4:	movt	r0, #4
   162f8:	ldr	r0, [r0]
   162fc:	movw	r1, #4472	; 0x1178
   16300:	movt	r1, #4
   16304:	ldr	r1, [r1]
   16308:	mul	r0, r0, r1
   1630c:	uxth	r0, r0
   16310:	str	r0, [fp, #-4]
   16314:	b	18818 <__assert_fail@plt+0x7210>
   16318:	movw	r0, #4668	; 0x123c
   1631c:	movt	r0, #4
   16320:	ldr	r0, [r0]
   16324:	movw	r1, #4472	; 0x1178
   16328:	movt	r1, #4
   1632c:	ldr	r1, [r1]
   16330:	mul	r0, r0, r1
   16334:	uxth	r0, r0
   16338:	str	r0, [fp, #-4]
   1633c:	b	17430 <__assert_fail@plt+0x5e28>
   16340:	b	16344 <__assert_fail@plt+0x4d3c>
   16344:	b	16348 <__assert_fail@plt+0x4d40>
   16348:	movw	r0, #4472	; 0x1178
   1634c:	movt	r0, #4
   16350:	ldr	r0, [r0]
   16354:	cmp	r0, #0
   16358:	bge	164c4 <__assert_fail@plt+0x4ebc>
   1635c:	movw	r0, #4668	; 0x123c
   16360:	movt	r0, #4
   16364:	ldr	r0, [r0]
   16368:	cmp	r0, #0
   1636c:	bge	16428 <__assert_fail@plt+0x4e20>
   16370:	b	16374 <__assert_fail@plt+0x4d6c>
   16374:	ldr	r0, [pc, #4064]	; 1735c <__assert_fail@plt+0x5d54>
   16378:	movw	r1, #4668	; 0x123c
   1637c:	movt	r1, #4
   16380:	ldr	r1, [r1]
   16384:	movw	r2, #4472	; 0x1178
   16388:	movt	r2, #4
   1638c:	ldr	r2, [r2]
   16390:	sdiv	r0, r0, r2
   16394:	cmp	r1, r0
   16398:	blt	1659c <__assert_fail@plt+0x4f94>
   1639c:	b	165c0 <__assert_fail@plt+0x4fb8>
   163a0:	b	163a4 <__assert_fail@plt+0x4d9c>
   163a4:	ldr	r0, [pc, #1260]	; 16898 <__assert_fail@plt+0x5290>
   163a8:	movw	r1, #4472	; 0x1178
   163ac:	movt	r1, #4
   163b0:	ldr	r1, [r1]
   163b4:	cmp	r1, r0
   163b8:	blt	163d8 <__assert_fail@plt+0x4dd0>
   163bc:	b	163e4 <__assert_fail@plt+0x4ddc>
   163c0:	movw	r0, #4472	; 0x1178
   163c4:	movt	r0, #4
   163c8:	ldr	r0, [r0]
   163cc:	movw	r1, #0
   163d0:	cmp	r1, r0
   163d4:	bge	163e4 <__assert_fail@plt+0x4ddc>
   163d8:	movw	r0, #0
   163dc:	str	r0, [fp, #-36]	; 0xffffffdc
   163e0:	b	16404 <__assert_fail@plt+0x4dfc>
   163e4:	ldr	r0, [pc, #3952]	; 1735c <__assert_fail@plt+0x5d54>
   163e8:	movw	r1, #4472	; 0x1178
   163ec:	movt	r1, #4
   163f0:	ldr	r1, [r1]
   163f4:	movw	r2, #0
   163f8:	sub	r1, r2, r1
   163fc:	sdiv	r0, r0, r1
   16400:	str	r0, [fp, #-36]	; 0xffffffdc
   16404:	ldr	r0, [fp, #-36]	; 0xffffffdc
   16408:	movw	r1, #4668	; 0x123c
   1640c:	movt	r1, #4
   16410:	ldr	r1, [r1]
   16414:	mvn	r2, #0
   16418:	sub	r1, r2, r1
   1641c:	cmp	r0, r1
   16420:	ble	1659c <__assert_fail@plt+0x4f94>
   16424:	b	165c0 <__assert_fail@plt+0x4fb8>
   16428:	movw	r0, #4472	; 0x1178
   1642c:	movt	r0, #4
   16430:	ldr	r0, [r0]
   16434:	cmn	r0, #1
   16438:	bne	16498 <__assert_fail@plt+0x4e90>
   1643c:	b	16440 <__assert_fail@plt+0x4e38>
   16440:	movw	r0, #4668	; 0x123c
   16444:	movt	r0, #4
   16448:	ldr	r0, [r0]
   1644c:	add	r0, r0, #-2147483648	; 0x80000000
   16450:	movw	r1, #0
   16454:	cmp	r1, r0
   16458:	blt	1659c <__assert_fail@plt+0x4f94>
   1645c:	b	165c0 <__assert_fail@plt+0x4fb8>
   16460:	movw	r0, #4668	; 0x123c
   16464:	movt	r0, #4
   16468:	ldr	r0, [r0]
   1646c:	movw	r1, #0
   16470:	cmp	r1, r0
   16474:	bge	165c0 <__assert_fail@plt+0x4fb8>
   16478:	ldr	r0, [pc, #3804]	; 1735c <__assert_fail@plt+0x5d54>
   1647c:	movw	r1, #4668	; 0x123c
   16480:	movt	r1, #4
   16484:	ldr	r1, [r1]
   16488:	sub	r1, r1, #1
   1648c:	cmp	r0, r1
   16490:	blt	1659c <__assert_fail@plt+0x4f94>
   16494:	b	165c0 <__assert_fail@plt+0x4fb8>
   16498:	ldr	r0, [pc, #4060]	; 1747c <__assert_fail@plt+0x5e74>
   1649c:	movw	r1, #4472	; 0x1178
   164a0:	movt	r1, #4
   164a4:	ldr	r1, [r1]
   164a8:	sdiv	r0, r0, r1
   164ac:	movw	r1, #4668	; 0x123c
   164b0:	movt	r1, #4
   164b4:	ldr	r1, [r1]
   164b8:	cmp	r0, r1
   164bc:	blt	1659c <__assert_fail@plt+0x4f94>
   164c0:	b	165c0 <__assert_fail@plt+0x4fb8>
   164c4:	movw	r0, #4472	; 0x1178
   164c8:	movt	r0, #4
   164cc:	ldr	r0, [r0]
   164d0:	cmp	r0, #0
   164d4:	bne	164dc <__assert_fail@plt+0x4ed4>
   164d8:	b	165c0 <__assert_fail@plt+0x4fb8>
   164dc:	movw	r0, #4668	; 0x123c
   164e0:	movt	r0, #4
   164e4:	ldr	r0, [r0]
   164e8:	cmp	r0, #0
   164ec:	bge	16574 <__assert_fail@plt+0x4f6c>
   164f0:	movw	r0, #4668	; 0x123c
   164f4:	movt	r0, #4
   164f8:	ldr	r0, [r0]
   164fc:	cmn	r0, #1
   16500:	bne	16548 <__assert_fail@plt+0x4f40>
   16504:	b	16508 <__assert_fail@plt+0x4f00>
   16508:	movw	r0, #4472	; 0x1178
   1650c:	movt	r0, #4
   16510:	ldr	r0, [r0]
   16514:	add	r0, r0, #-2147483648	; 0x80000000
   16518:	movw	r1, #0
   1651c:	cmp	r1, r0
   16520:	blt	1659c <__assert_fail@plt+0x4f94>
   16524:	b	165c0 <__assert_fail@plt+0x4fb8>
   16528:	ldr	r0, [pc, #3628]	; 1735c <__assert_fail@plt+0x5d54>
   1652c:	movw	r1, #4472	; 0x1178
   16530:	movt	r1, #4
   16534:	ldr	r1, [r1]
   16538:	sub	r1, r1, #1
   1653c:	cmp	r0, r1
   16540:	blt	1659c <__assert_fail@plt+0x4f94>
   16544:	b	165c0 <__assert_fail@plt+0x4fb8>
   16548:	ldr	r0, [pc, #3884]	; 1747c <__assert_fail@plt+0x5e74>
   1654c:	movw	r1, #4668	; 0x123c
   16550:	movt	r1, #4
   16554:	ldr	r1, [r1]
   16558:	sdiv	r0, r0, r1
   1655c:	movw	r1, #4472	; 0x1178
   16560:	movt	r1, #4
   16564:	ldr	r1, [r1]
   16568:	cmp	r0, r1
   1656c:	blt	1659c <__assert_fail@plt+0x4f94>
   16570:	b	165c0 <__assert_fail@plt+0x4fb8>
   16574:	ldr	r0, [pc, #3552]	; 1735c <__assert_fail@plt+0x5d54>
   16578:	movw	r1, #4472	; 0x1178
   1657c:	movt	r1, #4
   16580:	ldr	r1, [r1]
   16584:	sdiv	r0, r0, r1
   16588:	movw	r1, #4668	; 0x123c
   1658c:	movt	r1, #4
   16590:	ldr	r1, [r1]
   16594:	cmp	r0, r1
   16598:	bge	165c0 <__assert_fail@plt+0x4fb8>
   1659c:	movw	r0, #4668	; 0x123c
   165a0:	movt	r0, #4
   165a4:	ldr	r0, [r0]
   165a8:	movw	r1, #4472	; 0x1178
   165ac:	movt	r1, #4
   165b0:	ldr	r1, [r1]
   165b4:	mul	r0, r0, r1
   165b8:	str	r0, [fp, #-4]
   165bc:	b	18818 <__assert_fail@plt+0x7210>
   165c0:	movw	r0, #4668	; 0x123c
   165c4:	movt	r0, #4
   165c8:	ldr	r0, [r0]
   165cc:	movw	r1, #4472	; 0x1178
   165d0:	movt	r1, #4
   165d4:	ldr	r1, [r1]
   165d8:	mul	r0, r0, r1
   165dc:	str	r0, [fp, #-4]
   165e0:	b	17430 <__assert_fail@plt+0x5e28>
   165e4:	movw	r0, #4472	; 0x1178
   165e8:	movt	r0, #4
   165ec:	ldr	r0, [r0]
   165f0:	cmp	r0, #0
   165f4:	bge	1676c <__assert_fail@plt+0x5164>
   165f8:	movw	r0, #4668	; 0x123c
   165fc:	movt	r0, #4
   16600:	ldr	r0, [r0]
   16604:	cmp	r0, #0
   16608:	bge	166c4 <__assert_fail@plt+0x50bc>
   1660c:	b	1663c <__assert_fail@plt+0x5034>
   16610:	movw	r0, #4668	; 0x123c
   16614:	movt	r0, #4
   16618:	ldr	r0, [r0]
   1661c:	movw	r1, #4472	; 0x1178
   16620:	movt	r1, #4
   16624:	ldr	r1, [r1]
   16628:	mvn	r2, #0
   1662c:	udiv	r1, r2, r1
   16630:	cmp	r0, r1
   16634:	bcc	16850 <__assert_fail@plt+0x5248>
   16638:	b	16874 <__assert_fail@plt+0x526c>
   1663c:	b	16640 <__assert_fail@plt+0x5038>
   16640:	ldr	r0, [pc, #592]	; 16898 <__assert_fail@plt+0x5290>
   16644:	movw	r1, #4472	; 0x1178
   16648:	movt	r1, #4
   1664c:	ldr	r1, [r1]
   16650:	cmp	r1, r0
   16654:	blt	16674 <__assert_fail@plt+0x506c>
   16658:	b	16680 <__assert_fail@plt+0x5078>
   1665c:	movw	r0, #4472	; 0x1178
   16660:	movt	r0, #4
   16664:	ldr	r0, [r0]
   16668:	movw	r1, #0
   1666c:	cmp	r1, r0
   16670:	bge	16680 <__assert_fail@plt+0x5078>
   16674:	movw	r0, #1
   16678:	str	r0, [fp, #-40]	; 0xffffffd8
   1667c:	b	166a0 <__assert_fail@plt+0x5098>
   16680:	movw	r0, #4472	; 0x1178
   16684:	movt	r0, #4
   16688:	ldr	r0, [r0]
   1668c:	movw	r1, #0
   16690:	sub	r0, r1, r0
   16694:	mvn	r1, #0
   16698:	udiv	r0, r1, r0
   1669c:	str	r0, [fp, #-40]	; 0xffffffd8
   166a0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   166a4:	movw	r1, #4668	; 0x123c
   166a8:	movt	r1, #4
   166ac:	ldr	r1, [r1]
   166b0:	mvn	r2, #0
   166b4:	sub	r1, r2, r1
   166b8:	cmp	r0, r1
   166bc:	bls	16850 <__assert_fail@plt+0x5248>
   166c0:	b	16874 <__assert_fail@plt+0x526c>
   166c4:	b	166c8 <__assert_fail@plt+0x50c0>
   166c8:	b	16740 <__assert_fail@plt+0x5138>
   166cc:	b	16740 <__assert_fail@plt+0x5138>
   166d0:	movw	r0, #4472	; 0x1178
   166d4:	movt	r0, #4
   166d8:	ldr	r0, [r0]
   166dc:	cmn	r0, #1
   166e0:	bne	16740 <__assert_fail@plt+0x5138>
   166e4:	b	166e8 <__assert_fail@plt+0x50e0>
   166e8:	movw	r0, #4668	; 0x123c
   166ec:	movt	r0, #4
   166f0:	ldr	r0, [r0]
   166f4:	add	r0, r0, #0
   166f8:	movw	r1, #0
   166fc:	cmp	r1, r0
   16700:	blt	16850 <__assert_fail@plt+0x5248>
   16704:	b	16874 <__assert_fail@plt+0x526c>
   16708:	movw	r0, #4668	; 0x123c
   1670c:	movt	r0, #4
   16710:	ldr	r0, [r0]
   16714:	movw	r1, #0
   16718:	cmp	r1, r0
   1671c:	bge	16874 <__assert_fail@plt+0x526c>
   16720:	movw	r0, #4668	; 0x123c
   16724:	movt	r0, #4
   16728:	ldr	r0, [r0]
   1672c:	sub	r0, r0, #1
   16730:	mvn	r1, #0
   16734:	cmp	r1, r0
   16738:	blt	16850 <__assert_fail@plt+0x5248>
   1673c:	b	16874 <__assert_fail@plt+0x526c>
   16740:	movw	r0, #4472	; 0x1178
   16744:	movt	r0, #4
   16748:	ldr	r0, [r0]
   1674c:	movw	r1, #0
   16750:	sdiv	r0, r1, r0
   16754:	movw	r1, #4668	; 0x123c
   16758:	movt	r1, #4
   1675c:	ldr	r1, [r1]
   16760:	cmp	r0, r1
   16764:	blt	16850 <__assert_fail@plt+0x5248>
   16768:	b	16874 <__assert_fail@plt+0x526c>
   1676c:	movw	r0, #4472	; 0x1178
   16770:	movt	r0, #4
   16774:	ldr	r0, [r0]
   16778:	cmp	r0, #0
   1677c:	bne	16784 <__assert_fail@plt+0x517c>
   16780:	b	16874 <__assert_fail@plt+0x526c>
   16784:	movw	r0, #4668	; 0x123c
   16788:	movt	r0, #4
   1678c:	ldr	r0, [r0]
   16790:	cmp	r0, #0
   16794:	bge	16828 <__assert_fail@plt+0x5220>
   16798:	b	1679c <__assert_fail@plt+0x5194>
   1679c:	b	167fc <__assert_fail@plt+0x51f4>
   167a0:	b	167fc <__assert_fail@plt+0x51f4>
   167a4:	movw	r0, #4668	; 0x123c
   167a8:	movt	r0, #4
   167ac:	ldr	r0, [r0]
   167b0:	cmn	r0, #1
   167b4:	bne	167fc <__assert_fail@plt+0x51f4>
   167b8:	b	167bc <__assert_fail@plt+0x51b4>
   167bc:	movw	r0, #4472	; 0x1178
   167c0:	movt	r0, #4
   167c4:	ldr	r0, [r0]
   167c8:	add	r0, r0, #0
   167cc:	movw	r1, #0
   167d0:	cmp	r1, r0
   167d4:	blt	16850 <__assert_fail@plt+0x5248>
   167d8:	b	16874 <__assert_fail@plt+0x526c>
   167dc:	movw	r0, #4472	; 0x1178
   167e0:	movt	r0, #4
   167e4:	ldr	r0, [r0]
   167e8:	sub	r0, r0, #1
   167ec:	mvn	r1, #0
   167f0:	cmp	r1, r0
   167f4:	blt	16850 <__assert_fail@plt+0x5248>
   167f8:	b	16874 <__assert_fail@plt+0x526c>
   167fc:	movw	r0, #4668	; 0x123c
   16800:	movt	r0, #4
   16804:	ldr	r0, [r0]
   16808:	movw	r1, #0
   1680c:	sdiv	r0, r1, r0
   16810:	movw	r1, #4472	; 0x1178
   16814:	movt	r1, #4
   16818:	ldr	r1, [r1]
   1681c:	cmp	r0, r1
   16820:	blt	16850 <__assert_fail@plt+0x5248>
   16824:	b	16874 <__assert_fail@plt+0x526c>
   16828:	movw	r0, #4472	; 0x1178
   1682c:	movt	r0, #4
   16830:	ldr	r0, [r0]
   16834:	mvn	r1, #0
   16838:	udiv	r0, r1, r0
   1683c:	movw	r1, #4668	; 0x123c
   16840:	movt	r1, #4
   16844:	ldr	r1, [r1]
   16848:	cmp	r0, r1
   1684c:	bcs	16874 <__assert_fail@plt+0x526c>
   16850:	movw	r0, #4668	; 0x123c
   16854:	movt	r0, #4
   16858:	ldr	r0, [r0]
   1685c:	movw	r1, #4472	; 0x1178
   16860:	movt	r1, #4
   16864:	ldr	r1, [r1]
   16868:	mul	r0, r0, r1
   1686c:	str	r0, [fp, #-4]
   16870:	b	18818 <__assert_fail@plt+0x7210>
   16874:	movw	r0, #4668	; 0x123c
   16878:	movt	r0, #4
   1687c:	ldr	r0, [r0]
   16880:	movw	r1, #4472	; 0x1178
   16884:	movt	r1, #4
   16888:	ldr	r1, [r1]
   1688c:	mul	r0, r0, r1
   16890:	str	r0, [fp, #-4]
   16894:	b	17430 <__assert_fail@plt+0x5e28>
   16898:	andhi	r0, r0, r1
   1689c:	b	168a0 <__assert_fail@plt+0x5298>
   168a0:	b	168a4 <__assert_fail@plt+0x529c>
   168a4:	movw	r0, #4472	; 0x1178
   168a8:	movt	r0, #4
   168ac:	ldr	r0, [r0]
   168b0:	cmp	r0, #0
   168b4:	bge	16a20 <__assert_fail@plt+0x5418>
   168b8:	movw	r0, #4668	; 0x123c
   168bc:	movt	r0, #4
   168c0:	ldr	r0, [r0]
   168c4:	cmp	r0, #0
   168c8:	bge	16984 <__assert_fail@plt+0x537c>
   168cc:	b	168d0 <__assert_fail@plt+0x52c8>
   168d0:	ldr	r0, [pc, #2692]	; 1735c <__assert_fail@plt+0x5d54>
   168d4:	movw	r1, #4668	; 0x123c
   168d8:	movt	r1, #4
   168dc:	ldr	r1, [r1]
   168e0:	movw	r2, #4472	; 0x1178
   168e4:	movt	r2, #4
   168e8:	ldr	r2, [r2]
   168ec:	sdiv	r0, r0, r2
   168f0:	cmp	r1, r0
   168f4:	blt	16af8 <__assert_fail@plt+0x54f0>
   168f8:	b	16b1c <__assert_fail@plt+0x5514>
   168fc:	b	16900 <__assert_fail@plt+0x52f8>
   16900:	ldr	r0, [pc, #-112]	; 16898 <__assert_fail@plt+0x5290>
   16904:	movw	r1, #4472	; 0x1178
   16908:	movt	r1, #4
   1690c:	ldr	r1, [r1]
   16910:	cmp	r1, r0
   16914:	blt	16934 <__assert_fail@plt+0x532c>
   16918:	b	16940 <__assert_fail@plt+0x5338>
   1691c:	movw	r0, #4472	; 0x1178
   16920:	movt	r0, #4
   16924:	ldr	r0, [r0]
   16928:	movw	r1, #0
   1692c:	cmp	r1, r0
   16930:	bge	16940 <__assert_fail@plt+0x5338>
   16934:	movw	r0, #0
   16938:	str	r0, [fp, #-44]	; 0xffffffd4
   1693c:	b	16960 <__assert_fail@plt+0x5358>
   16940:	ldr	r0, [pc, #2580]	; 1735c <__assert_fail@plt+0x5d54>
   16944:	movw	r1, #4472	; 0x1178
   16948:	movt	r1, #4
   1694c:	ldr	r1, [r1]
   16950:	movw	r2, #0
   16954:	sub	r1, r2, r1
   16958:	sdiv	r0, r0, r1
   1695c:	str	r0, [fp, #-44]	; 0xffffffd4
   16960:	ldr	r0, [fp, #-44]	; 0xffffffd4
   16964:	movw	r1, #4668	; 0x123c
   16968:	movt	r1, #4
   1696c:	ldr	r1, [r1]
   16970:	mvn	r2, #0
   16974:	sub	r1, r2, r1
   16978:	cmp	r0, r1
   1697c:	ble	16af8 <__assert_fail@plt+0x54f0>
   16980:	b	16b1c <__assert_fail@plt+0x5514>
   16984:	movw	r0, #4472	; 0x1178
   16988:	movt	r0, #4
   1698c:	ldr	r0, [r0]
   16990:	cmn	r0, #1
   16994:	bne	169f4 <__assert_fail@plt+0x53ec>
   16998:	b	1699c <__assert_fail@plt+0x5394>
   1699c:	movw	r0, #4668	; 0x123c
   169a0:	movt	r0, #4
   169a4:	ldr	r0, [r0]
   169a8:	add	r0, r0, #-2147483648	; 0x80000000
   169ac:	movw	r1, #0
   169b0:	cmp	r1, r0
   169b4:	blt	16af8 <__assert_fail@plt+0x54f0>
   169b8:	b	16b1c <__assert_fail@plt+0x5514>
   169bc:	movw	r0, #4668	; 0x123c
   169c0:	movt	r0, #4
   169c4:	ldr	r0, [r0]
   169c8:	movw	r1, #0
   169cc:	cmp	r1, r0
   169d0:	bge	16b1c <__assert_fail@plt+0x5514>
   169d4:	ldr	r0, [pc, #2432]	; 1735c <__assert_fail@plt+0x5d54>
   169d8:	movw	r1, #4668	; 0x123c
   169dc:	movt	r1, #4
   169e0:	ldr	r1, [r1]
   169e4:	sub	r1, r1, #1
   169e8:	cmp	r0, r1
   169ec:	blt	16af8 <__assert_fail@plt+0x54f0>
   169f0:	b	16b1c <__assert_fail@plt+0x5514>
   169f4:	ldr	r0, [pc, #2688]	; 1747c <__assert_fail@plt+0x5e74>
   169f8:	movw	r1, #4472	; 0x1178
   169fc:	movt	r1, #4
   16a00:	ldr	r1, [r1]
   16a04:	sdiv	r0, r0, r1
   16a08:	movw	r1, #4668	; 0x123c
   16a0c:	movt	r1, #4
   16a10:	ldr	r1, [r1]
   16a14:	cmp	r0, r1
   16a18:	blt	16af8 <__assert_fail@plt+0x54f0>
   16a1c:	b	16b1c <__assert_fail@plt+0x5514>
   16a20:	movw	r0, #4472	; 0x1178
   16a24:	movt	r0, #4
   16a28:	ldr	r0, [r0]
   16a2c:	cmp	r0, #0
   16a30:	bne	16a38 <__assert_fail@plt+0x5430>
   16a34:	b	16b1c <__assert_fail@plt+0x5514>
   16a38:	movw	r0, #4668	; 0x123c
   16a3c:	movt	r0, #4
   16a40:	ldr	r0, [r0]
   16a44:	cmp	r0, #0
   16a48:	bge	16ad0 <__assert_fail@plt+0x54c8>
   16a4c:	movw	r0, #4668	; 0x123c
   16a50:	movt	r0, #4
   16a54:	ldr	r0, [r0]
   16a58:	cmn	r0, #1
   16a5c:	bne	16aa4 <__assert_fail@plt+0x549c>
   16a60:	b	16a64 <__assert_fail@plt+0x545c>
   16a64:	movw	r0, #4472	; 0x1178
   16a68:	movt	r0, #4
   16a6c:	ldr	r0, [r0]
   16a70:	add	r0, r0, #-2147483648	; 0x80000000
   16a74:	movw	r1, #0
   16a78:	cmp	r1, r0
   16a7c:	blt	16af8 <__assert_fail@plt+0x54f0>
   16a80:	b	16b1c <__assert_fail@plt+0x5514>
   16a84:	ldr	r0, [pc, #2256]	; 1735c <__assert_fail@plt+0x5d54>
   16a88:	movw	r1, #4472	; 0x1178
   16a8c:	movt	r1, #4
   16a90:	ldr	r1, [r1]
   16a94:	sub	r1, r1, #1
   16a98:	cmp	r0, r1
   16a9c:	blt	16af8 <__assert_fail@plt+0x54f0>
   16aa0:	b	16b1c <__assert_fail@plt+0x5514>
   16aa4:	ldr	r0, [pc, #2512]	; 1747c <__assert_fail@plt+0x5e74>
   16aa8:	movw	r1, #4668	; 0x123c
   16aac:	movt	r1, #4
   16ab0:	ldr	r1, [r1]
   16ab4:	sdiv	r0, r0, r1
   16ab8:	movw	r1, #4472	; 0x1178
   16abc:	movt	r1, #4
   16ac0:	ldr	r1, [r1]
   16ac4:	cmp	r0, r1
   16ac8:	blt	16af8 <__assert_fail@plt+0x54f0>
   16acc:	b	16b1c <__assert_fail@plt+0x5514>
   16ad0:	ldr	r0, [pc, #2180]	; 1735c <__assert_fail@plt+0x5d54>
   16ad4:	movw	r1, #4472	; 0x1178
   16ad8:	movt	r1, #4
   16adc:	ldr	r1, [r1]
   16ae0:	sdiv	r0, r0, r1
   16ae4:	movw	r1, #4668	; 0x123c
   16ae8:	movt	r1, #4
   16aec:	ldr	r1, [r1]
   16af0:	cmp	r0, r1
   16af4:	bge	16b1c <__assert_fail@plt+0x5514>
   16af8:	movw	r0, #4668	; 0x123c
   16afc:	movt	r0, #4
   16b00:	ldr	r0, [r0]
   16b04:	movw	r1, #4472	; 0x1178
   16b08:	movt	r1, #4
   16b0c:	ldr	r1, [r1]
   16b10:	mul	r0, r0, r1
   16b14:	str	r0, [fp, #-4]
   16b18:	b	18818 <__assert_fail@plt+0x7210>
   16b1c:	movw	r0, #4668	; 0x123c
   16b20:	movt	r0, #4
   16b24:	ldr	r0, [r0]
   16b28:	movw	r1, #4472	; 0x1178
   16b2c:	movt	r1, #4
   16b30:	ldr	r1, [r1]
   16b34:	mul	r0, r0, r1
   16b38:	str	r0, [fp, #-4]
   16b3c:	b	17430 <__assert_fail@plt+0x5e28>
   16b40:	movw	r0, #4472	; 0x1178
   16b44:	movt	r0, #4
   16b48:	ldr	r0, [r0]
   16b4c:	cmp	r0, #0
   16b50:	bge	16cc8 <__assert_fail@plt+0x56c0>
   16b54:	movw	r0, #4668	; 0x123c
   16b58:	movt	r0, #4
   16b5c:	ldr	r0, [r0]
   16b60:	cmp	r0, #0
   16b64:	bge	16c20 <__assert_fail@plt+0x5618>
   16b68:	b	16b98 <__assert_fail@plt+0x5590>
   16b6c:	movw	r0, #4668	; 0x123c
   16b70:	movt	r0, #4
   16b74:	ldr	r0, [r0]
   16b78:	movw	r1, #4472	; 0x1178
   16b7c:	movt	r1, #4
   16b80:	ldr	r1, [r1]
   16b84:	mvn	r2, #0
   16b88:	udiv	r1, r2, r1
   16b8c:	cmp	r0, r1
   16b90:	bcc	16dac <__assert_fail@plt+0x57a4>
   16b94:	b	16dd0 <__assert_fail@plt+0x57c8>
   16b98:	b	16b9c <__assert_fail@plt+0x5594>
   16b9c:	ldr	r0, [pc, #-780]	; 16898 <__assert_fail@plt+0x5290>
   16ba0:	movw	r1, #4472	; 0x1178
   16ba4:	movt	r1, #4
   16ba8:	ldr	r1, [r1]
   16bac:	cmp	r1, r0
   16bb0:	blt	16bd0 <__assert_fail@plt+0x55c8>
   16bb4:	b	16bdc <__assert_fail@plt+0x55d4>
   16bb8:	movw	r0, #4472	; 0x1178
   16bbc:	movt	r0, #4
   16bc0:	ldr	r0, [r0]
   16bc4:	movw	r1, #0
   16bc8:	cmp	r1, r0
   16bcc:	bge	16bdc <__assert_fail@plt+0x55d4>
   16bd0:	movw	r0, #1
   16bd4:	str	r0, [fp, #-48]	; 0xffffffd0
   16bd8:	b	16bfc <__assert_fail@plt+0x55f4>
   16bdc:	movw	r0, #4472	; 0x1178
   16be0:	movt	r0, #4
   16be4:	ldr	r0, [r0]
   16be8:	movw	r1, #0
   16bec:	sub	r0, r1, r0
   16bf0:	mvn	r1, #0
   16bf4:	udiv	r0, r1, r0
   16bf8:	str	r0, [fp, #-48]	; 0xffffffd0
   16bfc:	ldr	r0, [fp, #-48]	; 0xffffffd0
   16c00:	movw	r1, #4668	; 0x123c
   16c04:	movt	r1, #4
   16c08:	ldr	r1, [r1]
   16c0c:	mvn	r2, #0
   16c10:	sub	r1, r2, r1
   16c14:	cmp	r0, r1
   16c18:	bls	16dac <__assert_fail@plt+0x57a4>
   16c1c:	b	16dd0 <__assert_fail@plt+0x57c8>
   16c20:	b	16c24 <__assert_fail@plt+0x561c>
   16c24:	b	16c9c <__assert_fail@plt+0x5694>
   16c28:	b	16c9c <__assert_fail@plt+0x5694>
   16c2c:	movw	r0, #4472	; 0x1178
   16c30:	movt	r0, #4
   16c34:	ldr	r0, [r0]
   16c38:	cmn	r0, #1
   16c3c:	bne	16c9c <__assert_fail@plt+0x5694>
   16c40:	b	16c44 <__assert_fail@plt+0x563c>
   16c44:	movw	r0, #4668	; 0x123c
   16c48:	movt	r0, #4
   16c4c:	ldr	r0, [r0]
   16c50:	add	r0, r0, #0
   16c54:	movw	r1, #0
   16c58:	cmp	r1, r0
   16c5c:	blt	16dac <__assert_fail@plt+0x57a4>
   16c60:	b	16dd0 <__assert_fail@plt+0x57c8>
   16c64:	movw	r0, #4668	; 0x123c
   16c68:	movt	r0, #4
   16c6c:	ldr	r0, [r0]
   16c70:	movw	r1, #0
   16c74:	cmp	r1, r0
   16c78:	bge	16dd0 <__assert_fail@plt+0x57c8>
   16c7c:	movw	r0, #4668	; 0x123c
   16c80:	movt	r0, #4
   16c84:	ldr	r0, [r0]
   16c88:	sub	r0, r0, #1
   16c8c:	mvn	r1, #0
   16c90:	cmp	r1, r0
   16c94:	blt	16dac <__assert_fail@plt+0x57a4>
   16c98:	b	16dd0 <__assert_fail@plt+0x57c8>
   16c9c:	movw	r0, #4472	; 0x1178
   16ca0:	movt	r0, #4
   16ca4:	ldr	r0, [r0]
   16ca8:	movw	r1, #0
   16cac:	sdiv	r0, r1, r0
   16cb0:	movw	r1, #4668	; 0x123c
   16cb4:	movt	r1, #4
   16cb8:	ldr	r1, [r1]
   16cbc:	cmp	r0, r1
   16cc0:	blt	16dac <__assert_fail@plt+0x57a4>
   16cc4:	b	16dd0 <__assert_fail@plt+0x57c8>
   16cc8:	movw	r0, #4472	; 0x1178
   16ccc:	movt	r0, #4
   16cd0:	ldr	r0, [r0]
   16cd4:	cmp	r0, #0
   16cd8:	bne	16ce0 <__assert_fail@plt+0x56d8>
   16cdc:	b	16dd0 <__assert_fail@plt+0x57c8>
   16ce0:	movw	r0, #4668	; 0x123c
   16ce4:	movt	r0, #4
   16ce8:	ldr	r0, [r0]
   16cec:	cmp	r0, #0
   16cf0:	bge	16d84 <__assert_fail@plt+0x577c>
   16cf4:	b	16cf8 <__assert_fail@plt+0x56f0>
   16cf8:	b	16d58 <__assert_fail@plt+0x5750>
   16cfc:	b	16d58 <__assert_fail@plt+0x5750>
   16d00:	movw	r0, #4668	; 0x123c
   16d04:	movt	r0, #4
   16d08:	ldr	r0, [r0]
   16d0c:	cmn	r0, #1
   16d10:	bne	16d58 <__assert_fail@plt+0x5750>
   16d14:	b	16d18 <__assert_fail@plt+0x5710>
   16d18:	movw	r0, #4472	; 0x1178
   16d1c:	movt	r0, #4
   16d20:	ldr	r0, [r0]
   16d24:	add	r0, r0, #0
   16d28:	movw	r1, #0
   16d2c:	cmp	r1, r0
   16d30:	blt	16dac <__assert_fail@plt+0x57a4>
   16d34:	b	16dd0 <__assert_fail@plt+0x57c8>
   16d38:	movw	r0, #4472	; 0x1178
   16d3c:	movt	r0, #4
   16d40:	ldr	r0, [r0]
   16d44:	sub	r0, r0, #1
   16d48:	mvn	r1, #0
   16d4c:	cmp	r1, r0
   16d50:	blt	16dac <__assert_fail@plt+0x57a4>
   16d54:	b	16dd0 <__assert_fail@plt+0x57c8>
   16d58:	movw	r0, #4668	; 0x123c
   16d5c:	movt	r0, #4
   16d60:	ldr	r0, [r0]
   16d64:	movw	r1, #0
   16d68:	sdiv	r0, r1, r0
   16d6c:	movw	r1, #4472	; 0x1178
   16d70:	movt	r1, #4
   16d74:	ldr	r1, [r1]
   16d78:	cmp	r0, r1
   16d7c:	blt	16dac <__assert_fail@plt+0x57a4>
   16d80:	b	16dd0 <__assert_fail@plt+0x57c8>
   16d84:	movw	r0, #4472	; 0x1178
   16d88:	movt	r0, #4
   16d8c:	ldr	r0, [r0]
   16d90:	mvn	r1, #0
   16d94:	udiv	r0, r1, r0
   16d98:	movw	r1, #4668	; 0x123c
   16d9c:	movt	r1, #4
   16da0:	ldr	r1, [r1]
   16da4:	cmp	r0, r1
   16da8:	bcs	16dd0 <__assert_fail@plt+0x57c8>
   16dac:	movw	r0, #4668	; 0x123c
   16db0:	movt	r0, #4
   16db4:	ldr	r0, [r0]
   16db8:	movw	r1, #4472	; 0x1178
   16dbc:	movt	r1, #4
   16dc0:	ldr	r1, [r1]
   16dc4:	mul	r0, r0, r1
   16dc8:	str	r0, [fp, #-4]
   16dcc:	b	18818 <__assert_fail@plt+0x7210>
   16dd0:	movw	r0, #4668	; 0x123c
   16dd4:	movt	r0, #4
   16dd8:	ldr	r0, [r0]
   16ddc:	movw	r1, #4472	; 0x1178
   16de0:	movt	r1, #4
   16de4:	ldr	r1, [r1]
   16de8:	mul	r0, r0, r1
   16dec:	str	r0, [fp, #-4]
   16df0:	b	17430 <__assert_fail@plt+0x5e28>
   16df4:	b	16df8 <__assert_fail@plt+0x57f0>
   16df8:	movw	r0, #4472	; 0x1178
   16dfc:	movt	r0, #4
   16e00:	ldr	r0, [r0]
   16e04:	cmp	r0, #0
   16e08:	bge	16fd4 <__assert_fail@plt+0x59cc>
   16e0c:	movw	r0, #4668	; 0x123c
   16e10:	movt	r0, #4
   16e14:	ldr	r0, [r0]
   16e18:	cmp	r0, #0
   16e1c:	bge	16f28 <__assert_fail@plt+0x5920>
   16e20:	b	16e24 <__assert_fail@plt+0x581c>
   16e24:	movw	r0, #4668	; 0x123c
   16e28:	movt	r0, #4
   16e2c:	ldr	r0, [r0]
   16e30:	movw	r1, #4472	; 0x1178
   16e34:	movt	r1, #4
   16e38:	ldr	r1, [r1]
   16e3c:	asr	r3, r1, #31
   16e40:	mvn	r2, #0
   16e44:	mvn	ip, #-2147483648	; 0x80000000
   16e48:	str	r0, [fp, #-52]	; 0xffffffcc
   16e4c:	mov	r0, r2
   16e50:	str	r1, [fp, #-56]	; 0xffffffc8
   16e54:	mov	r1, ip
   16e58:	ldr	r2, [fp, #-56]	; 0xffffffc8
   16e5c:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   16e60:	ldr	r2, [fp, #-52]	; 0xffffffcc
   16e64:	subs	r0, r2, r0
   16e68:	rscs	r1, r1, r2, asr #31
   16e6c:	blt	170dc <__assert_fail@plt+0x5ad4>
   16e70:	b	17100 <__assert_fail@plt+0x5af8>
   16e74:	b	16e78 <__assert_fail@plt+0x5870>
   16e78:	ldr	r0, [pc, #-1512]	; 16898 <__assert_fail@plt+0x5290>
   16e7c:	movw	r1, #4472	; 0x1178
   16e80:	movt	r1, #4
   16e84:	ldr	r1, [r1]
   16e88:	cmp	r1, r0
   16e8c:	blt	16eac <__assert_fail@plt+0x58a4>
   16e90:	b	16ec4 <__assert_fail@plt+0x58bc>
   16e94:	movw	r0, #4472	; 0x1178
   16e98:	movt	r0, #4
   16e9c:	ldr	r0, [r0]
   16ea0:	movw	r1, #0
   16ea4:	cmp	r1, r0
   16ea8:	bge	16ec4 <__assert_fail@plt+0x58bc>
   16eac:	mov	r0, #0
   16eb0:	mvn	r1, #0
   16eb4:	str	r1, [fp, #-60]	; 0xffffffc4
   16eb8:	str	r0, [fp, #-64]	; 0xffffffc0
   16ebc:	b	16f00 <__assert_fail@plt+0x58f8>
   16ec0:			; <UNDEFINED> instruction: 0xffff8000
   16ec4:	movw	r0, #4472	; 0x1178
   16ec8:	movt	r0, #4
   16ecc:	ldr	r0, [r0]
   16ed0:	rsb	r0, r0, #0
   16ed4:	asr	r3, r0, #31
   16ed8:	mvn	r1, #0
   16edc:	mvn	r2, #-2147483648	; 0x80000000
   16ee0:	str	r0, [fp, #-68]	; 0xffffffbc
   16ee4:	mov	r0, r1
   16ee8:	mov	r1, r2
   16eec:	ldr	r2, [fp, #-68]	; 0xffffffbc
   16ef0:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   16ef4:	str	r0, [fp, #-60]	; 0xffffffc4
   16ef8:	str	r1, [fp, #-64]	; 0xffffffc0
   16efc:	b	16f00 <__assert_fail@plt+0x58f8>
   16f00:	ldr	r0, [fp, #-64]	; 0xffffffc0
   16f04:	ldr	r1, [fp, #-60]	; 0xffffffc4
   16f08:	movw	r2, #4668	; 0x123c
   16f0c:	movt	r2, #4
   16f10:	ldr	r2, [r2]
   16f14:	mvn	r2, r2
   16f18:	subs	r1, r2, r1
   16f1c:	rscs	r0, r0, r2, asr #31
   16f20:	bge	170dc <__assert_fail@plt+0x5ad4>
   16f24:	b	17100 <__assert_fail@plt+0x5af8>
   16f28:	movw	r0, #4472	; 0x1178
   16f2c:	movt	r0, #4
   16f30:	ldr	r0, [r0]
   16f34:	cmn	r0, #1
   16f38:	bne	16f8c <__assert_fail@plt+0x5984>
   16f3c:	b	16f40 <__assert_fail@plt+0x5938>
   16f40:	movw	r0, #4668	; 0x123c
   16f44:	movt	r0, #4
   16f48:	ldr	r0, [r0]
   16f4c:	mov	r1, #-2147483648	; 0x80000000
   16f50:	add	r1, r1, r0, asr #31
   16f54:	rsbs	r0, r0, #0
   16f58:	rscs	r1, r1, #0
   16f5c:	blt	170dc <__assert_fail@plt+0x5ad4>
   16f60:	b	17100 <__assert_fail@plt+0x5af8>
   16f64:	movw	r0, #4668	; 0x123c
   16f68:	movt	r0, #4
   16f6c:	ldr	r0, [r0]
   16f70:	movw	r1, #0
   16f74:	cmp	r1, r0
   16f78:	bge	17100 <__assert_fail@plt+0x5af8>
   16f7c:	mov	r0, #0
   16f80:	cmp	r0, #0
   16f84:	bne	170dc <__assert_fail@plt+0x5ad4>
   16f88:	b	17100 <__assert_fail@plt+0x5af8>
   16f8c:	movw	r0, #4472	; 0x1178
   16f90:	movt	r0, #4
   16f94:	ldr	r0, [r0]
   16f98:	asr	r3, r0, #31
   16f9c:	mov	r1, #0
   16fa0:	mov	r2, #-2147483648	; 0x80000000
   16fa4:	str	r0, [fp, #-72]	; 0xffffffb8
   16fa8:	mov	r0, r1
   16fac:	mov	r1, r2
   16fb0:	ldr	r2, [fp, #-72]	; 0xffffffb8
   16fb4:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   16fb8:	movw	r2, #4668	; 0x123c
   16fbc:	movt	r2, #4
   16fc0:	ldr	r2, [r2]
   16fc4:	subs	r0, r0, r2
   16fc8:	sbcs	r1, r1, r2, asr #31
   16fcc:	blt	170dc <__assert_fail@plt+0x5ad4>
   16fd0:	b	17100 <__assert_fail@plt+0x5af8>
   16fd4:	movw	r0, #4472	; 0x1178
   16fd8:	movt	r0, #4
   16fdc:	ldr	r0, [r0]
   16fe0:	cmp	r0, #0
   16fe4:	bne	16fec <__assert_fail@plt+0x59e4>
   16fe8:	b	17100 <__assert_fail@plt+0x5af8>
   16fec:	movw	r0, #4668	; 0x123c
   16ff0:	movt	r0, #4
   16ff4:	ldr	r0, [r0]
   16ff8:	cmp	r0, #0
   16ffc:	bge	17094 <__assert_fail@plt+0x5a8c>
   17000:	movw	r0, #4668	; 0x123c
   17004:	movt	r0, #4
   17008:	ldr	r0, [r0]
   1700c:	cmn	r0, #1
   17010:	bne	1704c <__assert_fail@plt+0x5a44>
   17014:	b	17018 <__assert_fail@plt+0x5a10>
   17018:	movw	r0, #4472	; 0x1178
   1701c:	movt	r0, #4
   17020:	ldr	r0, [r0]
   17024:	mov	r1, #-2147483648	; 0x80000000
   17028:	add	r1, r1, r0, asr #31
   1702c:	rsbs	r0, r0, #0
   17030:	rscs	r1, r1, #0
   17034:	blt	170dc <__assert_fail@plt+0x5ad4>
   17038:	b	17100 <__assert_fail@plt+0x5af8>
   1703c:	mov	r0, #0
   17040:	cmp	r0, #0
   17044:	bne	170dc <__assert_fail@plt+0x5ad4>
   17048:	b	17100 <__assert_fail@plt+0x5af8>
   1704c:	movw	r0, #4668	; 0x123c
   17050:	movt	r0, #4
   17054:	ldr	r0, [r0]
   17058:	asr	r3, r0, #31
   1705c:	mov	r1, #0
   17060:	mov	r2, #-2147483648	; 0x80000000
   17064:	str	r0, [fp, #-76]	; 0xffffffb4
   17068:	mov	r0, r1
   1706c:	mov	r1, r2
   17070:	ldr	r2, [fp, #-76]	; 0xffffffb4
   17074:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   17078:	movw	r2, #4472	; 0x1178
   1707c:	movt	r2, #4
   17080:	ldr	r2, [r2]
   17084:	subs	r0, r0, r2
   17088:	sbcs	r1, r1, r2, asr #31
   1708c:	blt	170dc <__assert_fail@plt+0x5ad4>
   17090:	b	17100 <__assert_fail@plt+0x5af8>
   17094:	movw	r0, #4472	; 0x1178
   17098:	movt	r0, #4
   1709c:	ldr	r0, [r0]
   170a0:	asr	r3, r0, #31
   170a4:	mvn	r1, #0
   170a8:	mvn	r2, #-2147483648	; 0x80000000
   170ac:	str	r0, [fp, #-80]	; 0xffffffb0
   170b0:	mov	r0, r1
   170b4:	mov	r1, r2
   170b8:	ldr	r2, [fp, #-80]	; 0xffffffb0
   170bc:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   170c0:	movw	r2, #4668	; 0x123c
   170c4:	movt	r2, #4
   170c8:	ldr	r2, [r2]
   170cc:	subs	r0, r0, r2
   170d0:	sbcs	r1, r1, r2, asr #31
   170d4:	bge	17100 <__assert_fail@plt+0x5af8>
   170d8:	b	170dc <__assert_fail@plt+0x5ad4>
   170dc:	movw	r0, #4668	; 0x123c
   170e0:	movt	r0, #4
   170e4:	ldr	r0, [r0]
   170e8:	movw	r1, #4472	; 0x1178
   170ec:	movt	r1, #4
   170f0:	ldr	r1, [r1]
   170f4:	mul	r0, r0, r1
   170f8:	str	r0, [fp, #-4]
   170fc:	b	18818 <__assert_fail@plt+0x7210>
   17100:	movw	r0, #4668	; 0x123c
   17104:	movt	r0, #4
   17108:	ldr	r0, [r0]
   1710c:	movw	r1, #4472	; 0x1178
   17110:	movt	r1, #4
   17114:	ldr	r1, [r1]
   17118:	mul	r0, r0, r1
   1711c:	str	r0, [fp, #-4]
   17120:	b	17430 <__assert_fail@plt+0x5e28>
   17124:	movw	r0, #4472	; 0x1178
   17128:	movt	r0, #4
   1712c:	ldr	r0, [r0]
   17130:	cmp	r0, #0
   17134:	bge	172ec <__assert_fail@plt+0x5ce4>
   17138:	movw	r0, #4668	; 0x123c
   1713c:	movt	r0, #4
   17140:	ldr	r0, [r0]
   17144:	cmp	r0, #0
   17148:	bge	17244 <__assert_fail@plt+0x5c3c>
   1714c:	b	1719c <__assert_fail@plt+0x5b94>
   17150:	movw	r0, #4668	; 0x123c
   17154:	movt	r0, #4
   17158:	ldr	r0, [r0]
   1715c:	movw	r1, #4472	; 0x1178
   17160:	movt	r1, #4
   17164:	ldr	r1, [r1]
   17168:	asr	r3, r1, #31
   1716c:	mvn	r2, #0
   17170:	str	r0, [fp, #-84]	; 0xffffffac
   17174:	mov	r0, r2
   17178:	str	r1, [fp, #-88]	; 0xffffffa8
   1717c:	mov	r1, r2
   17180:	ldr	r2, [fp, #-88]	; 0xffffffa8
   17184:	bl	2ee18 <__assert_fail@plt+0x1d810>
   17188:	ldr	r2, [fp, #-84]	; 0xffffffac
   1718c:	subs	r0, r2, r0
   17190:	rscs	r1, r1, r2, asr #31
   17194:	bcc	173ec <__assert_fail@plt+0x5de4>
   17198:	b	17410 <__assert_fail@plt+0x5e08>
   1719c:	b	171a0 <__assert_fail@plt+0x5b98>
   171a0:	ldr	r0, [pc, #-2320]	; 16898 <__assert_fail@plt+0x5290>
   171a4:	movw	r1, #4472	; 0x1178
   171a8:	movt	r1, #4
   171ac:	ldr	r1, [r1]
   171b0:	cmp	r1, r0
   171b4:	blt	171d4 <__assert_fail@plt+0x5bcc>
   171b8:	b	171e8 <__assert_fail@plt+0x5be0>
   171bc:	movw	r0, #4472	; 0x1178
   171c0:	movt	r0, #4
   171c4:	ldr	r0, [r0]
   171c8:	movw	r1, #0
   171cc:	cmp	r1, r0
   171d0:	bge	171e8 <__assert_fail@plt+0x5be0>
   171d4:	mov	r0, #1
   171d8:	mvn	r1, #0
   171dc:	str	r1, [fp, #-92]	; 0xffffffa4
   171e0:	str	r0, [sp, #96]	; 0x60
   171e4:	b	1721c <__assert_fail@plt+0x5c14>
   171e8:	movw	r0, #4472	; 0x1178
   171ec:	movt	r0, #4
   171f0:	ldr	r0, [r0]
   171f4:	rsb	r0, r0, #0
   171f8:	asr	r3, r0, #31
   171fc:	mvn	r1, #0
   17200:	str	r0, [sp, #92]	; 0x5c
   17204:	mov	r0, r1
   17208:	ldr	r2, [sp, #92]	; 0x5c
   1720c:	bl	2ee18 <__assert_fail@plt+0x1d810>
   17210:	str	r0, [fp, #-92]	; 0xffffffa4
   17214:	str	r1, [sp, #96]	; 0x60
   17218:	b	1721c <__assert_fail@plt+0x5c14>
   1721c:	ldr	r0, [sp, #96]	; 0x60
   17220:	ldr	r1, [fp, #-92]	; 0xffffffa4
   17224:	movw	r2, #4668	; 0x123c
   17228:	movt	r2, #4
   1722c:	ldr	r2, [r2]
   17230:	mvn	r2, r2
   17234:	subs	r1, r2, r1
   17238:	rscs	r0, r0, r2, asr #31
   1723c:	bcs	173ec <__assert_fail@plt+0x5de4>
   17240:	b	17410 <__assert_fail@plt+0x5e08>
   17244:	b	17248 <__assert_fail@plt+0x5c40>
   17248:	b	172c0 <__assert_fail@plt+0x5cb8>
   1724c:	b	172c0 <__assert_fail@plt+0x5cb8>
   17250:	movw	r0, #4472	; 0x1178
   17254:	movt	r0, #4
   17258:	ldr	r0, [r0]
   1725c:	cmn	r0, #1
   17260:	bne	172c0 <__assert_fail@plt+0x5cb8>
   17264:	b	17268 <__assert_fail@plt+0x5c60>
   17268:	movw	r0, #4668	; 0x123c
   1726c:	movt	r0, #4
   17270:	ldr	r0, [r0]
   17274:	add	r0, r0, #0
   17278:	movw	r1, #0
   1727c:	cmp	r1, r0
   17280:	blt	173ec <__assert_fail@plt+0x5de4>
   17284:	b	17410 <__assert_fail@plt+0x5e08>
   17288:	movw	r0, #4668	; 0x123c
   1728c:	movt	r0, #4
   17290:	ldr	r0, [r0]
   17294:	movw	r1, #0
   17298:	cmp	r1, r0
   1729c:	bge	17410 <__assert_fail@plt+0x5e08>
   172a0:	movw	r0, #4668	; 0x123c
   172a4:	movt	r0, #4
   172a8:	ldr	r0, [r0]
   172ac:	sub	r0, r0, #1
   172b0:	mvn	r1, #0
   172b4:	cmp	r1, r0
   172b8:	blt	173ec <__assert_fail@plt+0x5de4>
   172bc:	b	17410 <__assert_fail@plt+0x5e08>
   172c0:	movw	r0, #4472	; 0x1178
   172c4:	movt	r0, #4
   172c8:	ldr	r0, [r0]
   172cc:	movw	r1, #0
   172d0:	sdiv	r0, r1, r0
   172d4:	movw	r1, #4668	; 0x123c
   172d8:	movt	r1, #4
   172dc:	ldr	r1, [r1]
   172e0:	cmp	r0, r1
   172e4:	blt	173ec <__assert_fail@plt+0x5de4>
   172e8:	b	17410 <__assert_fail@plt+0x5e08>
   172ec:	movw	r0, #4472	; 0x1178
   172f0:	movt	r0, #4
   172f4:	ldr	r0, [r0]
   172f8:	cmp	r0, #0
   172fc:	bne	17304 <__assert_fail@plt+0x5cfc>
   17300:	b	17410 <__assert_fail@plt+0x5e08>
   17304:	movw	r0, #4668	; 0x123c
   17308:	movt	r0, #4
   1730c:	ldr	r0, [r0]
   17310:	cmp	r0, #0
   17314:	bge	173ac <__assert_fail@plt+0x5da4>
   17318:	b	1731c <__assert_fail@plt+0x5d14>
   1731c:	b	17380 <__assert_fail@plt+0x5d78>
   17320:	b	17380 <__assert_fail@plt+0x5d78>
   17324:	movw	r0, #4668	; 0x123c
   17328:	movt	r0, #4
   1732c:	ldr	r0, [r0]
   17330:	cmn	r0, #1
   17334:	bne	17380 <__assert_fail@plt+0x5d78>
   17338:	b	1733c <__assert_fail@plt+0x5d34>
   1733c:	movw	r0, #4472	; 0x1178
   17340:	movt	r0, #4
   17344:	ldr	r0, [r0]
   17348:	add	r0, r0, #0
   1734c:	movw	r1, #0
   17350:	cmp	r1, r0
   17354:	blt	173ec <__assert_fail@plt+0x5de4>
   17358:	b	17410 <__assert_fail@plt+0x5e08>
   1735c:	svcvc	0x00ffffff
   17360:	movw	r0, #4472	; 0x1178
   17364:	movt	r0, #4
   17368:	ldr	r0, [r0]
   1736c:	sub	r0, r0, #1
   17370:	mvn	r1, #0
   17374:	cmp	r1, r0
   17378:	blt	173ec <__assert_fail@plt+0x5de4>
   1737c:	b	17410 <__assert_fail@plt+0x5e08>
   17380:	movw	r0, #4668	; 0x123c
   17384:	movt	r0, #4
   17388:	ldr	r0, [r0]
   1738c:	movw	r1, #0
   17390:	sdiv	r0, r1, r0
   17394:	movw	r1, #4472	; 0x1178
   17398:	movt	r1, #4
   1739c:	ldr	r1, [r1]
   173a0:	cmp	r0, r1
   173a4:	blt	173ec <__assert_fail@plt+0x5de4>
   173a8:	b	17410 <__assert_fail@plt+0x5e08>
   173ac:	movw	r0, #4472	; 0x1178
   173b0:	movt	r0, #4
   173b4:	ldr	r0, [r0]
   173b8:	asr	r3, r0, #31
   173bc:	mvn	r1, #0
   173c0:	str	r0, [sp, #88]	; 0x58
   173c4:	mov	r0, r1
   173c8:	ldr	r2, [sp, #88]	; 0x58
   173cc:	bl	2ee18 <__assert_fail@plt+0x1d810>
   173d0:	movw	r2, #4668	; 0x123c
   173d4:	movt	r2, #4
   173d8:	ldr	r2, [r2]
   173dc:	subs	r0, r0, r2
   173e0:	sbcs	r1, r1, r2, asr #31
   173e4:	bcs	17410 <__assert_fail@plt+0x5e08>
   173e8:	b	173ec <__assert_fail@plt+0x5de4>
   173ec:	movw	r0, #4668	; 0x123c
   173f0:	movt	r0, #4
   173f4:	ldr	r0, [r0]
   173f8:	movw	r1, #4472	; 0x1178
   173fc:	movt	r1, #4
   17400:	ldr	r1, [r1]
   17404:	mul	r0, r0, r1
   17408:	str	r0, [fp, #-4]
   1740c:	b	18818 <__assert_fail@plt+0x7210>
   17410:	movw	r0, #4668	; 0x123c
   17414:	movt	r0, #4
   17418:	ldr	r0, [r0]
   1741c:	movw	r1, #4472	; 0x1178
   17420:	movt	r1, #4
   17424:	ldr	r1, [r1]
   17428:	mul	r0, r0, r1
   1742c:	str	r0, [fp, #-4]
   17430:	ldr	r0, [fp, #-4]
   17434:	add	r1, r0, #1
   17438:	mov	r2, #1
   1743c:	cmp	r1, r0
   17440:	movwvc	r2, #0
   17444:	str	r1, [fp, #-8]
   17448:	tst	r2, #1
   1744c:	bne	18818 <__assert_fail@plt+0x7210>
   17450:	movw	r0, #4676	; 0x1244
   17454:	movt	r0, #4
   17458:	ldr	r0, [r0]
   1745c:	add	r1, r0, #1
   17460:	mov	r2, #1
   17464:	cmp	r1, r0
   17468:	movwvc	r2, #0
   1746c:	str	r1, [fp, #-12]
   17470:	tst	r2, #1
   17474:	bne	18818 <__assert_fail@plt+0x7210>
   17478:	b	17854 <__assert_fail@plt+0x624c>
   1747c:	andhi	r0, r0, r0
   17480:	b	17484 <__assert_fail@plt+0x5e7c>
   17484:	ldr	r0, [fp, #-12]
   17488:	cmp	r0, #0
   1748c:	bge	175a0 <__assert_fail@plt+0x5f98>
   17490:	ldr	r0, [fp, #-4]
   17494:	cmp	r0, #0
   17498:	bge	17524 <__assert_fail@plt+0x5f1c>
   1749c:	b	174a0 <__assert_fail@plt+0x5e98>
   174a0:	ldr	r0, [fp, #-4]
   174a4:	ldr	r1, [fp, #-12]
   174a8:	movw	r2, #127	; 0x7f
   174ac:	sdiv	r1, r2, r1
   174b0:	cmp	r0, r1
   174b4:	blt	17640 <__assert_fail@plt+0x6038>
   174b8:	b	17658 <__assert_fail@plt+0x6050>
   174bc:	b	174c0 <__assert_fail@plt+0x5eb8>
   174c0:	ldr	r0, [pc, #-3120]	; 16898 <__assert_fail@plt+0x5290>
   174c4:	ldr	r1, [fp, #-12]
   174c8:	cmp	r1, r0
   174cc:	blt	174e4 <__assert_fail@plt+0x5edc>
   174d0:	b	174f0 <__assert_fail@plt+0x5ee8>
   174d4:	ldr	r0, [fp, #-12]
   174d8:	movw	r1, #0
   174dc:	cmp	r1, r0
   174e0:	bge	174f0 <__assert_fail@plt+0x5ee8>
   174e4:	movw	r0, #0
   174e8:	str	r0, [sp, #84]	; 0x54
   174ec:	b	17508 <__assert_fail@plt+0x5f00>
   174f0:	ldr	r0, [fp, #-12]
   174f4:	movw	r1, #0
   174f8:	sub	r0, r1, r0
   174fc:	movw	r1, #127	; 0x7f
   17500:	sdiv	r0, r1, r0
   17504:	str	r0, [sp, #84]	; 0x54
   17508:	ldr	r0, [sp, #84]	; 0x54
   1750c:	ldr	r1, [fp, #-4]
   17510:	mvn	r2, #0
   17514:	sub	r1, r2, r1
   17518:	cmp	r0, r1
   1751c:	ble	17640 <__assert_fail@plt+0x6038>
   17520:	b	17658 <__assert_fail@plt+0x6050>
   17524:	b	17528 <__assert_fail@plt+0x5f20>
   17528:	b	17584 <__assert_fail@plt+0x5f7c>
   1752c:	b	17584 <__assert_fail@plt+0x5f7c>
   17530:	ldr	r0, [fp, #-12]
   17534:	cmn	r0, #1
   17538:	bne	17584 <__assert_fail@plt+0x5f7c>
   1753c:	b	17540 <__assert_fail@plt+0x5f38>
   17540:	ldr	r0, [fp, #-4]
   17544:	mvn	r1, #127	; 0x7f
   17548:	add	r0, r0, r1
   1754c:	movw	r1, #0
   17550:	cmp	r1, r0
   17554:	blt	17640 <__assert_fail@plt+0x6038>
   17558:	b	17658 <__assert_fail@plt+0x6050>
   1755c:	ldr	r0, [fp, #-4]
   17560:	movw	r1, #0
   17564:	cmp	r1, r0
   17568:	bge	17658 <__assert_fail@plt+0x6050>
   1756c:	ldr	r0, [fp, #-4]
   17570:	sub	r0, r0, #1
   17574:	movw	r1, #127	; 0x7f
   17578:	cmp	r1, r0
   1757c:	blt	17640 <__assert_fail@plt+0x6038>
   17580:	b	17658 <__assert_fail@plt+0x6050>
   17584:	ldr	r0, [fp, #-12]
   17588:	mvn	r1, #127	; 0x7f
   1758c:	sdiv	r0, r1, r0
   17590:	ldr	r1, [fp, #-4]
   17594:	cmp	r0, r1
   17598:	blt	17640 <__assert_fail@plt+0x6038>
   1759c:	b	17658 <__assert_fail@plt+0x6050>
   175a0:	ldr	r0, [fp, #-12]
   175a4:	cmp	r0, #0
   175a8:	bne	175b0 <__assert_fail@plt+0x5fa8>
   175ac:	b	17658 <__assert_fail@plt+0x6050>
   175b0:	ldr	r0, [fp, #-4]
   175b4:	cmp	r0, #0
   175b8:	bge	17628 <__assert_fail@plt+0x6020>
   175bc:	b	175c0 <__assert_fail@plt+0x5fb8>
   175c0:	b	1760c <__assert_fail@plt+0x6004>
   175c4:	b	1760c <__assert_fail@plt+0x6004>
   175c8:	ldr	r0, [fp, #-4]
   175cc:	cmn	r0, #1
   175d0:	bne	1760c <__assert_fail@plt+0x6004>
   175d4:	b	175d8 <__assert_fail@plt+0x5fd0>
   175d8:	ldr	r0, [fp, #-12]
   175dc:	mvn	r1, #127	; 0x7f
   175e0:	add	r0, r0, r1
   175e4:	movw	r1, #0
   175e8:	cmp	r1, r0
   175ec:	blt	17640 <__assert_fail@plt+0x6038>
   175f0:	b	17658 <__assert_fail@plt+0x6050>
   175f4:	ldr	r0, [fp, #-12]
   175f8:	sub	r0, r0, #1
   175fc:	movw	r1, #127	; 0x7f
   17600:	cmp	r1, r0
   17604:	blt	17640 <__assert_fail@plt+0x6038>
   17608:	b	17658 <__assert_fail@plt+0x6050>
   1760c:	ldr	r0, [fp, #-4]
   17610:	mvn	r1, #127	; 0x7f
   17614:	sdiv	r0, r1, r0
   17618:	ldr	r1, [fp, #-12]
   1761c:	cmp	r0, r1
   17620:	blt	17640 <__assert_fail@plt+0x6038>
   17624:	b	17658 <__assert_fail@plt+0x6050>
   17628:	ldr	r0, [fp, #-12]
   1762c:	movw	r1, #127	; 0x7f
   17630:	sdiv	r0, r1, r0
   17634:	ldr	r1, [fp, #-4]
   17638:	cmp	r0, r1
   1763c:	bge	17658 <__assert_fail@plt+0x6050>
   17640:	ldr	r0, [fp, #-4]
   17644:	ldr	r1, [fp, #-12]
   17648:	mul	r0, r0, r1
   1764c:	sxtb	r0, r0
   17650:	str	r0, [fp, #-16]
   17654:	b	18818 <__assert_fail@plt+0x7210>
   17658:	ldr	r0, [fp, #-4]
   1765c:	ldr	r1, [fp, #-12]
   17660:	mul	r0, r0, r1
   17664:	sxtb	r0, r0
   17668:	str	r0, [fp, #-16]
   1766c:	b	1881c <__assert_fail@plt+0x7214>
   17670:	ldr	r0, [fp, #-12]
   17674:	cmp	r0, #0
   17678:	bge	17788 <__assert_fail@plt+0x6180>
   1767c:	ldr	r0, [fp, #-4]
   17680:	cmp	r0, #0
   17684:	bge	17710 <__assert_fail@plt+0x6108>
   17688:	b	1768c <__assert_fail@plt+0x6084>
   1768c:	ldr	r0, [fp, #-4]
   17690:	ldr	r1, [fp, #-12]
   17694:	movw	r2, #255	; 0xff
   17698:	sdiv	r1, r2, r1
   1769c:	cmp	r0, r1
   176a0:	blt	17824 <__assert_fail@plt+0x621c>
   176a4:	b	1783c <__assert_fail@plt+0x6234>
   176a8:	b	176ac <__assert_fail@plt+0x60a4>
   176ac:	ldr	r0, [pc, #-3612]	; 16898 <__assert_fail@plt+0x5290>
   176b0:	ldr	r1, [fp, #-12]
   176b4:	cmp	r1, r0
   176b8:	blt	176d0 <__assert_fail@plt+0x60c8>
   176bc:	b	176dc <__assert_fail@plt+0x60d4>
   176c0:	ldr	r0, [fp, #-12]
   176c4:	movw	r1, #0
   176c8:	cmp	r1, r0
   176cc:	bge	176dc <__assert_fail@plt+0x60d4>
   176d0:	movw	r0, #0
   176d4:	str	r0, [sp, #80]	; 0x50
   176d8:	b	176f4 <__assert_fail@plt+0x60ec>
   176dc:	ldr	r0, [fp, #-12]
   176e0:	movw	r1, #0
   176e4:	sub	r0, r1, r0
   176e8:	movw	r1, #255	; 0xff
   176ec:	sdiv	r0, r1, r0
   176f0:	str	r0, [sp, #80]	; 0x50
   176f4:	ldr	r0, [sp, #80]	; 0x50
   176f8:	ldr	r1, [fp, #-4]
   176fc:	mvn	r2, #0
   17700:	sub	r1, r2, r1
   17704:	cmp	r0, r1
   17708:	ble	17824 <__assert_fail@plt+0x621c>
   1770c:	b	1783c <__assert_fail@plt+0x6234>
   17710:	b	17714 <__assert_fail@plt+0x610c>
   17714:	b	1776c <__assert_fail@plt+0x6164>
   17718:	b	1776c <__assert_fail@plt+0x6164>
   1771c:	ldr	r0, [fp, #-12]
   17720:	cmn	r0, #1
   17724:	bne	1776c <__assert_fail@plt+0x6164>
   17728:	b	1772c <__assert_fail@plt+0x6124>
   1772c:	ldr	r0, [fp, #-4]
   17730:	add	r0, r0, #0
   17734:	movw	r1, #0
   17738:	cmp	r1, r0
   1773c:	blt	17824 <__assert_fail@plt+0x621c>
   17740:	b	1783c <__assert_fail@plt+0x6234>
   17744:	ldr	r0, [fp, #-4]
   17748:	movw	r1, #0
   1774c:	cmp	r1, r0
   17750:	bge	1783c <__assert_fail@plt+0x6234>
   17754:	ldr	r0, [fp, #-4]
   17758:	sub	r0, r0, #1
   1775c:	mvn	r1, #0
   17760:	cmp	r1, r0
   17764:	blt	17824 <__assert_fail@plt+0x621c>
   17768:	b	1783c <__assert_fail@plt+0x6234>
   1776c:	ldr	r0, [fp, #-12]
   17770:	movw	r1, #0
   17774:	sdiv	r0, r1, r0
   17778:	ldr	r1, [fp, #-4]
   1777c:	cmp	r0, r1
   17780:	blt	17824 <__assert_fail@plt+0x621c>
   17784:	b	1783c <__assert_fail@plt+0x6234>
   17788:	ldr	r0, [fp, #-12]
   1778c:	cmp	r0, #0
   17790:	bne	17798 <__assert_fail@plt+0x6190>
   17794:	b	1783c <__assert_fail@plt+0x6234>
   17798:	ldr	r0, [fp, #-4]
   1779c:	cmp	r0, #0
   177a0:	bge	1780c <__assert_fail@plt+0x6204>
   177a4:	b	177a8 <__assert_fail@plt+0x61a0>
   177a8:	b	177f0 <__assert_fail@plt+0x61e8>
   177ac:	b	177f0 <__assert_fail@plt+0x61e8>
   177b0:	ldr	r0, [fp, #-4]
   177b4:	cmn	r0, #1
   177b8:	bne	177f0 <__assert_fail@plt+0x61e8>
   177bc:	b	177c0 <__assert_fail@plt+0x61b8>
   177c0:	ldr	r0, [fp, #-12]
   177c4:	add	r0, r0, #0
   177c8:	movw	r1, #0
   177cc:	cmp	r1, r0
   177d0:	blt	17824 <__assert_fail@plt+0x621c>
   177d4:	b	1783c <__assert_fail@plt+0x6234>
   177d8:	ldr	r0, [fp, #-12]
   177dc:	sub	r0, r0, #1
   177e0:	mvn	r1, #0
   177e4:	cmp	r1, r0
   177e8:	blt	17824 <__assert_fail@plt+0x621c>
   177ec:	b	1783c <__assert_fail@plt+0x6234>
   177f0:	ldr	r0, [fp, #-4]
   177f4:	movw	r1, #0
   177f8:	sdiv	r0, r1, r0
   177fc:	ldr	r1, [fp, #-12]
   17800:	cmp	r0, r1
   17804:	blt	17824 <__assert_fail@plt+0x621c>
   17808:	b	1783c <__assert_fail@plt+0x6234>
   1780c:	ldr	r0, [fp, #-12]
   17810:	movw	r1, #255	; 0xff
   17814:	sdiv	r0, r1, r0
   17818:	ldr	r1, [fp, #-4]
   1781c:	cmp	r0, r1
   17820:	bge	1783c <__assert_fail@plt+0x6234>
   17824:	ldr	r0, [fp, #-4]
   17828:	ldr	r1, [fp, #-12]
   1782c:	mul	r0, r0, r1
   17830:	and	r0, r0, #255	; 0xff
   17834:	str	r0, [fp, #-16]
   17838:	b	18818 <__assert_fail@plt+0x7210>
   1783c:	ldr	r0, [fp, #-4]
   17840:	ldr	r1, [fp, #-12]
   17844:	mul	r0, r0, r1
   17848:	and	r0, r0, #255	; 0xff
   1784c:	str	r0, [fp, #-16]
   17850:	b	1881c <__assert_fail@plt+0x7214>
   17854:	b	17c2c <__assert_fail@plt+0x6624>
   17858:	b	1785c <__assert_fail@plt+0x6254>
   1785c:	ldr	r0, [fp, #-12]
   17860:	cmp	r0, #0
   17864:	bge	17978 <__assert_fail@plt+0x6370>
   17868:	ldr	r0, [fp, #-4]
   1786c:	cmp	r0, #0
   17870:	bge	178fc <__assert_fail@plt+0x62f4>
   17874:	b	17878 <__assert_fail@plt+0x6270>
   17878:	ldr	r0, [fp, #-4]
   1787c:	ldr	r1, [fp, #-12]
   17880:	movw	r2, #32767	; 0x7fff
   17884:	sdiv	r1, r2, r1
   17888:	cmp	r0, r1
   1788c:	blt	17a18 <__assert_fail@plt+0x6410>
   17890:	b	17a30 <__assert_fail@plt+0x6428>
   17894:	b	17898 <__assert_fail@plt+0x6290>
   17898:	ldr	r0, [pc, #3956]	; 18814 <__assert_fail@plt+0x720c>
   1789c:	ldr	r1, [fp, #-12]
   178a0:	cmp	r1, r0
   178a4:	blt	178bc <__assert_fail@plt+0x62b4>
   178a8:	b	178c8 <__assert_fail@plt+0x62c0>
   178ac:	ldr	r0, [fp, #-12]
   178b0:	movw	r1, #0
   178b4:	cmp	r1, r0
   178b8:	bge	178c8 <__assert_fail@plt+0x62c0>
   178bc:	movw	r0, #0
   178c0:	str	r0, [sp, #76]	; 0x4c
   178c4:	b	178e0 <__assert_fail@plt+0x62d8>
   178c8:	ldr	r0, [fp, #-12]
   178cc:	movw	r1, #0
   178d0:	sub	r0, r1, r0
   178d4:	movw	r1, #32767	; 0x7fff
   178d8:	sdiv	r0, r1, r0
   178dc:	str	r0, [sp, #76]	; 0x4c
   178e0:	ldr	r0, [sp, #76]	; 0x4c
   178e4:	ldr	r1, [fp, #-4]
   178e8:	mvn	r2, #0
   178ec:	sub	r1, r2, r1
   178f0:	cmp	r0, r1
   178f4:	ble	17a18 <__assert_fail@plt+0x6410>
   178f8:	b	17a30 <__assert_fail@plt+0x6428>
   178fc:	b	17900 <__assert_fail@plt+0x62f8>
   17900:	b	1795c <__assert_fail@plt+0x6354>
   17904:	b	1795c <__assert_fail@plt+0x6354>
   17908:	ldr	r0, [fp, #-12]
   1790c:	cmn	r0, #1
   17910:	bne	1795c <__assert_fail@plt+0x6354>
   17914:	b	17918 <__assert_fail@plt+0x6310>
   17918:	ldr	r0, [pc, #4040]	; 188e8 <__assert_fail@plt+0x72e0>
   1791c:	ldr	r1, [fp, #-4]
   17920:	add	r0, r1, r0
   17924:	movw	r1, #0
   17928:	cmp	r1, r0
   1792c:	blt	17a18 <__assert_fail@plt+0x6410>
   17930:	b	17a30 <__assert_fail@plt+0x6428>
   17934:	ldr	r0, [fp, #-4]
   17938:	movw	r1, #0
   1793c:	cmp	r1, r0
   17940:	bge	17a30 <__assert_fail@plt+0x6428>
   17944:	ldr	r0, [fp, #-4]
   17948:	sub	r0, r0, #1
   1794c:	movw	r1, #32767	; 0x7fff
   17950:	cmp	r1, r0
   17954:	blt	17a18 <__assert_fail@plt+0x6410>
   17958:	b	17a30 <__assert_fail@plt+0x6428>
   1795c:	ldr	r0, [pc, #3972]	; 188e8 <__assert_fail@plt+0x72e0>
   17960:	ldr	r1, [fp, #-12]
   17964:	sdiv	r0, r0, r1
   17968:	ldr	r1, [fp, #-4]
   1796c:	cmp	r0, r1
   17970:	blt	17a18 <__assert_fail@plt+0x6410>
   17974:	b	17a30 <__assert_fail@plt+0x6428>
   17978:	ldr	r0, [fp, #-12]
   1797c:	cmp	r0, #0
   17980:	bne	17988 <__assert_fail@plt+0x6380>
   17984:	b	17a30 <__assert_fail@plt+0x6428>
   17988:	ldr	r0, [fp, #-4]
   1798c:	cmp	r0, #0
   17990:	bge	17a00 <__assert_fail@plt+0x63f8>
   17994:	b	17998 <__assert_fail@plt+0x6390>
   17998:	b	179e4 <__assert_fail@plt+0x63dc>
   1799c:	b	179e4 <__assert_fail@plt+0x63dc>
   179a0:	ldr	r0, [fp, #-4]
   179a4:	cmn	r0, #1
   179a8:	bne	179e4 <__assert_fail@plt+0x63dc>
   179ac:	b	179b0 <__assert_fail@plt+0x63a8>
   179b0:	ldr	r0, [pc, #3888]	; 188e8 <__assert_fail@plt+0x72e0>
   179b4:	ldr	r1, [fp, #-12]
   179b8:	add	r0, r1, r0
   179bc:	movw	r1, #0
   179c0:	cmp	r1, r0
   179c4:	blt	17a18 <__assert_fail@plt+0x6410>
   179c8:	b	17a30 <__assert_fail@plt+0x6428>
   179cc:	ldr	r0, [fp, #-12]
   179d0:	sub	r0, r0, #1
   179d4:	movw	r1, #32767	; 0x7fff
   179d8:	cmp	r1, r0
   179dc:	blt	17a18 <__assert_fail@plt+0x6410>
   179e0:	b	17a30 <__assert_fail@plt+0x6428>
   179e4:	ldr	r0, [pc, #3836]	; 188e8 <__assert_fail@plt+0x72e0>
   179e8:	ldr	r1, [fp, #-4]
   179ec:	sdiv	r0, r0, r1
   179f0:	ldr	r1, [fp, #-12]
   179f4:	cmp	r0, r1
   179f8:	blt	17a18 <__assert_fail@plt+0x6410>
   179fc:	b	17a30 <__assert_fail@plt+0x6428>
   17a00:	ldr	r0, [fp, #-12]
   17a04:	movw	r1, #32767	; 0x7fff
   17a08:	sdiv	r0, r1, r0
   17a0c:	ldr	r1, [fp, #-4]
   17a10:	cmp	r0, r1
   17a14:	bge	17a30 <__assert_fail@plt+0x6428>
   17a18:	ldr	r0, [fp, #-4]
   17a1c:	ldr	r1, [fp, #-12]
   17a20:	mul	r0, r0, r1
   17a24:	sxth	r0, r0
   17a28:	str	r0, [fp, #-16]
   17a2c:	b	18818 <__assert_fail@plt+0x7210>
   17a30:	ldr	r0, [fp, #-4]
   17a34:	ldr	r1, [fp, #-12]
   17a38:	mul	r0, r0, r1
   17a3c:	sxth	r0, r0
   17a40:	str	r0, [fp, #-16]
   17a44:	b	1881c <__assert_fail@plt+0x7214>
   17a48:	ldr	r0, [fp, #-12]
   17a4c:	cmp	r0, #0
   17a50:	bge	17b60 <__assert_fail@plt+0x6558>
   17a54:	ldr	r0, [fp, #-4]
   17a58:	cmp	r0, #0
   17a5c:	bge	17ae8 <__assert_fail@plt+0x64e0>
   17a60:	b	17a64 <__assert_fail@plt+0x645c>
   17a64:	ldr	r0, [fp, #-4]
   17a68:	ldr	r1, [fp, #-12]
   17a6c:	movw	r2, #65535	; 0xffff
   17a70:	sdiv	r1, r2, r1
   17a74:	cmp	r0, r1
   17a78:	blt	17bfc <__assert_fail@plt+0x65f4>
   17a7c:	b	17c14 <__assert_fail@plt+0x660c>
   17a80:	b	17a84 <__assert_fail@plt+0x647c>
   17a84:	ldr	r0, [pc, #3664]	; 188dc <__assert_fail@plt+0x72d4>
   17a88:	ldr	r1, [fp, #-12]
   17a8c:	cmp	r1, r0
   17a90:	blt	17aa8 <__assert_fail@plt+0x64a0>
   17a94:	b	17ab4 <__assert_fail@plt+0x64ac>
   17a98:	ldr	r0, [fp, #-12]
   17a9c:	movw	r1, #0
   17aa0:	cmp	r1, r0
   17aa4:	bge	17ab4 <__assert_fail@plt+0x64ac>
   17aa8:	movw	r0, #0
   17aac:	str	r0, [sp, #72]	; 0x48
   17ab0:	b	17acc <__assert_fail@plt+0x64c4>
   17ab4:	ldr	r0, [fp, #-12]
   17ab8:	movw	r1, #0
   17abc:	sub	r0, r1, r0
   17ac0:	movw	r1, #65535	; 0xffff
   17ac4:	sdiv	r0, r1, r0
   17ac8:	str	r0, [sp, #72]	; 0x48
   17acc:	ldr	r0, [sp, #72]	; 0x48
   17ad0:	ldr	r1, [fp, #-4]
   17ad4:	mvn	r2, #0
   17ad8:	sub	r1, r2, r1
   17adc:	cmp	r0, r1
   17ae0:	ble	17bfc <__assert_fail@plt+0x65f4>
   17ae4:	b	17c14 <__assert_fail@plt+0x660c>
   17ae8:	b	17aec <__assert_fail@plt+0x64e4>
   17aec:	b	17b44 <__assert_fail@plt+0x653c>
   17af0:	b	17b44 <__assert_fail@plt+0x653c>
   17af4:	ldr	r0, [fp, #-12]
   17af8:	cmn	r0, #1
   17afc:	bne	17b44 <__assert_fail@plt+0x653c>
   17b00:	b	17b04 <__assert_fail@plt+0x64fc>
   17b04:	ldr	r0, [fp, #-4]
   17b08:	add	r0, r0, #0
   17b0c:	movw	r1, #0
   17b10:	cmp	r1, r0
   17b14:	blt	17bfc <__assert_fail@plt+0x65f4>
   17b18:	b	17c14 <__assert_fail@plt+0x660c>
   17b1c:	ldr	r0, [fp, #-4]
   17b20:	movw	r1, #0
   17b24:	cmp	r1, r0
   17b28:	bge	17c14 <__assert_fail@plt+0x660c>
   17b2c:	ldr	r0, [fp, #-4]
   17b30:	sub	r0, r0, #1
   17b34:	mvn	r1, #0
   17b38:	cmp	r1, r0
   17b3c:	blt	17bfc <__assert_fail@plt+0x65f4>
   17b40:	b	17c14 <__assert_fail@plt+0x660c>
   17b44:	ldr	r0, [fp, #-12]
   17b48:	movw	r1, #0
   17b4c:	sdiv	r0, r1, r0
   17b50:	ldr	r1, [fp, #-4]
   17b54:	cmp	r0, r1
   17b58:	blt	17bfc <__assert_fail@plt+0x65f4>
   17b5c:	b	17c14 <__assert_fail@plt+0x660c>
   17b60:	ldr	r0, [fp, #-12]
   17b64:	cmp	r0, #0
   17b68:	bne	17b70 <__assert_fail@plt+0x6568>
   17b6c:	b	17c14 <__assert_fail@plt+0x660c>
   17b70:	ldr	r0, [fp, #-4]
   17b74:	cmp	r0, #0
   17b78:	bge	17be4 <__assert_fail@plt+0x65dc>
   17b7c:	b	17b80 <__assert_fail@plt+0x6578>
   17b80:	b	17bc8 <__assert_fail@plt+0x65c0>
   17b84:	b	17bc8 <__assert_fail@plt+0x65c0>
   17b88:	ldr	r0, [fp, #-4]
   17b8c:	cmn	r0, #1
   17b90:	bne	17bc8 <__assert_fail@plt+0x65c0>
   17b94:	b	17b98 <__assert_fail@plt+0x6590>
   17b98:	ldr	r0, [fp, #-12]
   17b9c:	add	r0, r0, #0
   17ba0:	movw	r1, #0
   17ba4:	cmp	r1, r0
   17ba8:	blt	17bfc <__assert_fail@plt+0x65f4>
   17bac:	b	17c14 <__assert_fail@plt+0x660c>
   17bb0:	ldr	r0, [fp, #-12]
   17bb4:	sub	r0, r0, #1
   17bb8:	mvn	r1, #0
   17bbc:	cmp	r1, r0
   17bc0:	blt	17bfc <__assert_fail@plt+0x65f4>
   17bc4:	b	17c14 <__assert_fail@plt+0x660c>
   17bc8:	ldr	r0, [fp, #-4]
   17bcc:	movw	r1, #0
   17bd0:	sdiv	r0, r1, r0
   17bd4:	ldr	r1, [fp, #-12]
   17bd8:	cmp	r0, r1
   17bdc:	blt	17bfc <__assert_fail@plt+0x65f4>
   17be0:	b	17c14 <__assert_fail@plt+0x660c>
   17be4:	ldr	r0, [fp, #-12]
   17be8:	movw	r1, #65535	; 0xffff
   17bec:	sdiv	r0, r1, r0
   17bf0:	ldr	r1, [fp, #-4]
   17bf4:	cmp	r0, r1
   17bf8:	bge	17c14 <__assert_fail@plt+0x660c>
   17bfc:	ldr	r0, [fp, #-4]
   17c00:	ldr	r1, [fp, #-12]
   17c04:	mul	r0, r0, r1
   17c08:	uxth	r0, r0
   17c0c:	str	r0, [fp, #-16]
   17c10:	b	18818 <__assert_fail@plt+0x7210>
   17c14:	ldr	r0, [fp, #-4]
   17c18:	ldr	r1, [fp, #-12]
   17c1c:	mul	r0, r0, r1
   17c20:	uxth	r0, r0
   17c24:	str	r0, [fp, #-16]
   17c28:	b	1881c <__assert_fail@plt+0x7214>
   17c2c:	b	17c30 <__assert_fail@plt+0x6628>
   17c30:	b	17c34 <__assert_fail@plt+0x662c>
   17c34:	ldr	r0, [fp, #-12]
   17c38:	cmp	r0, #0
   17c3c:	bge	17d40 <__assert_fail@plt+0x6738>
   17c40:	ldr	r0, [fp, #-4]
   17c44:	cmp	r0, #0
   17c48:	bge	17cd4 <__assert_fail@plt+0x66cc>
   17c4c:	b	17c50 <__assert_fail@plt+0x6648>
   17c50:	ldr	r0, [pc, #3208]	; 188e0 <__assert_fail@plt+0x72d8>
   17c54:	ldr	r1, [fp, #-4]
   17c58:	ldr	r2, [fp, #-12]
   17c5c:	sdiv	r0, r0, r2
   17c60:	cmp	r1, r0
   17c64:	blt	17dd0 <__assert_fail@plt+0x67c8>
   17c68:	b	17de4 <__assert_fail@plt+0x67dc>
   17c6c:	b	17c70 <__assert_fail@plt+0x6668>
   17c70:	ldr	r0, [pc, #3172]	; 188dc <__assert_fail@plt+0x72d4>
   17c74:	ldr	r1, [fp, #-12]
   17c78:	cmp	r1, r0
   17c7c:	blt	17c94 <__assert_fail@plt+0x668c>
   17c80:	b	17ca0 <__assert_fail@plt+0x6698>
   17c84:	ldr	r0, [fp, #-12]
   17c88:	movw	r1, #0
   17c8c:	cmp	r1, r0
   17c90:	bge	17ca0 <__assert_fail@plt+0x6698>
   17c94:	movw	r0, #0
   17c98:	str	r0, [sp, #68]	; 0x44
   17c9c:	b	17cb8 <__assert_fail@plt+0x66b0>
   17ca0:	ldr	r0, [pc, #3128]	; 188e0 <__assert_fail@plt+0x72d8>
   17ca4:	ldr	r1, [fp, #-12]
   17ca8:	movw	r2, #0
   17cac:	sub	r1, r2, r1
   17cb0:	sdiv	r0, r0, r1
   17cb4:	str	r0, [sp, #68]	; 0x44
   17cb8:	ldr	r0, [sp, #68]	; 0x44
   17cbc:	ldr	r1, [fp, #-4]
   17cc0:	mvn	r2, #0
   17cc4:	sub	r1, r2, r1
   17cc8:	cmp	r0, r1
   17ccc:	ble	17dd0 <__assert_fail@plt+0x67c8>
   17cd0:	b	17de4 <__assert_fail@plt+0x67dc>
   17cd4:	ldr	r0, [fp, #-12]
   17cd8:	cmn	r0, #1
   17cdc:	bne	17d24 <__assert_fail@plt+0x671c>
   17ce0:	b	17ce4 <__assert_fail@plt+0x66dc>
   17ce4:	ldr	r0, [fp, #-4]
   17ce8:	add	r0, r0, #-2147483648	; 0x80000000
   17cec:	movw	r1, #0
   17cf0:	cmp	r1, r0
   17cf4:	blt	17dd0 <__assert_fail@plt+0x67c8>
   17cf8:	b	17de4 <__assert_fail@plt+0x67dc>
   17cfc:	ldr	r0, [fp, #-4]
   17d00:	movw	r1, #0
   17d04:	cmp	r1, r0
   17d08:	bge	17de4 <__assert_fail@plt+0x67dc>
   17d0c:	ldr	r0, [pc, #3020]	; 188e0 <__assert_fail@plt+0x72d8>
   17d10:	ldr	r1, [fp, #-4]
   17d14:	sub	r1, r1, #1
   17d18:	cmp	r0, r1
   17d1c:	blt	17dd0 <__assert_fail@plt+0x67c8>
   17d20:	b	17de4 <__assert_fail@plt+0x67dc>
   17d24:	ldr	r0, [pc, #3000]	; 188e4 <__assert_fail@plt+0x72dc>
   17d28:	ldr	r1, [fp, #-12]
   17d2c:	sdiv	r0, r0, r1
   17d30:	ldr	r1, [fp, #-4]
   17d34:	cmp	r0, r1
   17d38:	blt	17dd0 <__assert_fail@plt+0x67c8>
   17d3c:	b	17de4 <__assert_fail@plt+0x67dc>
   17d40:	ldr	r0, [fp, #-12]
   17d44:	cmp	r0, #0
   17d48:	bne	17d50 <__assert_fail@plt+0x6748>
   17d4c:	b	17de4 <__assert_fail@plt+0x67dc>
   17d50:	ldr	r0, [fp, #-4]
   17d54:	cmp	r0, #0
   17d58:	bge	17db8 <__assert_fail@plt+0x67b0>
   17d5c:	ldr	r0, [fp, #-4]
   17d60:	cmn	r0, #1
   17d64:	bne	17d9c <__assert_fail@plt+0x6794>
   17d68:	b	17d6c <__assert_fail@plt+0x6764>
   17d6c:	ldr	r0, [fp, #-12]
   17d70:	add	r0, r0, #-2147483648	; 0x80000000
   17d74:	movw	r1, #0
   17d78:	cmp	r1, r0
   17d7c:	blt	17dd0 <__assert_fail@plt+0x67c8>
   17d80:	b	17de4 <__assert_fail@plt+0x67dc>
   17d84:	ldr	r0, [pc, #2900]	; 188e0 <__assert_fail@plt+0x72d8>
   17d88:	ldr	r1, [fp, #-12]
   17d8c:	sub	r1, r1, #1
   17d90:	cmp	r0, r1
   17d94:	blt	17dd0 <__assert_fail@plt+0x67c8>
   17d98:	b	17de4 <__assert_fail@plt+0x67dc>
   17d9c:	ldr	r0, [pc, #2880]	; 188e4 <__assert_fail@plt+0x72dc>
   17da0:	ldr	r1, [fp, #-4]
   17da4:	sdiv	r0, r0, r1
   17da8:	ldr	r1, [fp, #-12]
   17dac:	cmp	r0, r1
   17db0:	blt	17dd0 <__assert_fail@plt+0x67c8>
   17db4:	b	17de4 <__assert_fail@plt+0x67dc>
   17db8:	ldr	r0, [pc, #2848]	; 188e0 <__assert_fail@plt+0x72d8>
   17dbc:	ldr	r1, [fp, #-12]
   17dc0:	sdiv	r0, r0, r1
   17dc4:	ldr	r1, [fp, #-4]
   17dc8:	cmp	r0, r1
   17dcc:	bge	17de4 <__assert_fail@plt+0x67dc>
   17dd0:	ldr	r0, [fp, #-4]
   17dd4:	ldr	r1, [fp, #-12]
   17dd8:	mul	r0, r0, r1
   17ddc:	str	r0, [fp, #-16]
   17de0:	b	18818 <__assert_fail@plt+0x7210>
   17de4:	ldr	r0, [fp, #-4]
   17de8:	ldr	r1, [fp, #-12]
   17dec:	mul	r0, r0, r1
   17df0:	str	r0, [fp, #-16]
   17df4:	b	1881c <__assert_fail@plt+0x7214>
   17df8:	ldr	r0, [fp, #-12]
   17dfc:	cmp	r0, #0
   17e00:	bge	17f10 <__assert_fail@plt+0x6908>
   17e04:	ldr	r0, [fp, #-4]
   17e08:	cmp	r0, #0
   17e0c:	bge	17e98 <__assert_fail@plt+0x6890>
   17e10:	b	17e30 <__assert_fail@plt+0x6828>
   17e14:	ldr	r0, [fp, #-4]
   17e18:	ldr	r1, [fp, #-12]
   17e1c:	mvn	r2, #0
   17e20:	udiv	r1, r2, r1
   17e24:	cmp	r0, r1
   17e28:	bcc	17fac <__assert_fail@plt+0x69a4>
   17e2c:	b	17fc0 <__assert_fail@plt+0x69b8>
   17e30:	b	17e34 <__assert_fail@plt+0x682c>
   17e34:	ldr	r0, [pc, #2720]	; 188dc <__assert_fail@plt+0x72d4>
   17e38:	ldr	r1, [fp, #-12]
   17e3c:	cmp	r1, r0
   17e40:	blt	17e58 <__assert_fail@plt+0x6850>
   17e44:	b	17e64 <__assert_fail@plt+0x685c>
   17e48:	ldr	r0, [fp, #-12]
   17e4c:	movw	r1, #0
   17e50:	cmp	r1, r0
   17e54:	bge	17e64 <__assert_fail@plt+0x685c>
   17e58:	movw	r0, #1
   17e5c:	str	r0, [sp, #64]	; 0x40
   17e60:	b	17e7c <__assert_fail@plt+0x6874>
   17e64:	ldr	r0, [fp, #-12]
   17e68:	movw	r1, #0
   17e6c:	sub	r0, r1, r0
   17e70:	mvn	r1, #0
   17e74:	udiv	r0, r1, r0
   17e78:	str	r0, [sp, #64]	; 0x40
   17e7c:	ldr	r0, [sp, #64]	; 0x40
   17e80:	ldr	r1, [fp, #-4]
   17e84:	mvn	r2, #0
   17e88:	sub	r1, r2, r1
   17e8c:	cmp	r0, r1
   17e90:	bls	17fac <__assert_fail@plt+0x69a4>
   17e94:	b	17fc0 <__assert_fail@plt+0x69b8>
   17e98:	b	17e9c <__assert_fail@plt+0x6894>
   17e9c:	b	17ef4 <__assert_fail@plt+0x68ec>
   17ea0:	b	17ef4 <__assert_fail@plt+0x68ec>
   17ea4:	ldr	r0, [fp, #-12]
   17ea8:	cmn	r0, #1
   17eac:	bne	17ef4 <__assert_fail@plt+0x68ec>
   17eb0:	b	17eb4 <__assert_fail@plt+0x68ac>
   17eb4:	ldr	r0, [fp, #-4]
   17eb8:	add	r0, r0, #0
   17ebc:	movw	r1, #0
   17ec0:	cmp	r1, r0
   17ec4:	blt	17fac <__assert_fail@plt+0x69a4>
   17ec8:	b	17fc0 <__assert_fail@plt+0x69b8>
   17ecc:	ldr	r0, [fp, #-4]
   17ed0:	movw	r1, #0
   17ed4:	cmp	r1, r0
   17ed8:	bge	17fc0 <__assert_fail@plt+0x69b8>
   17edc:	ldr	r0, [fp, #-4]
   17ee0:	sub	r0, r0, #1
   17ee4:	mvn	r1, #0
   17ee8:	cmp	r1, r0
   17eec:	blt	17fac <__assert_fail@plt+0x69a4>
   17ef0:	b	17fc0 <__assert_fail@plt+0x69b8>
   17ef4:	ldr	r0, [fp, #-12]
   17ef8:	movw	r1, #0
   17efc:	sdiv	r0, r1, r0
   17f00:	ldr	r1, [fp, #-4]
   17f04:	cmp	r0, r1
   17f08:	blt	17fac <__assert_fail@plt+0x69a4>
   17f0c:	b	17fc0 <__assert_fail@plt+0x69b8>
   17f10:	ldr	r0, [fp, #-12]
   17f14:	cmp	r0, #0
   17f18:	bne	17f20 <__assert_fail@plt+0x6918>
   17f1c:	b	17fc0 <__assert_fail@plt+0x69b8>
   17f20:	ldr	r0, [fp, #-4]
   17f24:	cmp	r0, #0
   17f28:	bge	17f94 <__assert_fail@plt+0x698c>
   17f2c:	b	17f30 <__assert_fail@plt+0x6928>
   17f30:	b	17f78 <__assert_fail@plt+0x6970>
   17f34:	b	17f78 <__assert_fail@plt+0x6970>
   17f38:	ldr	r0, [fp, #-4]
   17f3c:	cmn	r0, #1
   17f40:	bne	17f78 <__assert_fail@plt+0x6970>
   17f44:	b	17f48 <__assert_fail@plt+0x6940>
   17f48:	ldr	r0, [fp, #-12]
   17f4c:	add	r0, r0, #0
   17f50:	movw	r1, #0
   17f54:	cmp	r1, r0
   17f58:	blt	17fac <__assert_fail@plt+0x69a4>
   17f5c:	b	17fc0 <__assert_fail@plt+0x69b8>
   17f60:	ldr	r0, [fp, #-12]
   17f64:	sub	r0, r0, #1
   17f68:	mvn	r1, #0
   17f6c:	cmp	r1, r0
   17f70:	blt	17fac <__assert_fail@plt+0x69a4>
   17f74:	b	17fc0 <__assert_fail@plt+0x69b8>
   17f78:	ldr	r0, [fp, #-4]
   17f7c:	movw	r1, #0
   17f80:	sdiv	r0, r1, r0
   17f84:	ldr	r1, [fp, #-12]
   17f88:	cmp	r0, r1
   17f8c:	blt	17fac <__assert_fail@plt+0x69a4>
   17f90:	b	17fc0 <__assert_fail@plt+0x69b8>
   17f94:	ldr	r0, [fp, #-12]
   17f98:	mvn	r1, #0
   17f9c:	udiv	r0, r1, r0
   17fa0:	ldr	r1, [fp, #-4]
   17fa4:	cmp	r0, r1
   17fa8:	bcs	17fc0 <__assert_fail@plt+0x69b8>
   17fac:	ldr	r0, [fp, #-4]
   17fb0:	ldr	r1, [fp, #-12]
   17fb4:	mul	r0, r0, r1
   17fb8:	str	r0, [fp, #-16]
   17fbc:	b	18818 <__assert_fail@plt+0x7210>
   17fc0:	ldr	r0, [fp, #-4]
   17fc4:	ldr	r1, [fp, #-12]
   17fc8:	mul	r0, r0, r1
   17fcc:	str	r0, [fp, #-16]
   17fd0:	b	1881c <__assert_fail@plt+0x7214>
   17fd4:	b	17fd8 <__assert_fail@plt+0x69d0>
   17fd8:	b	17fdc <__assert_fail@plt+0x69d4>
   17fdc:	ldr	r0, [fp, #-12]
   17fe0:	cmp	r0, #0
   17fe4:	bge	180e8 <__assert_fail@plt+0x6ae0>
   17fe8:	ldr	r0, [fp, #-4]
   17fec:	cmp	r0, #0
   17ff0:	bge	1807c <__assert_fail@plt+0x6a74>
   17ff4:	b	17ff8 <__assert_fail@plt+0x69f0>
   17ff8:	ldr	r0, [pc, #2272]	; 188e0 <__assert_fail@plt+0x72d8>
   17ffc:	ldr	r1, [fp, #-4]
   18000:	ldr	r2, [fp, #-12]
   18004:	sdiv	r0, r0, r2
   18008:	cmp	r1, r0
   1800c:	blt	18178 <__assert_fail@plt+0x6b70>
   18010:	b	1818c <__assert_fail@plt+0x6b84>
   18014:	b	18018 <__assert_fail@plt+0x6a10>
   18018:	ldr	r0, [pc, #2236]	; 188dc <__assert_fail@plt+0x72d4>
   1801c:	ldr	r1, [fp, #-12]
   18020:	cmp	r1, r0
   18024:	blt	1803c <__assert_fail@plt+0x6a34>
   18028:	b	18048 <__assert_fail@plt+0x6a40>
   1802c:	ldr	r0, [fp, #-12]
   18030:	movw	r1, #0
   18034:	cmp	r1, r0
   18038:	bge	18048 <__assert_fail@plt+0x6a40>
   1803c:	movw	r0, #0
   18040:	str	r0, [sp, #60]	; 0x3c
   18044:	b	18060 <__assert_fail@plt+0x6a58>
   18048:	ldr	r0, [pc, #2192]	; 188e0 <__assert_fail@plt+0x72d8>
   1804c:	ldr	r1, [fp, #-12]
   18050:	movw	r2, #0
   18054:	sub	r1, r2, r1
   18058:	sdiv	r0, r0, r1
   1805c:	str	r0, [sp, #60]	; 0x3c
   18060:	ldr	r0, [sp, #60]	; 0x3c
   18064:	ldr	r1, [fp, #-4]
   18068:	mvn	r2, #0
   1806c:	sub	r1, r2, r1
   18070:	cmp	r0, r1
   18074:	ble	18178 <__assert_fail@plt+0x6b70>
   18078:	b	1818c <__assert_fail@plt+0x6b84>
   1807c:	ldr	r0, [fp, #-12]
   18080:	cmn	r0, #1
   18084:	bne	180cc <__assert_fail@plt+0x6ac4>
   18088:	b	1808c <__assert_fail@plt+0x6a84>
   1808c:	ldr	r0, [fp, #-4]
   18090:	add	r0, r0, #-2147483648	; 0x80000000
   18094:	movw	r1, #0
   18098:	cmp	r1, r0
   1809c:	blt	18178 <__assert_fail@plt+0x6b70>
   180a0:	b	1818c <__assert_fail@plt+0x6b84>
   180a4:	ldr	r0, [fp, #-4]
   180a8:	movw	r1, #0
   180ac:	cmp	r1, r0
   180b0:	bge	1818c <__assert_fail@plt+0x6b84>
   180b4:	ldr	r0, [pc, #2084]	; 188e0 <__assert_fail@plt+0x72d8>
   180b8:	ldr	r1, [fp, #-4]
   180bc:	sub	r1, r1, #1
   180c0:	cmp	r0, r1
   180c4:	blt	18178 <__assert_fail@plt+0x6b70>
   180c8:	b	1818c <__assert_fail@plt+0x6b84>
   180cc:	ldr	r0, [pc, #2064]	; 188e4 <__assert_fail@plt+0x72dc>
   180d0:	ldr	r1, [fp, #-12]
   180d4:	sdiv	r0, r0, r1
   180d8:	ldr	r1, [fp, #-4]
   180dc:	cmp	r0, r1
   180e0:	blt	18178 <__assert_fail@plt+0x6b70>
   180e4:	b	1818c <__assert_fail@plt+0x6b84>
   180e8:	ldr	r0, [fp, #-12]
   180ec:	cmp	r0, #0
   180f0:	bne	180f8 <__assert_fail@plt+0x6af0>
   180f4:	b	1818c <__assert_fail@plt+0x6b84>
   180f8:	ldr	r0, [fp, #-4]
   180fc:	cmp	r0, #0
   18100:	bge	18160 <__assert_fail@plt+0x6b58>
   18104:	ldr	r0, [fp, #-4]
   18108:	cmn	r0, #1
   1810c:	bne	18144 <__assert_fail@plt+0x6b3c>
   18110:	b	18114 <__assert_fail@plt+0x6b0c>
   18114:	ldr	r0, [fp, #-12]
   18118:	add	r0, r0, #-2147483648	; 0x80000000
   1811c:	movw	r1, #0
   18120:	cmp	r1, r0
   18124:	blt	18178 <__assert_fail@plt+0x6b70>
   18128:	b	1818c <__assert_fail@plt+0x6b84>
   1812c:	ldr	r0, [pc, #1964]	; 188e0 <__assert_fail@plt+0x72d8>
   18130:	ldr	r1, [fp, #-12]
   18134:	sub	r1, r1, #1
   18138:	cmp	r0, r1
   1813c:	blt	18178 <__assert_fail@plt+0x6b70>
   18140:	b	1818c <__assert_fail@plt+0x6b84>
   18144:	ldr	r0, [pc, #1944]	; 188e4 <__assert_fail@plt+0x72dc>
   18148:	ldr	r1, [fp, #-4]
   1814c:	sdiv	r0, r0, r1
   18150:	ldr	r1, [fp, #-12]
   18154:	cmp	r0, r1
   18158:	blt	18178 <__assert_fail@plt+0x6b70>
   1815c:	b	1818c <__assert_fail@plt+0x6b84>
   18160:	ldr	r0, [pc, #1912]	; 188e0 <__assert_fail@plt+0x72d8>
   18164:	ldr	r1, [fp, #-12]
   18168:	sdiv	r0, r0, r1
   1816c:	ldr	r1, [fp, #-4]
   18170:	cmp	r0, r1
   18174:	bge	1818c <__assert_fail@plt+0x6b84>
   18178:	ldr	r0, [fp, #-4]
   1817c:	ldr	r1, [fp, #-12]
   18180:	mul	r0, r0, r1
   18184:	str	r0, [fp, #-16]
   18188:	b	18818 <__assert_fail@plt+0x7210>
   1818c:	ldr	r0, [fp, #-4]
   18190:	ldr	r1, [fp, #-12]
   18194:	mul	r0, r0, r1
   18198:	str	r0, [fp, #-16]
   1819c:	b	1881c <__assert_fail@plt+0x7214>
   181a0:	ldr	r0, [fp, #-12]
   181a4:	cmp	r0, #0
   181a8:	bge	182b8 <__assert_fail@plt+0x6cb0>
   181ac:	ldr	r0, [fp, #-4]
   181b0:	cmp	r0, #0
   181b4:	bge	18240 <__assert_fail@plt+0x6c38>
   181b8:	b	181d8 <__assert_fail@plt+0x6bd0>
   181bc:	ldr	r0, [fp, #-4]
   181c0:	ldr	r1, [fp, #-12]
   181c4:	mvn	r2, #0
   181c8:	udiv	r1, r2, r1
   181cc:	cmp	r0, r1
   181d0:	bcc	18354 <__assert_fail@plt+0x6d4c>
   181d4:	b	18368 <__assert_fail@plt+0x6d60>
   181d8:	b	181dc <__assert_fail@plt+0x6bd4>
   181dc:	ldr	r0, [pc, #1784]	; 188dc <__assert_fail@plt+0x72d4>
   181e0:	ldr	r1, [fp, #-12]
   181e4:	cmp	r1, r0
   181e8:	blt	18200 <__assert_fail@plt+0x6bf8>
   181ec:	b	1820c <__assert_fail@plt+0x6c04>
   181f0:	ldr	r0, [fp, #-12]
   181f4:	movw	r1, #0
   181f8:	cmp	r1, r0
   181fc:	bge	1820c <__assert_fail@plt+0x6c04>
   18200:	movw	r0, #1
   18204:	str	r0, [sp, #56]	; 0x38
   18208:	b	18224 <__assert_fail@plt+0x6c1c>
   1820c:	ldr	r0, [fp, #-12]
   18210:	movw	r1, #0
   18214:	sub	r0, r1, r0
   18218:	mvn	r1, #0
   1821c:	udiv	r0, r1, r0
   18220:	str	r0, [sp, #56]	; 0x38
   18224:	ldr	r0, [sp, #56]	; 0x38
   18228:	ldr	r1, [fp, #-4]
   1822c:	mvn	r2, #0
   18230:	sub	r1, r2, r1
   18234:	cmp	r0, r1
   18238:	bls	18354 <__assert_fail@plt+0x6d4c>
   1823c:	b	18368 <__assert_fail@plt+0x6d60>
   18240:	b	18244 <__assert_fail@plt+0x6c3c>
   18244:	b	1829c <__assert_fail@plt+0x6c94>
   18248:	b	1829c <__assert_fail@plt+0x6c94>
   1824c:	ldr	r0, [fp, #-12]
   18250:	cmn	r0, #1
   18254:	bne	1829c <__assert_fail@plt+0x6c94>
   18258:	b	1825c <__assert_fail@plt+0x6c54>
   1825c:	ldr	r0, [fp, #-4]
   18260:	add	r0, r0, #0
   18264:	movw	r1, #0
   18268:	cmp	r1, r0
   1826c:	blt	18354 <__assert_fail@plt+0x6d4c>
   18270:	b	18368 <__assert_fail@plt+0x6d60>
   18274:	ldr	r0, [fp, #-4]
   18278:	movw	r1, #0
   1827c:	cmp	r1, r0
   18280:	bge	18368 <__assert_fail@plt+0x6d60>
   18284:	ldr	r0, [fp, #-4]
   18288:	sub	r0, r0, #1
   1828c:	mvn	r1, #0
   18290:	cmp	r1, r0
   18294:	blt	18354 <__assert_fail@plt+0x6d4c>
   18298:	b	18368 <__assert_fail@plt+0x6d60>
   1829c:	ldr	r0, [fp, #-12]
   182a0:	movw	r1, #0
   182a4:	sdiv	r0, r1, r0
   182a8:	ldr	r1, [fp, #-4]
   182ac:	cmp	r0, r1
   182b0:	blt	18354 <__assert_fail@plt+0x6d4c>
   182b4:	b	18368 <__assert_fail@plt+0x6d60>
   182b8:	ldr	r0, [fp, #-12]
   182bc:	cmp	r0, #0
   182c0:	bne	182c8 <__assert_fail@plt+0x6cc0>
   182c4:	b	18368 <__assert_fail@plt+0x6d60>
   182c8:	ldr	r0, [fp, #-4]
   182cc:	cmp	r0, #0
   182d0:	bge	1833c <__assert_fail@plt+0x6d34>
   182d4:	b	182d8 <__assert_fail@plt+0x6cd0>
   182d8:	b	18320 <__assert_fail@plt+0x6d18>
   182dc:	b	18320 <__assert_fail@plt+0x6d18>
   182e0:	ldr	r0, [fp, #-4]
   182e4:	cmn	r0, #1
   182e8:	bne	18320 <__assert_fail@plt+0x6d18>
   182ec:	b	182f0 <__assert_fail@plt+0x6ce8>
   182f0:	ldr	r0, [fp, #-12]
   182f4:	add	r0, r0, #0
   182f8:	movw	r1, #0
   182fc:	cmp	r1, r0
   18300:	blt	18354 <__assert_fail@plt+0x6d4c>
   18304:	b	18368 <__assert_fail@plt+0x6d60>
   18308:	ldr	r0, [fp, #-12]
   1830c:	sub	r0, r0, #1
   18310:	mvn	r1, #0
   18314:	cmp	r1, r0
   18318:	blt	18354 <__assert_fail@plt+0x6d4c>
   1831c:	b	18368 <__assert_fail@plt+0x6d60>
   18320:	ldr	r0, [fp, #-4]
   18324:	movw	r1, #0
   18328:	sdiv	r0, r1, r0
   1832c:	ldr	r1, [fp, #-12]
   18330:	cmp	r0, r1
   18334:	blt	18354 <__assert_fail@plt+0x6d4c>
   18338:	b	18368 <__assert_fail@plt+0x6d60>
   1833c:	ldr	r0, [fp, #-12]
   18340:	mvn	r1, #0
   18344:	udiv	r0, r1, r0
   18348:	ldr	r1, [fp, #-4]
   1834c:	cmp	r0, r1
   18350:	bcs	18368 <__assert_fail@plt+0x6d60>
   18354:	ldr	r0, [fp, #-4]
   18358:	ldr	r1, [fp, #-12]
   1835c:	mul	r0, r0, r1
   18360:	str	r0, [fp, #-16]
   18364:	b	18818 <__assert_fail@plt+0x7210>
   18368:	ldr	r0, [fp, #-4]
   1836c:	ldr	r1, [fp, #-12]
   18370:	mul	r0, r0, r1
   18374:	str	r0, [fp, #-16]
   18378:	b	1881c <__assert_fail@plt+0x7214>
   1837c:	b	18380 <__assert_fail@plt+0x6d78>
   18380:	ldr	r0, [fp, #-12]
   18384:	cmp	r0, #0
   18388:	bge	184f0 <__assert_fail@plt+0x6ee8>
   1838c:	ldr	r0, [fp, #-4]
   18390:	cmp	r0, #0
   18394:	bge	1846c <__assert_fail@plt+0x6e64>
   18398:	b	1839c <__assert_fail@plt+0x6d94>
   1839c:	ldr	r0, [fp, #-4]
   183a0:	ldr	r1, [fp, #-12]
   183a4:	asr	r3, r1, #31
   183a8:	mvn	r2, #0
   183ac:	mvn	ip, #-2147483648	; 0x80000000
   183b0:	str	r0, [sp, #52]	; 0x34
   183b4:	mov	r0, r2
   183b8:	str	r1, [sp, #48]	; 0x30
   183bc:	mov	r1, ip
   183c0:	ldr	r2, [sp, #48]	; 0x30
   183c4:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   183c8:	ldr	r2, [sp, #52]	; 0x34
   183cc:	subs	r0, r2, r0
   183d0:	rscs	r1, r1, r2, asr #31
   183d4:	blt	185b8 <__assert_fail@plt+0x6fb0>
   183d8:	b	185cc <__assert_fail@plt+0x6fc4>
   183dc:	b	183e0 <__assert_fail@plt+0x6dd8>
   183e0:	ldr	r0, [pc, #1268]	; 188dc <__assert_fail@plt+0x72d4>
   183e4:	ldr	r1, [fp, #-12]
   183e8:	cmp	r1, r0
   183ec:	blt	18404 <__assert_fail@plt+0x6dfc>
   183f0:	b	18418 <__assert_fail@plt+0x6e10>
   183f4:	ldr	r0, [fp, #-12]
   183f8:	movw	r1, #0
   183fc:	cmp	r1, r0
   18400:	bge	18418 <__assert_fail@plt+0x6e10>
   18404:	mov	r0, #0
   18408:	mvn	r1, #0
   1840c:	str	r1, [sp, #44]	; 0x2c
   18410:	str	r0, [sp, #40]	; 0x28
   18414:	b	1844c <__assert_fail@plt+0x6e44>
   18418:	ldr	r0, [fp, #-12]
   1841c:	rsb	r0, r0, #0
   18420:	asr	r3, r0, #31
   18424:	mvn	r1, #0
   18428:	mvn	r2, #-2147483648	; 0x80000000
   1842c:	str	r0, [sp, #36]	; 0x24
   18430:	mov	r0, r1
   18434:	mov	r1, r2
   18438:	ldr	r2, [sp, #36]	; 0x24
   1843c:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   18440:	str	r0, [sp, #44]	; 0x2c
   18444:	str	r1, [sp, #40]	; 0x28
   18448:	b	1844c <__assert_fail@plt+0x6e44>
   1844c:	ldr	r0, [sp, #40]	; 0x28
   18450:	ldr	r1, [sp, #44]	; 0x2c
   18454:	ldr	r2, [fp, #-4]
   18458:	mvn	r2, r2
   1845c:	subs	r1, r2, r1
   18460:	rscs	r0, r0, r2, asr #31
   18464:	bge	185b8 <__assert_fail@plt+0x6fb0>
   18468:	b	185cc <__assert_fail@plt+0x6fc4>
   1846c:	ldr	r0, [fp, #-12]
   18470:	cmn	r0, #1
   18474:	bne	184b8 <__assert_fail@plt+0x6eb0>
   18478:	b	1847c <__assert_fail@plt+0x6e74>
   1847c:	ldr	r0, [fp, #-4]
   18480:	mov	r1, #-2147483648	; 0x80000000
   18484:	add	r1, r1, r0, asr #31
   18488:	rsbs	r0, r0, #0
   1848c:	rscs	r1, r1, #0
   18490:	blt	185b8 <__assert_fail@plt+0x6fb0>
   18494:	b	185cc <__assert_fail@plt+0x6fc4>
   18498:	ldr	r0, [fp, #-4]
   1849c:	movw	r1, #0
   184a0:	cmp	r1, r0
   184a4:	bge	185cc <__assert_fail@plt+0x6fc4>
   184a8:	mov	r0, #0
   184ac:	cmp	r0, #0
   184b0:	bne	185b8 <__assert_fail@plt+0x6fb0>
   184b4:	b	185cc <__assert_fail@plt+0x6fc4>
   184b8:	ldr	r0, [fp, #-12]
   184bc:	asr	r3, r0, #31
   184c0:	mov	r1, #0
   184c4:	mov	r2, #-2147483648	; 0x80000000
   184c8:	str	r0, [sp, #32]
   184cc:	mov	r0, r1
   184d0:	mov	r1, r2
   184d4:	ldr	r2, [sp, #32]
   184d8:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   184dc:	ldr	r2, [fp, #-4]
   184e0:	subs	r0, r0, r2
   184e4:	sbcs	r1, r1, r2, asr #31
   184e8:	blt	185b8 <__assert_fail@plt+0x6fb0>
   184ec:	b	185cc <__assert_fail@plt+0x6fc4>
   184f0:	ldr	r0, [fp, #-12]
   184f4:	cmp	r0, #0
   184f8:	bne	18500 <__assert_fail@plt+0x6ef8>
   184fc:	b	185cc <__assert_fail@plt+0x6fc4>
   18500:	ldr	r0, [fp, #-4]
   18504:	cmp	r0, #0
   18508:	bge	18580 <__assert_fail@plt+0x6f78>
   1850c:	ldr	r0, [fp, #-4]
   18510:	cmn	r0, #1
   18514:	bne	18548 <__assert_fail@plt+0x6f40>
   18518:	b	1851c <__assert_fail@plt+0x6f14>
   1851c:	ldr	r0, [fp, #-12]
   18520:	mov	r1, #-2147483648	; 0x80000000
   18524:	add	r1, r1, r0, asr #31
   18528:	rsbs	r0, r0, #0
   1852c:	rscs	r1, r1, #0
   18530:	blt	185b8 <__assert_fail@plt+0x6fb0>
   18534:	b	185cc <__assert_fail@plt+0x6fc4>
   18538:	mov	r0, #0
   1853c:	cmp	r0, #0
   18540:	bne	185b8 <__assert_fail@plt+0x6fb0>
   18544:	b	185cc <__assert_fail@plt+0x6fc4>
   18548:	ldr	r0, [fp, #-4]
   1854c:	asr	r3, r0, #31
   18550:	mov	r1, #0
   18554:	mov	r2, #-2147483648	; 0x80000000
   18558:	str	r0, [sp, #28]
   1855c:	mov	r0, r1
   18560:	mov	r1, r2
   18564:	ldr	r2, [sp, #28]
   18568:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   1856c:	ldr	r2, [fp, #-12]
   18570:	subs	r0, r0, r2
   18574:	sbcs	r1, r1, r2, asr #31
   18578:	blt	185b8 <__assert_fail@plt+0x6fb0>
   1857c:	b	185cc <__assert_fail@plt+0x6fc4>
   18580:	ldr	r0, [fp, #-12]
   18584:	asr	r3, r0, #31
   18588:	mvn	r1, #0
   1858c:	mvn	r2, #-2147483648	; 0x80000000
   18590:	str	r0, [sp, #24]
   18594:	mov	r0, r1
   18598:	mov	r1, r2
   1859c:	ldr	r2, [sp, #24]
   185a0:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   185a4:	ldr	r2, [fp, #-4]
   185a8:	subs	r0, r0, r2
   185ac:	sbcs	r1, r1, r2, asr #31
   185b0:	bge	185cc <__assert_fail@plt+0x6fc4>
   185b4:	b	185b8 <__assert_fail@plt+0x6fb0>
   185b8:	ldr	r0, [fp, #-4]
   185bc:	ldr	r1, [fp, #-12]
   185c0:	mul	r0, r0, r1
   185c4:	str	r0, [fp, #-16]
   185c8:	b	18818 <__assert_fail@plt+0x7210>
   185cc:	ldr	r0, [fp, #-4]
   185d0:	ldr	r1, [fp, #-12]
   185d4:	mul	r0, r0, r1
   185d8:	str	r0, [fp, #-16]
   185dc:	b	1881c <__assert_fail@plt+0x7214>
   185e0:	ldr	r0, [fp, #-12]
   185e4:	cmp	r0, #0
   185e8:	bge	18738 <__assert_fail@plt+0x7130>
   185ec:	ldr	r0, [fp, #-4]
   185f0:	cmp	r0, #0
   185f4:	bge	186c0 <__assert_fail@plt+0x70b8>
   185f8:	b	18638 <__assert_fail@plt+0x7030>
   185fc:	ldr	r0, [fp, #-4]
   18600:	ldr	r1, [fp, #-12]
   18604:	asr	r3, r1, #31
   18608:	mvn	r2, #0
   1860c:	str	r0, [sp, #20]
   18610:	mov	r0, r2
   18614:	str	r1, [sp, #16]
   18618:	mov	r1, r2
   1861c:	ldr	r2, [sp, #16]
   18620:	bl	2ee18 <__assert_fail@plt+0x1d810>
   18624:	ldr	r2, [sp, #20]
   18628:	subs	r0, r2, r0
   1862c:	rscs	r1, r1, r2, asr #31
   18630:	bcc	187ec <__assert_fail@plt+0x71e4>
   18634:	b	18800 <__assert_fail@plt+0x71f8>
   18638:	b	1863c <__assert_fail@plt+0x7034>
   1863c:	ldr	r0, [pc, #664]	; 188dc <__assert_fail@plt+0x72d4>
   18640:	ldr	r1, [fp, #-12]
   18644:	cmp	r1, r0
   18648:	blt	18660 <__assert_fail@plt+0x7058>
   1864c:	b	18674 <__assert_fail@plt+0x706c>
   18650:	ldr	r0, [fp, #-12]
   18654:	movw	r1, #0
   18658:	cmp	r1, r0
   1865c:	bge	18674 <__assert_fail@plt+0x706c>
   18660:	mov	r0, #1
   18664:	mvn	r1, #0
   18668:	str	r1, [sp, #12]
   1866c:	str	r0, [sp, #8]
   18670:	b	186a0 <__assert_fail@plt+0x7098>
   18674:	ldr	r0, [fp, #-12]
   18678:	rsb	r0, r0, #0
   1867c:	asr	r3, r0, #31
   18680:	mvn	r1, #0
   18684:	str	r0, [sp, #4]
   18688:	mov	r0, r1
   1868c:	ldr	r2, [sp, #4]
   18690:	bl	2ee18 <__assert_fail@plt+0x1d810>
   18694:	str	r0, [sp, #12]
   18698:	str	r1, [sp, #8]
   1869c:	b	186a0 <__assert_fail@plt+0x7098>
   186a0:	ldr	r0, [sp, #8]
   186a4:	ldr	r1, [sp, #12]
   186a8:	ldr	r2, [fp, #-4]
   186ac:	mvn	r2, r2
   186b0:	subs	r1, r2, r1
   186b4:	rscs	r0, r0, r2, asr #31
   186b8:	bcs	187ec <__assert_fail@plt+0x71e4>
   186bc:	b	18800 <__assert_fail@plt+0x71f8>
   186c0:	b	186c4 <__assert_fail@plt+0x70bc>
   186c4:	b	1871c <__assert_fail@plt+0x7114>
   186c8:	b	1871c <__assert_fail@plt+0x7114>
   186cc:	ldr	r0, [fp, #-12]
   186d0:	cmn	r0, #1
   186d4:	bne	1871c <__assert_fail@plt+0x7114>
   186d8:	b	186dc <__assert_fail@plt+0x70d4>
   186dc:	ldr	r0, [fp, #-4]
   186e0:	add	r0, r0, #0
   186e4:	movw	r1, #0
   186e8:	cmp	r1, r0
   186ec:	blt	187ec <__assert_fail@plt+0x71e4>
   186f0:	b	18800 <__assert_fail@plt+0x71f8>
   186f4:	ldr	r0, [fp, #-4]
   186f8:	movw	r1, #0
   186fc:	cmp	r1, r0
   18700:	bge	18800 <__assert_fail@plt+0x71f8>
   18704:	ldr	r0, [fp, #-4]
   18708:	sub	r0, r0, #1
   1870c:	mvn	r1, #0
   18710:	cmp	r1, r0
   18714:	blt	187ec <__assert_fail@plt+0x71e4>
   18718:	b	18800 <__assert_fail@plt+0x71f8>
   1871c:	ldr	r0, [fp, #-12]
   18720:	movw	r1, #0
   18724:	sdiv	r0, r1, r0
   18728:	ldr	r1, [fp, #-4]
   1872c:	cmp	r0, r1
   18730:	blt	187ec <__assert_fail@plt+0x71e4>
   18734:	b	18800 <__assert_fail@plt+0x71f8>
   18738:	ldr	r0, [fp, #-12]
   1873c:	cmp	r0, #0
   18740:	bne	18748 <__assert_fail@plt+0x7140>
   18744:	b	18800 <__assert_fail@plt+0x71f8>
   18748:	ldr	r0, [fp, #-4]
   1874c:	cmp	r0, #0
   18750:	bge	187bc <__assert_fail@plt+0x71b4>
   18754:	b	18758 <__assert_fail@plt+0x7150>
   18758:	b	187a0 <__assert_fail@plt+0x7198>
   1875c:	b	187a0 <__assert_fail@plt+0x7198>
   18760:	ldr	r0, [fp, #-4]
   18764:	cmn	r0, #1
   18768:	bne	187a0 <__assert_fail@plt+0x7198>
   1876c:	b	18770 <__assert_fail@plt+0x7168>
   18770:	ldr	r0, [fp, #-12]
   18774:	add	r0, r0, #0
   18778:	movw	r1, #0
   1877c:	cmp	r1, r0
   18780:	blt	187ec <__assert_fail@plt+0x71e4>
   18784:	b	18800 <__assert_fail@plt+0x71f8>
   18788:	ldr	r0, [fp, #-12]
   1878c:	sub	r0, r0, #1
   18790:	mvn	r1, #0
   18794:	cmp	r1, r0
   18798:	blt	187ec <__assert_fail@plt+0x71e4>
   1879c:	b	18800 <__assert_fail@plt+0x71f8>
   187a0:	ldr	r0, [fp, #-4]
   187a4:	movw	r1, #0
   187a8:	sdiv	r0, r1, r0
   187ac:	ldr	r1, [fp, #-12]
   187b0:	cmp	r0, r1
   187b4:	blt	187ec <__assert_fail@plt+0x71e4>
   187b8:	b	18800 <__assert_fail@plt+0x71f8>
   187bc:	ldr	r0, [fp, #-12]
   187c0:	asr	r3, r0, #31
   187c4:	mvn	r1, #0
   187c8:	str	r0, [sp]
   187cc:	mov	r0, r1
   187d0:	ldr	r2, [sp]
   187d4:	bl	2ee18 <__assert_fail@plt+0x1d810>
   187d8:	ldr	r2, [fp, #-4]
   187dc:	subs	r0, r0, r2
   187e0:	sbcs	r1, r1, r2, asr #31
   187e4:	bcs	18800 <__assert_fail@plt+0x71f8>
   187e8:	b	187ec <__assert_fail@plt+0x71e4>
   187ec:	ldr	r0, [fp, #-4]
   187f0:	ldr	r1, [fp, #-12]
   187f4:	mul	r0, r0, r1
   187f8:	str	r0, [fp, #-16]
   187fc:	b	18818 <__assert_fail@plt+0x7210>
   18800:	ldr	r0, [fp, #-4]
   18804:	ldr	r1, [fp, #-12]
   18808:	mul	r0, r0, r1
   1880c:	str	r0, [fp, #-16]
   18810:	b	1881c <__assert_fail@plt+0x7214>
   18814:	andhi	r0, r0, r1
   18818:	bl	13204 <__assert_fail@plt+0x1bfc>
   1881c:	movw	r0, #4720	; 0x1270
   18820:	movt	r0, #4
   18824:	ldr	r0, [r0]
   18828:	bl	1becc <__assert_fail@plt+0xa8c4>
   1882c:	ldr	r0, [fp, #-8]
   18830:	movw	r1, #4
   18834:	bl	23d60 <__assert_fail@plt+0x12758>
   18838:	movw	r1, #4720	; 0x1270
   1883c:	movt	r1, #4
   18840:	str	r0, [r1]
   18844:	movw	r0, #4724	; 0x1274
   18848:	movt	r0, #4
   1884c:	ldr	r0, [r0]
   18850:	bl	1becc <__assert_fail@plt+0xa8c4>
   18854:	ldr	r0, [fp, #-4]
   18858:	movw	r1, #4
   1885c:	bl	23d60 <__assert_fail@plt+0x12758>
   18860:	movw	r1, #4724	; 0x1274
   18864:	movt	r1, #4
   18868:	str	r0, [r1]
   1886c:	movw	r0, #4728	; 0x1278
   18870:	movt	r0, #4
   18874:	ldr	r0, [r0]
   18878:	bl	1becc <__assert_fail@plt+0xa8c4>
   1887c:	ldr	r0, [fp, #-16]
   18880:	movw	r1, #4633	; 0x1219
   18884:	movt	r1, #4
   18888:	ldrb	r1, [r1]
   1888c:	and	r1, r1, #1
   18890:	add	r1, r1, #1
   18894:	bl	23d60 <__assert_fail@plt+0x12758>
   18898:	movw	r1, #4728	; 0x1278
   1889c:	movt	r1, #4
   188a0:	str	r0, [r1]
   188a4:	ldr	r0, [fp, #-16]
   188a8:	movw	r1, #4732	; 0x127c
   188ac:	movt	r1, #4
   188b0:	str	r0, [r1]
   188b4:	movw	r0, #4633	; 0x1219
   188b8:	movt	r0, #4
   188bc:	ldrb	r0, [r0]
   188c0:	and	r0, r0, #1
   188c4:	add	r0, r0, #1
   188c8:	ldr	r2, [r1]
   188cc:	mul	r0, r2, r0
   188d0:	str	r0, [r1]
   188d4:	mov	sp, fp
   188d8:	pop	{fp, pc}
   188dc:	andhi	r0, r0, r1
   188e0:	svcvc	0x00ffffff
   188e4:	andhi	r0, r0, r0
   188e8:			; <UNDEFINED> instruction: 0xffff8000
   188ec:	push	{fp, lr}
   188f0:	mov	fp, sp
   188f4:	sub	sp, sp, #48	; 0x30
   188f8:	str	r0, [fp, #-8]
   188fc:	str	r1, [fp, #-4]
   18900:	mov	r0, #0
   18904:	str	r0, [fp, #-12]
   18908:	mov	r0, #1
   1890c:	str	r0, [fp, #-16]
   18910:	ldr	r0, [fp, #-16]
   18914:	ldr	r1, [fp, #-12]
   18918:	ldr	r2, [fp, #-8]
   1891c:	ldr	r3, [fp, #-4]
   18920:	subs	r0, r0, r2
   18924:	sbcs	r1, r1, r3
   18928:	bcs	18b60 <__assert_fail@plt+0x7558>
   1892c:	b	18930 <__assert_fail@plt+0x7328>
   18930:	movw	r0, #1
   18934:	str	r0, [sp, #20]
   18938:	ldr	r0, [sp, #20]
   1893c:	movw	r1, #4668	; 0x123c
   18940:	movt	r1, #4
   18944:	ldr	r1, [r1]
   18948:	cmp	r0, r1
   1894c:	bge	189d0 <__assert_fail@plt+0x73c8>
   18950:	movw	r0, #1
   18954:	str	r0, [sp, #24]
   18958:	movw	r0, #4692	; 0x1254
   1895c:	movt	r0, #4
   18960:	ldr	r0, [r0]
   18964:	str	r0, [fp, #-20]	; 0xffffffec
   18968:	ldr	r0, [sp, #24]
   1896c:	movw	r1, #4472	; 0x1178
   18970:	movt	r1, #4
   18974:	ldr	r1, [r1]
   18978:	cmp	r0, r1
   1897c:	bgt	189bc <__assert_fail@plt+0x73b4>
   18980:	ldr	r0, [fp, #-20]	; 0xffffffec
   18984:	ldr	r0, [r0, #8]
   18988:	cmp	r0, #0
   1898c:	bne	1899c <__assert_fail@plt+0x7394>
   18990:	ldr	r0, [fp, #-20]	; 0xffffffec
   18994:	ldr	r1, [sp, #24]
   18998:	bl	19844 <__assert_fail@plt+0x823c>
   1899c:	b	189a0 <__assert_fail@plt+0x7398>
   189a0:	ldr	r0, [sp, #24]
   189a4:	add	r0, r0, #1
   189a8:	str	r0, [sp, #24]
   189ac:	ldr	r0, [fp, #-20]	; 0xffffffec
   189b0:	add	r0, r0, #40	; 0x28
   189b4:	str	r0, [fp, #-20]	; 0xffffffec
   189b8:	b	18968 <__assert_fail@plt+0x7360>
   189bc:	b	189c0 <__assert_fail@plt+0x73b8>
   189c0:	ldr	r0, [sp, #20]
   189c4:	add	r0, r0, #1
   189c8:	str	r0, [sp, #20]
   189cc:	b	18938 <__assert_fail@plt+0x7330>
   189d0:	movw	r0, #4736	; 0x1280
   189d4:	movt	r0, #4
   189d8:	movw	r1, #1
   189dc:	strb	r1, [r0]
   189e0:	movw	r0, #1
   189e4:	str	r0, [sp, #24]
   189e8:	movw	r0, #4692	; 0x1254
   189ec:	movt	r0, #4
   189f0:	ldr	r0, [r0]
   189f4:	str	r0, [fp, #-20]	; 0xffffffec
   189f8:	ldr	r0, [sp, #24]
   189fc:	movw	r1, #4472	; 0x1178
   18a00:	movt	r1, #4
   18a04:	ldr	r1, [r1]
   18a08:	cmp	r0, r1
   18a0c:	bgt	18a4c <__assert_fail@plt+0x7444>
   18a10:	ldr	r0, [fp, #-20]	; 0xffffffec
   18a14:	ldr	r0, [r0, #8]
   18a18:	cmp	r0, #0
   18a1c:	bne	18a2c <__assert_fail@plt+0x7424>
   18a20:	ldr	r0, [fp, #-20]	; 0xffffffec
   18a24:	ldr	r1, [sp, #24]
   18a28:	bl	19844 <__assert_fail@plt+0x823c>
   18a2c:	b	18a30 <__assert_fail@plt+0x7428>
   18a30:	ldr	r0, [sp, #24]
   18a34:	add	r0, r0, #1
   18a38:	str	r0, [sp, #24]
   18a3c:	ldr	r0, [fp, #-20]	; 0xffffffec
   18a40:	add	r0, r0, #40	; 0x28
   18a44:	str	r0, [fp, #-20]	; 0xffffffec
   18a48:	b	189f8 <__assert_fail@plt+0x73f0>
   18a4c:	movw	r0, #4416	; 0x1140
   18a50:	movt	r0, #4
   18a54:	ldrb	r0, [r0]
   18a58:	tst	r0, #1
   18a5c:	beq	18ad0 <__assert_fail@plt+0x74c8>
   18a60:	movw	r0, #1
   18a64:	str	r0, [sp, #24]
   18a68:	movw	r0, #4692	; 0x1254
   18a6c:	movt	r0, #4
   18a70:	ldr	r0, [r0]
   18a74:	str	r0, [fp, #-20]	; 0xffffffec
   18a78:	ldr	r0, [sp, #24]
   18a7c:	movw	r1, #4472	; 0x1178
   18a80:	movt	r1, #4
   18a84:	ldr	r1, [r1]
   18a88:	cmp	r0, r1
   18a8c:	bgt	18acc <__assert_fail@plt+0x74c4>
   18a90:	ldr	r0, [fp, #-20]	; 0xffffffec
   18a94:	ldr	r0, [r0, #8]
   18a98:	cmp	r0, #3
   18a9c:	beq	18aac <__assert_fail@plt+0x74a4>
   18aa0:	ldr	r0, [fp, #-20]	; 0xffffffec
   18aa4:	movw	r1, #2
   18aa8:	str	r1, [r0, #8]
   18aac:	b	18ab0 <__assert_fail@plt+0x74a8>
   18ab0:	ldr	r0, [sp, #24]
   18ab4:	add	r0, r0, #1
   18ab8:	str	r0, [sp, #24]
   18abc:	ldr	r0, [fp, #-20]	; 0xffffffec
   18ac0:	add	r0, r0, #40	; 0x28
   18ac4:	str	r0, [fp, #-20]	; 0xffffffec
   18ac8:	b	18a78 <__assert_fail@plt+0x7470>
   18acc:	b	18ad0 <__assert_fail@plt+0x74c8>
   18ad0:	bl	19a5c <__assert_fail@plt+0x8454>
   18ad4:	movw	r0, #4736	; 0x1280
   18ad8:	movt	r0, #4
   18adc:	movw	r1, #0
   18ae0:	strb	r1, [r0]
   18ae4:	movw	r0, #4696	; 0x1258
   18ae8:	movt	r0, #4
   18aec:	ldr	r0, [r0]
   18af0:	cmp	r0, #1
   18af4:	bge	18b40 <__assert_fail@plt+0x7538>
   18af8:	movw	r0, #759	; 0x2f7
   18afc:	movt	r0, #3
   18b00:	bl	114a0 <gettext@plt>
   18b04:	ldr	r1, [fp, #-8]
   18b08:	ldr	r2, [fp, #-4]
   18b0c:	ldr	r3, [fp, #-16]
   18b10:	ldr	ip, [fp, #-12]
   18b14:	mov	lr, sp
   18b18:	str	ip, [lr, #12]
   18b1c:	str	r3, [lr, #8]
   18b20:	str	r2, [lr, #4]
   18b24:	str	r1, [lr]
   18b28:	mov	r1, #0
   18b2c:	str	r0, [sp, #16]
   18b30:	mov	r0, r1
   18b34:	ldr	r2, [sp, #16]
   18b38:	bl	11428 <error@plt>
   18b3c:	b	18b60 <__assert_fail@plt+0x7558>
   18b40:	b	18b44 <__assert_fail@plt+0x753c>
   18b44:	ldr	r0, [fp, #-16]
   18b48:	ldr	r1, [fp, #-12]
   18b4c:	adds	r0, r0, #1
   18b50:	adc	r1, r1, #0
   18b54:	str	r0, [fp, #-16]
   18b58:	str	r1, [fp, #-12]
   18b5c:	b	18910 <__assert_fail@plt+0x7308>
   18b60:	movw	r0, #4696	; 0x1258
   18b64:	movt	r0, #4
   18b68:	ldr	r0, [r0]
   18b6c:	cmp	r0, #0
   18b70:	movw	r0, #0
   18b74:	movgt	r0, #1
   18b78:	and	r0, r0, #1
   18b7c:	mov	sp, fp
   18b80:	pop	{fp, pc}
   18b84:	sub	sp, sp, #32
   18b88:	movw	r0, #4628	; 0x1214
   18b8c:	movt	r0, #4
   18b90:	ldr	r0, [r0]
   18b94:	str	r0, [sp, #24]
   18b98:	movw	r0, #4642	; 0x1222
   18b9c:	movt	r0, #4
   18ba0:	ldrb	r0, [r0]
   18ba4:	tst	r0, #1
   18ba8:	bne	18bb8 <__assert_fail@plt+0x75b0>
   18bac:	movw	r0, #0
   18bb0:	str	r0, [sp, #20]
   18bb4:	b	18c28 <__assert_fail@plt+0x7620>
   18bb8:	movw	r0, #4626	; 0x1212
   18bbc:	movt	r0, #4
   18bc0:	ldrb	r0, [r0]
   18bc4:	tst	r0, #1
   18bc8:	beq	18c0c <__assert_fail@plt+0x7604>
   18bcc:	movw	r0, #4627	; 0x1213
   18bd0:	movt	r0, #4
   18bd4:	ldrb	r0, [r0]
   18bd8:	tst	r0, #1
   18bdc:	beq	18c0c <__assert_fail@plt+0x7604>
   18be0:	ldr	r0, [sp, #24]
   18be4:	movw	r1, #4676	; 0x1244
   18be8:	movt	r1, #4
   18bec:	ldr	r1, [r1]
   18bf0:	add	r0, r0, r1
   18bf4:	movw	r1, #4672	; 0x1240
   18bf8:	movt	r1, #4
   18bfc:	ldr	r1, [r1]
   18c00:	add	r0, r0, r1
   18c04:	str	r0, [sp, #20]
   18c08:	b	18c24 <__assert_fail@plt+0x761c>
   18c0c:	ldr	r0, [sp, #24]
   18c10:	movw	r1, #4676	; 0x1244
   18c14:	movt	r1, #4
   18c18:	ldr	r1, [r1]
   18c1c:	add	r0, r0, r1
   18c20:	str	r0, [sp, #20]
   18c24:	b	18c28 <__assert_fail@plt+0x7620>
   18c28:	ldr	r0, [sp, #24]
   18c2c:	movw	r1, #4636	; 0x121c
   18c30:	movt	r1, #4
   18c34:	ldr	r1, [r1]
   18c38:	add	r0, r0, r1
   18c3c:	str	r0, [sp, #24]
   18c40:	movw	r0, #4692	; 0x1254
   18c44:	movt	r0, #4
   18c48:	ldr	r0, [r0]
   18c4c:	str	r0, [sp, #16]
   18c50:	movw	r0, #1
   18c54:	str	r0, [sp, #28]
   18c58:	ldr	r0, [sp, #28]
   18c5c:	movw	r1, #4472	; 0x1178
   18c60:	movt	r1, #4
   18c64:	ldr	r1, [r1]
   18c68:	cmp	r0, r1
   18c6c:	bge	18dac <__assert_fail@plt+0x77a4>
   18c70:	movw	r0, #4416	; 0x1140
   18c74:	movt	r0, #4
   18c78:	ldrb	r0, [r0]
   18c7c:	tst	r0, #1
   18c80:	beq	18ca8 <__assert_fail@plt+0x76a0>
   18c84:	ldr	r0, [sp, #16]
   18c88:	movw	r1, #40392	; 0x9dc8
   18c8c:	movt	r1, #1
   18c90:	str	r1, [r0, #16]
   18c94:	ldr	r0, [sp, #16]
   18c98:	movw	r1, #40528	; 0x9e50
   18c9c:	movt	r1, #1
   18ca0:	str	r1, [r0, #12]
   18ca4:	b	18cc8 <__assert_fail@plt+0x76c0>
   18ca8:	ldr	r0, [sp, #16]
   18cac:	movw	r1, #41184	; 0xa0e0
   18cb0:	movt	r1, #1
   18cb4:	str	r1, [r0, #16]
   18cb8:	ldr	r0, [sp, #16]
   18cbc:	movw	r1, #41416	; 0xa1c8
   18cc0:	movt	r1, #1
   18cc4:	str	r1, [r0, #12]
   18cc8:	movw	r0, #4627	; 0x1213
   18ccc:	movt	r0, #4
   18cd0:	ldrb	r0, [r0]
   18cd4:	tst	r0, #1
   18cd8:	movw	r0, #0
   18cdc:	str	r0, [sp, #12]
   18ce0:	beq	18d1c <__assert_fail@plt+0x7714>
   18ce4:	movw	r0, #4626	; 0x1212
   18ce8:	movt	r0, #4
   18cec:	ldrb	r0, [r0]
   18cf0:	tst	r0, #1
   18cf4:	movw	r0, #1
   18cf8:	str	r0, [sp, #8]
   18cfc:	beq	18d14 <__assert_fail@plt+0x770c>
   18d00:	ldr	r0, [sp, #28]
   18d04:	cmp	r0, #1
   18d08:	movw	r0, #0
   18d0c:	moveq	r0, #1
   18d10:	str	r0, [sp, #8]
   18d14:	ldr	r0, [sp, #8]
   18d18:	str	r0, [sp, #12]
   18d1c:	ldr	r0, [sp, #12]
   18d20:	ldr	r1, [sp, #16]
   18d24:	and	r0, r0, #1
   18d28:	strb	r0, [r1, #36]	; 0x24
   18d2c:	ldr	r0, [sp, #24]
   18d30:	ldr	r1, [sp, #16]
   18d34:	str	r0, [r1, #32]
   18d38:	movw	r0, #4642	; 0x1222
   18d3c:	movt	r0, #4
   18d40:	ldrb	r0, [r0]
   18d44:	tst	r0, #1
   18d48:	bne	18d5c <__assert_fail@plt+0x7754>
   18d4c:	movw	r0, #0
   18d50:	str	r0, [sp, #24]
   18d54:	str	r0, [sp, #20]
   18d58:	b	18d8c <__assert_fail@plt+0x7784>
   18d5c:	ldr	r0, [sp, #20]
   18d60:	movw	r1, #4636	; 0x121c
   18d64:	movt	r1, #4
   18d68:	ldr	r1, [r1]
   18d6c:	add	r0, r0, r1
   18d70:	str	r0, [sp, #24]
   18d74:	ldr	r0, [sp, #24]
   18d78:	movw	r1, #4676	; 0x1244
   18d7c:	movt	r1, #4
   18d80:	ldr	r1, [r1]
   18d84:	add	r0, r0, r1
   18d88:	str	r0, [sp, #20]
   18d8c:	b	18d90 <__assert_fail@plt+0x7788>
   18d90:	ldr	r0, [sp, #16]
   18d94:	add	r0, r0, #40	; 0x28
   18d98:	str	r0, [sp, #16]
   18d9c:	ldr	r0, [sp, #28]
   18da0:	add	r0, r0, #1
   18da4:	str	r0, [sp, #28]
   18da8:	b	18c58 <__assert_fail@plt+0x7650>
   18dac:	movw	r0, #4416	; 0x1140
   18db0:	movt	r0, #4
   18db4:	ldrb	r0, [r0]
   18db8:	tst	r0, #1
   18dbc:	beq	18df8 <__assert_fail@plt+0x77f0>
   18dc0:	movw	r0, #4609	; 0x1201
   18dc4:	movt	r0, #4
   18dc8:	ldrb	r0, [r0]
   18dcc:	tst	r0, #1
   18dd0:	beq	18df8 <__assert_fail@plt+0x77f0>
   18dd4:	ldr	r0, [sp, #16]
   18dd8:	movw	r1, #40392	; 0x9dc8
   18ddc:	movt	r1, #1
   18de0:	str	r1, [r0, #16]
   18de4:	ldr	r0, [sp, #16]
   18de8:	movw	r1, #40528	; 0x9e50
   18dec:	movt	r1, #1
   18df0:	str	r1, [r0, #12]
   18df4:	b	18e18 <__assert_fail@plt+0x7810>
   18df8:	ldr	r0, [sp, #16]
   18dfc:	movw	r1, #41184	; 0xa0e0
   18e00:	movt	r1, #1
   18e04:	str	r1, [r0, #16]
   18e08:	ldr	r0, [sp, #16]
   18e0c:	movw	r1, #41416	; 0xa1c8
   18e10:	movt	r1, #1
   18e14:	str	r1, [r0, #12]
   18e18:	movw	r0, #4627	; 0x1213
   18e1c:	movt	r0, #4
   18e20:	ldrb	r0, [r0]
   18e24:	tst	r0, #1
   18e28:	movw	r0, #0
   18e2c:	str	r0, [sp, #4]
   18e30:	beq	18e6c <__assert_fail@plt+0x7864>
   18e34:	movw	r0, #4626	; 0x1212
   18e38:	movt	r0, #4
   18e3c:	ldrb	r0, [r0]
   18e40:	tst	r0, #1
   18e44:	movw	r0, #1
   18e48:	str	r0, [sp]
   18e4c:	beq	18e64 <__assert_fail@plt+0x785c>
   18e50:	ldr	r0, [sp, #28]
   18e54:	cmp	r0, #1
   18e58:	movw	r0, #0
   18e5c:	moveq	r0, #1
   18e60:	str	r0, [sp]
   18e64:	ldr	r0, [sp]
   18e68:	str	r0, [sp, #4]
   18e6c:	ldr	r0, [sp, #4]
   18e70:	ldr	r1, [sp, #16]
   18e74:	and	r0, r0, #1
   18e78:	strb	r0, [r1, #36]	; 0x24
   18e7c:	ldr	r0, [sp, #24]
   18e80:	ldr	r1, [sp, #16]
   18e84:	str	r0, [r1, #32]
   18e88:	add	sp, sp, #32
   18e8c:	bx	lr
   18e90:	push	{fp, lr}
   18e94:	mov	fp, sp
   18e98:	sub	sp, sp, #32
   18e9c:	bl	1b31c <__assert_fail@plt+0x9d14>
   18ea0:	bl	1b494 <__assert_fail@plt+0x9e8c>
   18ea4:	cmp	r0, #0
   18ea8:	bne	18ebc <__assert_fail@plt+0x78b4>
   18eac:	movw	r0, #0
   18eb0:	and	r0, r0, #1
   18eb4:	strb	r0, [fp, #-1]
   18eb8:	b	193e0 <__assert_fail@plt+0x7dd8>
   18ebc:	movw	r0, #4456	; 0x1168
   18ec0:	movt	r0, #4
   18ec4:	ldrb	r0, [r0]
   18ec8:	tst	r0, #1
   18ecc:	beq	18ee0 <__assert_fail@plt+0x78d8>
   18ed0:	movw	r0, #4745	; 0x1289
   18ed4:	movt	r0, #4
   18ed8:	movw	r1, #1
   18edc:	strb	r1, [r0]
   18ee0:	movw	r0, #4744	; 0x1288
   18ee4:	movt	r0, #4
   18ee8:	movw	r1, #0
   18eec:	strb	r1, [r0]
   18ef0:	strb	r1, [sp, #15]
   18ef4:	movw	r0, #4668	; 0x123c
   18ef8:	movt	r0, #4
   18efc:	ldr	r0, [r0]
   18f00:	str	r0, [fp, #-12]
   18f04:	movw	r0, #4611	; 0x1203
   18f08:	movt	r0, #4
   18f0c:	ldrb	r0, [r0]
   18f10:	tst	r0, #1
   18f14:	beq	18f24 <__assert_fail@plt+0x791c>
   18f18:	ldr	r0, [fp, #-12]
   18f1c:	lsl	r0, r0, #1
   18f20:	str	r0, [fp, #-12]
   18f24:	b	18f28 <__assert_fail@plt+0x7920>
   18f28:	ldr	r0, [fp, #-12]
   18f2c:	cmp	r0, #0
   18f30:	movw	r0, #0
   18f34:	str	r0, [sp, #8]
   18f38:	ble	18f50 <__assert_fail@plt+0x7948>
   18f3c:	bl	1b494 <__assert_fail@plt+0x9e8c>
   18f40:	cmp	r0, #0
   18f44:	movw	r0, #0
   18f48:	movhi	r0, #1
   18f4c:	str	r0, [sp, #8]
   18f50:	ldr	r0, [sp, #8]
   18f54:	tst	r0, #1
   18f58:	beq	1927c <__assert_fail@plt+0x7c74>
   18f5c:	movw	r0, #4756	; 0x1294
   18f60:	movt	r0, #4
   18f64:	movw	r1, #0
   18f68:	str	r1, [r0]
   18f6c:	movw	r0, #4752	; 0x1290
   18f70:	movt	r0, #4
   18f74:	str	r1, [r0]
   18f78:	movw	r0, #4760	; 0x1298
   18f7c:	movt	r0, #4
   18f80:	str	r1, [r0]
   18f84:	movw	r0, #4744	; 0x1288
   18f88:	movt	r0, #4
   18f8c:	movw	r1, #0
   18f90:	strb	r1, [r0]
   18f94:	movw	r0, #4770	; 0x12a2
   18f98:	movt	r0, #4
   18f9c:	strb	r1, [r0]
   18fa0:	movw	r0, #4771	; 0x12a3
   18fa4:	movt	r0, #4
   18fa8:	movw	r1, #1
   18fac:	strb	r1, [r0]
   18fb0:	movw	r0, #1
   18fb4:	str	r0, [fp, #-8]
   18fb8:	movw	r0, #4692	; 0x1254
   18fbc:	movt	r0, #4
   18fc0:	ldr	r0, [r0]
   18fc4:	str	r0, [sp, #16]
   18fc8:	ldr	r0, [fp, #-8]
   18fcc:	movw	r1, #4472	; 0x1178
   18fd0:	movt	r1, #4
   18fd4:	ldr	r1, [r1]
   18fd8:	cmp	r0, r1
   18fdc:	bgt	191f0 <__assert_fail@plt+0x7be8>
   18fe0:	movw	r0, #4764	; 0x129c
   18fe4:	movt	r0, #4
   18fe8:	movw	r1, #0
   18fec:	str	r1, [r0]
   18ff0:	ldr	r0, [sp, #16]
   18ff4:	ldr	r0, [r0, #28]
   18ff8:	cmp	r0, #0
   18ffc:	bgt	19010 <__assert_fail@plt+0x7a08>
   19000:	ldr	r0, [sp, #16]
   19004:	ldr	r0, [r0, #8]
   19008:	cmp	r0, #1
   1900c:	bne	1915c <__assert_fail@plt+0x7b54>
   19010:	movw	r0, #4768	; 0x12a0
   19014:	movt	r0, #4
   19018:	movw	r1, #0
   1901c:	strb	r1, [r0]
   19020:	ldr	r0, [sp, #16]
   19024:	ldr	r0, [r0, #32]
   19028:	movw	r1, #4748	; 0x128c
   1902c:	movt	r1, #4
   19030:	str	r0, [r1]
   19034:	ldr	r0, [sp, #16]
   19038:	ldr	r0, [r0, #12]
   1903c:	ldr	r1, [sp, #16]
   19040:	str	r0, [sp, #4]
   19044:	mov	r0, r1
   19048:	ldr	r1, [sp, #4]
   1904c:	blx	r1
   19050:	tst	r0, #1
   19054:	bne	19060 <__assert_fail@plt+0x7a58>
   19058:	ldr	r0, [sp, #16]
   1905c:	bl	1b558 <__assert_fail@plt+0x9f50>
   19060:	movw	r0, #4744	; 0x1288
   19064:	movt	r0, #4
   19068:	ldrb	r0, [r0]
   1906c:	and	r0, r0, #1
   19070:	ldrb	r1, [sp, #15]
   19074:	and	r1, r1, #1
   19078:	orr	r0, r1, r0
   1907c:	cmp	r0, #0
   19080:	movw	r0, #0
   19084:	movne	r0, #1
   19088:	and	r0, r0, #1
   1908c:	strb	r0, [sp, #15]
   19090:	ldr	r0, [sp, #16]
   19094:	ldr	r1, [r0, #28]
   19098:	mvn	r2, #0
   1909c:	add	r1, r1, r2
   190a0:	str	r1, [r0, #28]
   190a4:	ldr	r0, [sp, #16]
   190a8:	ldr	r0, [r0, #28]
   190ac:	cmp	r0, #0
   190b0:	bgt	190c8 <__assert_fail@plt+0x7ac0>
   190b4:	bl	1b494 <__assert_fail@plt+0x9e8c>
   190b8:	cmp	r0, #0
   190bc:	bne	190c4 <__assert_fail@plt+0x7abc>
   190c0:	b	191f0 <__assert_fail@plt+0x7be8>
   190c4:	b	190c8 <__assert_fail@plt+0x7ac0>
   190c8:	movw	r0, #4626	; 0x1212
   190cc:	movt	r0, #4
   190d0:	ldrb	r0, [r0]
   190d4:	tst	r0, #1
   190d8:	beq	19158 <__assert_fail@plt+0x7b50>
   190dc:	ldr	r0, [sp, #16]
   190e0:	ldr	r0, [r0, #8]
   190e4:	cmp	r0, #0
   190e8:	beq	19158 <__assert_fail@plt+0x7b50>
   190ec:	movw	r0, #4771	; 0x12a3
   190f0:	movt	r0, #4
   190f4:	ldrb	r0, [r0]
   190f8:	tst	r0, #1
   190fc:	beq	19114 <__assert_fail@plt+0x7b0c>
   19100:	movw	r0, #4770	; 0x12a2
   19104:	movt	r0, #4
   19108:	movw	r1, #1
   1910c:	strb	r1, [r0]
   19110:	b	19154 <__assert_fail@plt+0x7b4c>
   19114:	ldr	r0, [sp, #16]
   19118:	ldr	r0, [r0, #8]
   1911c:	cmp	r0, #3
   19120:	beq	19148 <__assert_fail@plt+0x7b40>
   19124:	ldr	r0, [sp, #16]
   19128:	ldr	r0, [r0, #8]
   1912c:	cmp	r0, #2
   19130:	bne	19150 <__assert_fail@plt+0x7b48>
   19134:	movw	r0, #4768	; 0x12a0
   19138:	movt	r0, #4
   1913c:	ldrb	r0, [r0]
   19140:	tst	r0, #1
   19144:	beq	19150 <__assert_fail@plt+0x7b48>
   19148:	ldr	r0, [sp, #16]
   1914c:	bl	1afcc <__assert_fail@plt+0x99c4>
   19150:	b	19154 <__assert_fail@plt+0x7b4c>
   19154:	b	19158 <__assert_fail@plt+0x7b50>
   19158:	b	191a8 <__assert_fail@plt+0x7ba0>
   1915c:	movw	r0, #4626	; 0x1212
   19160:	movt	r0, #4
   19164:	ldrb	r0, [r0]
   19168:	tst	r0, #1
   1916c:	beq	191a4 <__assert_fail@plt+0x7b9c>
   19170:	movw	r0, #4771	; 0x12a3
   19174:	movt	r0, #4
   19178:	ldrb	r0, [r0]
   1917c:	tst	r0, #1
   19180:	beq	19198 <__assert_fail@plt+0x7b90>
   19184:	movw	r0, #4770	; 0x12a2
   19188:	movt	r0, #4
   1918c:	movw	r1, #1
   19190:	strb	r1, [r0]
   19194:	b	191a0 <__assert_fail@plt+0x7b98>
   19198:	ldr	r0, [sp, #16]
   1919c:	bl	1afcc <__assert_fail@plt+0x99c4>
   191a0:	b	191a4 <__assert_fail@plt+0x7b9c>
   191a4:	b	191a8 <__assert_fail@plt+0x7ba0>
   191a8:	movw	r0, #4633	; 0x1219
   191ac:	movt	r0, #4
   191b0:	ldrb	r0, [r0]
   191b4:	tst	r0, #1
   191b8:	beq	191d0 <__assert_fail@plt+0x7bc8>
   191bc:	movw	r0, #4760	; 0x1298
   191c0:	movt	r0, #4
   191c4:	ldr	r1, [r0]
   191c8:	add	r1, r1, #1
   191cc:	str	r1, [r0]
   191d0:	b	191d4 <__assert_fail@plt+0x7bcc>
   191d4:	ldr	r0, [fp, #-8]
   191d8:	add	r0, r0, #1
   191dc:	str	r0, [fp, #-8]
   191e0:	ldr	r0, [sp, #16]
   191e4:	add	r0, r0, #40	; 0x28
   191e8:	str	r0, [sp, #16]
   191ec:	b	18fc8 <__assert_fail@plt+0x79c0>
   191f0:	movw	r0, #4744	; 0x1288
   191f4:	movt	r0, #4
   191f8:	ldrb	r0, [r0]
   191fc:	tst	r0, #1
   19200:	beq	1921c <__assert_fail@plt+0x7c14>
   19204:	movw	r0, #10
   19208:	bl	115fc <putchar_unlocked@plt>
   1920c:	ldr	r1, [fp, #-12]
   19210:	mvn	r2, #0
   19214:	add	r1, r1, r2
   19218:	str	r1, [fp, #-12]
   1921c:	bl	1b494 <__assert_fail@plt+0x9e8c>
   19220:	cmp	r0, #0
   19224:	bne	19240 <__assert_fail@plt+0x7c38>
   19228:	movw	r0, #4456	; 0x1168
   1922c:	movt	r0, #4
   19230:	ldrb	r0, [r0]
   19234:	tst	r0, #1
   19238:	bne	19240 <__assert_fail@plt+0x7c38>
   1923c:	b	1927c <__assert_fail@plt+0x7c74>
   19240:	movw	r0, #4611	; 0x1203
   19244:	movt	r0, #4
   19248:	ldrb	r0, [r0]
   1924c:	tst	r0, #1
   19250:	beq	19278 <__assert_fail@plt+0x7c70>
   19254:	ldrb	r0, [sp, #15]
   19258:	tst	r0, #1
   1925c:	beq	19278 <__assert_fail@plt+0x7c70>
   19260:	movw	r0, #10
   19264:	bl	115fc <putchar_unlocked@plt>
   19268:	ldr	r1, [fp, #-12]
   1926c:	mvn	r2, #0
   19270:	add	r1, r1, r2
   19274:	str	r1, [fp, #-12]
   19278:	b	18f28 <__assert_fail@plt+0x7920>
   1927c:	ldr	r0, [fp, #-12]
   19280:	cmp	r0, #0
   19284:	bne	192f8 <__assert_fail@plt+0x7cf0>
   19288:	movw	r0, #1
   1928c:	str	r0, [fp, #-8]
   19290:	movw	r0, #4692	; 0x1254
   19294:	movt	r0, #4
   19298:	ldr	r0, [r0]
   1929c:	str	r0, [sp, #16]
   192a0:	ldr	r0, [fp, #-8]
   192a4:	movw	r1, #4472	; 0x1178
   192a8:	movt	r1, #4
   192ac:	ldr	r1, [r1]
   192b0:	cmp	r0, r1
   192b4:	bgt	192f4 <__assert_fail@plt+0x7cec>
   192b8:	ldr	r0, [sp, #16]
   192bc:	ldr	r0, [r0, #8]
   192c0:	cmp	r0, #0
   192c4:	bne	192d4 <__assert_fail@plt+0x7ccc>
   192c8:	ldr	r0, [sp, #16]
   192cc:	movw	r1, #1
   192d0:	strb	r1, [r0, #37]	; 0x25
   192d4:	b	192d8 <__assert_fail@plt+0x7cd0>
   192d8:	ldr	r0, [fp, #-8]
   192dc:	add	r0, r0, #1
   192e0:	str	r0, [fp, #-8]
   192e4:	ldr	r0, [sp, #16]
   192e8:	add	r0, r0, #40	; 0x28
   192ec:	str	r0, [sp, #16]
   192f0:	b	192a0 <__assert_fail@plt+0x7c98>
   192f4:	b	192f8 <__assert_fail@plt+0x7cf0>
   192f8:	ldrb	r0, [sp, #15]
   192fc:	and	r0, r0, #1
   19300:	movw	r1, #4744	; 0x1288
   19304:	movt	r1, #4
   19308:	strb	r0, [r1]
   1930c:	ldrb	r0, [r1]
   19310:	tst	r0, #1
   19314:	beq	1933c <__assert_fail@plt+0x7d34>
   19318:	movw	r0, #4456	; 0x1168
   1931c:	movt	r0, #4
   19320:	ldrb	r0, [r0]
   19324:	tst	r0, #1
   19328:	beq	1933c <__assert_fail@plt+0x7d34>
   1932c:	ldr	r0, [fp, #-12]
   19330:	add	r0, r0, #5
   19334:	bl	1b60c <__assert_fail@plt+0xa004>
   19338:	b	19380 <__assert_fail@plt+0x7d78>
   1933c:	movw	r0, #4640	; 0x1220
   19340:	movt	r0, #4
   19344:	ldrb	r0, [r0]
   19348:	tst	r0, #1
   1934c:	beq	1937c <__assert_fail@plt+0x7d74>
   19350:	movw	r0, #4769	; 0x12a1
   19354:	movt	r0, #4
   19358:	ldrb	r0, [r0]
   1935c:	tst	r0, #1
   19360:	beq	1937c <__assert_fail@plt+0x7d74>
   19364:	movw	r0, #12
   19368:	bl	115fc <putchar_unlocked@plt>
   1936c:	movw	r1, #4769	; 0x12a1
   19370:	movt	r1, #4
   19374:	movw	r2, #0
   19378:	strb	r2, [r1]
   1937c:	b	19380 <__assert_fail@plt+0x7d78>
   19380:	movw	r0, #4464	; 0x1170
   19384:	movt	r0, #4
   19388:	ldr	r1, [r0]
   1938c:	ldr	r0, [r0, #4]
   19390:	movw	r2, #4656	; 0x1230
   19394:	movt	r2, #4
   19398:	ldr	r3, [r2]
   1939c:	ldr	ip, [r2, #4]
   193a0:	adds	r3, r3, #1
   193a4:	adc	ip, ip, #0
   193a8:	str	r3, [r2]
   193ac:	str	ip, [r2, #4]
   193b0:	subs	r1, r1, r3
   193b4:	sbcs	r0, r0, ip
   193b8:	bcs	193d0 <__assert_fail@plt+0x7dc8>
   193bc:	b	193c0 <__assert_fail@plt+0x7db8>
   193c0:	movw	r0, #0
   193c4:	and	r0, r0, #1
   193c8:	strb	r0, [fp, #-1]
   193cc:	b	193e0 <__assert_fail@plt+0x7dd8>
   193d0:	bl	19a5c <__assert_fail@plt+0x8454>
   193d4:	movw	r0, #1
   193d8:	and	r0, r0, #1
   193dc:	strb	r0, [fp, #-1]
   193e0:	ldrb	r0, [fp, #-1]
   193e4:	and	r0, r0, #1
   193e8:	mov	sp, fp
   193ec:	pop	{fp, pc}
   193f0:	push	{fp, lr}
   193f4:	mov	fp, sp
   193f8:	sub	sp, sp, #24
   193fc:	str	r0, [fp, #-8]
   19400:	str	r1, [sp, #12]
   19404:	ldr	r0, [fp, #-8]
   19408:	movw	r1, #3193	; 0xc79
   1940c:	movt	r1, #3
   19410:	bl	112e4 <strcmp@plt>
   19414:	cmp	r0, #0
   19418:	bne	19458 <__assert_fail@plt+0x7e50>
   1941c:	movw	r0, #61990	; 0xf226
   19420:	movt	r0, #2
   19424:	bl	114a0 <gettext@plt>
   19428:	ldr	r1, [sp, #12]
   1942c:	str	r0, [r1, #4]
   19430:	movw	r0, #4584	; 0x11e8
   19434:	movt	r0, #4
   19438:	ldr	r0, [r0]
   1943c:	ldr	r1, [sp, #12]
   19440:	str	r0, [r1]
   19444:	movw	r0, #4649	; 0x1229
   19448:	movt	r0, #4
   1944c:	movw	r1, #1
   19450:	strb	r1, [r0]
   19454:	b	1947c <__assert_fail@plt+0x7e74>
   19458:	ldr	r0, [fp, #-8]
   1945c:	ldr	r1, [sp, #12]
   19460:	str	r0, [r1, #4]
   19464:	ldr	r0, [fp, #-8]
   19468:	movw	r1, #61652	; 0xf0d4
   1946c:	movt	r1, #2
   19470:	bl	1bda0 <__assert_fail@plt+0xa798>
   19474:	ldr	r1, [sp, #12]
   19478:	str	r0, [r1]
   1947c:	ldr	r0, [sp, #12]
   19480:	ldr	r0, [r0]
   19484:	movw	r1, #0
   19488:	cmp	r0, r1
   1948c:	bne	19504 <__assert_fail@plt+0x7efc>
   19490:	movw	r0, #4650	; 0x122a
   19494:	movt	r0, #4
   19498:	movw	r1, #1
   1949c:	strb	r1, [r0]
   194a0:	movw	r0, #4632	; 0x1218
   194a4:	movt	r0, #4
   194a8:	ldrb	r0, [r0]
   194ac:	tst	r0, #1
   194b0:	bne	194f4 <__assert_fail@plt+0x7eec>
   194b4:	bl	114e8 <__errno_location@plt>
   194b8:	ldr	r1, [r0]
   194bc:	ldr	r2, [fp, #-8]
   194c0:	movw	r0, #0
   194c4:	movw	r3, #3
   194c8:	str	r1, [sp, #8]
   194cc:	mov	r1, r3
   194d0:	bl	22500 <__assert_fail@plt+0x10ef8>
   194d4:	movw	r1, #0
   194d8:	str	r0, [sp, #4]
   194dc:	mov	r0, r1
   194e0:	ldr	r1, [sp, #8]
   194e4:	movw	r2, #1887	; 0x75f
   194e8:	movt	r2, #3
   194ec:	ldr	r3, [sp, #4]
   194f0:	bl	11428 <error@plt>
   194f4:	movw	r0, #0
   194f8:	and	r0, r0, #1
   194fc:	strb	r0, [fp, #-1]
   19500:	b	1954c <__assert_fail@plt+0x7f44>
   19504:	ldr	r0, [sp, #12]
   19508:	ldr	r0, [r0]
   1950c:	movw	r1, #2
   19510:	bl	1bbb0 <__assert_fail@plt+0xa5a8>
   19514:	ldr	r0, [sp, #12]
   19518:	movw	r1, #0
   1951c:	str	r1, [r0, #8]
   19520:	ldr	r0, [sp, #12]
   19524:	movw	r1, #0
   19528:	strb	r1, [r0, #37]	; 0x25
   1952c:	movw	r0, #4688	; 0x1250
   19530:	movt	r0, #4
   19534:	ldr	r1, [r0]
   19538:	add	r1, r1, #1
   1953c:	str	r1, [r0]
   19540:	movw	r0, #1
   19544:	and	r0, r0, #1
   19548:	strb	r0, [fp, #-1]
   1954c:	ldrb	r0, [fp, #-1]
   19550:	and	r0, r0, #1
   19554:	mov	sp, fp
   19558:	pop	{fp, pc}
   1955c:	push	{r4, r5, fp, lr}
   19560:	add	fp, sp, #8
   19564:	sub	sp, sp, #256	; 0x100
   19568:	str	r0, [fp, #-12]
   1956c:	str	r1, [fp, #-16]
   19570:	movw	r0, #0
   19574:	str	r0, [fp, #-20]	; 0xffffffec
   19578:	ldr	r0, [fp, #-12]
   1957c:	movw	r1, #3193	; 0xc79
   19580:	movt	r1, #3
   19584:	bl	112e4 <strcmp@plt>
   19588:	cmp	r0, #0
   1958c:	bne	19598 <__assert_fail@plt+0x7f90>
   19590:	mvn	r0, #0
   19594:	str	r0, [fp, #-16]
   19598:	ldr	r0, [fp, #-16]
   1959c:	movw	r1, #0
   195a0:	cmp	r1, r0
   195a4:	bgt	195dc <__assert_fail@plt+0x7fd4>
   195a8:	ldr	r0, [fp, #-16]
   195ac:	sub	r1, fp, #128	; 0x80
   195b0:	bl	2f008 <__assert_fail@plt+0x1da00>
   195b4:	cmp	r0, #0
   195b8:	bne	195dc <__assert_fail@plt+0x7fd4>
   195bc:	add	r0, sp, #72	; 0x48
   195c0:	sub	r1, fp, #128	; 0x80
   195c4:	bl	22a7c <__assert_fail@plt+0x11474>
   195c8:	ldr	r0, [sp, #72]	; 0x48
   195cc:	str	r0, [sp, #128]	; 0x80
   195d0:	ldr	r0, [sp, #76]	; 0x4c
   195d4:	str	r0, [sp, #132]	; 0x84
   195d8:	b	19614 <__assert_fail@plt+0x800c>
   195dc:	movw	r0, #4700	; 0x125c
   195e0:	movt	r0, #4
   195e4:	ldr	r0, [r0]
   195e8:	cmp	r0, #0
   195ec:	bne	195fc <__assert_fail@plt+0x7ff4>
   195f0:	movw	r0, #4700	; 0x125c
   195f4:	movt	r0, #4
   195f8:	bl	1c014 <__assert_fail@plt+0xaa0c>
   195fc:	movw	r0, #4700	; 0x125c
   19600:	movt	r0, #4
   19604:	ldr	r1, [r0]
   19608:	str	r1, [sp, #128]	; 0x80
   1960c:	ldr	r0, [r0, #4]
   19610:	str	r0, [sp, #132]	; 0x84
   19614:	add	r1, sp, #128	; 0x80
   19618:	ldr	r0, [sp, #132]	; 0x84
   1961c:	str	r0, [sp, #124]	; 0x7c
   19620:	movw	r0, #4644	; 0x1224
   19624:	movt	r0, #4
   19628:	ldr	r0, [r0]
   1962c:	add	r2, sp, #80	; 0x50
   19630:	bl	22c84 <__assert_fail@plt+0x1167c>
   19634:	movw	r1, #0
   19638:	cmp	r0, r1
   1963c:	beq	196e4 <__assert_fail@plt+0x80dc>
   19640:	movw	r0, #4612	; 0x1204
   19644:	movt	r0, #4
   19648:	ldr	r2, [r0]
   1964c:	movw	r0, #4644	; 0x1224
   19650:	movt	r0, #4
   19654:	ldr	r0, [r0]
   19658:	ldr	r1, [sp, #124]	; 0x7c
   1965c:	movw	r3, #0
   19660:	str	r0, [sp, #40]	; 0x28
   19664:	mov	r0, r3
   19668:	mvn	r3, #0
   1966c:	str	r1, [sp, #36]	; 0x24
   19670:	mov	r1, r3
   19674:	add	r3, sp, #80	; 0x50
   19678:	ldr	ip, [sp, #40]	; 0x28
   1967c:	str	ip, [sp]
   19680:	ldr	lr, [sp, #36]	; 0x24
   19684:	str	lr, [sp, #4]
   19688:	bl	1c724 <__assert_fail@plt+0xb11c>
   1968c:	add	r0, r0, #1
   19690:	str	r0, [sp, #68]	; 0x44
   19694:	ldr	r0, [sp, #68]	; 0x44
   19698:	bl	23c08 <__assert_fail@plt+0x12600>
   1969c:	str	r0, [fp, #-20]	; 0xffffffec
   196a0:	ldr	r0, [fp, #-20]	; 0xffffffec
   196a4:	ldr	r1, [sp, #68]	; 0x44
   196a8:	movw	r2, #4612	; 0x1204
   196ac:	movt	r2, #4
   196b0:	ldr	r2, [r2]
   196b4:	movw	r3, #4644	; 0x1224
   196b8:	movt	r3, #4
   196bc:	ldr	r3, [r3]
   196c0:	ldr	ip, [sp, #124]	; 0x7c
   196c4:	add	lr, sp, #80	; 0x50
   196c8:	str	r3, [sp, #32]
   196cc:	mov	r3, lr
   196d0:	ldr	lr, [sp, #32]
   196d4:	str	lr, [sp]
   196d8:	str	ip, [sp, #4]
   196dc:	bl	1c724 <__assert_fail@plt+0xb11c>
   196e0:	b	19728 <__assert_fail@plt+0x8120>
   196e4:	movw	r0, #33	; 0x21
   196e8:	bl	23c08 <__assert_fail@plt+0x12600>
   196ec:	add	r1, sp, #47	; 0x2f
   196f0:	str	r0, [fp, #-20]	; 0xffffffec
   196f4:	ldr	r0, [fp, #-20]	; 0xffffffec
   196f8:	ldr	r2, [sp, #128]	; 0x80
   196fc:	str	r0, [sp, #28]
   19700:	mov	r0, r2
   19704:	bl	19818 <__assert_fail@plt+0x8210>
   19708:	ldr	r3, [sp, #124]	; 0x7c
   1970c:	ldr	r1, [sp, #28]
   19710:	str	r0, [sp, #24]
   19714:	mov	r0, r1
   19718:	movw	r1, #751	; 0x2ef
   1971c:	movt	r1, #3
   19720:	ldr	r2, [sp, #24]
   19724:	bl	11584 <sprintf@plt>
   19728:	movw	r0, #4708	; 0x1264
   1972c:	movt	r0, #4
   19730:	ldr	r0, [r0]
   19734:	bl	1becc <__assert_fail@plt+0xa8c4>
   19738:	ldr	r0, [fp, #-20]	; 0xffffffec
   1973c:	movw	r1, #4708	; 0x1264
   19740:	movt	r1, #4
   19744:	str	r0, [r1]
   19748:	movw	r0, #4620	; 0x120c
   1974c:	movt	r0, #4
   19750:	ldr	r0, [r0]
   19754:	movw	r1, #0
   19758:	cmp	r0, r1
   1975c:	beq	19774 <__assert_fail@plt+0x816c>
   19760:	movw	r0, #4620	; 0x120c
   19764:	movt	r0, #4
   19768:	ldr	r0, [r0]
   1976c:	str	r0, [sp, #20]
   19770:	b	197a0 <__assert_fail@plt+0x8198>
   19774:	ldr	r0, [fp, #-16]
   19778:	cmp	r0, #0
   1977c:	bge	19790 <__assert_fail@plt+0x8188>
   19780:	movw	r0, #748	; 0x2ec
   19784:	movt	r0, #3
   19788:	str	r0, [sp, #16]
   1978c:	b	19798 <__assert_fail@plt+0x8190>
   19790:	ldr	r0, [fp, #-12]
   19794:	str	r0, [sp, #16]
   19798:	ldr	r0, [sp, #16]
   1979c:	str	r0, [sp, #20]
   197a0:	ldr	r0, [sp, #20]
   197a4:	movw	r1, #4712	; 0x1268
   197a8:	movt	r1, #4
   197ac:	str	r0, [r1]
   197b0:	movw	r0, #4460	; 0x116c
   197b4:	movt	r0, #4
   197b8:	ldr	r0, [r0]
   197bc:	movw	r1, #4708	; 0x1264
   197c0:	movt	r1, #4
   197c4:	ldr	r1, [r1]
   197c8:	str	r0, [sp, #12]
   197cc:	mov	r0, r1
   197d0:	movw	r1, #0
   197d4:	bl	1c214 <__assert_fail@plt+0xac0c>
   197d8:	ldr	r1, [sp, #12]
   197dc:	sub	r0, r1, r0
   197e0:	movw	r1, #4712	; 0x1268
   197e4:	movt	r1, #4
   197e8:	ldr	r1, [r1]
   197ec:	str	r0, [sp, #8]
   197f0:	mov	r0, r1
   197f4:	movw	r1, #0
   197f8:	bl	1c214 <__assert_fail@plt+0xac0c>
   197fc:	ldr	r1, [sp, #8]
   19800:	sub	r0, r1, r0
   19804:	movw	r1, #4716	; 0x126c
   19808:	movt	r1, #4
   1980c:	str	r0, [r1]
   19810:	sub	sp, fp, #8
   19814:	pop	{r4, r5, fp, pc}
   19818:	push	{fp, lr}
   1981c:	mov	fp, sp
   19820:	sub	sp, sp, #8
   19824:	str	r0, [sp, #4]
   19828:	str	r1, [sp]
   1982c:	ldr	r0, [sp, #4]
   19830:	asr	r1, r0, #31
   19834:	ldr	r2, [sp]
   19838:	bl	1c0e4 <__assert_fail@plt+0xaadc>
   1983c:	mov	sp, fp
   19840:	pop	{fp, pc}
   19844:	push	{fp, lr}
   19848:	mov	fp, sp
   1984c:	sub	sp, sp, #32
   19850:	str	r0, [fp, #-4]
   19854:	str	r1, [fp, #-8]
   19858:	ldr	r0, [fp, #-4]
   1985c:	ldr	r0, [r0]
   19860:	str	r0, [sp, #16]
   19864:	movw	r0, #0
   19868:	strb	r0, [sp, #11]
   1986c:	ldr	r0, [sp, #16]
   19870:	bl	1138c <getc_unlocked@plt>
   19874:	str	r0, [fp, #-12]
   19878:	cmp	r0, #12
   1987c:	bne	198b4 <__assert_fail@plt+0x82ac>
   19880:	ldr	r0, [fp, #-4]
   19884:	ldrb	r0, [r0, #37]	; 0x25
   19888:	tst	r0, #1
   1988c:	beq	198b4 <__assert_fail@plt+0x82ac>
   19890:	ldr	r0, [sp, #16]
   19894:	bl	1138c <getc_unlocked@plt>
   19898:	str	r0, [fp, #-12]
   1989c:	cmp	r0, #10
   198a0:	bne	198b0 <__assert_fail@plt+0x82a8>
   198a4:	ldr	r0, [sp, #16]
   198a8:	bl	1138c <getc_unlocked@plt>
   198ac:	str	r0, [fp, #-12]
   198b0:	b	198b4 <__assert_fail@plt+0x82ac>
   198b4:	ldr	r0, [fp, #-4]
   198b8:	movw	r1, #0
   198bc:	strb	r1, [r0, #37]	; 0x25
   198c0:	ldr	r0, [fp, #-12]
   198c4:	cmp	r0, #12
   198c8:	bne	198d4 <__assert_fail@plt+0x82cc>
   198cc:	movw	r0, #1
   198d0:	strb	r0, [sp, #11]
   198d4:	movw	r0, #4736	; 0x1280
   198d8:	movt	r0, #4
   198dc:	ldrb	r0, [r0]
   198e0:	tst	r0, #1
   198e4:	beq	198f4 <__assert_fail@plt+0x82ec>
   198e8:	ldr	r0, [fp, #-4]
   198ec:	movw	r1, #1
   198f0:	strb	r1, [r0, #37]	; 0x25
   198f4:	b	198f8 <__assert_fail@plt+0x82f0>
   198f8:	ldr	r0, [fp, #-12]
   198fc:	cmp	r0, #10
   19900:	beq	199fc <__assert_fail@plt+0x83f4>
   19904:	ldr	r0, [fp, #-12]
   19908:	cmp	r0, #12
   1990c:	bne	199d0 <__assert_fail@plt+0x83c8>
   19910:	movw	r0, #4736	; 0x1280
   19914:	movt	r0, #4
   19918:	ldrb	r0, [r0]
   1991c:	tst	r0, #1
   19920:	beq	199a4 <__assert_fail@plt+0x839c>
   19924:	movw	r0, #4626	; 0x1212
   19928:	movt	r0, #4
   1992c:	ldrb	r0, [r0]
   19930:	tst	r0, #1
   19934:	bne	19994 <__assert_fail@plt+0x838c>
   19938:	movw	r0, #4692	; 0x1254
   1993c:	movt	r0, #4
   19940:	ldr	r0, [r0]
   19944:	str	r0, [sp, #4]
   19948:	movw	r0, #4472	; 0x1178
   1994c:	movt	r0, #4
   19950:	ldr	r0, [r0]
   19954:	str	r0, [sp, #12]
   19958:	ldr	r0, [sp, #12]
   1995c:	cmp	r0, #0
   19960:	beq	19990 <__assert_fail@plt+0x8388>
   19964:	ldr	r0, [sp, #4]
   19968:	movw	r1, #0
   1996c:	strb	r1, [r0, #37]	; 0x25
   19970:	ldr	r0, [sp, #4]
   19974:	add	r0, r0, #40	; 0x28
   19978:	str	r0, [sp, #4]
   1997c:	ldr	r0, [sp, #12]
   19980:	mvn	r1, #0
   19984:	add	r0, r0, r1
   19988:	str	r0, [sp, #12]
   1998c:	b	19958 <__assert_fail@plt+0x8350>
   19990:	b	199a0 <__assert_fail@plt+0x8398>
   19994:	ldr	r0, [fp, #-4]
   19998:	movw	r1, #0
   1999c:	strb	r1, [r0, #37]	; 0x25
   199a0:	b	199a4 <__assert_fail@plt+0x839c>
   199a4:	ldr	r0, [sp, #16]
   199a8:	bl	1138c <getc_unlocked@plt>
   199ac:	str	r0, [fp, #-12]
   199b0:	cmp	r0, #10
   199b4:	beq	199c4 <__assert_fail@plt+0x83bc>
   199b8:	ldr	r0, [fp, #-12]
   199bc:	ldr	r1, [sp, #16]
   199c0:	bl	114dc <ungetc@plt>
   199c4:	ldr	r0, [fp, #-4]
   199c8:	bl	19b3c <__assert_fail@plt+0x8534>
   199cc:	b	199fc <__assert_fail@plt+0x83f4>
   199d0:	ldr	r0, [fp, #-12]
   199d4:	cmn	r0, #1
   199d8:	bne	199e8 <__assert_fail@plt+0x83e0>
   199dc:	ldr	r0, [fp, #-4]
   199e0:	bl	19c14 <__assert_fail@plt+0x860c>
   199e4:	b	199fc <__assert_fail@plt+0x83f4>
   199e8:	b	199ec <__assert_fail@plt+0x83e4>
   199ec:	ldr	r0, [sp, #16]
   199f0:	bl	1138c <getc_unlocked@plt>
   199f4:	str	r0, [fp, #-12]
   199f8:	b	198f8 <__assert_fail@plt+0x82f0>
   199fc:	movw	r0, #4444	; 0x115c
   19a00:	movt	r0, #4
   19a04:	ldrb	r0, [r0]
   19a08:	tst	r0, #1
   19a0c:	beq	19a54 <__assert_fail@plt+0x844c>
   19a10:	movw	r0, #4626	; 0x1212
   19a14:	movt	r0, #4
   19a18:	ldrb	r0, [r0]
   19a1c:	tst	r0, #1
   19a20:	beq	19a30 <__assert_fail@plt+0x8428>
   19a24:	ldr	r0, [fp, #-8]
   19a28:	cmp	r0, #1
   19a2c:	bne	19a50 <__assert_fail@plt+0x8448>
   19a30:	ldrb	r0, [sp, #11]
   19a34:	tst	r0, #1
   19a38:	bne	19a50 <__assert_fail@plt+0x8448>
   19a3c:	movw	r0, #4476	; 0x117c
   19a40:	movt	r0, #4
   19a44:	ldr	r1, [r0]
   19a48:	add	r1, r1, #1
   19a4c:	str	r1, [r0]
   19a50:	b	19a54 <__assert_fail@plt+0x844c>
   19a54:	mov	sp, fp
   19a58:	pop	{fp, pc}
   19a5c:	sub	sp, sp, #8
   19a60:	movw	r0, #4472	; 0x1178
   19a64:	movt	r0, #4
   19a68:	ldr	r0, [r0]
   19a6c:	str	r0, [sp, #4]
   19a70:	movw	r0, #4692	; 0x1254
   19a74:	movt	r0, #4
   19a78:	ldr	r0, [r0]
   19a7c:	str	r0, [sp]
   19a80:	ldr	r0, [sp, #4]
   19a84:	cmp	r0, #0
   19a88:	beq	19ae0 <__assert_fail@plt+0x84d8>
   19a8c:	ldr	r0, [sp]
   19a90:	ldr	r0, [r0, #8]
   19a94:	cmp	r0, #2
   19a98:	bne	19abc <__assert_fail@plt+0x84b4>
   19a9c:	ldr	r0, [sp]
   19aa0:	movw	r1, #0
   19aa4:	str	r1, [r0, #8]
   19aa8:	movw	r0, #4696	; 0x1258
   19aac:	movt	r0, #4
   19ab0:	ldr	r1, [r0]
   19ab4:	add	r1, r1, #1
   19ab8:	str	r1, [r0]
   19abc:	b	19ac0 <__assert_fail@plt+0x84b8>
   19ac0:	ldr	r0, [sp, #4]
   19ac4:	mvn	r1, #0
   19ac8:	add	r0, r0, r1
   19acc:	str	r0, [sp, #4]
   19ad0:	ldr	r0, [sp]
   19ad4:	add	r0, r0, #40	; 0x28
   19ad8:	str	r0, [sp]
   19adc:	b	19a80 <__assert_fail@plt+0x8478>
   19ae0:	movw	r0, #4416	; 0x1140
   19ae4:	movt	r0, #4
   19ae8:	ldrb	r0, [r0]
   19aec:	tst	r0, #1
   19af0:	beq	19b34 <__assert_fail@plt+0x852c>
   19af4:	movw	r0, #4692	; 0x1254
   19af8:	movt	r0, #4
   19afc:	ldr	r0, [r0]
   19b00:	ldr	r0, [r0, #8]
   19b04:	cmp	r0, #3
   19b08:	bne	19b20 <__assert_fail@plt+0x8518>
   19b0c:	movw	r0, #4696	; 0x1258
   19b10:	movt	r0, #4
   19b14:	movw	r1, #0
   19b18:	str	r1, [r0]
   19b1c:	b	19b30 <__assert_fail@plt+0x8528>
   19b20:	movw	r0, #4696	; 0x1258
   19b24:	movt	r0, #4
   19b28:	movw	r1, #1
   19b2c:	str	r1, [r0]
   19b30:	b	19b34 <__assert_fail@plt+0x852c>
   19b34:	add	sp, sp, #8
   19b38:	bx	lr
   19b3c:	sub	sp, sp, #12
   19b40:	str	r0, [sp, #8]
   19b44:	movw	r0, #4626	; 0x1212
   19b48:	movt	r0, #4
   19b4c:	ldrb	r0, [r0]
   19b50:	tst	r0, #1
   19b54:	bne	19bdc <__assert_fail@plt+0x85d4>
   19b58:	movw	r0, #4692	; 0x1254
   19b5c:	movt	r0, #4
   19b60:	ldr	r0, [r0]
   19b64:	str	r0, [sp, #4]
   19b68:	movw	r0, #4472	; 0x1178
   19b6c:	movt	r0, #4
   19b70:	ldr	r0, [r0]
   19b74:	str	r0, [sp]
   19b78:	ldr	r0, [sp]
   19b7c:	cmp	r0, #0
   19b80:	beq	19bd8 <__assert_fail@plt+0x85d0>
   19b84:	movw	r0, #4416	; 0x1140
   19b88:	movt	r0, #4
   19b8c:	ldrb	r0, [r0]
   19b90:	tst	r0, #1
   19b94:	beq	19ba8 <__assert_fail@plt+0x85a0>
   19b98:	ldr	r0, [sp, #4]
   19b9c:	movw	r1, #1
   19ba0:	str	r1, [r0, #8]
   19ba4:	b	19bb4 <__assert_fail@plt+0x85ac>
   19ba8:	ldr	r0, [sp, #4]
   19bac:	movw	r1, #2
   19bb0:	str	r1, [r0, #8]
   19bb4:	b	19bb8 <__assert_fail@plt+0x85b0>
   19bb8:	ldr	r0, [sp, #4]
   19bbc:	add	r0, r0, #40	; 0x28
   19bc0:	str	r0, [sp, #4]
   19bc4:	ldr	r0, [sp]
   19bc8:	mvn	r1, #0
   19bcc:	add	r0, r0, r1
   19bd0:	str	r0, [sp]
   19bd4:	b	19b78 <__assert_fail@plt+0x8570>
   19bd8:	b	19be8 <__assert_fail@plt+0x85e0>
   19bdc:	ldr	r0, [sp, #8]
   19be0:	movw	r1, #2
   19be4:	str	r1, [r0, #8]
   19be8:	ldr	r0, [sp, #8]
   19bec:	movw	r1, #0
   19bf0:	str	r1, [r0, #28]
   19bf4:	movw	r0, #4696	; 0x1258
   19bf8:	movt	r0, #4
   19bfc:	ldr	r1, [r0]
   19c00:	mvn	r2, #0
   19c04:	add	r1, r1, r2
   19c08:	str	r1, [r0]
   19c0c:	add	sp, sp, #12
   19c10:	bx	lr
   19c14:	push	{fp, lr}
   19c18:	mov	fp, sp
   19c1c:	sub	sp, sp, #24
   19c20:	str	r0, [fp, #-4]
   19c24:	ldr	r0, [fp, #-4]
   19c28:	ldr	r0, [r0, #8]
   19c2c:	cmp	r0, #3
   19c30:	bne	19c38 <__assert_fail@plt+0x8630>
   19c34:	b	19dc0 <__assert_fail@plt+0x87b8>
   19c38:	bl	114e8 <__errno_location@plt>
   19c3c:	ldr	r0, [r0]
   19c40:	str	r0, [sp, #8]
   19c44:	ldr	r0, [fp, #-4]
   19c48:	ldr	r0, [r0]
   19c4c:	bl	11410 <ferror_unlocked@plt>
   19c50:	cmp	r0, #0
   19c54:	bne	19c60 <__assert_fail@plt+0x8658>
   19c58:	movw	r0, #0
   19c5c:	str	r0, [sp, #8]
   19c60:	ldr	r0, [fp, #-4]
   19c64:	ldr	r0, [r0]
   19c68:	bl	1150c <fileno@plt>
   19c6c:	cmp	r0, #0
   19c70:	bne	19c84 <__assert_fail@plt+0x867c>
   19c74:	ldr	r0, [fp, #-4]
   19c78:	ldr	r0, [r0]
   19c7c:	bl	1159c <clearerr_unlocked@plt>
   19c80:	b	19cb4 <__assert_fail@plt+0x86ac>
   19c84:	ldr	r0, [fp, #-4]
   19c88:	ldr	r0, [r0]
   19c8c:	bl	1bc08 <__assert_fail@plt+0xa600>
   19c90:	cmp	r0, #0
   19c94:	beq	19cb0 <__assert_fail@plt+0x86a8>
   19c98:	ldr	r0, [sp, #8]
   19c9c:	cmp	r0, #0
   19ca0:	bne	19cb0 <__assert_fail@plt+0x86a8>
   19ca4:	bl	114e8 <__errno_location@plt>
   19ca8:	ldr	r0, [r0]
   19cac:	str	r0, [sp, #8]
   19cb0:	b	19cb4 <__assert_fail@plt+0x86ac>
   19cb4:	ldr	r0, [sp, #8]
   19cb8:	cmp	r0, #0
   19cbc:	beq	19d00 <__assert_fail@plt+0x86f8>
   19cc0:	ldr	r1, [sp, #8]
   19cc4:	ldr	r0, [fp, #-4]
   19cc8:	ldr	r2, [r0, #4]
   19ccc:	movw	r0, #0
   19cd0:	movw	r3, #3
   19cd4:	str	r1, [sp, #4]
   19cd8:	mov	r1, r3
   19cdc:	bl	22500 <__assert_fail@plt+0x10ef8>
   19ce0:	movw	r1, #1
   19ce4:	str	r0, [sp]
   19ce8:	mov	r0, r1
   19cec:	ldr	r1, [sp, #4]
   19cf0:	movw	r2, #1887	; 0x75f
   19cf4:	movt	r2, #3
   19cf8:	ldr	r3, [sp]
   19cfc:	bl	11428 <error@plt>
   19d00:	movw	r0, #4626	; 0x1212
   19d04:	movt	r0, #4
   19d08:	ldrb	r0, [r0]
   19d0c:	tst	r0, #1
   19d10:	bne	19d90 <__assert_fail@plt+0x8788>
   19d14:	movw	r0, #4692	; 0x1254
   19d18:	movt	r0, #4
   19d1c:	ldr	r0, [r0]
   19d20:	str	r0, [fp, #-8]
   19d24:	movw	r0, #4472	; 0x1178
   19d28:	movt	r0, #4
   19d2c:	ldr	r0, [r0]
   19d30:	str	r0, [sp, #12]
   19d34:	ldr	r0, [sp, #12]
   19d38:	cmp	r0, #0
   19d3c:	beq	19d8c <__assert_fail@plt+0x8784>
   19d40:	ldr	r0, [fp, #-8]
   19d44:	movw	r1, #3
   19d48:	str	r1, [r0, #8]
   19d4c:	ldr	r0, [fp, #-8]
   19d50:	ldr	r0, [r0, #24]
   19d54:	cmp	r0, #0
   19d58:	bne	19d68 <__assert_fail@plt+0x8760>
   19d5c:	ldr	r0, [fp, #-8]
   19d60:	movw	r1, #0
   19d64:	str	r1, [r0, #28]
   19d68:	b	19d6c <__assert_fail@plt+0x8764>
   19d6c:	ldr	r0, [fp, #-8]
   19d70:	add	r0, r0, #40	; 0x28
   19d74:	str	r0, [fp, #-8]
   19d78:	ldr	r0, [sp, #12]
   19d7c:	mvn	r1, #0
   19d80:	add	r0, r0, r1
   19d84:	str	r0, [sp, #12]
   19d88:	b	19d34 <__assert_fail@plt+0x872c>
   19d8c:	b	19da8 <__assert_fail@plt+0x87a0>
   19d90:	ldr	r0, [fp, #-4]
   19d94:	movw	r1, #3
   19d98:	str	r1, [r0, #8]
   19d9c:	ldr	r0, [fp, #-4]
   19da0:	movw	r1, #0
   19da4:	str	r1, [r0, #28]
   19da8:	movw	r0, #4696	; 0x1258
   19dac:	movt	r0, #4
   19db0:	ldr	r1, [r0]
   19db4:	mvn	r2, #0
   19db8:	add	r1, r1, r2
   19dbc:	str	r1, [r0]
   19dc0:	mov	sp, fp
   19dc4:	pop	{fp, pc}
   19dc8:	push	{fp, lr}
   19dcc:	mov	fp, sp
   19dd0:	sub	sp, sp, #8
   19dd4:	strb	r0, [fp, #-1]
   19dd8:	movw	r0, #4740	; 0x1284
   19ddc:	movt	r0, #4
   19de0:	ldr	r0, [r0]
   19de4:	movw	r1, #4732	; 0x127c
   19de8:	movt	r1, #4
   19dec:	ldr	r1, [r1]
   19df0:	cmp	r0, r1
   19df4:	bcc	19e1c <__assert_fail@plt+0x8814>
   19df8:	movw	r0, #4728	; 0x1278
   19dfc:	movt	r0, #4
   19e00:	ldr	r0, [r0]
   19e04:	movw	r1, #4732	; 0x127c
   19e08:	movt	r1, #4
   19e0c:	bl	23db8 <__assert_fail@plt+0x127b0>
   19e10:	movw	r1, #4728	; 0x1278
   19e14:	movt	r1, #4
   19e18:	str	r0, [r1]
   19e1c:	ldrb	r0, [fp, #-1]
   19e20:	movw	r1, #4728	; 0x1278
   19e24:	movt	r1, #4
   19e28:	ldr	r1, [r1]
   19e2c:	movw	r2, #4740	; 0x1284
   19e30:	movt	r2, #4
   19e34:	ldr	r3, [r2]
   19e38:	add	ip, r3, #1
   19e3c:	str	ip, [r2]
   19e40:	add	r1, r1, r3
   19e44:	strb	r0, [r1]
   19e48:	mov	sp, fp
   19e4c:	pop	{fp, pc}
   19e50:	push	{fp, lr}
   19e54:	mov	fp, sp
   19e58:	sub	sp, sp, #32
   19e5c:	str	r0, [fp, #-8]
   19e60:	ldr	r0, [fp, #-8]
   19e64:	ldr	r1, [r0, #20]
   19e68:	add	r2, r1, #1
   19e6c:	str	r2, [r0, #20]
   19e70:	str	r1, [sp, #16]
   19e74:	movw	r0, #4728	; 0x1278
   19e78:	movt	r0, #4
   19e7c:	ldr	r1, [r0]
   19e80:	movw	r2, #4720	; 0x1270
   19e84:	movt	r2, #4
   19e88:	ldr	r3, [r2]
   19e8c:	ldr	ip, [sp, #16]
   19e90:	ldr	r3, [r3, ip, lsl #2]
   19e94:	add	r1, r1, r3
   19e98:	str	r1, [sp, #12]
   19e9c:	ldr	r0, [r0]
   19ea0:	ldr	r1, [r2]
   19ea4:	ldr	r2, [sp, #16]
   19ea8:	add	r2, r2, #1
   19eac:	add	r1, r1, r2, lsl #2
   19eb0:	ldr	r1, [r1]
   19eb4:	add	r0, r0, r1
   19eb8:	str	r0, [sp, #8]
   19ebc:	movw	r0, #4744	; 0x1288
   19ec0:	movt	r0, #4
   19ec4:	movw	r1, #1
   19ec8:	strb	r1, [r0]
   19ecc:	movw	r0, #4745	; 0x1289
   19ed0:	movt	r0, #4
   19ed4:	ldrb	r0, [r0]
   19ed8:	tst	r0, #1
   19edc:	beq	19ee4 <__assert_fail@plt+0x88dc>
   19ee0:	bl	1a748 <__assert_fail@plt+0x9140>
   19ee4:	ldr	r0, [fp, #-8]
   19ee8:	ldr	r0, [r0, #8]
   19eec:	cmp	r0, #1
   19ef0:	bne	19f9c <__assert_fail@plt+0x8994>
   19ef4:	movw	r0, #1
   19ef8:	str	r0, [sp, #4]
   19efc:	movw	r0, #4692	; 0x1254
   19f00:	movt	r0, #4
   19f04:	ldr	r0, [r0]
   19f08:	str	r0, [fp, #-12]
   19f0c:	ldr	r0, [sp, #4]
   19f10:	movw	r1, #4472	; 0x1178
   19f14:	movt	r1, #4
   19f18:	ldr	r1, [r1]
   19f1c:	cmp	r0, r1
   19f20:	bgt	19f4c <__assert_fail@plt+0x8944>
   19f24:	ldr	r0, [fp, #-12]
   19f28:	movw	r1, #2
   19f2c:	str	r1, [r0, #8]
   19f30:	ldr	r0, [sp, #4]
   19f34:	add	r0, r0, #1
   19f38:	str	r0, [sp, #4]
   19f3c:	ldr	r0, [fp, #-12]
   19f40:	add	r0, r0, #40	; 0x28
   19f44:	str	r0, [fp, #-12]
   19f48:	b	19f0c <__assert_fail@plt+0x8904>
   19f4c:	movw	r0, #4692	; 0x1254
   19f50:	movt	r0, #4
   19f54:	ldr	r0, [r0]
   19f58:	ldr	r0, [r0, #28]
   19f5c:	cmp	r0, #0
   19f60:	bgt	19f98 <__assert_fail@plt+0x8990>
   19f64:	movw	r0, #4456	; 0x1168
   19f68:	movt	r0, #4
   19f6c:	ldrb	r0, [r0]
   19f70:	tst	r0, #1
   19f74:	bne	19f88 <__assert_fail@plt+0x8980>
   19f78:	movw	r0, #4744	; 0x1288
   19f7c:	movt	r0, #4
   19f80:	movw	r1, #0
   19f84:	strb	r1, [r0]
   19f88:	movw	r0, #1
   19f8c:	and	r0, r0, #1
   19f90:	strb	r0, [fp, #-1]
   19f94:	b	1a0d0 <__assert_fail@plt+0x8ac8>
   19f98:	b	19f9c <__assert_fail@plt+0x8994>
   19f9c:	movw	r0, #4636	; 0x121c
   19fa0:	movt	r0, #4
   19fa4:	ldr	r0, [r0]
   19fa8:	movw	r1, #4748	; 0x128c
   19fac:	movt	r1, #4
   19fb0:	ldr	r1, [r1]
   19fb4:	cmp	r0, r1
   19fb8:	bge	19fec <__assert_fail@plt+0x89e4>
   19fbc:	movw	r0, #4748	; 0x128c
   19fc0:	movt	r0, #4
   19fc4:	ldr	r0, [r0]
   19fc8:	movw	r1, #4636	; 0x121c
   19fcc:	movt	r1, #4
   19fd0:	ldr	r1, [r1]
   19fd4:	sub	r0, r0, r1
   19fd8:	bl	1a920 <__assert_fail@plt+0x9318>
   19fdc:	movw	r0, #4748	; 0x128c
   19fe0:	movt	r0, #4
   19fe4:	movw	r1, #0
   19fe8:	str	r1, [r0]
   19fec:	movw	r0, #4633	; 0x1219
   19ff0:	movt	r0, #4
   19ff4:	ldrb	r0, [r0]
   19ff8:	tst	r0, #1
   19ffc:	beq	1a004 <__assert_fail@plt+0x89fc>
   1a000:	bl	1a9b8 <__assert_fail@plt+0x93b0>
   1a004:	b	1a008 <__assert_fail@plt+0x8a00>
   1a008:	ldr	r0, [sp, #12]
   1a00c:	ldr	r1, [sp, #8]
   1a010:	cmp	r0, r1
   1a014:	beq	1a030 <__assert_fail@plt+0x8a28>
   1a018:	ldr	r0, [sp, #12]
   1a01c:	add	r1, r0, #1
   1a020:	str	r1, [sp, #12]
   1a024:	ldrb	r0, [r0]
   1a028:	bl	1a0e0 <__assert_fail@plt+0x8ad8>
   1a02c:	b	1a008 <__assert_fail@plt+0x8a00>
   1a030:	movw	r0, #4752	; 0x1290
   1a034:	movt	r0, #4
   1a038:	ldr	r0, [r0]
   1a03c:	cmp	r0, #0
   1a040:	bne	1a0c4 <__assert_fail@plt+0x8abc>
   1a044:	ldr	r0, [fp, #-8]
   1a048:	ldr	r0, [r0, #32]
   1a04c:	movw	r1, #4724	; 0x1274
   1a050:	movt	r1, #4
   1a054:	ldr	r1, [r1]
   1a058:	ldr	r2, [sp, #16]
   1a05c:	add	r1, r1, r2, lsl #2
   1a060:	ldr	r1, [r1]
   1a064:	add	r0, r0, r1
   1a068:	movw	r1, #4756	; 0x1294
   1a06c:	movt	r1, #4
   1a070:	str	r0, [r1]
   1a074:	ldr	r0, [fp, #-8]
   1a078:	ldr	r0, [r0, #32]
   1a07c:	movw	r1, #4636	; 0x121c
   1a080:	movt	r1, #4
   1a084:	ldr	r1, [r1]
   1a088:	sub	r0, r0, r1
   1a08c:	movw	r1, #4628	; 0x1214
   1a090:	movt	r1, #4
   1a094:	ldr	r1, [r1]
   1a098:	cmp	r0, r1
   1a09c:	bne	1a0c0 <__assert_fail@plt+0x8ab8>
   1a0a0:	movw	r0, #4636	; 0x121c
   1a0a4:	movt	r0, #4
   1a0a8:	ldr	r0, [r0]
   1a0ac:	movw	r1, #4756	; 0x1294
   1a0b0:	movt	r1, #4
   1a0b4:	ldr	r2, [r1]
   1a0b8:	sub	r0, r2, r0
   1a0bc:	str	r0, [r1]
   1a0c0:	b	1a0c4 <__assert_fail@plt+0x8abc>
   1a0c4:	movw	r0, #1
   1a0c8:	and	r0, r0, #1
   1a0cc:	strb	r0, [fp, #-1]
   1a0d0:	ldrb	r0, [fp, #-1]
   1a0d4:	and	r0, r0, #1
   1a0d8:	mov	sp, fp
   1a0dc:	pop	{fp, pc}
   1a0e0:	push	{fp, lr}
   1a0e4:	mov	fp, sp
   1a0e8:	sub	sp, sp, #8
   1a0ec:	strb	r0, [fp, #-1]
   1a0f0:	movw	r0, #4624	; 0x1210
   1a0f4:	movt	r0, #4
   1a0f8:	ldrb	r0, [r0]
   1a0fc:	tst	r0, #1
   1a100:	beq	1a1b8 <__assert_fail@plt+0x8bb0>
   1a104:	ldrb	r0, [fp, #-1]
   1a108:	cmp	r0, #32
   1a10c:	bne	1a128 <__assert_fail@plt+0x8b20>
   1a110:	movw	r0, #4752	; 0x1290
   1a114:	movt	r0, #4
   1a118:	ldr	r1, [r0]
   1a11c:	add	r1, r1, #1
   1a120:	str	r1, [r0]
   1a124:	b	1a1c0 <__assert_fail@plt+0x8bb8>
   1a128:	movw	r0, #4752	; 0x1290
   1a12c:	movt	r0, #4
   1a130:	ldr	r0, [r0]
   1a134:	cmp	r0, #0
   1a138:	ble	1a140 <__assert_fail@plt+0x8b38>
   1a13c:	bl	1ab04 <__assert_fail@plt+0x94fc>
   1a140:	b	1a144 <__assert_fail@plt+0x8b3c>
   1a144:	bl	11488 <__ctype_b_loc@plt>
   1a148:	ldr	r0, [r0]
   1a14c:	ldrb	r1, [fp, #-1]
   1a150:	str	r0, [sp]
   1a154:	mov	r0, r1
   1a158:	bl	1ac0c <__assert_fail@plt+0x9604>
   1a15c:	mov	r1, r0
   1a160:	ldr	r2, [sp]
   1a164:	add	r0, r2, r0, lsl #1
   1a168:	ldrh	r0, [r0]
   1a16c:	and	r0, r0, #16384	; 0x4000
   1a170:	cmp	r0, #0
   1a174:	bne	1a1a0 <__assert_fail@plt+0x8b98>
   1a178:	ldrb	r0, [fp, #-1]
   1a17c:	cmp	r0, #8
   1a180:	bne	1a19c <__assert_fail@plt+0x8b94>
   1a184:	movw	r0, #4756	; 0x1294
   1a188:	movt	r0, #4
   1a18c:	ldr	r1, [r0]
   1a190:	mvn	r2, #0
   1a194:	add	r1, r1, r2
   1a198:	str	r1, [r0]
   1a19c:	b	1a1b4 <__assert_fail@plt+0x8bac>
   1a1a0:	movw	r0, #4756	; 0x1294
   1a1a4:	movt	r0, #4
   1a1a8:	ldr	r1, [r0]
   1a1ac:	add	r1, r1, #1
   1a1b0:	str	r1, [r0]
   1a1b4:	b	1a1b8 <__assert_fail@plt+0x8bb0>
   1a1b8:	ldrb	r0, [fp, #-1]
   1a1bc:	bl	115fc <putchar_unlocked@plt>
   1a1c0:	mov	sp, fp
   1a1c4:	pop	{fp, pc}
   1a1c8:	push	{fp, lr}
   1a1cc:	mov	fp, sp
   1a1d0:	sub	sp, sp, #40	; 0x28
   1a1d4:	str	r0, [fp, #-8]
   1a1d8:	ldr	r0, [fp, #-8]
   1a1dc:	ldr	r0, [r0]
   1a1e0:	bl	1138c <getc_unlocked@plt>
   1a1e4:	str	r0, [fp, #-12]
   1a1e8:	movw	r0, #4764	; 0x129c
   1a1ec:	movt	r0, #4
   1a1f0:	ldr	r0, [r0]
   1a1f4:	str	r0, [sp, #20]
   1a1f8:	ldr	r0, [fp, #-12]
   1a1fc:	cmp	r0, #12
   1a200:	bne	1a240 <__assert_fail@plt+0x8c38>
   1a204:	ldr	r0, [fp, #-8]
   1a208:	ldrb	r0, [r0, #37]	; 0x25
   1a20c:	tst	r0, #1
   1a210:	beq	1a240 <__assert_fail@plt+0x8c38>
   1a214:	ldr	r0, [fp, #-8]
   1a218:	ldr	r0, [r0]
   1a21c:	bl	1138c <getc_unlocked@plt>
   1a220:	str	r0, [fp, #-12]
   1a224:	cmp	r0, #10
   1a228:	bne	1a23c <__assert_fail@plt+0x8c34>
   1a22c:	ldr	r0, [fp, #-8]
   1a230:	ldr	r0, [r0]
   1a234:	bl	1138c <getc_unlocked@plt>
   1a238:	str	r0, [fp, #-12]
   1a23c:	b	1a240 <__assert_fail@plt+0x8c38>
   1a240:	ldr	r0, [fp, #-8]
   1a244:	mov	r1, #0
   1a248:	strb	r1, [r0, #37]	; 0x25
   1a24c:	ldr	r0, [fp, #-12]
   1a250:	cmn	r0, #1
   1a254:	str	r0, [sp, #4]
   1a258:	beq	1a338 <__assert_fail@plt+0x8d30>
   1a25c:	b	1a260 <__assert_fail@plt+0x8c58>
   1a260:	ldr	r0, [sp, #4]
   1a264:	cmp	r0, #10
   1a268:	beq	1a350 <__assert_fail@plt+0x8d48>
   1a26c:	b	1a270 <__assert_fail@plt+0x8c68>
   1a270:	ldr	r0, [sp, #4]
   1a274:	cmp	r0, #12
   1a278:	bne	1a354 <__assert_fail@plt+0x8d4c>
   1a27c:	b	1a280 <__assert_fail@plt+0x8c78>
   1a280:	ldr	r0, [fp, #-8]
   1a284:	ldr	r0, [r0]
   1a288:	bl	1138c <getc_unlocked@plt>
   1a28c:	str	r0, [fp, #-12]
   1a290:	cmp	r0, #10
   1a294:	beq	1a2a8 <__assert_fail@plt+0x8ca0>
   1a298:	ldr	r0, [fp, #-12]
   1a29c:	ldr	r1, [fp, #-8]
   1a2a0:	ldr	r1, [r1]
   1a2a4:	bl	114dc <ungetc@plt>
   1a2a8:	movw	r0, #4768	; 0x12a0
   1a2ac:	movt	r0, #4
   1a2b0:	movw	r1, #1
   1a2b4:	strb	r1, [r0]
   1a2b8:	movw	r0, #4745	; 0x1289
   1a2bc:	movt	r0, #4
   1a2c0:	ldrb	r0, [r0]
   1a2c4:	tst	r0, #1
   1a2c8:	beq	1a2f8 <__assert_fail@plt+0x8cf0>
   1a2cc:	movw	r0, #4416	; 0x1140
   1a2d0:	movt	r0, #4
   1a2d4:	ldrb	r0, [r0]
   1a2d8:	tst	r0, #1
   1a2dc:	bne	1a2f8 <__assert_fail@plt+0x8cf0>
   1a2e0:	movw	r0, #4744	; 0x1288
   1a2e4:	movt	r0, #4
   1a2e8:	movw	r1, #1
   1a2ec:	strb	r1, [r0]
   1a2f0:	bl	1a748 <__assert_fail@plt+0x9140>
   1a2f4:	b	1a320 <__assert_fail@plt+0x8d18>
   1a2f8:	movw	r0, #4640	; 0x1220
   1a2fc:	movt	r0, #4
   1a300:	ldrb	r0, [r0]
   1a304:	tst	r0, #1
   1a308:	beq	1a31c <__assert_fail@plt+0x8d14>
   1a30c:	movw	r0, #4769	; 0x12a1
   1a310:	movt	r0, #4
   1a314:	movw	r1, #1
   1a318:	strb	r1, [r0]
   1a31c:	b	1a320 <__assert_fail@plt+0x8d18>
   1a320:	ldr	r0, [fp, #-8]
   1a324:	bl	19b3c <__assert_fail@plt+0x8534>
   1a328:	movw	r0, #1
   1a32c:	and	r0, r0, #1
   1a330:	strb	r0, [fp, #-1]
   1a334:	b	1a738 <__assert_fail@plt+0x9130>
   1a338:	ldr	r0, [fp, #-8]
   1a33c:	bl	19c14 <__assert_fail@plt+0x860c>
   1a340:	movw	r0, #1
   1a344:	and	r0, r0, #1
   1a348:	strb	r0, [fp, #-1]
   1a34c:	b	1a738 <__assert_fail@plt+0x9130>
   1a350:	b	1a364 <__assert_fail@plt+0x8d5c>
   1a354:	ldr	r0, [fp, #-12]
   1a358:	and	r0, r0, #255	; 0xff
   1a35c:	bl	1ac20 <__assert_fail@plt+0x9618>
   1a360:	str	r0, [fp, #-16]
   1a364:	movw	r0, #4642	; 0x1222
   1a368:	movt	r0, #4
   1a36c:	ldrb	r0, [r0]
   1a370:	tst	r0, #1
   1a374:	beq	1a3b8 <__assert_fail@plt+0x8db0>
   1a378:	movw	r0, #4764	; 0x129c
   1a37c:	movt	r0, #4
   1a380:	ldr	r0, [r0]
   1a384:	movw	r1, #4676	; 0x1244
   1a388:	movt	r1, #4
   1a38c:	ldr	r1, [r1]
   1a390:	cmp	r0, r1
   1a394:	ble	1a3b8 <__assert_fail@plt+0x8db0>
   1a398:	ldr	r0, [sp, #20]
   1a39c:	movw	r1, #4764	; 0x129c
   1a3a0:	movt	r1, #4
   1a3a4:	str	r0, [r1]
   1a3a8:	movw	r0, #0
   1a3ac:	and	r0, r0, #1
   1a3b0:	strb	r0, [fp, #-1]
   1a3b4:	b	1a738 <__assert_fail@plt+0x9130>
   1a3b8:	ldr	r0, [fp, #-8]
   1a3bc:	ldr	r0, [r0, #16]
   1a3c0:	movw	r1, #40392	; 0x9dc8
   1a3c4:	movt	r1, #1
   1a3c8:	cmp	r0, r1
   1a3cc:	beq	1a57c <__assert_fail@plt+0x8f74>
   1a3d0:	movw	r0, #4744	; 0x1288
   1a3d4:	movt	r0, #4
   1a3d8:	movw	r1, #1
   1a3dc:	strb	r1, [r0]
   1a3e0:	movw	r0, #4745	; 0x1289
   1a3e4:	movt	r0, #4
   1a3e8:	ldrb	r0, [r0]
   1a3ec:	tst	r0, #1
   1a3f0:	beq	1a40c <__assert_fail@plt+0x8e04>
   1a3f4:	movw	r0, #4416	; 0x1140
   1a3f8:	movt	r0, #4
   1a3fc:	ldrb	r0, [r0]
   1a400:	tst	r0, #1
   1a404:	bne	1a40c <__assert_fail@plt+0x8e04>
   1a408:	bl	1a748 <__assert_fail@plt+0x9140>
   1a40c:	movw	r0, #4626	; 0x1212
   1a410:	movt	r0, #4
   1a414:	ldrb	r0, [r0]
   1a418:	tst	r0, #1
   1a41c:	beq	1a510 <__assert_fail@plt+0x8f08>
   1a420:	movw	r0, #4770	; 0x12a2
   1a424:	movt	r0, #4
   1a428:	ldrb	r0, [r0]
   1a42c:	tst	r0, #1
   1a430:	beq	1a510 <__assert_fail@plt+0x8f08>
   1a434:	movw	r0, #4760	; 0x1298
   1a438:	movt	r0, #4
   1a43c:	ldr	r1, [r0]
   1a440:	str	r1, [sp, #12]
   1a444:	movw	r1, #0
   1a448:	str	r1, [r0]
   1a44c:	movw	r0, #1
   1a450:	str	r0, [sp, #16]
   1a454:	movw	r0, #4692	; 0x1254
   1a458:	movt	r0, #4
   1a45c:	ldr	r0, [r0]
   1a460:	str	r0, [sp, #8]
   1a464:	ldr	r0, [sp, #16]
   1a468:	ldr	r1, [sp, #12]
   1a46c:	cmp	r0, r1
   1a470:	bgt	1a4ac <__assert_fail@plt+0x8ea4>
   1a474:	ldr	r0, [sp, #8]
   1a478:	bl	1afcc <__assert_fail@plt+0x99c4>
   1a47c:	movw	r0, #4760	; 0x1298
   1a480:	movt	r0, #4
   1a484:	ldr	r1, [r0]
   1a488:	add	r1, r1, #1
   1a48c:	str	r1, [r0]
   1a490:	ldr	r0, [sp, #16]
   1a494:	add	r0, r0, #1
   1a498:	str	r0, [sp, #16]
   1a49c:	ldr	r0, [sp, #8]
   1a4a0:	add	r0, r0, #40	; 0x28
   1a4a4:	str	r0, [sp, #8]
   1a4a8:	b	1a464 <__assert_fail@plt+0x8e5c>
   1a4ac:	ldr	r0, [fp, #-8]
   1a4b0:	ldr	r0, [r0, #32]
   1a4b4:	movw	r1, #4748	; 0x128c
   1a4b8:	movt	r1, #4
   1a4bc:	str	r0, [r1]
   1a4c0:	movw	r0, #4642	; 0x1222
   1a4c4:	movt	r0, #4
   1a4c8:	ldrb	r0, [r0]
   1a4cc:	tst	r0, #1
   1a4d0:	beq	1a4f0 <__assert_fail@plt+0x8ee8>
   1a4d4:	movw	r0, #4676	; 0x1244
   1a4d8:	movt	r0, #4
   1a4dc:	ldr	r0, [r0]
   1a4e0:	movw	r1, #4752	; 0x1290
   1a4e4:	movt	r1, #4
   1a4e8:	str	r0, [r1]
   1a4ec:	b	1a500 <__assert_fail@plt+0x8ef8>
   1a4f0:	movw	r0, #4752	; 0x1290
   1a4f4:	movt	r0, #4
   1a4f8:	movw	r1, #0
   1a4fc:	str	r1, [r0]
   1a500:	movw	r0, #4770	; 0x12a2
   1a504:	movt	r0, #4
   1a508:	movw	r1, #0
   1a50c:	strb	r1, [r0]
   1a510:	movw	r0, #4636	; 0x121c
   1a514:	movt	r0, #4
   1a518:	ldr	r0, [r0]
   1a51c:	movw	r1, #4748	; 0x128c
   1a520:	movt	r1, #4
   1a524:	ldr	r1, [r1]
   1a528:	cmp	r0, r1
   1a52c:	bge	1a560 <__assert_fail@plt+0x8f58>
   1a530:	movw	r0, #4748	; 0x128c
   1a534:	movt	r0, #4
   1a538:	ldr	r0, [r0]
   1a53c:	movw	r1, #4636	; 0x121c
   1a540:	movt	r1, #4
   1a544:	ldr	r1, [r1]
   1a548:	sub	r0, r0, r1
   1a54c:	bl	1a920 <__assert_fail@plt+0x9318>
   1a550:	movw	r0, #4748	; 0x128c
   1a554:	movt	r0, #4
   1a558:	movw	r1, #0
   1a55c:	str	r1, [r0]
   1a560:	movw	r0, #4633	; 0x1219
   1a564:	movt	r0, #4
   1a568:	ldrb	r0, [r0]
   1a56c:	tst	r0, #1
   1a570:	beq	1a578 <__assert_fail@plt+0x8f70>
   1a574:	bl	1a9b8 <__assert_fail@plt+0x93b0>
   1a578:	b	1a57c <__assert_fail@plt+0x8f74>
   1a57c:	ldr	r0, [fp, #-8]
   1a580:	ldrb	r0, [r0, #36]	; 0x24
   1a584:	tst	r0, #1
   1a588:	beq	1a594 <__assert_fail@plt+0x8f8c>
   1a58c:	ldr	r0, [fp, #-8]
   1a590:	bl	1b070 <__assert_fail@plt+0x9a68>
   1a594:	movw	r0, #4771	; 0x12a3
   1a598:	movt	r0, #4
   1a59c:	movw	r1, #0
   1a5a0:	strb	r1, [r0]
   1a5a4:	ldr	r0, [fp, #-12]
   1a5a8:	cmp	r0, #10
   1a5ac:	bne	1a5c0 <__assert_fail@plt+0x8fb8>
   1a5b0:	movw	r0, #1
   1a5b4:	and	r0, r0, #1
   1a5b8:	strb	r0, [fp, #-1]
   1a5bc:	b	1a738 <__assert_fail@plt+0x9130>
   1a5c0:	ldr	r0, [fp, #-8]
   1a5c4:	ldr	r1, [fp, #-16]
   1a5c8:	movw	r2, #4684	; 0x124c
   1a5cc:	movt	r2, #4
   1a5d0:	ldr	r2, [r2]
   1a5d4:	bl	1b2b8 <__assert_fail@plt+0x9cb0>
   1a5d8:	ldr	r0, [fp, #-8]
   1a5dc:	ldr	r0, [r0]
   1a5e0:	bl	1138c <getc_unlocked@plt>
   1a5e4:	str	r0, [fp, #-12]
   1a5e8:	ldr	r0, [fp, #-12]
   1a5ec:	cmn	r0, #1
   1a5f0:	str	r0, [sp]
   1a5f4:	beq	1a690 <__assert_fail@plt+0x9088>
   1a5f8:	b	1a5fc <__assert_fail@plt+0x8ff4>
   1a5fc:	ldr	r0, [sp]
   1a600:	cmp	r0, #10
   1a604:	beq	1a61c <__assert_fail@plt+0x9014>
   1a608:	b	1a60c <__assert_fail@plt+0x9004>
   1a60c:	ldr	r0, [sp]
   1a610:	cmp	r0, #12
   1a614:	beq	1a62c <__assert_fail@plt+0x9024>
   1a618:	b	1a6a8 <__assert_fail@plt+0x90a0>
   1a61c:	movw	r0, #1
   1a620:	and	r0, r0, #1
   1a624:	strb	r0, [fp, #-1]
   1a628:	b	1a738 <__assert_fail@plt+0x9130>
   1a62c:	ldr	r0, [fp, #-8]
   1a630:	ldr	r0, [r0]
   1a634:	bl	1138c <getc_unlocked@plt>
   1a638:	str	r0, [fp, #-12]
   1a63c:	cmp	r0, #10
   1a640:	beq	1a654 <__assert_fail@plt+0x904c>
   1a644:	ldr	r0, [fp, #-12]
   1a648:	ldr	r1, [fp, #-8]
   1a64c:	ldr	r1, [r1]
   1a650:	bl	114dc <ungetc@plt>
   1a654:	movw	r0, #4640	; 0x1220
   1a658:	movt	r0, #4
   1a65c:	ldrb	r0, [r0]
   1a660:	tst	r0, #1
   1a664:	beq	1a678 <__assert_fail@plt+0x9070>
   1a668:	movw	r0, #4769	; 0x12a1
   1a66c:	movt	r0, #4
   1a670:	movw	r1, #1
   1a674:	strb	r1, [r0]
   1a678:	ldr	r0, [fp, #-8]
   1a67c:	bl	19b3c <__assert_fail@plt+0x8534>
   1a680:	movw	r0, #1
   1a684:	and	r0, r0, #1
   1a688:	strb	r0, [fp, #-1]
   1a68c:	b	1a738 <__assert_fail@plt+0x9130>
   1a690:	ldr	r0, [fp, #-8]
   1a694:	bl	19c14 <__assert_fail@plt+0x860c>
   1a698:	movw	r0, #1
   1a69c:	and	r0, r0, #1
   1a6a0:	strb	r0, [fp, #-1]
   1a6a4:	b	1a738 <__assert_fail@plt+0x9130>
   1a6a8:	movw	r0, #4764	; 0x129c
   1a6ac:	movt	r0, #4
   1a6b0:	ldr	r0, [r0]
   1a6b4:	str	r0, [sp, #20]
   1a6b8:	ldr	r0, [fp, #-12]
   1a6bc:	and	r0, r0, #255	; 0xff
   1a6c0:	bl	1ac20 <__assert_fail@plt+0x9618>
   1a6c4:	str	r0, [fp, #-16]
   1a6c8:	movw	r0, #4642	; 0x1222
   1a6cc:	movt	r0, #4
   1a6d0:	ldrb	r0, [r0]
   1a6d4:	tst	r0, #1
   1a6d8:	beq	1a71c <__assert_fail@plt+0x9114>
   1a6dc:	movw	r0, #4764	; 0x129c
   1a6e0:	movt	r0, #4
   1a6e4:	ldr	r0, [r0]
   1a6e8:	movw	r1, #4676	; 0x1244
   1a6ec:	movt	r1, #4
   1a6f0:	ldr	r1, [r1]
   1a6f4:	cmp	r0, r1
   1a6f8:	ble	1a71c <__assert_fail@plt+0x9114>
   1a6fc:	ldr	r0, [sp, #20]
   1a700:	movw	r1, #4764	; 0x129c
   1a704:	movt	r1, #4
   1a708:	str	r0, [r1]
   1a70c:	movw	r0, #0
   1a710:	and	r0, r0, #1
   1a714:	strb	r0, [fp, #-1]
   1a718:	b	1a738 <__assert_fail@plt+0x9130>
   1a71c:	ldr	r0, [fp, #-8]
   1a720:	ldr	r1, [fp, #-16]
   1a724:	movw	r2, #4684	; 0x124c
   1a728:	movt	r2, #4
   1a72c:	ldr	r2, [r2]
   1a730:	bl	1b2b8 <__assert_fail@plt+0x9cb0>
   1a734:	b	1a5d8 <__assert_fail@plt+0x8fd0>
   1a738:	ldrb	r0, [fp, #-1]
   1a73c:	and	r0, r0, #1
   1a740:	mov	sp, fp
   1a744:	pop	{fp, pc}
   1a748:	push	{r4, r5, r6, sl, fp, lr}
   1a74c:	add	fp, sp, #16
   1a750:	sub	sp, sp, #352	; 0x160
   1a754:	movw	r0, #4756	; 0x1294
   1a758:	movt	r0, #4
   1a75c:	mov	r1, #0
   1a760:	str	r1, [r0]
   1a764:	movw	r0, #4628	; 0x1214
   1a768:	movt	r0, #4
   1a76c:	ldr	r0, [r0]
   1a770:	bl	1a920 <__assert_fail@plt+0x9318>
   1a774:	bl	1ab04 <__assert_fail@plt+0x94fc>
   1a778:	movw	r0, #4656	; 0x1230
   1a77c:	movt	r0, #4
   1a780:	ldr	r1, [r0]
   1a784:	ldr	r0, [r0, #4]
   1a788:	orr	r0, r1, r0
   1a78c:	cmp	r0, #0
   1a790:	bne	1a7bc <__assert_fail@plt+0x91b4>
   1a794:	b	1a798 <__assert_fail@plt+0x9190>
   1a798:	movw	r0, #809	; 0x329
   1a79c:	movt	r0, #3
   1a7a0:	bl	114a0 <gettext@plt>
   1a7a4:	movw	r1, #1
   1a7a8:	str	r0, [sp, #60]	; 0x3c
   1a7ac:	mov	r0, r1
   1a7b0:	movw	r1, #0
   1a7b4:	ldr	r2, [sp, #60]	; 0x3c
   1a7b8:	bl	11428 <error@plt>
   1a7bc:	add	r0, sp, #76	; 0x4c
   1a7c0:	movw	r1, #830	; 0x33e
   1a7c4:	movt	r1, #3
   1a7c8:	str	r0, [sp, #56]	; 0x38
   1a7cc:	mov	r0, r1
   1a7d0:	bl	114a0 <gettext@plt>
   1a7d4:	movw	r1, #4656	; 0x1230
   1a7d8:	movt	r1, #4
   1a7dc:	ldr	r2, [r1]
   1a7e0:	ldr	r3, [r1, #4]
   1a7e4:	ldr	r1, [sp, #56]	; 0x38
   1a7e8:	str	r0, [sp, #52]	; 0x34
   1a7ec:	mov	r0, r1
   1a7f0:	ldr	r1, [sp, #52]	; 0x34
   1a7f4:	bl	11584 <sprintf@plt>
   1a7f8:	add	r1, sp, #76	; 0x4c
   1a7fc:	movw	r2, #4716	; 0x126c
   1a800:	movt	r2, #4
   1a804:	ldr	r2, [r2]
   1a808:	str	r0, [sp, #48]	; 0x30
   1a80c:	mov	r0, r1
   1a810:	movw	r1, #0
   1a814:	str	r2, [sp, #44]	; 0x2c
   1a818:	bl	1c214 <__assert_fail@plt+0xac0c>
   1a81c:	ldr	r1, [sp, #44]	; 0x2c
   1a820:	sub	r0, r1, r0
   1a824:	str	r0, [sp, #72]	; 0x48
   1a828:	ldr	r0, [sp, #72]	; 0x48
   1a82c:	movw	r1, #0
   1a830:	cmp	r1, r0
   1a834:	ble	1a844 <__assert_fail@plt+0x923c>
   1a838:	movw	r0, #0
   1a83c:	str	r0, [sp, #40]	; 0x28
   1a840:	b	1a84c <__assert_fail@plt+0x9244>
   1a844:	ldr	r0, [sp, #72]	; 0x48
   1a848:	str	r0, [sp, #40]	; 0x28
   1a84c:	ldr	r0, [sp, #40]	; 0x28
   1a850:	add	r1, sp, #76	; 0x4c
   1a854:	str	r0, [sp, #72]	; 0x48
   1a858:	ldr	r0, [sp, #72]	; 0x48
   1a85c:	asr	r0, r0, #1
   1a860:	str	r0, [sp, #68]	; 0x44
   1a864:	ldr	r0, [sp, #72]	; 0x48
   1a868:	ldr	r2, [sp, #68]	; 0x44
   1a86c:	sub	r0, r0, r2
   1a870:	str	r0, [sp, #64]	; 0x40
   1a874:	movw	r0, #4628	; 0x1214
   1a878:	movt	r0, #4
   1a87c:	ldr	r0, [r0]
   1a880:	movw	r2, #4708	; 0x1264
   1a884:	movt	r2, #4
   1a888:	ldr	r3, [r2]
   1a88c:	ldr	r2, [sp, #68]	; 0x44
   1a890:	movw	ip, #4712	; 0x1268
   1a894:	movt	ip, #4
   1a898:	ldr	ip, [ip]
   1a89c:	ldr	lr, [sp, #64]	; 0x40
   1a8a0:	movw	r4, #840	; 0x348
   1a8a4:	movt	r4, #3
   1a8a8:	str	r0, [sp, #36]	; 0x24
   1a8ac:	mov	r0, r4
   1a8b0:	ldr	r4, [sp, #36]	; 0x24
   1a8b4:	str	r1, [sp, #32]
   1a8b8:	mov	r1, r4
   1a8bc:	movw	r5, #748	; 0x2ec
   1a8c0:	movt	r5, #3
   1a8c4:	str	r2, [sp, #28]
   1a8c8:	mov	r2, r5
   1a8cc:	ldr	r5, [sp, #28]
   1a8d0:	str	r5, [sp]
   1a8d4:	movw	r6, #749	; 0x2ed
   1a8d8:	movt	r6, #3
   1a8dc:	str	r6, [sp, #4]
   1a8e0:	str	ip, [sp, #8]
   1a8e4:	str	lr, [sp, #12]
   1a8e8:	str	r6, [sp, #16]
   1a8ec:	ldr	ip, [sp, #32]
   1a8f0:	str	ip, [sp, #20]
   1a8f4:	bl	11308 <printf@plt>
   1a8f8:	movw	r1, #4745	; 0x1289
   1a8fc:	movt	r1, #4
   1a900:	movw	r2, #0
   1a904:	strb	r2, [r1]
   1a908:	movw	r1, #4756	; 0x1294
   1a90c:	movt	r1, #4
   1a910:	movw	r2, #0
   1a914:	str	r2, [r1]
   1a918:	sub	sp, fp, #16
   1a91c:	pop	{r4, r5, r6, sl, fp, pc}
   1a920:	push	{fp, lr}
   1a924:	mov	fp, sp
   1a928:	sub	sp, sp, #8
   1a92c:	str	r0, [sp, #4]
   1a930:	movw	r0, #4756	; 0x1294
   1a934:	movt	r0, #4
   1a938:	ldr	r0, [r0]
   1a93c:	str	r0, [sp]
   1a940:	movw	r0, #4624	; 0x1210
   1a944:	movt	r0, #4
   1a948:	ldrb	r0, [r0]
   1a94c:	tst	r0, #1
   1a950:	beq	1a978 <__assert_fail@plt+0x9370>
   1a954:	ldr	r0, [sp, #4]
   1a958:	movw	r1, #4756	; 0x1294
   1a95c:	movt	r1, #4
   1a960:	ldr	r1, [r1]
   1a964:	sub	r0, r0, r1
   1a968:	movw	r1, #4752	; 0x1290
   1a96c:	movt	r1, #4
   1a970:	str	r0, [r1]
   1a974:	b	1a9b0 <__assert_fail@plt+0x93a8>
   1a978:	b	1a97c <__assert_fail@plt+0x9374>
   1a97c:	ldr	r0, [sp]
   1a980:	add	r0, r0, #1
   1a984:	str	r0, [sp]
   1a988:	ldr	r1, [sp, #4]
   1a98c:	cmp	r0, r1
   1a990:	bgt	1a9a0 <__assert_fail@plt+0x9398>
   1a994:	movw	r0, #32
   1a998:	bl	115fc <putchar_unlocked@plt>
   1a99c:	b	1a97c <__assert_fail@plt+0x9374>
   1a9a0:	ldr	r0, [sp, #4]
   1a9a4:	movw	r1, #4756	; 0x1294
   1a9a8:	movt	r1, #4
   1a9ac:	str	r0, [r1]
   1a9b0:	mov	sp, fp
   1a9b4:	pop	{fp, pc}
   1a9b8:	push	{fp, lr}
   1a9bc:	mov	fp, sp
   1a9c0:	sub	sp, sp, #8
   1a9c4:	movw	r0, #4452	; 0x1164
   1a9c8:	movt	r0, #4
   1a9cc:	ldr	r0, [r0]
   1a9d0:	str	r0, [sp, #4]
   1a9d4:	movw	r0, #4636	; 0x121c
   1a9d8:	movt	r0, #4
   1a9dc:	ldr	r0, [r0]
   1a9e0:	str	r0, [sp]
   1a9e4:	movw	r0, #4760	; 0x1298
   1a9e8:	movt	r0, #4
   1a9ec:	ldr	r0, [r0]
   1a9f0:	cmp	r0, #0
   1a9f4:	bgt	1aa14 <__assert_fail@plt+0x940c>
   1a9f8:	movw	r0, #4752	; 0x1290
   1a9fc:	movt	r0, #4
   1aa00:	ldr	r0, [r0]
   1aa04:	cmp	r0, #0
   1aa08:	ble	1aa10 <__assert_fail@plt+0x9408>
   1aa0c:	bl	1ab04 <__assert_fail@plt+0x94fc>
   1aa10:	b	1aafc <__assert_fail@plt+0x94f4>
   1aa14:	b	1aa18 <__assert_fail@plt+0x9410>
   1aa18:	movw	r0, #4760	; 0x1298
   1aa1c:	movt	r0, #4
   1aa20:	ldr	r0, [r0]
   1aa24:	cmp	r0, #0
   1aa28:	ble	1aaf8 <__assert_fail@plt+0x94f0>
   1aa2c:	b	1aa30 <__assert_fail@plt+0x9428>
   1aa30:	ldr	r0, [sp]
   1aa34:	mvn	r1, #0
   1aa38:	add	r1, r0, r1
   1aa3c:	str	r1, [sp]
   1aa40:	cmp	r0, #0
   1aa44:	ble	1aac0 <__assert_fail@plt+0x94b8>
   1aa48:	ldr	r0, [sp, #4]
   1aa4c:	ldrb	r0, [r0]
   1aa50:	cmp	r0, #32
   1aa54:	bne	1aa7c <__assert_fail@plt+0x9474>
   1aa58:	ldr	r0, [sp, #4]
   1aa5c:	add	r0, r0, #1
   1aa60:	str	r0, [sp, #4]
   1aa64:	movw	r0, #4752	; 0x1290
   1aa68:	movt	r0, #4
   1aa6c:	ldr	r1, [r0]
   1aa70:	add	r1, r1, #1
   1aa74:	str	r1, [r0]
   1aa78:	b	1aabc <__assert_fail@plt+0x94b4>
   1aa7c:	movw	r0, #4752	; 0x1290
   1aa80:	movt	r0, #4
   1aa84:	ldr	r0, [r0]
   1aa88:	cmp	r0, #0
   1aa8c:	ble	1aa94 <__assert_fail@plt+0x948c>
   1aa90:	bl	1ab04 <__assert_fail@plt+0x94fc>
   1aa94:	ldr	r0, [sp, #4]
   1aa98:	add	r1, r0, #1
   1aa9c:	str	r1, [sp, #4]
   1aaa0:	ldrb	r0, [r0]
   1aaa4:	bl	115fc <putchar_unlocked@plt>
   1aaa8:	movw	r1, #4756	; 0x1294
   1aaac:	movt	r1, #4
   1aab0:	ldr	r2, [r1]
   1aab4:	add	r2, r2, #1
   1aab8:	str	r2, [r1]
   1aabc:	b	1aa30 <__assert_fail@plt+0x9428>
   1aac0:	movw	r0, #4752	; 0x1290
   1aac4:	movt	r0, #4
   1aac8:	ldr	r0, [r0]
   1aacc:	cmp	r0, #0
   1aad0:	ble	1aad8 <__assert_fail@plt+0x94d0>
   1aad4:	bl	1ab04 <__assert_fail@plt+0x94fc>
   1aad8:	b	1aadc <__assert_fail@plt+0x94d4>
   1aadc:	movw	r0, #4760	; 0x1298
   1aae0:	movt	r0, #4
   1aae4:	ldr	r1, [r0]
   1aae8:	mvn	r2, #0
   1aaec:	add	r1, r1, r2
   1aaf0:	str	r1, [r0]
   1aaf4:	b	1aa18 <__assert_fail@plt+0x9410>
   1aaf8:	b	1aafc <__assert_fail@plt+0x94f4>
   1aafc:	mov	sp, fp
   1ab00:	pop	{fp, pc}
   1ab04:	push	{fp, lr}
   1ab08:	mov	fp, sp
   1ab0c:	sub	sp, sp, #16
   1ab10:	movw	r0, #4756	; 0x1294
   1ab14:	movt	r0, #4
   1ab18:	ldr	r0, [r0]
   1ab1c:	str	r0, [sp, #8]
   1ab20:	ldr	r0, [sp, #8]
   1ab24:	movw	r1, #4752	; 0x1290
   1ab28:	movt	r1, #4
   1ab2c:	ldr	r1, [r1]
   1ab30:	add	r0, r0, r1
   1ab34:	str	r0, [sp, #4]
   1ab38:	ldr	r0, [sp, #4]
   1ab3c:	ldr	r1, [sp, #8]
   1ab40:	sub	r0, r0, r1
   1ab44:	cmp	r0, #1
   1ab48:	movw	r0, #0
   1ab4c:	str	r0, [sp]
   1ab50:	ble	1ab94 <__assert_fail@plt+0x958c>
   1ab54:	ldr	r0, [sp, #8]
   1ab58:	mov	r1, r0
   1ab5c:	movw	r2, #4428	; 0x114c
   1ab60:	movt	r2, #4
   1ab64:	ldr	r2, [r2]
   1ab68:	mov	r3, r2
   1ab6c:	sdiv	ip, r0, r2
   1ab70:	mls	r0, ip, r2, r0
   1ab74:	sub	r0, r3, r0
   1ab78:	add	r0, r1, r0
   1ab7c:	str	r0, [fp, #-4]
   1ab80:	ldr	r1, [sp, #4]
   1ab84:	cmp	r0, r1
   1ab88:	movw	r0, #0
   1ab8c:	movle	r0, #1
   1ab90:	str	r0, [sp]
   1ab94:	ldr	r0, [sp]
   1ab98:	tst	r0, #1
   1ab9c:	beq	1abbc <__assert_fail@plt+0x95b4>
   1aba0:	movw	r0, #4424	; 0x1148
   1aba4:	movt	r0, #4
   1aba8:	ldrb	r0, [r0]
   1abac:	bl	115fc <putchar_unlocked@plt>
   1abb0:	ldr	r1, [fp, #-4]
   1abb4:	str	r1, [sp, #8]
   1abb8:	b	1ab38 <__assert_fail@plt+0x9530>
   1abbc:	b	1abc0 <__assert_fail@plt+0x95b8>
   1abc0:	ldr	r0, [sp, #8]
   1abc4:	add	r0, r0, #1
   1abc8:	str	r0, [sp, #8]
   1abcc:	ldr	r1, [sp, #4]
   1abd0:	cmp	r0, r1
   1abd4:	bgt	1abe4 <__assert_fail@plt+0x95dc>
   1abd8:	movw	r0, #32
   1abdc:	bl	115fc <putchar_unlocked@plt>
   1abe0:	b	1abc0 <__assert_fail@plt+0x95b8>
   1abe4:	ldr	r0, [sp, #4]
   1abe8:	movw	r1, #4756	; 0x1294
   1abec:	movt	r1, #4
   1abf0:	str	r0, [r1]
   1abf4:	movw	r0, #4752	; 0x1290
   1abf8:	movt	r0, #4
   1abfc:	movw	r1, #0
   1ac00:	str	r1, [r0]
   1ac04:	mov	sp, fp
   1ac08:	pop	{fp, pc}
   1ac0c:	sub	sp, sp, #4
   1ac10:	strb	r0, [sp, #3]
   1ac14:	ldrb	r0, [sp, #3]
   1ac18:	add	sp, sp, #4
   1ac1c:	bx	lr
   1ac20:	push	{fp, lr}
   1ac24:	mov	fp, sp
   1ac28:	sub	sp, sp, #32
   1ac2c:	strb	r0, [fp, #-1]
   1ac30:	ldrb	r0, [fp, #-1]
   1ac34:	strb	r0, [fp, #-2]
   1ac38:	movw	r0, #4684	; 0x124c
   1ac3c:	movt	r0, #4
   1ac40:	ldr	r0, [r0]
   1ac44:	str	r0, [fp, #-8]
   1ac48:	movw	r0, #8
   1ac4c:	str	r0, [sp, #4]
   1ac50:	ldrb	r0, [fp, #-1]
   1ac54:	movw	r1, #4417	; 0x1141
   1ac58:	movt	r1, #4
   1ac5c:	ldrb	r1, [r1]
   1ac60:	cmp	r0, r1
   1ac64:	bne	1ac78 <__assert_fail@plt+0x9670>
   1ac68:	movw	r0, #4420	; 0x1144
   1ac6c:	movt	r0, #4
   1ac70:	ldr	r0, [r0]
   1ac74:	str	r0, [sp, #4]
   1ac78:	ldrb	r0, [fp, #-1]
   1ac7c:	movw	r1, #4417	; 0x1141
   1ac80:	movt	r1, #4
   1ac84:	ldrb	r1, [r1]
   1ac88:	cmp	r0, r1
   1ac8c:	beq	1ac9c <__assert_fail@plt+0x9694>
   1ac90:	ldrb	r0, [fp, #-1]
   1ac94:	cmp	r0, #9
   1ac98:	bne	1ad34 <__assert_fail@plt+0x972c>
   1ac9c:	ldr	r0, [sp, #4]
   1aca0:	mov	r1, r0
   1aca4:	movw	r2, #4764	; 0x129c
   1aca8:	movt	r2, #4
   1acac:	ldr	r2, [r2]
   1acb0:	sdiv	r3, r2, r0
   1acb4:	mls	r0, r3, r0, r2
   1acb8:	sub	r0, r1, r0
   1acbc:	str	r0, [sp, #12]
   1acc0:	movw	r0, #4616	; 0x1208
   1acc4:	movt	r0, #4
   1acc8:	ldrb	r0, [r0]
   1accc:	tst	r0, #1
   1acd0:	beq	1ad1c <__assert_fail@plt+0x9714>
   1acd4:	ldr	r0, [sp, #12]
   1acd8:	str	r0, [fp, #-12]
   1acdc:	ldr	r0, [fp, #-12]
   1ace0:	cmp	r0, #0
   1ace4:	beq	1ad10 <__assert_fail@plt+0x9708>
   1ace8:	ldr	r0, [fp, #-8]
   1acec:	add	r1, r0, #1
   1acf0:	str	r1, [fp, #-8]
   1acf4:	movw	r1, #32
   1acf8:	strb	r1, [r0]
   1acfc:	ldr	r0, [fp, #-12]
   1ad00:	mvn	r1, #0
   1ad04:	add	r0, r0, r1
   1ad08:	str	r0, [fp, #-12]
   1ad0c:	b	1acdc <__assert_fail@plt+0x96d4>
   1ad10:	ldr	r0, [sp, #12]
   1ad14:	str	r0, [sp, #8]
   1ad18:	b	1ad30 <__assert_fail@plt+0x9728>
   1ad1c:	ldrb	r0, [fp, #-1]
   1ad20:	ldr	r1, [fp, #-8]
   1ad24:	strb	r0, [r1]
   1ad28:	movw	r0, #1
   1ad2c:	str	r0, [sp, #8]
   1ad30:	b	1af2c <__assert_fail@plt+0x9924>
   1ad34:	bl	11488 <__ctype_b_loc@plt>
   1ad38:	ldr	r0, [r0]
   1ad3c:	ldrb	r1, [fp, #-2]
   1ad40:	mov	r2, r1
   1ad44:	add	r0, r0, r1, lsl #1
   1ad48:	ldrh	r0, [r0]
   1ad4c:	and	r0, r0, #16384	; 0x4000
   1ad50:	cmp	r0, #0
   1ad54:	bne	1af10 <__assert_fail@plt+0x9908>
   1ad58:	movw	r0, #4641	; 0x1221
   1ad5c:	movt	r0, #4
   1ad60:	ldrb	r0, [r0]
   1ad64:	tst	r0, #1
   1ad68:	beq	1ade8 <__assert_fail@plt+0x97e0>
   1ad6c:	add	r0, sp, #16
   1ad70:	movw	r1, #4
   1ad74:	str	r1, [sp, #12]
   1ad78:	str	r1, [sp, #8]
   1ad7c:	ldr	r1, [fp, #-8]
   1ad80:	add	r2, r1, #1
   1ad84:	str	r2, [fp, #-8]
   1ad88:	movw	r2, #92	; 0x5c
   1ad8c:	strb	r2, [r1]
   1ad90:	ldrb	r2, [fp, #-2]
   1ad94:	movw	r1, #861	; 0x35d
   1ad98:	movt	r1, #3
   1ad9c:	bl	11584 <sprintf@plt>
   1ada0:	movw	r1, #0
   1ada4:	str	r1, [fp, #-12]
   1ada8:	ldr	r0, [fp, #-12]
   1adac:	cmp	r0, #2
   1adb0:	bgt	1ade4 <__assert_fail@plt+0x97dc>
   1adb4:	ldr	r0, [fp, #-12]
   1adb8:	add	r1, sp, #16
   1adbc:	add	r0, r1, r0
   1adc0:	ldrb	r0, [r0]
   1adc4:	ldr	r1, [fp, #-8]
   1adc8:	add	r2, r1, #1
   1adcc:	str	r2, [fp, #-8]
   1add0:	strb	r0, [r1]
   1add4:	ldr	r0, [fp, #-12]
   1add8:	add	r0, r0, #1
   1addc:	str	r0, [fp, #-12]
   1ade0:	b	1ada8 <__assert_fail@plt+0x97a0>
   1ade4:	b	1af0c <__assert_fail@plt+0x9904>
   1ade8:	movw	r0, #4610	; 0x1202
   1adec:	movt	r0, #4
   1adf0:	ldrb	r0, [r0]
   1adf4:	tst	r0, #1
   1adf8:	beq	1aebc <__assert_fail@plt+0x98b4>
   1adfc:	ldrb	r0, [fp, #-2]
   1ae00:	cmp	r0, #128	; 0x80
   1ae04:	bge	1ae3c <__assert_fail@plt+0x9834>
   1ae08:	movw	r0, #2
   1ae0c:	str	r0, [sp, #12]
   1ae10:	str	r0, [sp, #8]
   1ae14:	ldr	r0, [fp, #-8]
   1ae18:	add	r1, r0, #1
   1ae1c:	str	r1, [fp, #-8]
   1ae20:	movw	r1, #94	; 0x5e
   1ae24:	strb	r1, [r0]
   1ae28:	ldrb	r0, [fp, #-1]
   1ae2c:	eor	r0, r0, #64	; 0x40
   1ae30:	ldr	r1, [fp, #-8]
   1ae34:	strb	r0, [r1]
   1ae38:	b	1aeb8 <__assert_fail@plt+0x98b0>
   1ae3c:	add	r0, sp, #16
   1ae40:	movw	r1, #4
   1ae44:	str	r1, [sp, #12]
   1ae48:	str	r1, [sp, #8]
   1ae4c:	ldr	r1, [fp, #-8]
   1ae50:	add	r2, r1, #1
   1ae54:	str	r2, [fp, #-8]
   1ae58:	movw	r2, #92	; 0x5c
   1ae5c:	strb	r2, [r1]
   1ae60:	ldrb	r2, [fp, #-2]
   1ae64:	movw	r1, #861	; 0x35d
   1ae68:	movt	r1, #3
   1ae6c:	bl	11584 <sprintf@plt>
   1ae70:	movw	r1, #0
   1ae74:	str	r1, [fp, #-12]
   1ae78:	ldr	r0, [fp, #-12]
   1ae7c:	cmp	r0, #2
   1ae80:	bgt	1aeb4 <__assert_fail@plt+0x98ac>
   1ae84:	ldr	r0, [fp, #-12]
   1ae88:	add	r1, sp, #16
   1ae8c:	add	r0, r1, r0
   1ae90:	ldrb	r0, [r0]
   1ae94:	ldr	r1, [fp, #-8]
   1ae98:	add	r2, r1, #1
   1ae9c:	str	r2, [fp, #-8]
   1aea0:	strb	r0, [r1]
   1aea4:	ldr	r0, [fp, #-12]
   1aea8:	add	r0, r0, #1
   1aeac:	str	r0, [fp, #-12]
   1aeb0:	b	1ae78 <__assert_fail@plt+0x9870>
   1aeb4:	b	1aeb8 <__assert_fail@plt+0x98b0>
   1aeb8:	b	1af08 <__assert_fail@plt+0x9900>
   1aebc:	ldrb	r0, [fp, #-1]
   1aec0:	cmp	r0, #8
   1aec4:	bne	1aee8 <__assert_fail@plt+0x98e0>
   1aec8:	mvn	r0, #0
   1aecc:	str	r0, [sp, #12]
   1aed0:	movw	r0, #1
   1aed4:	str	r0, [sp, #8]
   1aed8:	ldrb	r0, [fp, #-1]
   1aedc:	ldr	r1, [fp, #-8]
   1aee0:	strb	r0, [r1]
   1aee4:	b	1af04 <__assert_fail@plt+0x98fc>
   1aee8:	movw	r0, #0
   1aeec:	str	r0, [sp, #12]
   1aef0:	movw	r0, #1
   1aef4:	str	r0, [sp, #8]
   1aef8:	ldrb	r0, [fp, #-1]
   1aefc:	ldr	r1, [fp, #-8]
   1af00:	strb	r0, [r1]
   1af04:	b	1af08 <__assert_fail@plt+0x9900>
   1af08:	b	1af0c <__assert_fail@plt+0x9904>
   1af0c:	b	1af28 <__assert_fail@plt+0x9920>
   1af10:	movw	r0, #1
   1af14:	str	r0, [sp, #12]
   1af18:	str	r0, [sp, #8]
   1af1c:	ldrb	r0, [fp, #-1]
   1af20:	ldr	r1, [fp, #-8]
   1af24:	strb	r0, [r1]
   1af28:	b	1af2c <__assert_fail@plt+0x9924>
   1af2c:	ldr	r0, [sp, #12]
   1af30:	cmp	r0, #0
   1af34:	bge	1af64 <__assert_fail@plt+0x995c>
   1af38:	movw	r0, #4764	; 0x129c
   1af3c:	movt	r0, #4
   1af40:	ldr	r0, [r0]
   1af44:	cmp	r0, #0
   1af48:	bne	1af64 <__assert_fail@plt+0x995c>
   1af4c:	movw	r0, #0
   1af50:	str	r0, [sp, #8]
   1af54:	movw	r1, #4764	; 0x129c
   1af58:	movt	r1, #4
   1af5c:	str	r0, [r1]
   1af60:	b	1afc0 <__assert_fail@plt+0x99b8>
   1af64:	ldr	r0, [sp, #12]
   1af68:	cmp	r0, #0
   1af6c:	bge	1afa4 <__assert_fail@plt+0x999c>
   1af70:	movw	r0, #4764	; 0x129c
   1af74:	movt	r0, #4
   1af78:	ldr	r0, [r0]
   1af7c:	ldr	r1, [sp, #12]
   1af80:	movw	r2, #0
   1af84:	sub	r1, r2, r1
   1af88:	cmp	r0, r1
   1af8c:	bgt	1afa4 <__assert_fail@plt+0x999c>
   1af90:	movw	r0, #4764	; 0x129c
   1af94:	movt	r0, #4
   1af98:	movw	r1, #0
   1af9c:	str	r1, [r0]
   1afa0:	b	1afbc <__assert_fail@plt+0x99b4>
   1afa4:	ldr	r0, [sp, #12]
   1afa8:	movw	r1, #4764	; 0x129c
   1afac:	movt	r1, #4
   1afb0:	ldr	r2, [r1]
   1afb4:	add	r0, r2, r0
   1afb8:	str	r0, [r1]
   1afbc:	b	1afc0 <__assert_fail@plt+0x99b8>
   1afc0:	ldr	r0, [sp, #8]
   1afc4:	mov	sp, fp
   1afc8:	pop	{fp, pc}
   1afcc:	push	{fp, lr}
   1afd0:	mov	fp, sp
   1afd4:	sub	sp, sp, #8
   1afd8:	str	r0, [sp, #4]
   1afdc:	ldr	r0, [sp, #4]
   1afe0:	ldr	r0, [r0, #32]
   1afe4:	movw	r1, #4748	; 0x128c
   1afe8:	movt	r1, #4
   1afec:	str	r0, [r1]
   1aff0:	movw	r0, #4636	; 0x121c
   1aff4:	movt	r0, #4
   1aff8:	ldr	r0, [r0]
   1affc:	ldr	r1, [r1]
   1b000:	cmp	r0, r1
   1b004:	bge	1b038 <__assert_fail@plt+0x9a30>
   1b008:	movw	r0, #4748	; 0x128c
   1b00c:	movt	r0, #4
   1b010:	ldr	r0, [r0]
   1b014:	movw	r1, #4636	; 0x121c
   1b018:	movt	r1, #4
   1b01c:	ldr	r1, [r1]
   1b020:	sub	r0, r0, r1
   1b024:	bl	1a920 <__assert_fail@plt+0x9318>
   1b028:	movw	r0, #4748	; 0x128c
   1b02c:	movt	r0, #4
   1b030:	movw	r1, #0
   1b034:	str	r1, [r0]
   1b038:	movw	r0, #4633	; 0x1219
   1b03c:	movt	r0, #4
   1b040:	ldrb	r0, [r0]
   1b044:	tst	r0, #1
   1b048:	beq	1b050 <__assert_fail@plt+0x9a48>
   1b04c:	bl	1a9b8 <__assert_fail@plt+0x93b0>
   1b050:	ldr	r0, [sp, #4]
   1b054:	ldrb	r0, [r0, #36]	; 0x24
   1b058:	tst	r0, #1
   1b05c:	beq	1b068 <__assert_fail@plt+0x9a60>
   1b060:	ldr	r0, [sp, #4]
   1b064:	bl	1b070 <__assert_fail@plt+0x9a68>
   1b068:	mov	sp, fp
   1b06c:	pop	{fp, pc}
   1b070:	push	{fp, lr}
   1b074:	mov	fp, sp
   1b078:	sub	sp, sp, #32
   1b07c:	str	r0, [fp, #-4]
   1b080:	movw	r0, #4680	; 0x1248
   1b084:	movt	r0, #4
   1b088:	ldr	r0, [r0]
   1b08c:	movw	r1, #4440	; 0x1158
   1b090:	movt	r1, #4
   1b094:	ldr	r2, [r1]
   1b098:	movw	r1, #4664	; 0x1238
   1b09c:	movt	r1, #4
   1b0a0:	ldr	r3, [r1]
   1b0a4:	movw	r1, #866	; 0x362
   1b0a8:	movt	r1, #3
   1b0ac:	bl	11584 <sprintf@plt>
   1b0b0:	str	r0, [sp, #16]
   1b0b4:	movw	r0, #4664	; 0x1238
   1b0b8:	movt	r0, #4
   1b0bc:	ldr	r1, [r0]
   1b0c0:	add	r1, r1, #1
   1b0c4:	str	r1, [r0]
   1b0c8:	movw	r0, #4680	; 0x1248
   1b0cc:	movt	r0, #4
   1b0d0:	ldr	r0, [r0]
   1b0d4:	ldr	r1, [sp, #16]
   1b0d8:	movw	r2, #4440	; 0x1158
   1b0dc:	movt	r2, #4
   1b0e0:	ldr	r3, [r2]
   1b0e4:	sub	r1, r1, r3
   1b0e8:	add	r0, r0, r1
   1b0ec:	str	r0, [fp, #-12]
   1b0f0:	ldr	r0, [r2]
   1b0f4:	str	r0, [fp, #-8]
   1b0f8:	ldr	r0, [fp, #-8]
   1b0fc:	cmp	r0, #0
   1b100:	ble	1b140 <__assert_fail@plt+0x9b38>
   1b104:	ldr	r0, [fp, #-4]
   1b108:	ldr	r0, [r0, #16]
   1b10c:	ldr	r1, [fp, #-12]
   1b110:	add	r2, r1, #1
   1b114:	str	r2, [fp, #-12]
   1b118:	ldrb	r1, [r1]
   1b11c:	str	r0, [sp, #12]
   1b120:	mov	r0, r1
   1b124:	ldr	r1, [sp, #12]
   1b128:	blx	r1
   1b12c:	ldr	r0, [fp, #-8]
   1b130:	mvn	r1, #0
   1b134:	add	r0, r0, r1
   1b138:	str	r0, [fp, #-8]
   1b13c:	b	1b0f8 <__assert_fail@plt+0x9af0>
   1b140:	movw	r0, #4472	; 0x1178
   1b144:	movt	r0, #4
   1b148:	ldr	r0, [r0]
   1b14c:	cmp	r0, #1
   1b150:	ble	1b1f0 <__assert_fail@plt+0x9be8>
   1b154:	movw	r0, #4436	; 0x1154
   1b158:	movt	r0, #4
   1b15c:	ldrb	r0, [r0]
   1b160:	cmp	r0, #9
   1b164:	bne	1b1c8 <__assert_fail@plt+0x9bc0>
   1b168:	movw	r0, #4672	; 0x1240
   1b16c:	movt	r0, #4
   1b170:	ldr	r0, [r0]
   1b174:	movw	r1, #4440	; 0x1158
   1b178:	movt	r1, #4
   1b17c:	ldr	r1, [r1]
   1b180:	sub	r0, r0, r1
   1b184:	str	r0, [fp, #-8]
   1b188:	ldr	r0, [fp, #-8]
   1b18c:	mvn	r1, #0
   1b190:	add	r1, r0, r1
   1b194:	str	r1, [fp, #-8]
   1b198:	cmp	r0, #0
   1b19c:	ble	1b1c4 <__assert_fail@plt+0x9bbc>
   1b1a0:	ldr	r0, [fp, #-4]
   1b1a4:	ldr	r0, [r0, #16]
   1b1a8:	movw	r1, #32
   1b1ac:	and	r1, r1, #255	; 0xff
   1b1b0:	str	r0, [sp, #8]
   1b1b4:	mov	r0, r1
   1b1b8:	ldr	r1, [sp, #8]
   1b1bc:	blx	r1
   1b1c0:	b	1b188 <__assert_fail@plt+0x9b80>
   1b1c4:	b	1b1ec <__assert_fail@plt+0x9be4>
   1b1c8:	ldr	r0, [fp, #-4]
   1b1cc:	ldr	r0, [r0, #16]
   1b1d0:	movw	r1, #4436	; 0x1154
   1b1d4:	movt	r1, #4
   1b1d8:	ldrb	r1, [r1]
   1b1dc:	str	r0, [sp, #4]
   1b1e0:	mov	r0, r1
   1b1e4:	ldr	r1, [sp, #4]
   1b1e8:	blx	r1
   1b1ec:	b	1b268 <__assert_fail@plt+0x9c60>
   1b1f0:	ldr	r0, [fp, #-4]
   1b1f4:	ldr	r0, [r0, #16]
   1b1f8:	movw	r1, #4436	; 0x1154
   1b1fc:	movt	r1, #4
   1b200:	ldrb	r1, [r1]
   1b204:	str	r0, [sp]
   1b208:	mov	r0, r1
   1b20c:	ldr	r1, [sp]
   1b210:	blx	r1
   1b214:	movw	r0, #4436	; 0x1154
   1b218:	movt	r0, #4
   1b21c:	ldrb	r0, [r0]
   1b220:	cmp	r0, #9
   1b224:	bne	1b264 <__assert_fail@plt+0x9c5c>
   1b228:	movw	r0, #4756	; 0x1294
   1b22c:	movt	r0, #4
   1b230:	ldr	r0, [r0]
   1b234:	mov	r1, r0
   1b238:	movw	r2, #4428	; 0x114c
   1b23c:	movt	r2, #4
   1b240:	ldr	r2, [r2]
   1b244:	mov	r3, r2
   1b248:	sdiv	ip, r0, r2
   1b24c:	mls	r0, ip, r2, r0
   1b250:	sub	r0, r3, r0
   1b254:	add	r0, r1, r0
   1b258:	movw	r1, #4756	; 0x1294
   1b25c:	movt	r1, #4
   1b260:	str	r0, [r1]
   1b264:	b	1b268 <__assert_fail@plt+0x9c60>
   1b268:	movw	r0, #4642	; 0x1222
   1b26c:	movt	r0, #4
   1b270:	ldrb	r0, [r0]
   1b274:	tst	r0, #1
   1b278:	beq	1b2b0 <__assert_fail@plt+0x9ca8>
   1b27c:	movw	r0, #4626	; 0x1212
   1b280:	movt	r0, #4
   1b284:	ldrb	r0, [r0]
   1b288:	tst	r0, #1
   1b28c:	bne	1b2b0 <__assert_fail@plt+0x9ca8>
   1b290:	movw	r0, #4672	; 0x1240
   1b294:	movt	r0, #4
   1b298:	ldr	r0, [r0]
   1b29c:	movw	r1, #4764	; 0x129c
   1b2a0:	movt	r1, #4
   1b2a4:	ldr	r2, [r1]
   1b2a8:	add	r0, r2, r0
   1b2ac:	str	r0, [r1]
   1b2b0:	mov	sp, fp
   1b2b4:	pop	{fp, pc}
   1b2b8:	push	{fp, lr}
   1b2bc:	mov	fp, sp
   1b2c0:	sub	sp, sp, #16
   1b2c4:	str	r0, [fp, #-4]
   1b2c8:	str	r1, [sp, #8]
   1b2cc:	str	r2, [sp, #4]
   1b2d0:	ldr	r0, [sp, #8]
   1b2d4:	mvn	r1, #0
   1b2d8:	add	r1, r0, r1
   1b2dc:	str	r1, [sp, #8]
   1b2e0:	cmp	r0, #0
   1b2e4:	beq	1b314 <__assert_fail@plt+0x9d0c>
   1b2e8:	ldr	r0, [fp, #-4]
   1b2ec:	ldr	r0, [r0, #16]
   1b2f0:	ldr	r1, [sp, #4]
   1b2f4:	add	r2, r1, #1
   1b2f8:	str	r2, [sp, #4]
   1b2fc:	ldrb	r1, [r1]
   1b300:	str	r0, [sp]
   1b304:	mov	r0, r1
   1b308:	ldr	r1, [sp]
   1b30c:	blx	r1
   1b310:	b	1b2d0 <__assert_fail@plt+0x9cc8>
   1b314:	mov	sp, fp
   1b318:	pop	{fp, pc}
   1b31c:	push	{fp, lr}
   1b320:	mov	fp, sp
   1b324:	sub	sp, sp, #8
   1b328:	movw	r0, #4416	; 0x1140
   1b32c:	movt	r0, #4
   1b330:	ldrb	r0, [r0]
   1b334:	tst	r0, #1
   1b338:	beq	1b404 <__assert_fail@plt+0x9dfc>
   1b33c:	bl	1b678 <__assert_fail@plt+0xa070>
   1b340:	movw	r0, #4472	; 0x1178
   1b344:	movt	r0, #4
   1b348:	ldr	r0, [r0]
   1b34c:	sub	r0, r0, #1
   1b350:	str	r0, [sp, #4]
   1b354:	movw	r0, #4692	; 0x1254
   1b358:	movt	r0, #4
   1b35c:	ldr	r0, [r0]
   1b360:	str	r0, [sp]
   1b364:	ldr	r0, [sp, #4]
   1b368:	cmp	r0, #0
   1b36c:	beq	1b3a0 <__assert_fail@plt+0x9d98>
   1b370:	ldr	r0, [sp]
   1b374:	ldr	r0, [r0, #24]
   1b378:	ldr	r1, [sp]
   1b37c:	str	r0, [r1, #28]
   1b380:	ldr	r0, [sp, #4]
   1b384:	mvn	r1, #0
   1b388:	add	r0, r0, r1
   1b38c:	str	r0, [sp, #4]
   1b390:	ldr	r0, [sp]
   1b394:	add	r0, r0, #40	; 0x28
   1b398:	str	r0, [sp]
   1b39c:	b	1b364 <__assert_fail@plt+0x9d5c>
   1b3a0:	movw	r0, #4609	; 0x1201
   1b3a4:	movt	r0, #4
   1b3a8:	ldrb	r0, [r0]
   1b3ac:	tst	r0, #1
   1b3b0:	beq	1b3c8 <__assert_fail@plt+0x9dc0>
   1b3b4:	ldr	r0, [sp]
   1b3b8:	ldr	r0, [r0, #24]
   1b3bc:	ldr	r1, [sp]
   1b3c0:	str	r0, [r1, #28]
   1b3c4:	b	1b400 <__assert_fail@plt+0x9df8>
   1b3c8:	ldr	r0, [sp]
   1b3cc:	ldr	r0, [r0, #8]
   1b3d0:	cmp	r0, #0
   1b3d4:	bne	1b3f0 <__assert_fail@plt+0x9de8>
   1b3d8:	movw	r0, #4668	; 0x123c
   1b3dc:	movt	r0, #4
   1b3e0:	ldr	r0, [r0]
   1b3e4:	ldr	r1, [sp]
   1b3e8:	str	r0, [r1, #28]
   1b3ec:	b	1b3fc <__assert_fail@plt+0x9df4>
   1b3f0:	ldr	r0, [sp]
   1b3f4:	movw	r1, #0
   1b3f8:	str	r1, [r0, #28]
   1b3fc:	b	1b400 <__assert_fail@plt+0x9df8>
   1b400:	b	1b48c <__assert_fail@plt+0x9e84>
   1b404:	movw	r0, #4472	; 0x1178
   1b408:	movt	r0, #4
   1b40c:	ldr	r0, [r0]
   1b410:	str	r0, [sp, #4]
   1b414:	movw	r0, #4692	; 0x1254
   1b418:	movt	r0, #4
   1b41c:	ldr	r0, [r0]
   1b420:	str	r0, [sp]
   1b424:	ldr	r0, [sp, #4]
   1b428:	cmp	r0, #0
   1b42c:	beq	1b488 <__assert_fail@plt+0x9e80>
   1b430:	ldr	r0, [sp]
   1b434:	ldr	r0, [r0, #8]
   1b438:	cmp	r0, #0
   1b43c:	bne	1b458 <__assert_fail@plt+0x9e50>
   1b440:	movw	r0, #4668	; 0x123c
   1b444:	movt	r0, #4
   1b448:	ldr	r0, [r0]
   1b44c:	ldr	r1, [sp]
   1b450:	str	r0, [r1, #28]
   1b454:	b	1b464 <__assert_fail@plt+0x9e5c>
   1b458:	ldr	r0, [sp]
   1b45c:	movw	r1, #0
   1b460:	str	r1, [r0, #28]
   1b464:	b	1b468 <__assert_fail@plt+0x9e60>
   1b468:	ldr	r0, [sp, #4]
   1b46c:	mvn	r1, #0
   1b470:	add	r0, r0, r1
   1b474:	str	r0, [sp, #4]
   1b478:	ldr	r0, [sp]
   1b47c:	add	r0, r0, #40	; 0x28
   1b480:	str	r0, [sp]
   1b484:	b	1b424 <__assert_fail@plt+0x9e1c>
   1b488:	b	1b48c <__assert_fail@plt+0x9e84>
   1b48c:	mov	sp, fp
   1b490:	pop	{fp, pc}
   1b494:	sub	sp, sp, #12
   1b498:	movw	r0, #0
   1b49c:	str	r0, [sp]
   1b4a0:	movw	r1, #4692	; 0x1254
   1b4a4:	movt	r1, #4
   1b4a8:	ldr	r1, [r1]
   1b4ac:	str	r1, [sp, #8]
   1b4b0:	str	r0, [sp, #4]
   1b4b4:	ldr	r0, [sp, #4]
   1b4b8:	movw	r1, #4472	; 0x1178
   1b4bc:	movt	r1, #4
   1b4c0:	ldr	r1, [r1]
   1b4c4:	cmp	r0, r1
   1b4c8:	bcs	1b54c <__assert_fail@plt+0x9f44>
   1b4cc:	ldr	r0, [sp, #8]
   1b4d0:	ldr	r0, [r0, #8]
   1b4d4:	cmp	r0, #0
   1b4d8:	beq	1b520 <__assert_fail@plt+0x9f18>
   1b4dc:	ldr	r0, [sp, #8]
   1b4e0:	ldr	r0, [r0, #8]
   1b4e4:	cmp	r0, #1
   1b4e8:	beq	1b520 <__assert_fail@plt+0x9f18>
   1b4ec:	movw	r0, #4416	; 0x1140
   1b4f0:	movt	r0, #4
   1b4f4:	ldrb	r0, [r0]
   1b4f8:	tst	r0, #1
   1b4fc:	beq	1b52c <__assert_fail@plt+0x9f24>
   1b500:	ldr	r0, [sp, #8]
   1b504:	ldr	r0, [r0, #24]
   1b508:	cmp	r0, #0
   1b50c:	ble	1b52c <__assert_fail@plt+0x9f24>
   1b510:	ldr	r0, [sp, #8]
   1b514:	ldr	r0, [r0, #28]
   1b518:	cmp	r0, #0
   1b51c:	ble	1b52c <__assert_fail@plt+0x9f24>
   1b520:	ldr	r0, [sp]
   1b524:	add	r0, r0, #1
   1b528:	str	r0, [sp]
   1b52c:	b	1b530 <__assert_fail@plt+0x9f28>
   1b530:	ldr	r0, [sp, #8]
   1b534:	add	r0, r0, #40	; 0x28
   1b538:	str	r0, [sp, #8]
   1b53c:	ldr	r0, [sp, #4]
   1b540:	add	r0, r0, #1
   1b544:	str	r0, [sp, #4]
   1b548:	b	1b4b4 <__assert_fail@plt+0x9eac>
   1b54c:	ldr	r0, [sp]
   1b550:	add	sp, sp, #12
   1b554:	bx	lr
   1b558:	push	{fp, lr}
   1b55c:	mov	fp, sp
   1b560:	sub	sp, sp, #16
   1b564:	str	r0, [fp, #-4]
   1b568:	ldr	r0, [fp, #-4]
   1b56c:	ldr	r0, [r0]
   1b570:	str	r0, [sp, #4]
   1b574:	ldr	r0, [sp, #4]
   1b578:	bl	1138c <getc_unlocked@plt>
   1b57c:	str	r0, [sp, #8]
   1b580:	cmp	r0, #10
   1b584:	beq	1b604 <__assert_fail@plt+0x9ffc>
   1b588:	ldr	r0, [sp, #8]
   1b58c:	cmp	r0, #12
   1b590:	bne	1b5e4 <__assert_fail@plt+0x9fdc>
   1b594:	ldr	r0, [sp, #4]
   1b598:	bl	1138c <getc_unlocked@plt>
   1b59c:	str	r0, [sp, #8]
   1b5a0:	cmp	r0, #10
   1b5a4:	beq	1b5b4 <__assert_fail@plt+0x9fac>
   1b5a8:	ldr	r0, [sp, #8]
   1b5ac:	ldr	r1, [sp, #4]
   1b5b0:	bl	114dc <ungetc@plt>
   1b5b4:	movw	r0, #4640	; 0x1220
   1b5b8:	movt	r0, #4
   1b5bc:	ldrb	r0, [r0]
   1b5c0:	tst	r0, #1
   1b5c4:	beq	1b5d8 <__assert_fail@plt+0x9fd0>
   1b5c8:	movw	r0, #4769	; 0x12a1
   1b5cc:	movt	r0, #4
   1b5d0:	movw	r1, #1
   1b5d4:	strb	r1, [r0]
   1b5d8:	ldr	r0, [fp, #-4]
   1b5dc:	bl	19b3c <__assert_fail@plt+0x8534>
   1b5e0:	b	1b604 <__assert_fail@plt+0x9ffc>
   1b5e4:	ldr	r0, [sp, #8]
   1b5e8:	cmn	r0, #1
   1b5ec:	bne	1b5fc <__assert_fail@plt+0x9ff4>
   1b5f0:	ldr	r0, [fp, #-4]
   1b5f4:	bl	19c14 <__assert_fail@plt+0x860c>
   1b5f8:	b	1b604 <__assert_fail@plt+0x9ffc>
   1b5fc:	b	1b600 <__assert_fail@plt+0x9ff8>
   1b600:	b	1b574 <__assert_fail@plt+0x9f6c>
   1b604:	mov	sp, fp
   1b608:	pop	{fp, pc}
   1b60c:	push	{fp, lr}
   1b610:	mov	fp, sp
   1b614:	sub	sp, sp, #8
   1b618:	str	r0, [sp, #4]
   1b61c:	movw	r0, #4617	; 0x1209
   1b620:	movt	r0, #4
   1b624:	ldrb	r0, [r0]
   1b628:	tst	r0, #1
   1b62c:	beq	1b63c <__assert_fail@plt+0xa034>
   1b630:	movw	r0, #12
   1b634:	bl	115fc <putchar_unlocked@plt>
   1b638:	b	1b670 <__assert_fail@plt+0xa068>
   1b63c:	ldr	r0, [sp, #4]
   1b640:	str	r0, [sp]
   1b644:	ldr	r0, [sp]
   1b648:	cmp	r0, #0
   1b64c:	beq	1b66c <__assert_fail@plt+0xa064>
   1b650:	movw	r0, #10
   1b654:	bl	115fc <putchar_unlocked@plt>
   1b658:	ldr	r0, [sp]
   1b65c:	mvn	r1, #0
   1b660:	add	r0, r0, r1
   1b664:	str	r0, [sp]
   1b668:	b	1b644 <__assert_fail@plt+0xa03c>
   1b66c:	b	1b670 <__assert_fail@plt+0xa068>
   1b670:	mov	sp, fp
   1b674:	pop	{fp, pc}
   1b678:	push	{fp, lr}
   1b67c:	mov	fp, sp
   1b680:	sub	sp, sp, #32
   1b684:	movw	r0, #0
   1b688:	str	r0, [fp, #-12]
   1b68c:	movw	r1, #4740	; 0x1284
   1b690:	movt	r1, #4
   1b694:	str	r0, [r1]
   1b698:	str	r0, [sp, #16]
   1b69c:	movw	r0, #4609	; 0x1201
   1b6a0:	movt	r0, #4
   1b6a4:	ldrb	r0, [r0]
   1b6a8:	tst	r0, #1
   1b6ac:	beq	1b6c4 <__assert_fail@plt+0xa0bc>
   1b6b0:	movw	r0, #4472	; 0x1178
   1b6b4:	movt	r0, #4
   1b6b8:	ldr	r0, [r0]
   1b6bc:	str	r0, [sp, #12]
   1b6c0:	b	1b6d8 <__assert_fail@plt+0xa0d0>
   1b6c4:	movw	r0, #4472	; 0x1178
   1b6c8:	movt	r0, #4
   1b6cc:	ldr	r0, [r0]
   1b6d0:	sub	r0, r0, #1
   1b6d4:	str	r0, [sp, #12]
   1b6d8:	movw	r0, #1
   1b6dc:	str	r0, [fp, #-4]
   1b6e0:	movw	r0, #4692	; 0x1254
   1b6e4:	movt	r0, #4
   1b6e8:	ldr	r0, [r0]
   1b6ec:	str	r0, [sp, #8]
   1b6f0:	ldr	r0, [fp, #-4]
   1b6f4:	ldr	r1, [sp, #12]
   1b6f8:	cmp	r0, r1
   1b6fc:	bgt	1b728 <__assert_fail@plt+0xa120>
   1b700:	ldr	r0, [sp, #8]
   1b704:	movw	r1, #0
   1b708:	str	r1, [r0, #24]
   1b70c:	ldr	r0, [fp, #-4]
   1b710:	add	r0, r0, #1
   1b714:	str	r0, [fp, #-4]
   1b718:	ldr	r0, [sp, #8]
   1b71c:	add	r0, r0, #40	; 0x28
   1b720:	str	r0, [sp, #8]
   1b724:	b	1b6f0 <__assert_fail@plt+0xa0e8>
   1b728:	movw	r0, #1
   1b72c:	str	r0, [fp, #-4]
   1b730:	movw	r0, #4692	; 0x1254
   1b734:	movt	r0, #4
   1b738:	ldr	r0, [r0]
   1b73c:	str	r0, [sp, #8]
   1b740:	ldr	r0, [fp, #-4]
   1b744:	ldr	r1, [sp, #12]
   1b748:	cmp	r0, r1
   1b74c:	movw	r0, #0
   1b750:	str	r0, [sp, #4]
   1b754:	bgt	1b774 <__assert_fail@plt+0xa16c>
   1b758:	movw	r0, #4696	; 0x1258
   1b75c:	movt	r0, #4
   1b760:	ldr	r0, [r0]
   1b764:	cmp	r0, #0
   1b768:	movw	r0, #0
   1b76c:	movne	r0, #1
   1b770:	str	r0, [sp, #4]
   1b774:	ldr	r0, [sp, #4]
   1b778:	tst	r0, #1
   1b77c:	beq	1b8d8 <__assert_fail@plt+0xa2d0>
   1b780:	ldr	r0, [fp, #-12]
   1b784:	ldr	r1, [sp, #8]
   1b788:	str	r0, [r1, #20]
   1b78c:	movw	r0, #4668	; 0x123c
   1b790:	movt	r0, #4
   1b794:	ldr	r0, [r0]
   1b798:	str	r0, [fp, #-8]
   1b79c:	ldr	r0, [fp, #-8]
   1b7a0:	cmp	r0, #0
   1b7a4:	movw	r0, #0
   1b7a8:	str	r0, [sp]
   1b7ac:	beq	1b7cc <__assert_fail@plt+0xa1c4>
   1b7b0:	movw	r0, #4696	; 0x1258
   1b7b4:	movt	r0, #4
   1b7b8:	ldr	r0, [r0]
   1b7bc:	cmp	r0, #0
   1b7c0:	movw	r0, #0
   1b7c4:	movne	r0, #1
   1b7c8:	str	r0, [sp]
   1b7cc:	ldr	r0, [sp]
   1b7d0:	tst	r0, #1
   1b7d4:	beq	1b8b8 <__assert_fail@plt+0xa2b0>
   1b7d8:	ldr	r0, [sp, #8]
   1b7dc:	ldr	r0, [r0, #8]
   1b7e0:	cmp	r0, #0
   1b7e4:	bne	1b8a0 <__assert_fail@plt+0xa298>
   1b7e8:	movw	r0, #4764	; 0x129c
   1b7ec:	movt	r0, #4
   1b7f0:	movw	r1, #0
   1b7f4:	str	r1, [r0]
   1b7f8:	ldr	r0, [sp, #8]
   1b7fc:	bl	1a1c8 <__assert_fail@plt+0x8bc0>
   1b800:	tst	r0, #1
   1b804:	bne	1b810 <__assert_fail@plt+0xa208>
   1b808:	ldr	r0, [sp, #8]
   1b80c:	bl	1b558 <__assert_fail@plt+0x9f50>
   1b810:	ldr	r0, [sp, #8]
   1b814:	ldr	r0, [r0, #8]
   1b818:	cmp	r0, #0
   1b81c:	beq	1b838 <__assert_fail@plt+0xa230>
   1b820:	ldr	r0, [sp, #16]
   1b824:	movw	r1, #4740	; 0x1284
   1b828:	movt	r1, #4
   1b82c:	ldr	r1, [r1]
   1b830:	cmp	r0, r1
   1b834:	beq	1b89c <__assert_fail@plt+0xa294>
   1b838:	ldr	r0, [sp, #8]
   1b83c:	ldr	r1, [r0, #24]
   1b840:	add	r1, r1, #1
   1b844:	str	r1, [r0, #24]
   1b848:	ldr	r0, [sp, #16]
   1b84c:	movw	r1, #4720	; 0x1270
   1b850:	movt	r1, #4
   1b854:	ldr	r1, [r1]
   1b858:	ldr	r2, [fp, #-12]
   1b85c:	str	r0, [r1, r2, lsl #2]
   1b860:	movw	r0, #4764	; 0x129c
   1b864:	movt	r0, #4
   1b868:	ldr	r0, [r0]
   1b86c:	movw	r1, #4724	; 0x1274
   1b870:	movt	r1, #4
   1b874:	ldr	r1, [r1]
   1b878:	ldr	r2, [fp, #-12]
   1b87c:	add	r3, r2, #1
   1b880:	str	r3, [fp, #-12]
   1b884:	add	r1, r1, r2, lsl #2
   1b888:	str	r0, [r1]
   1b88c:	movw	r0, #4740	; 0x1284
   1b890:	movt	r0, #4
   1b894:	ldr	r0, [r0]
   1b898:	str	r0, [sp, #16]
   1b89c:	b	1b8a0 <__assert_fail@plt+0xa298>
   1b8a0:	b	1b8a4 <__assert_fail@plt+0xa29c>
   1b8a4:	ldr	r0, [fp, #-8]
   1b8a8:	mvn	r1, #0
   1b8ac:	add	r0, r0, r1
   1b8b0:	str	r0, [fp, #-8]
   1b8b4:	b	1b79c <__assert_fail@plt+0xa194>
   1b8b8:	b	1b8bc <__assert_fail@plt+0xa2b4>
   1b8bc:	ldr	r0, [fp, #-4]
   1b8c0:	add	r0, r0, #1
   1b8c4:	str	r0, [fp, #-4]
   1b8c8:	ldr	r0, [sp, #8]
   1b8cc:	add	r0, r0, #40	; 0x28
   1b8d0:	str	r0, [sp, #8]
   1b8d4:	b	1b740 <__assert_fail@plt+0xa138>
   1b8d8:	ldr	r0, [sp, #16]
   1b8dc:	movw	r1, #4720	; 0x1270
   1b8e0:	movt	r1, #4
   1b8e4:	ldr	r1, [r1]
   1b8e8:	ldr	r2, [fp, #-12]
   1b8ec:	add	r1, r1, r2, lsl #2
   1b8f0:	str	r0, [r1]
   1b8f4:	movw	r0, #4609	; 0x1201
   1b8f8:	movt	r0, #4
   1b8fc:	ldrb	r0, [r0]
   1b900:	tst	r0, #1
   1b904:	beq	1b910 <__assert_fail@plt+0xa308>
   1b908:	ldr	r0, [fp, #-12]
   1b90c:	bl	1b918 <__assert_fail@plt+0xa310>
   1b910:	mov	sp, fp
   1b914:	pop	{fp, pc}
   1b918:	sub	sp, sp, #20
   1b91c:	str	r0, [sp, #16]
   1b920:	movw	r0, #0
   1b924:	str	r0, [sp]
   1b928:	movw	r0, #1
   1b92c:	str	r0, [sp, #8]
   1b930:	movw	r0, #4692	; 0x1254
   1b934:	movt	r0, #4
   1b938:	ldr	r0, [r0]
   1b93c:	str	r0, [sp, #12]
   1b940:	ldr	r0, [sp, #8]
   1b944:	movw	r1, #4472	; 0x1178
   1b948:	movt	r1, #4
   1b94c:	ldr	r1, [r1]
   1b950:	cmp	r0, r1
   1b954:	bgt	1b9dc <__assert_fail@plt+0xa3d4>
   1b958:	ldr	r0, [sp, #16]
   1b95c:	movw	r1, #4472	; 0x1178
   1b960:	movt	r1, #4
   1b964:	ldr	r2, [r1]
   1b968:	sdiv	r0, r0, r2
   1b96c:	str	r0, [sp, #4]
   1b970:	ldr	r0, [sp, #8]
   1b974:	ldr	r2, [sp, #16]
   1b978:	ldr	r1, [r1]
   1b97c:	sdiv	r3, r2, r1
   1b980:	mls	r1, r3, r1, r2
   1b984:	cmp	r0, r1
   1b988:	bgt	1b998 <__assert_fail@plt+0xa390>
   1b98c:	ldr	r0, [sp, #4]
   1b990:	add	r0, r0, #1
   1b994:	str	r0, [sp, #4]
   1b998:	ldr	r0, [sp, #4]
   1b99c:	ldr	r1, [sp, #12]
   1b9a0:	str	r0, [r1, #24]
   1b9a4:	ldr	r0, [sp]
   1b9a8:	ldr	r1, [sp, #12]
   1b9ac:	str	r0, [r1, #20]
   1b9b0:	ldr	r0, [sp, #4]
   1b9b4:	ldr	r1, [sp]
   1b9b8:	add	r0, r1, r0
   1b9bc:	str	r0, [sp]
   1b9c0:	ldr	r0, [sp, #8]
   1b9c4:	add	r0, r0, #1
   1b9c8:	str	r0, [sp, #8]
   1b9cc:	ldr	r0, [sp, #12]
   1b9d0:	add	r0, r0, #40	; 0x28
   1b9d4:	str	r0, [sp, #12]
   1b9d8:	b	1b940 <__assert_fail@plt+0xa338>
   1b9dc:	add	sp, sp, #20
   1b9e0:	bx	lr
   1b9e4:	sub	sp, sp, #4
   1b9e8:	str	r0, [sp]
   1b9ec:	ldr	r0, [sp]
   1b9f0:	movw	r1, #4772	; 0x12a4
   1b9f4:	movt	r1, #4
   1b9f8:	str	r0, [r1]
   1b9fc:	add	sp, sp, #4
   1ba00:	bx	lr
   1ba04:	sub	sp, sp, #4
   1ba08:	and	r0, r0, #1
   1ba0c:	strb	r0, [sp, #3]
   1ba10:	ldrb	r0, [sp, #3]
   1ba14:	and	r0, r0, #1
   1ba18:	movw	r1, #4776	; 0x12a8
   1ba1c:	movt	r1, #4
   1ba20:	strb	r0, [r1]
   1ba24:	add	sp, sp, #4
   1ba28:	bx	lr
   1ba2c:	push	{fp, lr}
   1ba30:	mov	fp, sp
   1ba34:	sub	sp, sp, #24
   1ba38:	movw	r0, #4588	; 0x11ec
   1ba3c:	movt	r0, #4
   1ba40:	ldr	r0, [r0]
   1ba44:	bl	2cc34 <__assert_fail@plt+0x1b62c>
   1ba48:	cmp	r0, #0
   1ba4c:	beq	1bb1c <__assert_fail@plt+0xa514>
   1ba50:	movw	r0, #4776	; 0x12a8
   1ba54:	movt	r0, #4
   1ba58:	ldrb	r0, [r0]
   1ba5c:	tst	r0, #1
   1ba60:	beq	1ba74 <__assert_fail@plt+0xa46c>
   1ba64:	bl	114e8 <__errno_location@plt>
   1ba68:	ldr	r0, [r0]
   1ba6c:	cmp	r0, #32
   1ba70:	beq	1bb1c <__assert_fail@plt+0xa514>
   1ba74:	movw	r0, #1871	; 0x74f
   1ba78:	movt	r0, #3
   1ba7c:	bl	114a0 <gettext@plt>
   1ba80:	str	r0, [fp, #-4]
   1ba84:	movw	r0, #4772	; 0x12a4
   1ba88:	movt	r0, #4
   1ba8c:	ldr	r0, [r0]
   1ba90:	movw	r1, #0
   1ba94:	cmp	r0, r1
   1ba98:	beq	1baf0 <__assert_fail@plt+0xa4e8>
   1ba9c:	bl	114e8 <__errno_location@plt>
   1baa0:	ldr	r1, [r0]
   1baa4:	movw	r0, #4772	; 0x12a4
   1baa8:	movt	r0, #4
   1baac:	ldr	r0, [r0]
   1bab0:	str	r1, [fp, #-8]
   1bab4:	bl	224a8 <__assert_fail@plt+0x10ea0>
   1bab8:	ldr	r1, [fp, #-4]
   1babc:	movw	r2, #0
   1bac0:	str	r0, [sp, #12]
   1bac4:	mov	r0, r2
   1bac8:	ldr	r2, [fp, #-8]
   1bacc:	str	r1, [sp, #8]
   1bad0:	mov	r1, r2
   1bad4:	movw	r2, #1883	; 0x75b
   1bad8:	movt	r2, #3
   1badc:	ldr	r3, [sp, #12]
   1bae0:	ldr	ip, [sp, #8]
   1bae4:	str	ip, [sp]
   1bae8:	bl	11428 <error@plt>
   1baec:	b	1bb0c <__assert_fail@plt+0xa504>
   1baf0:	bl	114e8 <__errno_location@plt>
   1baf4:	ldr	r1, [r0]
   1baf8:	ldr	r3, [fp, #-4]
   1bafc:	movw	r0, #0
   1bb00:	movw	r2, #1887	; 0x75f
   1bb04:	movt	r2, #3
   1bb08:	bl	11428 <error@plt>
   1bb0c:	movw	r0, #4492	; 0x118c
   1bb10:	movt	r0, #4
   1bb14:	ldr	r0, [r0]
   1bb18:	bl	11350 <_exit@plt>
   1bb1c:	movw	r0, #4576	; 0x11e0
   1bb20:	movt	r0, #4
   1bb24:	ldr	r0, [r0]
   1bb28:	bl	2cc34 <__assert_fail@plt+0x1b62c>
   1bb2c:	cmp	r0, #0
   1bb30:	beq	1bb44 <__assert_fail@plt+0xa53c>
   1bb34:	movw	r0, #4492	; 0x118c
   1bb38:	movt	r0, #4
   1bb3c:	ldr	r0, [r0]
   1bb40:	bl	11350 <_exit@plt>
   1bb44:	mov	sp, fp
   1bb48:	pop	{fp, pc}
   1bb4c:	push	{r4, r5, fp, lr}
   1bb50:	add	fp, sp, #8
   1bb54:	sub	sp, sp, #40	; 0x28
   1bb58:	ldr	r1, [fp, #12]
   1bb5c:	ldr	ip, [fp, #8]
   1bb60:	ldr	lr, [fp, #16]
   1bb64:	str	r0, [fp, #-12]
   1bb68:	str	r3, [sp, #28]
   1bb6c:	str	r2, [sp, #24]
   1bb70:	str	r1, [sp, #20]
   1bb74:	str	ip, [sp, #16]
   1bb78:	ldr	r0, [fp, #-12]
   1bb7c:	ldr	r2, [sp, #24]
   1bb80:	ldr	r3, [sp, #28]
   1bb84:	ldr	r1, [sp, #16]
   1bb88:	ldr	ip, [sp, #20]
   1bb8c:	ldr	r4, [fp, #16]
   1bb90:	mov	r5, sp
   1bb94:	str	r4, [r5, #8]
   1bb98:	str	ip, [r5, #4]
   1bb9c:	str	r1, [r5]
   1bba0:	str	lr, [sp, #12]
   1bba4:	bl	112fc <posix_fadvise64@plt>
   1bba8:	sub	sp, fp, #8
   1bbac:	pop	{r4, r5, fp, pc}
   1bbb0:	push	{fp, lr}
   1bbb4:	mov	fp, sp
   1bbb8:	sub	sp, sp, #24
   1bbbc:	str	r0, [fp, #-4]
   1bbc0:	str	r1, [fp, #-8]
   1bbc4:	ldr	r0, [fp, #-4]
   1bbc8:	movw	r1, #0
   1bbcc:	cmp	r0, r1
   1bbd0:	beq	1bc00 <__assert_fail@plt+0xa5f8>
   1bbd4:	ldr	r0, [fp, #-4]
   1bbd8:	bl	1150c <fileno@plt>
   1bbdc:	ldr	r1, [fp, #-8]
   1bbe0:	mov	r2, sp
   1bbe4:	str	r1, [r2, #8]
   1bbe8:	mov	r1, #0
   1bbec:	str	r1, [r2, #4]
   1bbf0:	str	r1, [r2]
   1bbf4:	mov	r2, r1
   1bbf8:	mov	r3, r1
   1bbfc:	bl	1bb4c <__assert_fail@plt+0xa544>
   1bc00:	mov	sp, fp
   1bc04:	pop	{fp, pc}
   1bc08:	push	{fp, lr}
   1bc0c:	mov	fp, sp
   1bc10:	sub	sp, sp, #32
   1bc14:	str	r0, [fp, #-8]
   1bc18:	movw	r0, #0
   1bc1c:	str	r0, [fp, #-12]
   1bc20:	str	r0, [sp, #12]
   1bc24:	ldr	r0, [fp, #-8]
   1bc28:	bl	1150c <fileno@plt>
   1bc2c:	str	r0, [sp, #16]
   1bc30:	ldr	r0, [sp, #16]
   1bc34:	cmp	r0, #0
   1bc38:	bge	1bc4c <__assert_fail@plt+0xa644>
   1bc3c:	ldr	r0, [fp, #-8]
   1bc40:	bl	11530 <fclose@plt>
   1bc44:	str	r0, [fp, #-4]
   1bc48:	b	1bce8 <__assert_fail@plt+0xa6e0>
   1bc4c:	ldr	r0, [fp, #-8]
   1bc50:	bl	11464 <__freading@plt>
   1bc54:	cmp	r0, #0
   1bc58:	beq	1bc90 <__assert_fail@plt+0xa688>
   1bc5c:	ldr	r0, [fp, #-8]
   1bc60:	bl	1150c <fileno@plt>
   1bc64:	mov	r1, sp
   1bc68:	mov	r2, #1
   1bc6c:	str	r2, [r1]
   1bc70:	mov	r1, #0
   1bc74:	mov	r2, r1
   1bc78:	mov	r3, r1
   1bc7c:	bl	113ec <lseek64@plt>
   1bc80:	and	r0, r0, r1
   1bc84:	cmn	r0, #1
   1bc88:	beq	1bcac <__assert_fail@plt+0xa6a4>
   1bc8c:	b	1bc90 <__assert_fail@plt+0xa688>
   1bc90:	ldr	r0, [fp, #-8]
   1bc94:	bl	1bcf4 <__assert_fail@plt+0xa6ec>
   1bc98:	cmp	r0, #0
   1bc9c:	beq	1bcac <__assert_fail@plt+0xa6a4>
   1bca0:	bl	114e8 <__errno_location@plt>
   1bca4:	ldr	r0, [r0]
   1bca8:	str	r0, [fp, #-12]
   1bcac:	ldr	r0, [fp, #-8]
   1bcb0:	bl	11530 <fclose@plt>
   1bcb4:	str	r0, [sp, #12]
   1bcb8:	ldr	r0, [fp, #-12]
   1bcbc:	cmp	r0, #0
   1bcc0:	beq	1bce0 <__assert_fail@plt+0xa6d8>
   1bcc4:	ldr	r0, [fp, #-12]
   1bcc8:	str	r0, [sp, #8]
   1bccc:	bl	114e8 <__errno_location@plt>
   1bcd0:	ldr	r1, [sp, #8]
   1bcd4:	str	r1, [r0]
   1bcd8:	mvn	r0, #0
   1bcdc:	str	r0, [sp, #12]
   1bce0:	ldr	r0, [sp, #12]
   1bce4:	str	r0, [fp, #-4]
   1bce8:	ldr	r0, [fp, #-4]
   1bcec:	mov	sp, fp
   1bcf0:	pop	{fp, pc}
   1bcf4:	push	{fp, lr}
   1bcf8:	mov	fp, sp
   1bcfc:	sub	sp, sp, #8
   1bd00:	str	r0, [sp]
   1bd04:	ldr	r0, [sp]
   1bd08:	movw	r1, #0
   1bd0c:	cmp	r0, r1
   1bd10:	beq	1bd24 <__assert_fail@plt+0xa71c>
   1bd14:	ldr	r0, [sp]
   1bd18:	bl	11464 <__freading@plt>
   1bd1c:	cmp	r0, #0
   1bd20:	bne	1bd34 <__assert_fail@plt+0xa72c>
   1bd24:	ldr	r0, [sp]
   1bd28:	bl	11320 <fflush@plt>
   1bd2c:	str	r0, [sp, #4]
   1bd30:	b	1bd48 <__assert_fail@plt+0xa740>
   1bd34:	ldr	r0, [sp]
   1bd38:	bl	1bd54 <__assert_fail@plt+0xa74c>
   1bd3c:	ldr	r0, [sp]
   1bd40:	bl	11320 <fflush@plt>
   1bd44:	str	r0, [sp, #4]
   1bd48:	ldr	r0, [sp, #4]
   1bd4c:	mov	sp, fp
   1bd50:	pop	{fp, pc}
   1bd54:	push	{fp, lr}
   1bd58:	mov	fp, sp
   1bd5c:	sub	sp, sp, #8
   1bd60:	str	r0, [sp, #4]
   1bd64:	ldr	r0, [sp, #4]
   1bd68:	ldr	r0, [r0]
   1bd6c:	and	r0, r0, #256	; 0x100
   1bd70:	cmp	r0, #0
   1bd74:	beq	1bd98 <__assert_fail@plt+0xa790>
   1bd78:	ldr	r0, [sp, #4]
   1bd7c:	mov	r1, sp
   1bd80:	mov	r2, #1
   1bd84:	str	r2, [r1]
   1bd88:	mov	r1, #0
   1bd8c:	mov	r2, r1
   1bd90:	mov	r3, r1
   1bd94:	bl	1bf0c <__assert_fail@plt+0xa904>
   1bd98:	mov	sp, fp
   1bd9c:	pop	{fp, pc}
   1bda0:	push	{fp, lr}
   1bda4:	mov	fp, sp
   1bda8:	sub	sp, sp, #48	; 0x30
   1bdac:	str	r0, [fp, #-8]
   1bdb0:	str	r1, [fp, #-12]
   1bdb4:	ldr	r0, [fp, #-8]
   1bdb8:	ldr	r1, [fp, #-12]
   1bdbc:	bl	115a8 <fopen64@plt>
   1bdc0:	str	r0, [fp, #-16]
   1bdc4:	ldr	r0, [fp, #-16]
   1bdc8:	movw	r1, #0
   1bdcc:	cmp	r0, r1
   1bdd0:	beq	1beb8 <__assert_fail@plt+0xa8b0>
   1bdd4:	ldr	r0, [fp, #-16]
   1bdd8:	bl	1150c <fileno@plt>
   1bddc:	str	r0, [fp, #-20]	; 0xffffffec
   1bde0:	ldr	r0, [fp, #-20]	; 0xffffffec
   1bde4:	movw	r1, #0
   1bde8:	cmp	r1, r0
   1bdec:	bgt	1beb4 <__assert_fail@plt+0xa8ac>
   1bdf0:	ldr	r0, [fp, #-20]	; 0xffffffec
   1bdf4:	cmp	r0, #2
   1bdf8:	bgt	1beb4 <__assert_fail@plt+0xa8ac>
   1bdfc:	ldr	r0, [fp, #-20]	; 0xffffffec
   1be00:	bl	23314 <__assert_fail@plt+0x11d0c>
   1be04:	str	r0, [sp, #24]
   1be08:	ldr	r0, [sp, #24]
   1be0c:	cmp	r0, #0
   1be10:	bge	1be4c <__assert_fail@plt+0xa844>
   1be14:	bl	114e8 <__errno_location@plt>
   1be18:	ldr	r0, [r0]
   1be1c:	str	r0, [sp, #20]
   1be20:	ldr	r0, [fp, #-16]
   1be24:	bl	1bc08 <__assert_fail@plt+0xa600>
   1be28:	ldr	r1, [sp, #20]
   1be2c:	str	r0, [sp, #12]
   1be30:	str	r1, [sp, #8]
   1be34:	bl	114e8 <__errno_location@plt>
   1be38:	ldr	r1, [sp, #8]
   1be3c:	str	r1, [r0]
   1be40:	movw	r0, #0
   1be44:	str	r0, [fp, #-4]
   1be48:	b	1bec0 <__assert_fail@plt+0xa8b8>
   1be4c:	ldr	r0, [fp, #-16]
   1be50:	bl	1bc08 <__assert_fail@plt+0xa600>
   1be54:	cmp	r0, #0
   1be58:	bne	1be78 <__assert_fail@plt+0xa870>
   1be5c:	ldr	r0, [sp, #24]
   1be60:	ldr	r1, [fp, #-12]
   1be64:	bl	112a8 <fdopen@plt>
   1be68:	str	r0, [fp, #-16]
   1be6c:	movw	r1, #0
   1be70:	cmp	r0, r1
   1be74:	bne	1beb0 <__assert_fail@plt+0xa8a8>
   1be78:	bl	114e8 <__errno_location@plt>
   1be7c:	ldr	r0, [r0]
   1be80:	str	r0, [sp, #16]
   1be84:	ldr	r0, [sp, #24]
   1be88:	bl	115f0 <close@plt>
   1be8c:	ldr	r1, [sp, #16]
   1be90:	str	r0, [sp, #4]
   1be94:	str	r1, [sp]
   1be98:	bl	114e8 <__errno_location@plt>
   1be9c:	ldr	r1, [sp]
   1bea0:	str	r1, [r0]
   1bea4:	movw	r0, #0
   1bea8:	str	r0, [fp, #-4]
   1beac:	b	1bec0 <__assert_fail@plt+0xa8b8>
   1beb0:	b	1beb4 <__assert_fail@plt+0xa8ac>
   1beb4:	b	1beb8 <__assert_fail@plt+0xa8b0>
   1beb8:	ldr	r0, [fp, #-16]
   1bebc:	str	r0, [fp, #-4]
   1bec0:	ldr	r0, [fp, #-4]
   1bec4:	mov	sp, fp
   1bec8:	pop	{fp, pc}
   1becc:	push	{fp, lr}
   1bed0:	mov	fp, sp
   1bed4:	sub	sp, sp, #16
   1bed8:	str	r0, [fp, #-4]
   1bedc:	bl	114e8 <__errno_location@plt>
   1bee0:	ldr	r0, [r0]
   1bee4:	str	r0, [sp, #8]
   1bee8:	ldr	r0, [fp, #-4]
   1beec:	bl	11338 <free@plt>
   1bef0:	ldr	r0, [sp, #8]
   1bef4:	str	r0, [sp, #4]
   1bef8:	bl	114e8 <__errno_location@plt>
   1befc:	ldr	r1, [sp, #4]
   1bf00:	str	r1, [r0]
   1bf04:	mov	sp, fp
   1bf08:	pop	{fp, pc}
   1bf0c:	push	{fp, lr}
   1bf10:	mov	fp, sp
   1bf14:	sub	sp, sp, #32
   1bf18:	ldr	r1, [fp, #8]
   1bf1c:	str	r0, [fp, #-8]
   1bf20:	str	r3, [sp, #20]
   1bf24:	str	r2, [sp, #16]
   1bf28:	ldr	r0, [fp, #-8]
   1bf2c:	ldr	r0, [r0, #8]
   1bf30:	ldr	r2, [fp, #-8]
   1bf34:	ldr	r2, [r2, #4]
   1bf38:	cmp	r0, r2
   1bf3c:	bne	1bfe8 <__assert_fail@plt+0xa9e0>
   1bf40:	ldr	r0, [fp, #-8]
   1bf44:	ldr	r0, [r0, #20]
   1bf48:	ldr	r1, [fp, #-8]
   1bf4c:	ldr	r1, [r1, #16]
   1bf50:	cmp	r0, r1
   1bf54:	bne	1bfe8 <__assert_fail@plt+0xa9e0>
   1bf58:	ldr	r0, [fp, #-8]
   1bf5c:	ldr	r0, [r0, #36]	; 0x24
   1bf60:	movw	r1, #0
   1bf64:	cmp	r0, r1
   1bf68:	bne	1bfe8 <__assert_fail@plt+0xa9e0>
   1bf6c:	ldr	r0, [fp, #-8]
   1bf70:	bl	1150c <fileno@plt>
   1bf74:	ldr	r2, [sp, #16]
   1bf78:	ldr	r3, [sp, #20]
   1bf7c:	ldr	r1, [fp, #8]
   1bf80:	mov	ip, sp
   1bf84:	str	r1, [ip]
   1bf88:	bl	113ec <lseek64@plt>
   1bf8c:	str	r1, [sp, #12]
   1bf90:	str	r0, [sp, #8]
   1bf94:	ldr	r0, [sp, #8]
   1bf98:	ldr	r1, [sp, #12]
   1bf9c:	and	r0, r0, r1
   1bfa0:	cmn	r0, #1
   1bfa4:	bne	1bfb8 <__assert_fail@plt+0xa9b0>
   1bfa8:	b	1bfac <__assert_fail@plt+0xa9a4>
   1bfac:	mvn	r0, #0
   1bfb0:	str	r0, [fp, #-4]
   1bfb4:	b	1c008 <__assert_fail@plt+0xaa00>
   1bfb8:	ldr	r0, [fp, #-8]
   1bfbc:	ldr	r1, [r0]
   1bfc0:	bic	r1, r1, #16
   1bfc4:	str	r1, [r0]
   1bfc8:	ldr	r0, [sp, #8]
   1bfcc:	ldr	r1, [sp, #12]
   1bfd0:	ldr	r2, [fp, #-8]
   1bfd4:	str	r1, [r2, #84]	; 0x54
   1bfd8:	str	r0, [r2, #80]	; 0x50
   1bfdc:	movw	r0, #0
   1bfe0:	str	r0, [fp, #-4]
   1bfe4:	b	1c008 <__assert_fail@plt+0xaa00>
   1bfe8:	ldr	r0, [fp, #-8]
   1bfec:	ldr	r2, [sp, #16]
   1bff0:	ldr	r3, [sp, #20]
   1bff4:	ldr	r1, [fp, #8]
   1bff8:	mov	ip, sp
   1bffc:	str	r1, [ip]
   1c000:	bl	1153c <fseeko64@plt>
   1c004:	str	r0, [fp, #-4]
   1c008:	ldr	r0, [fp, #-4]
   1c00c:	mov	sp, fp
   1c010:	pop	{fp, pc}
   1c014:	push	{fp, lr}
   1c018:	mov	fp, sp
   1c01c:	sub	sp, sp, #8
   1c020:	str	r0, [sp, #4]
   1c024:	ldr	r1, [sp, #4]
   1c028:	movw	r0, #0
   1c02c:	bl	11344 <clock_gettime@plt>
   1c030:	mov	sp, fp
   1c034:	pop	{fp, pc}
   1c038:	push	{fp, lr}
   1c03c:	mov	fp, sp
   1c040:	bl	1c014 <__assert_fail@plt+0xaa0c>
   1c044:	pop	{fp, pc}
   1c048:	push	{r4, r5, fp, lr}
   1c04c:	add	fp, sp, #8
   1c050:	sub	sp, sp, #272	; 0x110
   1c054:	add	r1, sp, #7
   1c058:	str	r0, [fp, #-16]
   1c05c:	ldr	r0, [fp, #-16]
   1c060:	movw	r2, #257	; 0x101
   1c064:	bl	2287c <__assert_fail@plt+0x11274>
   1c068:	cmp	r0, #0
   1c06c:	beq	1c080 <__assert_fail@plt+0xaa78>
   1c070:	movw	r0, #0
   1c074:	and	r0, r0, #1
   1c078:	strb	r0, [fp, #-9]
   1c07c:	b	1c0d4 <__assert_fail@plt+0xaacc>
   1c080:	add	r0, sp, #7
   1c084:	movw	r1, #1890	; 0x762
   1c088:	movt	r1, #3
   1c08c:	bl	112e4 <strcmp@plt>
   1c090:	cmp	r0, #0
   1c094:	movw	r0, #1
   1c098:	str	r0, [sp]
   1c09c:	beq	1c0c0 <__assert_fail@plt+0xaab8>
   1c0a0:	add	r0, sp, #7
   1c0a4:	movw	r1, #1892	; 0x764
   1c0a8:	movt	r1, #3
   1c0ac:	bl	112e4 <strcmp@plt>
   1c0b0:	cmp	r0, #0
   1c0b4:	movw	r0, #0
   1c0b8:	moveq	r0, #1
   1c0bc:	str	r0, [sp]
   1c0c0:	ldr	r0, [sp]
   1c0c4:	mvn	r1, #0
   1c0c8:	eor	r0, r0, r1
   1c0cc:	and	r0, r0, #1
   1c0d0:	strb	r0, [fp, #-9]
   1c0d4:	ldrb	r0, [fp, #-9]
   1c0d8:	and	r0, r0, #1
   1c0dc:	sub	sp, fp, #8
   1c0e0:	pop	{r4, r5, fp, pc}
   1c0e4:	push	{fp, lr}
   1c0e8:	mov	fp, sp
   1c0ec:	sub	sp, sp, #16
   1c0f0:	str	r0, [sp, #8]
   1c0f4:	str	r1, [sp, #12]
   1c0f8:	str	r2, [sp, #4]
   1c0fc:	ldr	r0, [sp, #4]
   1c100:	add	r0, r0, #20
   1c104:	str	r0, [sp]
   1c108:	ldr	r0, [sp]
   1c10c:	mov	r1, #0
   1c110:	strb	r1, [r0]
   1c114:	ldr	r0, [sp, #12]
   1c118:	cmn	r0, #1
   1c11c:	bgt	1c1a4 <__assert_fail@plt+0xab9c>
   1c120:	b	1c124 <__assert_fail@plt+0xab1c>
   1c124:	b	1c128 <__assert_fail@plt+0xab20>
   1c128:	ldr	r0, [sp, #8]
   1c12c:	ldr	r1, [sp, #12]
   1c130:	mov	r2, #10
   1c134:	mov	r3, #0
   1c138:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   1c13c:	rsb	r2, r2, #48	; 0x30
   1c140:	ldr	r3, [sp]
   1c144:	mvn	ip, #0
   1c148:	add	lr, r3, ip
   1c14c:	str	lr, [sp]
   1c150:	add	r3, r3, ip
   1c154:	strb	r2, [r3]
   1c158:	ldr	r0, [sp, #8]
   1c15c:	ldr	r1, [sp, #12]
   1c160:	mov	r2, #10
   1c164:	mov	r3, #0
   1c168:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   1c16c:	str	r1, [sp, #12]
   1c170:	str	r0, [sp, #8]
   1c174:	orr	r0, r0, r1
   1c178:	cmp	r0, #0
   1c17c:	bne	1c128 <__assert_fail@plt+0xab20>
   1c180:	b	1c184 <__assert_fail@plt+0xab7c>
   1c184:	ldr	r0, [sp]
   1c188:	mvn	r1, #0
   1c18c:	add	r2, r0, r1
   1c190:	str	r2, [sp]
   1c194:	add	r0, r0, r1
   1c198:	movw	r1, #45	; 0x2d
   1c19c:	strb	r1, [r0]
   1c1a0:	b	1c208 <__assert_fail@plt+0xac00>
   1c1a4:	b	1c1a8 <__assert_fail@plt+0xaba0>
   1c1a8:	ldr	r0, [sp, #8]
   1c1ac:	ldr	r1, [sp, #12]
   1c1b0:	mov	r2, #10
   1c1b4:	mov	r3, #0
   1c1b8:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   1c1bc:	add	r2, r2, #48	; 0x30
   1c1c0:	ldr	r3, [sp]
   1c1c4:	mvn	ip, #0
   1c1c8:	add	lr, r3, ip
   1c1cc:	str	lr, [sp]
   1c1d0:	add	r3, r3, ip
   1c1d4:	strb	r2, [r3]
   1c1d8:	ldr	r0, [sp, #8]
   1c1dc:	ldr	r1, [sp, #12]
   1c1e0:	mov	r2, #10
   1c1e4:	mov	r3, #0
   1c1e8:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   1c1ec:	str	r1, [sp, #12]
   1c1f0:	str	r0, [sp, #8]
   1c1f4:	orr	r0, r0, r1
   1c1f8:	cmp	r0, #0
   1c1fc:	bne	1c1a8 <__assert_fail@plt+0xaba0>
   1c200:	b	1c204 <__assert_fail@plt+0xabfc>
   1c204:	b	1c208 <__assert_fail@plt+0xac00>
   1c208:	ldr	r0, [sp]
   1c20c:	mov	sp, fp
   1c210:	pop	{fp, pc}
   1c214:	push	{fp, lr}
   1c218:	mov	fp, sp
   1c21c:	sub	sp, sp, #16
   1c220:	str	r0, [fp, #-4]
   1c224:	str	r1, [sp, #8]
   1c228:	ldr	r0, [fp, #-4]
   1c22c:	ldr	r1, [fp, #-4]
   1c230:	str	r0, [sp, #4]
   1c234:	mov	r0, r1
   1c238:	bl	114ac <strlen@plt>
   1c23c:	ldr	r2, [sp, #8]
   1c240:	ldr	r1, [sp, #4]
   1c244:	str	r0, [sp]
   1c248:	mov	r0, r1
   1c24c:	ldr	r1, [sp]
   1c250:	bl	1c25c <__assert_fail@plt+0xac54>
   1c254:	mov	sp, fp
   1c258:	pop	{fp, pc}
   1c25c:	push	{fp, lr}
   1c260:	mov	fp, sp
   1c264:	sub	sp, sp, #56	; 0x38
   1c268:	str	r0, [fp, #-8]
   1c26c:	str	r1, [fp, #-12]
   1c270:	str	r2, [fp, #-16]
   1c274:	ldr	r0, [fp, #-8]
   1c278:	str	r0, [fp, #-20]	; 0xffffffec
   1c27c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1c280:	ldr	r1, [fp, #-12]
   1c284:	add	r0, r0, r1
   1c288:	str	r0, [fp, #-24]	; 0xffffffe8
   1c28c:	movw	r0, #0
   1c290:	str	r0, [sp, #28]
   1c294:	bl	113f8 <__ctype_get_mb_cur_max@plt>
   1c298:	cmp	r0, #1
   1c29c:	bls	1c624 <__assert_fail@plt+0xb01c>
   1c2a0:	b	1c2a4 <__assert_fail@plt+0xac9c>
   1c2a4:	ldr	r0, [fp, #-20]	; 0xffffffec
   1c2a8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1c2ac:	cmp	r0, r1
   1c2b0:	bcs	1c618 <__assert_fail@plt+0xb010>
   1c2b4:	ldr	r0, [fp, #-20]	; 0xffffffec
   1c2b8:	ldrb	r0, [r0]
   1c2bc:	sub	r0, r0, #32
   1c2c0:	cmp	r0, #94	; 0x5e
   1c2c4:	str	r0, [sp]
   1c2c8:	bhi	1c474 <__assert_fail@plt+0xae6c>
   1c2cc:	add	r0, pc, #8
   1c2d0:	ldr	r1, [sp]
   1c2d4:	ldr	r0, [r0, r1, lsl #2]
   1c2d8:	mov	pc, r0
   1c2dc:	andeq	ip, r1, r8, asr r4
   1c2e0:	andeq	ip, r1, r8, asr r4
   1c2e4:	andeq	ip, r1, r8, asr r4
   1c2e8:	andeq	ip, r1, r8, asr r4
   1c2ec:	andeq	ip, r1, r4, ror r4
   1c2f0:	andeq	ip, r1, r8, asr r4
   1c2f4:	andeq	ip, r1, r8, asr r4
   1c2f8:	andeq	ip, r1, r8, asr r4
   1c2fc:	andeq	ip, r1, r8, asr r4
   1c300:	andeq	ip, r1, r8, asr r4
   1c304:	andeq	ip, r1, r8, asr r4
   1c308:	andeq	ip, r1, r8, asr r4
   1c30c:	andeq	ip, r1, r8, asr r4
   1c310:	andeq	ip, r1, r8, asr r4
   1c314:	andeq	ip, r1, r8, asr r4
   1c318:	andeq	ip, r1, r8, asr r4
   1c31c:	andeq	ip, r1, r8, asr r4
   1c320:	andeq	ip, r1, r8, asr r4
   1c324:	andeq	ip, r1, r8, asr r4
   1c328:	andeq	ip, r1, r8, asr r4
   1c32c:	andeq	ip, r1, r8, asr r4
   1c330:	andeq	ip, r1, r8, asr r4
   1c334:	andeq	ip, r1, r8, asr r4
   1c338:	andeq	ip, r1, r8, asr r4
   1c33c:	andeq	ip, r1, r8, asr r4
   1c340:	andeq	ip, r1, r8, asr r4
   1c344:	andeq	ip, r1, r8, asr r4
   1c348:	andeq	ip, r1, r8, asr r4
   1c34c:	andeq	ip, r1, r8, asr r4
   1c350:	andeq	ip, r1, r8, asr r4
   1c354:	andeq	ip, r1, r8, asr r4
   1c358:	andeq	ip, r1, r8, asr r4
   1c35c:	andeq	ip, r1, r4, ror r4
   1c360:	andeq	ip, r1, r8, asr r4
   1c364:	andeq	ip, r1, r8, asr r4
   1c368:	andeq	ip, r1, r8, asr r4
   1c36c:	andeq	ip, r1, r8, asr r4
   1c370:	andeq	ip, r1, r8, asr r4
   1c374:	andeq	ip, r1, r8, asr r4
   1c378:	andeq	ip, r1, r8, asr r4
   1c37c:	andeq	ip, r1, r8, asr r4
   1c380:	andeq	ip, r1, r8, asr r4
   1c384:	andeq	ip, r1, r8, asr r4
   1c388:	andeq	ip, r1, r8, asr r4
   1c38c:	andeq	ip, r1, r8, asr r4
   1c390:	andeq	ip, r1, r8, asr r4
   1c394:	andeq	ip, r1, r8, asr r4
   1c398:	andeq	ip, r1, r8, asr r4
   1c39c:	andeq	ip, r1, r8, asr r4
   1c3a0:	andeq	ip, r1, r8, asr r4
   1c3a4:	andeq	ip, r1, r8, asr r4
   1c3a8:	andeq	ip, r1, r8, asr r4
   1c3ac:	andeq	ip, r1, r8, asr r4
   1c3b0:	andeq	ip, r1, r8, asr r4
   1c3b4:	andeq	ip, r1, r8, asr r4
   1c3b8:	andeq	ip, r1, r8, asr r4
   1c3bc:	andeq	ip, r1, r8, asr r4
   1c3c0:	andeq	ip, r1, r8, asr r4
   1c3c4:	andeq	ip, r1, r8, asr r4
   1c3c8:	andeq	ip, r1, r8, asr r4
   1c3cc:	andeq	ip, r1, r8, asr r4
   1c3d0:	andeq	ip, r1, r8, asr r4
   1c3d4:	andeq	ip, r1, r8, asr r4
   1c3d8:	andeq	ip, r1, r8, asr r4
   1c3dc:	andeq	ip, r1, r4, ror r4
   1c3e0:	andeq	ip, r1, r8, asr r4
   1c3e4:	andeq	ip, r1, r8, asr r4
   1c3e8:	andeq	ip, r1, r8, asr r4
   1c3ec:	andeq	ip, r1, r8, asr r4
   1c3f0:	andeq	ip, r1, r8, asr r4
   1c3f4:	andeq	ip, r1, r8, asr r4
   1c3f8:	andeq	ip, r1, r8, asr r4
   1c3fc:	andeq	ip, r1, r8, asr r4
   1c400:	andeq	ip, r1, r8, asr r4
   1c404:	andeq	ip, r1, r8, asr r4
   1c408:	andeq	ip, r1, r8, asr r4
   1c40c:	andeq	ip, r1, r8, asr r4
   1c410:	andeq	ip, r1, r8, asr r4
   1c414:	andeq	ip, r1, r8, asr r4
   1c418:	andeq	ip, r1, r8, asr r4
   1c41c:	andeq	ip, r1, r8, asr r4
   1c420:	andeq	ip, r1, r8, asr r4
   1c424:	andeq	ip, r1, r8, asr r4
   1c428:	andeq	ip, r1, r8, asr r4
   1c42c:	andeq	ip, r1, r8, asr r4
   1c430:	andeq	ip, r1, r8, asr r4
   1c434:	andeq	ip, r1, r8, asr r4
   1c438:	andeq	ip, r1, r8, asr r4
   1c43c:	andeq	ip, r1, r8, asr r4
   1c440:	andeq	ip, r1, r8, asr r4
   1c444:	andeq	ip, r1, r8, asr r4
   1c448:	andeq	ip, r1, r8, asr r4
   1c44c:	andeq	ip, r1, r8, asr r4
   1c450:	andeq	ip, r1, r8, asr r4
   1c454:	andeq	ip, r1, r8, asr r4
   1c458:	ldr	r0, [fp, #-20]	; 0xffffffec
   1c45c:	add	r0, r0, #1
   1c460:	str	r0, [fp, #-20]	; 0xffffffec
   1c464:	ldr	r0, [sp, #28]
   1c468:	add	r0, r0, #1
   1c46c:	str	r0, [sp, #28]
   1c470:	b	1c614 <__assert_fail@plt+0xb00c>
   1c474:	add	r0, sp, #20
   1c478:	movw	r1, #0
   1c47c:	and	r1, r1, #255	; 0xff
   1c480:	movw	r2, #8
   1c484:	bl	11500 <memset@plt>
   1c488:	ldr	r1, [fp, #-20]	; 0xffffffec
   1c48c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c490:	ldr	r2, [fp, #-20]	; 0xffffffec
   1c494:	sub	r2, r0, r2
   1c498:	add	r0, sp, #16
   1c49c:	add	r3, sp, #20
   1c4a0:	bl	2d314 <__assert_fail@plt+0x1bd0c>
   1c4a4:	str	r0, [sp, #12]
   1c4a8:	ldr	r0, [sp, #12]
   1c4ac:	cmn	r0, #1
   1c4b0:	bne	1c4ec <__assert_fail@plt+0xaee4>
   1c4b4:	ldr	r0, [fp, #-16]
   1c4b8:	and	r0, r0, #1
   1c4bc:	cmp	r0, #0
   1c4c0:	bne	1c4e0 <__assert_fail@plt+0xaed8>
   1c4c4:	ldr	r0, [fp, #-20]	; 0xffffffec
   1c4c8:	add	r0, r0, #1
   1c4cc:	str	r0, [fp, #-20]	; 0xffffffec
   1c4d0:	ldr	r0, [sp, #28]
   1c4d4:	add	r0, r0, #1
   1c4d8:	str	r0, [sp, #28]
   1c4dc:	b	1c610 <__assert_fail@plt+0xb008>
   1c4e0:	mvn	r0, #0
   1c4e4:	str	r0, [fp, #-4]
   1c4e8:	b	1c714 <__assert_fail@plt+0xb10c>
   1c4ec:	ldr	r0, [sp, #12]
   1c4f0:	cmn	r0, #2
   1c4f4:	bne	1c52c <__assert_fail@plt+0xaf24>
   1c4f8:	ldr	r0, [fp, #-16]
   1c4fc:	and	r0, r0, #1
   1c500:	cmp	r0, #0
   1c504:	bne	1c520 <__assert_fail@plt+0xaf18>
   1c508:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c50c:	str	r0, [fp, #-20]	; 0xffffffec
   1c510:	ldr	r0, [sp, #28]
   1c514:	add	r0, r0, #1
   1c518:	str	r0, [sp, #28]
   1c51c:	b	1c610 <__assert_fail@plt+0xb008>
   1c520:	mvn	r0, #0
   1c524:	str	r0, [fp, #-4]
   1c528:	b	1c714 <__assert_fail@plt+0xb10c>
   1c52c:	ldr	r0, [sp, #12]
   1c530:	cmp	r0, #0
   1c534:	bne	1c540 <__assert_fail@plt+0xaf38>
   1c538:	movw	r0, #1
   1c53c:	str	r0, [sp, #12]
   1c540:	ldr	r0, [sp, #16]
   1c544:	bl	1132c <wcwidth@plt>
   1c548:	str	r0, [sp, #8]
   1c54c:	ldr	r0, [sp, #8]
   1c550:	cmp	r0, #0
   1c554:	blt	1c588 <__assert_fail@plt+0xaf80>
   1c558:	ldr	r0, [pc, #448]	; 1c720 <__assert_fail@plt+0xb118>
   1c55c:	ldr	r1, [sp, #8]
   1c560:	ldr	r2, [sp, #28]
   1c564:	sub	r0, r0, r2
   1c568:	cmp	r1, r0
   1c56c:	ble	1c574 <__assert_fail@plt+0xaf6c>
   1c570:	b	1c70c <__assert_fail@plt+0xb104>
   1c574:	ldr	r0, [sp, #8]
   1c578:	ldr	r1, [sp, #28]
   1c57c:	add	r0, r1, r0
   1c580:	str	r0, [sp, #28]
   1c584:	b	1c5dc <__assert_fail@plt+0xafd4>
   1c588:	ldr	r0, [fp, #-16]
   1c58c:	and	r0, r0, #2
   1c590:	cmp	r0, #0
   1c594:	bne	1c5cc <__assert_fail@plt+0xafc4>
   1c598:	ldr	r0, [sp, #16]
   1c59c:	bl	113bc <iswcntrl@plt>
   1c5a0:	cmp	r0, #0
   1c5a4:	bne	1c5c8 <__assert_fail@plt+0xafc0>
   1c5a8:	ldr	r0, [pc, #368]	; 1c720 <__assert_fail@plt+0xb118>
   1c5ac:	ldr	r1, [sp, #28]
   1c5b0:	cmp	r1, r0
   1c5b4:	bne	1c5bc <__assert_fail@plt+0xafb4>
   1c5b8:	b	1c70c <__assert_fail@plt+0xb104>
   1c5bc:	ldr	r0, [sp, #28]
   1c5c0:	add	r0, r0, #1
   1c5c4:	str	r0, [sp, #28]
   1c5c8:	b	1c5d8 <__assert_fail@plt+0xafd0>
   1c5cc:	mvn	r0, #0
   1c5d0:	str	r0, [fp, #-4]
   1c5d4:	b	1c714 <__assert_fail@plt+0xb10c>
   1c5d8:	b	1c5dc <__assert_fail@plt+0xafd4>
   1c5dc:	ldr	r0, [sp, #12]
   1c5e0:	ldr	r1, [fp, #-20]	; 0xffffffec
   1c5e4:	add	r0, r1, r0
   1c5e8:	str	r0, [fp, #-20]	; 0xffffffec
   1c5ec:	add	r0, sp, #20
   1c5f0:	bl	11374 <mbsinit@plt>
   1c5f4:	cmp	r0, #0
   1c5f8:	movw	r0, #0
   1c5fc:	movne	r0, #1
   1c600:	mvn	r1, #0
   1c604:	eor	r0, r0, r1
   1c608:	tst	r0, #1
   1c60c:	bne	1c488 <__assert_fail@plt+0xae80>
   1c610:	b	1c614 <__assert_fail@plt+0xb00c>
   1c614:	b	1c2a4 <__assert_fail@plt+0xac9c>
   1c618:	ldr	r0, [sp, #28]
   1c61c:	str	r0, [fp, #-4]
   1c620:	b	1c714 <__assert_fail@plt+0xb10c>
   1c624:	b	1c628 <__assert_fail@plt+0xb020>
   1c628:	ldr	r0, [fp, #-20]	; 0xffffffec
   1c62c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1c630:	cmp	r0, r1
   1c634:	bcs	1c700 <__assert_fail@plt+0xb0f8>
   1c638:	ldr	r0, [fp, #-20]	; 0xffffffec
   1c63c:	add	r1, r0, #1
   1c640:	str	r1, [fp, #-20]	; 0xffffffec
   1c644:	ldrb	r0, [r0]
   1c648:	strb	r0, [sp, #7]
   1c64c:	bl	11488 <__ctype_b_loc@plt>
   1c650:	ldr	r0, [r0]
   1c654:	ldrb	r1, [sp, #7]
   1c658:	mov	r2, r1
   1c65c:	add	r0, r0, r1, lsl #1
   1c660:	ldrh	r0, [r0]
   1c664:	and	r0, r0, #16384	; 0x4000
   1c668:	cmp	r0, #0
   1c66c:	beq	1c694 <__assert_fail@plt+0xb08c>
   1c670:	ldr	r0, [pc, #168]	; 1c720 <__assert_fail@plt+0xb118>
   1c674:	ldr	r1, [sp, #28]
   1c678:	cmp	r1, r0
   1c67c:	bne	1c684 <__assert_fail@plt+0xb07c>
   1c680:	b	1c70c <__assert_fail@plt+0xb104>
   1c684:	ldr	r0, [sp, #28]
   1c688:	add	r0, r0, #1
   1c68c:	str	r0, [sp, #28]
   1c690:	b	1c6fc <__assert_fail@plt+0xb0f4>
   1c694:	ldr	r0, [fp, #-16]
   1c698:	and	r0, r0, #2
   1c69c:	cmp	r0, #0
   1c6a0:	bne	1c6ec <__assert_fail@plt+0xb0e4>
   1c6a4:	bl	11488 <__ctype_b_loc@plt>
   1c6a8:	ldr	r0, [r0]
   1c6ac:	ldrb	r1, [sp, #7]
   1c6b0:	mov	r2, r1
   1c6b4:	add	r0, r0, r1, lsl #1
   1c6b8:	ldrh	r0, [r0]
   1c6bc:	and	r0, r0, #2
   1c6c0:	cmp	r0, #0
   1c6c4:	bne	1c6e8 <__assert_fail@plt+0xb0e0>
   1c6c8:	ldr	r0, [pc, #80]	; 1c720 <__assert_fail@plt+0xb118>
   1c6cc:	ldr	r1, [sp, #28]
   1c6d0:	cmp	r1, r0
   1c6d4:	bne	1c6dc <__assert_fail@plt+0xb0d4>
   1c6d8:	b	1c70c <__assert_fail@plt+0xb104>
   1c6dc:	ldr	r0, [sp, #28]
   1c6e0:	add	r0, r0, #1
   1c6e4:	str	r0, [sp, #28]
   1c6e8:	b	1c6f8 <__assert_fail@plt+0xb0f0>
   1c6ec:	mvn	r0, #0
   1c6f0:	str	r0, [fp, #-4]
   1c6f4:	b	1c714 <__assert_fail@plt+0xb10c>
   1c6f8:	b	1c6fc <__assert_fail@plt+0xb0f4>
   1c6fc:	b	1c628 <__assert_fail@plt+0xb020>
   1c700:	ldr	r0, [sp, #28]
   1c704:	str	r0, [fp, #-4]
   1c708:	b	1c714 <__assert_fail@plt+0xb10c>
   1c70c:	ldr	r0, [pc, #12]	; 1c720 <__assert_fail@plt+0xb118>
   1c710:	str	r0, [fp, #-4]
   1c714:	ldr	r0, [fp, #-4]
   1c718:	mov	sp, fp
   1c71c:	pop	{fp, pc}
   1c720:	svcvc	0x00ffffff
   1c724:	push	{r4, r5, r6, sl, fp, lr}
   1c728:	add	fp, sp, #16
   1c72c:	sub	sp, sp, #56	; 0x38
   1c730:	ldr	ip, [fp, #12]
   1c734:	ldr	lr, [fp, #8]
   1c738:	str	r0, [fp, #-20]	; 0xffffffec
   1c73c:	str	r1, [fp, #-24]	; 0xffffffe8
   1c740:	str	r2, [fp, #-28]	; 0xffffffe4
   1c744:	str	r3, [fp, #-32]	; 0xffffffe0
   1c748:	movw	r0, #0
   1c74c:	strb	r0, [fp, #-33]	; 0xffffffdf
   1c750:	ldr	r0, [fp, #-20]	; 0xffffffec
   1c754:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1c758:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1c75c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c760:	ldr	r4, [fp, #8]
   1c764:	ldr	r5, [fp, #12]
   1c768:	movw	r6, #0
   1c76c:	and	r6, r6, #1
   1c770:	str	r6, [sp]
   1c774:	movw	r6, #0
   1c778:	str	r6, [sp, #4]
   1c77c:	mvn	r6, #0
   1c780:	str	r6, [sp, #8]
   1c784:	sub	r6, fp, #33	; 0x21
   1c788:	str	r6, [sp, #12]
   1c78c:	str	r4, [sp, #16]
   1c790:	str	r5, [sp, #20]
   1c794:	str	ip, [sp, #32]
   1c798:	str	lr, [sp, #28]
   1c79c:	bl	1c7a8 <__assert_fail@plt+0xb1a0>
   1c7a0:	sub	sp, fp, #16
   1c7a4:	pop	{r4, r5, r6, sl, fp, pc}
   1c7a8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1c7ac:	add	fp, sp, #24
   1c7b0:	sub	sp, sp, #1760	; 0x6e0
   1c7b4:	ldr	ip, [fp, #28]
   1c7b8:	ldr	lr, [fp, #24]
   1c7bc:	ldr	r4, [fp, #20]
   1c7c0:	ldr	r5, [fp, #16]
   1c7c4:	ldr	r6, [fp, #12]
   1c7c8:	ldr	r7, [fp, #8]
   1c7cc:	str	r0, [fp, #-32]	; 0xffffffe0
   1c7d0:	str	r1, [fp, #-36]	; 0xffffffdc
   1c7d4:	str	r2, [fp, #-40]	; 0xffffffd8
   1c7d8:	str	r3, [fp, #-44]	; 0xffffffd4
   1c7dc:	and	r0, r7, #1
   1c7e0:	strb	r0, [fp, #-45]	; 0xffffffd3
   1c7e4:	str	ip, [sp, #268]	; 0x10c
   1c7e8:	str	lr, [sp, #264]	; 0x108
   1c7ec:	str	r4, [sp, #260]	; 0x104
   1c7f0:	str	r5, [sp, #256]	; 0x100
   1c7f4:	str	r6, [sp, #252]	; 0xfc
   1c7f8:	bl	114e8 <__errno_location@plt>
   1c7fc:	ldr	r0, [r0]
   1c800:	str	r0, [fp, #-52]	; 0xffffffcc
   1c804:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c808:	ldr	r0, [r0, #8]
   1c80c:	str	r0, [fp, #-56]	; 0xffffffc8
   1c810:	movw	r0, #0
   1c814:	str	r0, [fp, #-64]	; 0xffffffc0
   1c818:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1c81c:	str	r1, [fp, #-68]	; 0xffffffbc
   1c820:	str	r0, [fp, #-60]	; 0xffffffc4
   1c824:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1c828:	ldr	r1, [r1, #40]	; 0x28
   1c82c:	str	r1, [fp, #-60]	; 0xffffffc4
   1c830:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1c834:	cmp	r1, r0
   1c838:	bne	1c848 <__assert_fail@plt+0xb240>
   1c83c:	movw	r0, #748	; 0x2ec
   1c840:	movt	r0, #3
   1c844:	str	r0, [fp, #-60]	; 0xffffffc4
   1c848:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1c84c:	cmp	r0, #12
   1c850:	ble	1c864 <__assert_fail@plt+0xb25c>
   1c854:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1c858:	sub	r0, r0, #12
   1c85c:	str	r0, [fp, #-56]	; 0xffffffc8
   1c860:	b	1c87c <__assert_fail@plt+0xb274>
   1c864:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1c868:	cmp	r0, #0
   1c86c:	bne	1c878 <__assert_fail@plt+0xb270>
   1c870:	movw	r0, #12
   1c874:	str	r0, [fp, #-56]	; 0xffffffc8
   1c878:	b	1c87c <__assert_fail@plt+0xb274>
   1c87c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1c880:	str	r0, [fp, #-72]	; 0xffffffb8
   1c884:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1c888:	ldrb	r0, [r0]
   1c88c:	cmp	r0, #0
   1c890:	beq	1ff70 <__assert_fail@plt+0xe968>
   1c894:	movw	r0, #0
   1c898:	str	r0, [fp, #-76]	; 0xffffffb4
   1c89c:	str	r0, [fp, #-84]	; 0xffffffac
   1c8a0:	movw	r0, #0
   1c8a4:	strb	r0, [fp, #-123]	; 0xffffff85
   1c8a8:	ldrb	r1, [fp, #-45]	; 0xffffffd3
   1c8ac:	and	r1, r1, #1
   1c8b0:	strb	r1, [fp, #-124]	; 0xffffff84
   1c8b4:	strb	r0, [fp, #-129]	; 0xffffff7f
   1c8b8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1c8bc:	ldrb	r0, [r0]
   1c8c0:	cmp	r0, #37	; 0x25
   1c8c4:	beq	1ca30 <__assert_fail@plt+0xb428>
   1c8c8:	b	1c8cc <__assert_fail@plt+0xb2c4>
   1c8cc:	movw	r0, #1
   1c8d0:	str	r0, [fp, #-144]	; 0xffffff70
   1c8d4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1c8d8:	cmp	r0, #45	; 0x2d
   1c8dc:	beq	1c8ec <__assert_fail@plt+0xb2e4>
   1c8e0:	ldr	r0, [fp, #16]
   1c8e4:	cmp	r0, #0
   1c8e8:	bge	1c8f8 <__assert_fail@plt+0xb2f0>
   1c8ec:	movw	r0, #0
   1c8f0:	str	r0, [sp, #248]	; 0xf8
   1c8f4:	b	1c900 <__assert_fail@plt+0xb2f8>
   1c8f8:	ldr	r0, [fp, #16]
   1c8fc:	str	r0, [sp, #248]	; 0xf8
   1c900:	ldr	r0, [sp, #248]	; 0xf8
   1c904:	str	r0, [fp, #-148]	; 0xffffff6c
   1c908:	ldr	r0, [fp, #-144]	; 0xffffff70
   1c90c:	ldr	r1, [fp, #-148]	; 0xffffff6c
   1c910:	cmp	r0, r1
   1c914:	bcs	1c924 <__assert_fail@plt+0xb31c>
   1c918:	ldr	r0, [fp, #-148]	; 0xffffff6c
   1c91c:	str	r0, [sp, #244]	; 0xf4
   1c920:	b	1c92c <__assert_fail@plt+0xb324>
   1c924:	ldr	r0, [fp, #-144]	; 0xffffff70
   1c928:	str	r0, [sp, #244]	; 0xf4
   1c92c:	ldr	r0, [sp, #244]	; 0xf4
   1c930:	str	r0, [fp, #-152]	; 0xffffff68
   1c934:	ldr	r0, [fp, #-152]	; 0xffffff68
   1c938:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1c93c:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1c940:	sub	r1, r1, r2
   1c944:	cmp	r0, r1
   1c948:	bcc	1c964 <__assert_fail@plt+0xb35c>
   1c94c:	bl	114e8 <__errno_location@plt>
   1c950:	movw	r1, #34	; 0x22
   1c954:	str	r1, [r0]
   1c958:	movw	r0, #0
   1c95c:	str	r0, [fp, #-28]	; 0xffffffe4
   1c960:	b	1ffb4 <__assert_fail@plt+0xe9ac>
   1c964:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c968:	movw	r1, #0
   1c96c:	cmp	r0, r1
   1c970:	beq	1ca1c <__assert_fail@plt+0xb414>
   1c974:	ldr	r0, [fp, #-144]	; 0xffffff70
   1c978:	ldr	r1, [fp, #-148]	; 0xffffff6c
   1c97c:	cmp	r0, r1
   1c980:	bcs	1c9fc <__assert_fail@plt+0xb3f4>
   1c984:	ldr	r0, [fp, #-148]	; 0xffffff6c
   1c988:	ldr	r1, [fp, #-144]	; 0xffffff70
   1c98c:	sub	r0, r0, r1
   1c990:	str	r0, [fp, #-156]	; 0xffffff64
   1c994:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1c998:	cmp	r0, #48	; 0x30
   1c99c:	beq	1c9ac <__assert_fail@plt+0xb3a4>
   1c9a0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1c9a4:	cmp	r0, #43	; 0x2b
   1c9a8:	bne	1c9d4 <__assert_fail@plt+0xb3cc>
   1c9ac:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c9b0:	ldr	r2, [fp, #-156]	; 0xffffff64
   1c9b4:	movw	r1, #48	; 0x30
   1c9b8:	and	r1, r1, #255	; 0xff
   1c9bc:	bl	11500 <memset@plt>
   1c9c0:	ldr	r0, [fp, #-156]	; 0xffffff64
   1c9c4:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1c9c8:	add	r0, r1, r0
   1c9cc:	str	r0, [fp, #-68]	; 0xffffffbc
   1c9d0:	b	1c9f8 <__assert_fail@plt+0xb3f0>
   1c9d4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1c9d8:	ldr	r2, [fp, #-156]	; 0xffffff64
   1c9dc:	movw	r1, #32
   1c9e0:	and	r1, r1, #255	; 0xff
   1c9e4:	bl	11500 <memset@plt>
   1c9e8:	ldr	r0, [fp, #-156]	; 0xffffff64
   1c9ec:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1c9f0:	add	r0, r1, r0
   1c9f4:	str	r0, [fp, #-68]	; 0xffffffbc
   1c9f8:	b	1c9fc <__assert_fail@plt+0xb3f4>
   1c9fc:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1ca00:	ldrb	r0, [r0]
   1ca04:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1ca08:	strb	r0, [r1]
   1ca0c:	ldr	r0, [fp, #-144]	; 0xffffff70
   1ca10:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1ca14:	add	r0, r1, r0
   1ca18:	str	r0, [fp, #-68]	; 0xffffffbc
   1ca1c:	ldr	r0, [fp, #-152]	; 0xffffff68
   1ca20:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1ca24:	add	r0, r1, r0
   1ca28:	str	r0, [fp, #-64]	; 0xffffffc0
   1ca2c:	b	1ff58 <__assert_fail@plt+0xe950>
   1ca30:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1ca34:	str	r0, [fp, #-160]	; 0xffffff60
   1ca38:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1ca3c:	add	r1, r0, #1
   1ca40:	str	r1, [fp, #-72]	; 0xffffffb8
   1ca44:	ldrb	r0, [r0, #1]
   1ca48:	mov	r1, r0
   1ca4c:	cmp	r0, #35	; 0x23
   1ca50:	str	r1, [sp, #240]	; 0xf0
   1ca54:	beq	1cac8 <__assert_fail@plt+0xb4c0>
   1ca58:	b	1ca5c <__assert_fail@plt+0xb454>
   1ca5c:	ldr	r0, [sp, #240]	; 0xf0
   1ca60:	cmp	r0, #43	; 0x2b
   1ca64:	beq	1caac <__assert_fail@plt+0xb4a4>
   1ca68:	b	1ca6c <__assert_fail@plt+0xb464>
   1ca6c:	ldr	r0, [sp, #240]	; 0xf0
   1ca70:	cmp	r0, #45	; 0x2d
   1ca74:	beq	1caac <__assert_fail@plt+0xb4a4>
   1ca78:	b	1ca7c <__assert_fail@plt+0xb474>
   1ca7c:	ldr	r0, [sp, #240]	; 0xf0
   1ca80:	cmp	r0, #48	; 0x30
   1ca84:	beq	1caac <__assert_fail@plt+0xb4a4>
   1ca88:	b	1ca8c <__assert_fail@plt+0xb484>
   1ca8c:	ldr	r0, [sp, #240]	; 0xf0
   1ca90:	cmp	r0, #94	; 0x5e
   1ca94:	beq	1cabc <__assert_fail@plt+0xb4b4>
   1ca98:	b	1ca9c <__assert_fail@plt+0xb494>
   1ca9c:	ldr	r0, [sp, #240]	; 0xf0
   1caa0:	cmp	r0, #95	; 0x5f
   1caa4:	bne	1cad4 <__assert_fail@plt+0xb4cc>
   1caa8:	b	1caac <__assert_fail@plt+0xb4a4>
   1caac:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1cab0:	ldrb	r0, [r0]
   1cab4:	str	r0, [fp, #-76]	; 0xffffffb4
   1cab8:	b	1ca38 <__assert_fail@plt+0xb430>
   1cabc:	movw	r0, #1
   1cac0:	strb	r0, [fp, #-124]	; 0xffffff84
   1cac4:	b	1ca38 <__assert_fail@plt+0xb430>
   1cac8:	movw	r0, #1
   1cacc:	strb	r0, [fp, #-129]	; 0xffffff7f
   1cad0:	b	1ca38 <__assert_fail@plt+0xb430>
   1cad4:	b	1cad8 <__assert_fail@plt+0xb4d0>
   1cad8:	b	1cadc <__assert_fail@plt+0xb4d4>
   1cadc:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1cae0:	ldrb	r0, [r0]
   1cae4:	sub	r0, r0, #48	; 0x30
   1cae8:	cmp	r0, #9
   1caec:	bhi	1d7c0 <__assert_fail@plt+0xc1b8>
   1caf0:	movw	r0, #0
   1caf4:	str	r0, [fp, #16]
   1caf8:	b	1cd74 <__assert_fail@plt+0xb76c>
   1cafc:	b	1cb00 <__assert_fail@plt+0xb4f8>
   1cb00:	b	1cbac <__assert_fail@plt+0xb5a4>
   1cb04:	ldr	r0, [fp, #16]
   1cb08:	cmp	r0, #0
   1cb0c:	bge	1cb40 <__assert_fail@plt+0xb538>
   1cb10:	b	1cb14 <__assert_fail@plt+0xb50c>
   1cb14:	ldr	r0, [fp, #16]
   1cb18:	cmp	r0, #12
   1cb1c:	blt	1cc0c <__assert_fail@plt+0xb604>
   1cb20:	b	1cc24 <__assert_fail@plt+0xb61c>
   1cb24:	ldr	r0, [fp, #16]
   1cb28:	mvn	r1, #0
   1cb2c:	sub	r0, r1, r0
   1cb30:	mvn	r1, #11
   1cb34:	cmp	r1, r0
   1cb38:	ble	1cc0c <__assert_fail@plt+0xb604>
   1cb3c:	b	1cc24 <__assert_fail@plt+0xb61c>
   1cb40:	b	1cb44 <__assert_fail@plt+0xb53c>
   1cb44:	b	1cb98 <__assert_fail@plt+0xb590>
   1cb48:	b	1cb98 <__assert_fail@plt+0xb590>
   1cb4c:	b	1cb98 <__assert_fail@plt+0xb590>
   1cb50:	b	1cb54 <__assert_fail@plt+0xb54c>
   1cb54:	ldr	r0, [fp, #16]
   1cb58:	mvn	r1, #127	; 0x7f
   1cb5c:	add	r0, r0, r1
   1cb60:	movw	r1, #0
   1cb64:	cmp	r1, r0
   1cb68:	blt	1cc0c <__assert_fail@plt+0xb604>
   1cb6c:	b	1cc24 <__assert_fail@plt+0xb61c>
   1cb70:	ldr	r0, [fp, #16]
   1cb74:	movw	r1, #0
   1cb78:	cmp	r1, r0
   1cb7c:	bge	1cc24 <__assert_fail@plt+0xb61c>
   1cb80:	ldr	r0, [fp, #16]
   1cb84:	sub	r0, r0, #1
   1cb88:	movw	r1, #127	; 0x7f
   1cb8c:	cmp	r1, r0
   1cb90:	blt	1cc0c <__assert_fail@plt+0xb604>
   1cb94:	b	1cc24 <__assert_fail@plt+0xb61c>
   1cb98:	ldr	r0, [fp, #16]
   1cb9c:	mvn	r1, #11
   1cba0:	cmp	r1, r0
   1cba4:	blt	1cc0c <__assert_fail@plt+0xb604>
   1cba8:	b	1cc24 <__assert_fail@plt+0xb61c>
   1cbac:	b	1cbb4 <__assert_fail@plt+0xb5ac>
   1cbb0:	b	1cc24 <__assert_fail@plt+0xb61c>
   1cbb4:	ldr	r0, [fp, #16]
   1cbb8:	cmp	r0, #0
   1cbbc:	bge	1cbfc <__assert_fail@plt+0xb5f4>
   1cbc0:	b	1cbc4 <__assert_fail@plt+0xb5bc>
   1cbc4:	b	1cbe4 <__assert_fail@plt+0xb5dc>
   1cbc8:	b	1cbe4 <__assert_fail@plt+0xb5dc>
   1cbcc:	ldr	r0, [fp, #16]
   1cbd0:	cmn	r0, #1
   1cbd4:	bne	1cbe4 <__assert_fail@plt+0xb5dc>
   1cbd8:	b	1cbdc <__assert_fail@plt+0xb5d4>
   1cbdc:	b	1cc24 <__assert_fail@plt+0xb61c>
   1cbe0:	b	1cc24 <__assert_fail@plt+0xb61c>
   1cbe4:	ldr	r0, [fp, #16]
   1cbe8:	mvn	r1, #127	; 0x7f
   1cbec:	sdiv	r0, r1, r0
   1cbf0:	cmp	r0, #10
   1cbf4:	blt	1cc0c <__assert_fail@plt+0xb604>
   1cbf8:	b	1cc24 <__assert_fail@plt+0xb61c>
   1cbfc:	ldr	r0, [fp, #16]
   1cc00:	movw	r1, #12
   1cc04:	cmp	r1, r0
   1cc08:	bge	1cc24 <__assert_fail@plt+0xb61c>
   1cc0c:	ldr	r0, [fp, #16]
   1cc10:	movw	r1, #10
   1cc14:	mul	r0, r0, r1
   1cc18:	sxtb	r0, r0
   1cc1c:	str	r0, [fp, #16]
   1cc20:	b	1d794 <__assert_fail@plt+0xc18c>
   1cc24:	ldr	r0, [fp, #16]
   1cc28:	movw	r1, #10
   1cc2c:	mul	r0, r0, r1
   1cc30:	sxtb	r0, r0
   1cc34:	str	r0, [fp, #16]
   1cc38:	b	1d768 <__assert_fail@plt+0xc160>
   1cc3c:	b	1cce4 <__assert_fail@plt+0xb6dc>
   1cc40:	ldr	r0, [fp, #16]
   1cc44:	cmp	r0, #0
   1cc48:	bge	1cc7c <__assert_fail@plt+0xb674>
   1cc4c:	b	1cc50 <__assert_fail@plt+0xb648>
   1cc50:	ldr	r0, [fp, #16]
   1cc54:	cmp	r0, #25
   1cc58:	blt	1cd44 <__assert_fail@plt+0xb73c>
   1cc5c:	b	1cd5c <__assert_fail@plt+0xb754>
   1cc60:	ldr	r0, [fp, #16]
   1cc64:	mvn	r1, #0
   1cc68:	sub	r0, r1, r0
   1cc6c:	mvn	r1, #24
   1cc70:	cmp	r1, r0
   1cc74:	ble	1cd44 <__assert_fail@plt+0xb73c>
   1cc78:	b	1cd5c <__assert_fail@plt+0xb754>
   1cc7c:	b	1cc80 <__assert_fail@plt+0xb678>
   1cc80:	b	1ccd0 <__assert_fail@plt+0xb6c8>
   1cc84:	b	1ccd0 <__assert_fail@plt+0xb6c8>
   1cc88:	b	1ccd0 <__assert_fail@plt+0xb6c8>
   1cc8c:	b	1cc90 <__assert_fail@plt+0xb688>
   1cc90:	ldr	r0, [fp, #16]
   1cc94:	add	r0, r0, #0
   1cc98:	movw	r1, #0
   1cc9c:	cmp	r1, r0
   1cca0:	blt	1cd44 <__assert_fail@plt+0xb73c>
   1cca4:	b	1cd5c <__assert_fail@plt+0xb754>
   1cca8:	ldr	r0, [fp, #16]
   1ccac:	movw	r1, #0
   1ccb0:	cmp	r1, r0
   1ccb4:	bge	1cd5c <__assert_fail@plt+0xb754>
   1ccb8:	ldr	r0, [fp, #16]
   1ccbc:	sub	r0, r0, #1
   1ccc0:	mvn	r1, #0
   1ccc4:	cmp	r1, r0
   1ccc8:	blt	1cd44 <__assert_fail@plt+0xb73c>
   1cccc:	b	1cd5c <__assert_fail@plt+0xb754>
   1ccd0:	ldr	r0, [fp, #16]
   1ccd4:	movw	r1, #0
   1ccd8:	cmp	r1, r0
   1ccdc:	blt	1cd44 <__assert_fail@plt+0xb73c>
   1cce0:	b	1cd5c <__assert_fail@plt+0xb754>
   1cce4:	b	1ccec <__assert_fail@plt+0xb6e4>
   1cce8:	b	1cd5c <__assert_fail@plt+0xb754>
   1ccec:	ldr	r0, [fp, #16]
   1ccf0:	cmp	r0, #0
   1ccf4:	bge	1cd34 <__assert_fail@plt+0xb72c>
   1ccf8:	b	1ccfc <__assert_fail@plt+0xb6f4>
   1ccfc:	b	1cd1c <__assert_fail@plt+0xb714>
   1cd00:	b	1cd1c <__assert_fail@plt+0xb714>
   1cd04:	ldr	r0, [fp, #16]
   1cd08:	cmn	r0, #1
   1cd0c:	bne	1cd1c <__assert_fail@plt+0xb714>
   1cd10:	b	1cd14 <__assert_fail@plt+0xb70c>
   1cd14:	b	1cd44 <__assert_fail@plt+0xb73c>
   1cd18:	b	1cd44 <__assert_fail@plt+0xb73c>
   1cd1c:	ldr	r0, [fp, #16]
   1cd20:	movw	r1, #0
   1cd24:	sdiv	r0, r1, r0
   1cd28:	cmp	r0, #10
   1cd2c:	blt	1cd44 <__assert_fail@plt+0xb73c>
   1cd30:	b	1cd5c <__assert_fail@plt+0xb754>
   1cd34:	ldr	r0, [fp, #16]
   1cd38:	movw	r1, #25
   1cd3c:	cmp	r1, r0
   1cd40:	bge	1cd5c <__assert_fail@plt+0xb754>
   1cd44:	ldr	r0, [fp, #16]
   1cd48:	movw	r1, #10
   1cd4c:	mul	r0, r0, r1
   1cd50:	and	r0, r0, #255	; 0xff
   1cd54:	str	r0, [fp, #16]
   1cd58:	b	1d794 <__assert_fail@plt+0xc18c>
   1cd5c:	ldr	r0, [fp, #16]
   1cd60:	movw	r1, #10
   1cd64:	mul	r0, r0, r1
   1cd68:	and	r0, r0, #255	; 0xff
   1cd6c:	str	r0, [fp, #16]
   1cd70:	b	1d768 <__assert_fail@plt+0xc160>
   1cd74:	b	1cff8 <__assert_fail@plt+0xb9f0>
   1cd78:	b	1cd7c <__assert_fail@plt+0xb774>
   1cd7c:	b	1ce2c <__assert_fail@plt+0xb824>
   1cd80:	ldr	r0, [fp, #16]
   1cd84:	cmp	r0, #0
   1cd88:	bge	1cdc0 <__assert_fail@plt+0xb7b8>
   1cd8c:	b	1cd90 <__assert_fail@plt+0xb788>
   1cd90:	ldr	r0, [fp, #16]
   1cd94:	movw	r1, #3276	; 0xccc
   1cd98:	cmp	r0, r1
   1cd9c:	blt	1ce8c <__assert_fail@plt+0xb884>
   1cda0:	b	1cea4 <__assert_fail@plt+0xb89c>
   1cda4:	ldr	r0, [pc, #4052]	; 1dd80 <__assert_fail@plt+0xc778>
   1cda8:	ldr	r1, [fp, #16]
   1cdac:	mvn	r2, #0
   1cdb0:	sub	r1, r2, r1
   1cdb4:	cmp	r0, r1
   1cdb8:	ble	1ce8c <__assert_fail@plt+0xb884>
   1cdbc:	b	1cea4 <__assert_fail@plt+0xb89c>
   1cdc0:	b	1cdc4 <__assert_fail@plt+0xb7bc>
   1cdc4:	b	1ce18 <__assert_fail@plt+0xb810>
   1cdc8:	b	1ce18 <__assert_fail@plt+0xb810>
   1cdcc:	b	1ce18 <__assert_fail@plt+0xb810>
   1cdd0:	b	1cdd4 <__assert_fail@plt+0xb7cc>
   1cdd4:	ldr	r0, [pc, #4008]	; 1dd84 <__assert_fail@plt+0xc77c>
   1cdd8:	ldr	r1, [fp, #16]
   1cddc:	add	r0, r1, r0
   1cde0:	movw	r1, #0
   1cde4:	cmp	r1, r0
   1cde8:	blt	1ce8c <__assert_fail@plt+0xb884>
   1cdec:	b	1cea4 <__assert_fail@plt+0xb89c>
   1cdf0:	ldr	r0, [fp, #16]
   1cdf4:	movw	r1, #0
   1cdf8:	cmp	r1, r0
   1cdfc:	bge	1cea4 <__assert_fail@plt+0xb89c>
   1ce00:	ldr	r0, [fp, #16]
   1ce04:	sub	r0, r0, #1
   1ce08:	movw	r1, #32767	; 0x7fff
   1ce0c:	cmp	r1, r0
   1ce10:	blt	1ce8c <__assert_fail@plt+0xb884>
   1ce14:	b	1cea4 <__assert_fail@plt+0xb89c>
   1ce18:	ldr	r0, [pc, #3936]	; 1dd80 <__assert_fail@plt+0xc778>
   1ce1c:	ldr	r1, [fp, #16]
   1ce20:	cmp	r0, r1
   1ce24:	blt	1ce8c <__assert_fail@plt+0xb884>
   1ce28:	b	1cea4 <__assert_fail@plt+0xb89c>
   1ce2c:	b	1ce34 <__assert_fail@plt+0xb82c>
   1ce30:	b	1cea4 <__assert_fail@plt+0xb89c>
   1ce34:	ldr	r0, [fp, #16]
   1ce38:	cmp	r0, #0
   1ce3c:	bge	1ce7c <__assert_fail@plt+0xb874>
   1ce40:	b	1ce44 <__assert_fail@plt+0xb83c>
   1ce44:	b	1ce64 <__assert_fail@plt+0xb85c>
   1ce48:	b	1ce64 <__assert_fail@plt+0xb85c>
   1ce4c:	ldr	r0, [fp, #16]
   1ce50:	cmn	r0, #1
   1ce54:	bne	1ce64 <__assert_fail@plt+0xb85c>
   1ce58:	b	1ce5c <__assert_fail@plt+0xb854>
   1ce5c:	b	1cea4 <__assert_fail@plt+0xb89c>
   1ce60:	b	1cea4 <__assert_fail@plt+0xb89c>
   1ce64:	ldr	r0, [pc, #3864]	; 1dd84 <__assert_fail@plt+0xc77c>
   1ce68:	ldr	r1, [fp, #16]
   1ce6c:	sdiv	r0, r0, r1
   1ce70:	cmp	r0, #10
   1ce74:	blt	1ce8c <__assert_fail@plt+0xb884>
   1ce78:	b	1cea4 <__assert_fail@plt+0xb89c>
   1ce7c:	ldr	r0, [fp, #16]
   1ce80:	movw	r1, #3276	; 0xccc
   1ce84:	cmp	r1, r0
   1ce88:	bge	1cea4 <__assert_fail@plt+0xb89c>
   1ce8c:	ldr	r0, [fp, #16]
   1ce90:	movw	r1, #10
   1ce94:	mul	r0, r0, r1
   1ce98:	sxth	r0, r0
   1ce9c:	str	r0, [fp, #16]
   1cea0:	b	1d794 <__assert_fail@plt+0xc18c>
   1cea4:	ldr	r0, [fp, #16]
   1cea8:	movw	r1, #10
   1ceac:	mul	r0, r0, r1
   1ceb0:	sxth	r0, r0
   1ceb4:	str	r0, [fp, #16]
   1ceb8:	b	1d768 <__assert_fail@plt+0xc160>
   1cebc:	b	1cf68 <__assert_fail@plt+0xb960>
   1cec0:	ldr	r0, [fp, #16]
   1cec4:	cmp	r0, #0
   1cec8:	bge	1cf00 <__assert_fail@plt+0xb8f8>
   1cecc:	b	1ced0 <__assert_fail@plt+0xb8c8>
   1ced0:	ldr	r0, [fp, #16]
   1ced4:	movw	r1, #6553	; 0x1999
   1ced8:	cmp	r0, r1
   1cedc:	blt	1cfc8 <__assert_fail@plt+0xb9c0>
   1cee0:	b	1cfe0 <__assert_fail@plt+0xb9d8>
   1cee4:	ldr	r0, [pc, #4008]	; 1de94 <__assert_fail@plt+0xc88c>
   1cee8:	ldr	r1, [fp, #16]
   1ceec:	mvn	r2, #0
   1cef0:	sub	r1, r2, r1
   1cef4:	cmp	r0, r1
   1cef8:	ble	1cfc8 <__assert_fail@plt+0xb9c0>
   1cefc:	b	1cfe0 <__assert_fail@plt+0xb9d8>
   1cf00:	b	1cf04 <__assert_fail@plt+0xb8fc>
   1cf04:	b	1cf54 <__assert_fail@plt+0xb94c>
   1cf08:	b	1cf54 <__assert_fail@plt+0xb94c>
   1cf0c:	b	1cf54 <__assert_fail@plt+0xb94c>
   1cf10:	b	1cf14 <__assert_fail@plt+0xb90c>
   1cf14:	ldr	r0, [fp, #16]
   1cf18:	add	r0, r0, #0
   1cf1c:	movw	r1, #0
   1cf20:	cmp	r1, r0
   1cf24:	blt	1cfc8 <__assert_fail@plt+0xb9c0>
   1cf28:	b	1cfe0 <__assert_fail@plt+0xb9d8>
   1cf2c:	ldr	r0, [fp, #16]
   1cf30:	movw	r1, #0
   1cf34:	cmp	r1, r0
   1cf38:	bge	1cfe0 <__assert_fail@plt+0xb9d8>
   1cf3c:	ldr	r0, [fp, #16]
   1cf40:	sub	r0, r0, #1
   1cf44:	mvn	r1, #0
   1cf48:	cmp	r1, r0
   1cf4c:	blt	1cfc8 <__assert_fail@plt+0xb9c0>
   1cf50:	b	1cfe0 <__assert_fail@plt+0xb9d8>
   1cf54:	ldr	r0, [fp, #16]
   1cf58:	movw	r1, #0
   1cf5c:	cmp	r1, r0
   1cf60:	blt	1cfc8 <__assert_fail@plt+0xb9c0>
   1cf64:	b	1cfe0 <__assert_fail@plt+0xb9d8>
   1cf68:	b	1cf70 <__assert_fail@plt+0xb968>
   1cf6c:	b	1cfe0 <__assert_fail@plt+0xb9d8>
   1cf70:	ldr	r0, [fp, #16]
   1cf74:	cmp	r0, #0
   1cf78:	bge	1cfb8 <__assert_fail@plt+0xb9b0>
   1cf7c:	b	1cf80 <__assert_fail@plt+0xb978>
   1cf80:	b	1cfa0 <__assert_fail@plt+0xb998>
   1cf84:	b	1cfa0 <__assert_fail@plt+0xb998>
   1cf88:	ldr	r0, [fp, #16]
   1cf8c:	cmn	r0, #1
   1cf90:	bne	1cfa0 <__assert_fail@plt+0xb998>
   1cf94:	b	1cf98 <__assert_fail@plt+0xb990>
   1cf98:	b	1cfc8 <__assert_fail@plt+0xb9c0>
   1cf9c:	b	1cfc8 <__assert_fail@plt+0xb9c0>
   1cfa0:	ldr	r0, [fp, #16]
   1cfa4:	movw	r1, #0
   1cfa8:	sdiv	r0, r1, r0
   1cfac:	cmp	r0, #10
   1cfb0:	blt	1cfc8 <__assert_fail@plt+0xb9c0>
   1cfb4:	b	1cfe0 <__assert_fail@plt+0xb9d8>
   1cfb8:	ldr	r0, [fp, #16]
   1cfbc:	movw	r1, #6553	; 0x1999
   1cfc0:	cmp	r1, r0
   1cfc4:	bge	1cfe0 <__assert_fail@plt+0xb9d8>
   1cfc8:	ldr	r0, [fp, #16]
   1cfcc:	movw	r1, #10
   1cfd0:	mul	r0, r0, r1
   1cfd4:	uxth	r0, r0
   1cfd8:	str	r0, [fp, #16]
   1cfdc:	b	1d794 <__assert_fail@plt+0xc18c>
   1cfe0:	ldr	r0, [fp, #16]
   1cfe4:	movw	r1, #10
   1cfe8:	mul	r0, r0, r1
   1cfec:	uxth	r0, r0
   1cff0:	str	r0, [fp, #16]
   1cff4:	b	1d768 <__assert_fail@plt+0xc160>
   1cff8:	b	1cffc <__assert_fail@plt+0xb9f4>
   1cffc:	b	1d000 <__assert_fail@plt+0xb9f8>
   1d000:	b	1d0a0 <__assert_fail@plt+0xba98>
   1d004:	ldr	r0, [fp, #16]
   1d008:	cmp	r0, #0
   1d00c:	bge	1d044 <__assert_fail@plt+0xba3c>
   1d010:	b	1d014 <__assert_fail@plt+0xba0c>
   1d014:	ldr	r0, [pc, #4016]	; 1dfcc <__assert_fail@plt+0xc9c4>
   1d018:	ldr	r1, [fp, #16]
   1d01c:	cmp	r1, r0
   1d020:	blt	1d0f4 <__assert_fail@plt+0xbaec>
   1d024:	b	1d108 <__assert_fail@plt+0xbb00>
   1d028:	ldr	r0, [pc, #4000]	; 1dfd0 <__assert_fail@plt+0xc9c8>
   1d02c:	ldr	r1, [fp, #16]
   1d030:	mvn	r2, #0
   1d034:	sub	r1, r2, r1
   1d038:	cmp	r0, r1
   1d03c:	ble	1d0f4 <__assert_fail@plt+0xbaec>
   1d040:	b	1d108 <__assert_fail@plt+0xbb00>
   1d044:	b	1d08c <__assert_fail@plt+0xba84>
   1d048:	b	1d04c <__assert_fail@plt+0xba44>
   1d04c:	ldr	r0, [fp, #16]
   1d050:	add	r0, r0, #-2147483648	; 0x80000000
   1d054:	movw	r1, #0
   1d058:	cmp	r1, r0
   1d05c:	blt	1d0f4 <__assert_fail@plt+0xbaec>
   1d060:	b	1d108 <__assert_fail@plt+0xbb00>
   1d064:	ldr	r0, [fp, #16]
   1d068:	movw	r1, #0
   1d06c:	cmp	r1, r0
   1d070:	bge	1d108 <__assert_fail@plt+0xbb00>
   1d074:	ldr	r0, [pc, #4040]	; 1e044 <__assert_fail@plt+0xca3c>
   1d078:	ldr	r1, [fp, #16]
   1d07c:	sub	r1, r1, #1
   1d080:	cmp	r0, r1
   1d084:	blt	1d0f4 <__assert_fail@plt+0xbaec>
   1d088:	b	1d108 <__assert_fail@plt+0xbb00>
   1d08c:	ldr	r0, [pc, #3900]	; 1dfd0 <__assert_fail@plt+0xc9c8>
   1d090:	ldr	r1, [fp, #16]
   1d094:	cmp	r0, r1
   1d098:	blt	1d0f4 <__assert_fail@plt+0xbaec>
   1d09c:	b	1d108 <__assert_fail@plt+0xbb00>
   1d0a0:	b	1d0a8 <__assert_fail@plt+0xbaa0>
   1d0a4:	b	1d108 <__assert_fail@plt+0xbb00>
   1d0a8:	ldr	r0, [fp, #16]
   1d0ac:	cmp	r0, #0
   1d0b0:	bge	1d0e4 <__assert_fail@plt+0xbadc>
   1d0b4:	ldr	r0, [fp, #16]
   1d0b8:	cmn	r0, #1
   1d0bc:	bne	1d0cc <__assert_fail@plt+0xbac4>
   1d0c0:	b	1d0c4 <__assert_fail@plt+0xbabc>
   1d0c4:	b	1d108 <__assert_fail@plt+0xbb00>
   1d0c8:	b	1d108 <__assert_fail@plt+0xbb00>
   1d0cc:	ldr	r0, [pc, #4092]	; 1e0d0 <__assert_fail@plt+0xcac8>
   1d0d0:	ldr	r1, [fp, #16]
   1d0d4:	sdiv	r0, r0, r1
   1d0d8:	cmp	r0, #10
   1d0dc:	blt	1d0f4 <__assert_fail@plt+0xbaec>
   1d0e0:	b	1d108 <__assert_fail@plt+0xbb00>
   1d0e4:	ldr	r0, [pc, #3808]	; 1dfcc <__assert_fail@plt+0xc9c4>
   1d0e8:	ldr	r1, [fp, #16]
   1d0ec:	cmp	r0, r1
   1d0f0:	bge	1d108 <__assert_fail@plt+0xbb00>
   1d0f4:	ldr	r0, [fp, #16]
   1d0f8:	movw	r1, #10
   1d0fc:	mul	r0, r0, r1
   1d100:	str	r0, [fp, #16]
   1d104:	b	1d794 <__assert_fail@plt+0xc18c>
   1d108:	ldr	r0, [fp, #16]
   1d10c:	movw	r1, #10
   1d110:	mul	r0, r0, r1
   1d114:	str	r0, [fp, #16]
   1d118:	b	1d768 <__assert_fail@plt+0xc160>
   1d11c:	b	1d1c8 <__assert_fail@plt+0xbbc0>
   1d120:	ldr	r0, [fp, #16]
   1d124:	cmp	r0, #0
   1d128:	bge	1d160 <__assert_fail@plt+0xbb58>
   1d12c:	b	1d144 <__assert_fail@plt+0xbb3c>
   1d130:	ldr	r0, [pc, #4088]	; 1e130 <__assert_fail@plt+0xcb28>
   1d134:	ldr	r1, [fp, #16]
   1d138:	cmp	r1, r0
   1d13c:	bcc	1d228 <__assert_fail@plt+0xbc20>
   1d140:	b	1d23c <__assert_fail@plt+0xbc34>
   1d144:	ldr	r0, [fp, #16]
   1d148:	mvn	r1, #0
   1d14c:	sub	r0, r1, r0
   1d150:	movw	r1, #1
   1d154:	cmp	r1, r0
   1d158:	bls	1d228 <__assert_fail@plt+0xbc20>
   1d15c:	b	1d23c <__assert_fail@plt+0xbc34>
   1d160:	b	1d164 <__assert_fail@plt+0xbb5c>
   1d164:	b	1d1b4 <__assert_fail@plt+0xbbac>
   1d168:	b	1d1b4 <__assert_fail@plt+0xbbac>
   1d16c:	b	1d1b4 <__assert_fail@plt+0xbbac>
   1d170:	b	1d174 <__assert_fail@plt+0xbb6c>
   1d174:	ldr	r0, [fp, #16]
   1d178:	add	r0, r0, #0
   1d17c:	movw	r1, #0
   1d180:	cmp	r1, r0
   1d184:	blt	1d228 <__assert_fail@plt+0xbc20>
   1d188:	b	1d23c <__assert_fail@plt+0xbc34>
   1d18c:	ldr	r0, [fp, #16]
   1d190:	movw	r1, #0
   1d194:	cmp	r1, r0
   1d198:	bge	1d23c <__assert_fail@plt+0xbc34>
   1d19c:	ldr	r0, [fp, #16]
   1d1a0:	sub	r0, r0, #1
   1d1a4:	mvn	r1, #0
   1d1a8:	cmp	r1, r0
   1d1ac:	blt	1d228 <__assert_fail@plt+0xbc20>
   1d1b0:	b	1d23c <__assert_fail@plt+0xbc34>
   1d1b4:	ldr	r0, [fp, #16]
   1d1b8:	movw	r1, #0
   1d1bc:	cmp	r1, r0
   1d1c0:	blt	1d228 <__assert_fail@plt+0xbc20>
   1d1c4:	b	1d23c <__assert_fail@plt+0xbc34>
   1d1c8:	b	1d1d0 <__assert_fail@plt+0xbbc8>
   1d1cc:	b	1d23c <__assert_fail@plt+0xbc34>
   1d1d0:	ldr	r0, [fp, #16]
   1d1d4:	cmp	r0, #0
   1d1d8:	bge	1d218 <__assert_fail@plt+0xbc10>
   1d1dc:	b	1d1e0 <__assert_fail@plt+0xbbd8>
   1d1e0:	b	1d200 <__assert_fail@plt+0xbbf8>
   1d1e4:	b	1d200 <__assert_fail@plt+0xbbf8>
   1d1e8:	ldr	r0, [fp, #16]
   1d1ec:	cmn	r0, #1
   1d1f0:	bne	1d200 <__assert_fail@plt+0xbbf8>
   1d1f4:	b	1d1f8 <__assert_fail@plt+0xbbf0>
   1d1f8:	b	1d228 <__assert_fail@plt+0xbc20>
   1d1fc:	b	1d228 <__assert_fail@plt+0xbc20>
   1d200:	ldr	r0, [fp, #16]
   1d204:	movw	r1, #0
   1d208:	sdiv	r0, r1, r0
   1d20c:	cmp	r0, #10
   1d210:	blt	1d228 <__assert_fail@plt+0xbc20>
   1d214:	b	1d23c <__assert_fail@plt+0xbc34>
   1d218:	ldr	r0, [pc, #3856]	; 1e130 <__assert_fail@plt+0xcb28>
   1d21c:	ldr	r1, [fp, #16]
   1d220:	cmp	r0, r1
   1d224:	bcs	1d23c <__assert_fail@plt+0xbc34>
   1d228:	ldr	r0, [fp, #16]
   1d22c:	movw	r1, #10
   1d230:	mul	r0, r0, r1
   1d234:	str	r0, [fp, #16]
   1d238:	b	1d794 <__assert_fail@plt+0xc18c>
   1d23c:	ldr	r0, [fp, #16]
   1d240:	movw	r1, #10
   1d244:	mul	r0, r0, r1
   1d248:	str	r0, [fp, #16]
   1d24c:	b	1d768 <__assert_fail@plt+0xc160>
   1d250:	b	1d254 <__assert_fail@plt+0xbc4c>
   1d254:	b	1d258 <__assert_fail@plt+0xbc50>
   1d258:	b	1d2f8 <__assert_fail@plt+0xbcf0>
   1d25c:	ldr	r0, [fp, #16]
   1d260:	cmp	r0, #0
   1d264:	bge	1d29c <__assert_fail@plt+0xbc94>
   1d268:	b	1d26c <__assert_fail@plt+0xbc64>
   1d26c:	ldr	r0, [pc, #3416]	; 1dfcc <__assert_fail@plt+0xc9c4>
   1d270:	ldr	r1, [fp, #16]
   1d274:	cmp	r1, r0
   1d278:	blt	1d34c <__assert_fail@plt+0xbd44>
   1d27c:	b	1d360 <__assert_fail@plt+0xbd58>
   1d280:	ldr	r0, [pc, #3400]	; 1dfd0 <__assert_fail@plt+0xc9c8>
   1d284:	ldr	r1, [fp, #16]
   1d288:	mvn	r2, #0
   1d28c:	sub	r1, r2, r1
   1d290:	cmp	r0, r1
   1d294:	ble	1d34c <__assert_fail@plt+0xbd44>
   1d298:	b	1d360 <__assert_fail@plt+0xbd58>
   1d29c:	b	1d2e4 <__assert_fail@plt+0xbcdc>
   1d2a0:	b	1d2a4 <__assert_fail@plt+0xbc9c>
   1d2a4:	ldr	r0, [fp, #16]
   1d2a8:	add	r0, r0, #-2147483648	; 0x80000000
   1d2ac:	movw	r1, #0
   1d2b0:	cmp	r1, r0
   1d2b4:	blt	1d34c <__assert_fail@plt+0xbd44>
   1d2b8:	b	1d360 <__assert_fail@plt+0xbd58>
   1d2bc:	ldr	r0, [fp, #16]
   1d2c0:	movw	r1, #0
   1d2c4:	cmp	r1, r0
   1d2c8:	bge	1d360 <__assert_fail@plt+0xbd58>
   1d2cc:	ldr	r0, [pc, #3440]	; 1e044 <__assert_fail@plt+0xca3c>
   1d2d0:	ldr	r1, [fp, #16]
   1d2d4:	sub	r1, r1, #1
   1d2d8:	cmp	r0, r1
   1d2dc:	blt	1d34c <__assert_fail@plt+0xbd44>
   1d2e0:	b	1d360 <__assert_fail@plt+0xbd58>
   1d2e4:	ldr	r0, [pc, #3300]	; 1dfd0 <__assert_fail@plt+0xc9c8>
   1d2e8:	ldr	r1, [fp, #16]
   1d2ec:	cmp	r0, r1
   1d2f0:	blt	1d34c <__assert_fail@plt+0xbd44>
   1d2f4:	b	1d360 <__assert_fail@plt+0xbd58>
   1d2f8:	b	1d300 <__assert_fail@plt+0xbcf8>
   1d2fc:	b	1d360 <__assert_fail@plt+0xbd58>
   1d300:	ldr	r0, [fp, #16]
   1d304:	cmp	r0, #0
   1d308:	bge	1d33c <__assert_fail@plt+0xbd34>
   1d30c:	ldr	r0, [fp, #16]
   1d310:	cmn	r0, #1
   1d314:	bne	1d324 <__assert_fail@plt+0xbd1c>
   1d318:	b	1d31c <__assert_fail@plt+0xbd14>
   1d31c:	b	1d360 <__assert_fail@plt+0xbd58>
   1d320:	b	1d360 <__assert_fail@plt+0xbd58>
   1d324:	ldr	r0, [pc, #3492]	; 1e0d0 <__assert_fail@plt+0xcac8>
   1d328:	ldr	r1, [fp, #16]
   1d32c:	sdiv	r0, r0, r1
   1d330:	cmp	r0, #10
   1d334:	blt	1d34c <__assert_fail@plt+0xbd44>
   1d338:	b	1d360 <__assert_fail@plt+0xbd58>
   1d33c:	ldr	r0, [pc, #3208]	; 1dfcc <__assert_fail@plt+0xc9c4>
   1d340:	ldr	r1, [fp, #16]
   1d344:	cmp	r0, r1
   1d348:	bge	1d360 <__assert_fail@plt+0xbd58>
   1d34c:	ldr	r0, [fp, #16]
   1d350:	movw	r1, #10
   1d354:	mul	r0, r0, r1
   1d358:	str	r0, [fp, #16]
   1d35c:	b	1d794 <__assert_fail@plt+0xc18c>
   1d360:	ldr	r0, [fp, #16]
   1d364:	movw	r1, #10
   1d368:	mul	r0, r0, r1
   1d36c:	str	r0, [fp, #16]
   1d370:	b	1d768 <__assert_fail@plt+0xc160>
   1d374:	b	1d420 <__assert_fail@plt+0xbe18>
   1d378:	ldr	r0, [fp, #16]
   1d37c:	cmp	r0, #0
   1d380:	bge	1d3b8 <__assert_fail@plt+0xbdb0>
   1d384:	b	1d39c <__assert_fail@plt+0xbd94>
   1d388:	ldr	r0, [pc, #3488]	; 1e130 <__assert_fail@plt+0xcb28>
   1d38c:	ldr	r1, [fp, #16]
   1d390:	cmp	r1, r0
   1d394:	bcc	1d480 <__assert_fail@plt+0xbe78>
   1d398:	b	1d494 <__assert_fail@plt+0xbe8c>
   1d39c:	ldr	r0, [fp, #16]
   1d3a0:	mvn	r1, #0
   1d3a4:	sub	r0, r1, r0
   1d3a8:	movw	r1, #1
   1d3ac:	cmp	r1, r0
   1d3b0:	bls	1d480 <__assert_fail@plt+0xbe78>
   1d3b4:	b	1d494 <__assert_fail@plt+0xbe8c>
   1d3b8:	b	1d3bc <__assert_fail@plt+0xbdb4>
   1d3bc:	b	1d40c <__assert_fail@plt+0xbe04>
   1d3c0:	b	1d40c <__assert_fail@plt+0xbe04>
   1d3c4:	b	1d40c <__assert_fail@plt+0xbe04>
   1d3c8:	b	1d3cc <__assert_fail@plt+0xbdc4>
   1d3cc:	ldr	r0, [fp, #16]
   1d3d0:	add	r0, r0, #0
   1d3d4:	movw	r1, #0
   1d3d8:	cmp	r1, r0
   1d3dc:	blt	1d480 <__assert_fail@plt+0xbe78>
   1d3e0:	b	1d494 <__assert_fail@plt+0xbe8c>
   1d3e4:	ldr	r0, [fp, #16]
   1d3e8:	movw	r1, #0
   1d3ec:	cmp	r1, r0
   1d3f0:	bge	1d494 <__assert_fail@plt+0xbe8c>
   1d3f4:	ldr	r0, [fp, #16]
   1d3f8:	sub	r0, r0, #1
   1d3fc:	mvn	r1, #0
   1d400:	cmp	r1, r0
   1d404:	blt	1d480 <__assert_fail@plt+0xbe78>
   1d408:	b	1d494 <__assert_fail@plt+0xbe8c>
   1d40c:	ldr	r0, [fp, #16]
   1d410:	movw	r1, #0
   1d414:	cmp	r1, r0
   1d418:	blt	1d480 <__assert_fail@plt+0xbe78>
   1d41c:	b	1d494 <__assert_fail@plt+0xbe8c>
   1d420:	b	1d428 <__assert_fail@plt+0xbe20>
   1d424:	b	1d494 <__assert_fail@plt+0xbe8c>
   1d428:	ldr	r0, [fp, #16]
   1d42c:	cmp	r0, #0
   1d430:	bge	1d470 <__assert_fail@plt+0xbe68>
   1d434:	b	1d438 <__assert_fail@plt+0xbe30>
   1d438:	b	1d458 <__assert_fail@plt+0xbe50>
   1d43c:	b	1d458 <__assert_fail@plt+0xbe50>
   1d440:	ldr	r0, [fp, #16]
   1d444:	cmn	r0, #1
   1d448:	bne	1d458 <__assert_fail@plt+0xbe50>
   1d44c:	b	1d450 <__assert_fail@plt+0xbe48>
   1d450:	b	1d480 <__assert_fail@plt+0xbe78>
   1d454:	b	1d480 <__assert_fail@plt+0xbe78>
   1d458:	ldr	r0, [fp, #16]
   1d45c:	movw	r1, #0
   1d460:	sdiv	r0, r1, r0
   1d464:	cmp	r0, #10
   1d468:	blt	1d480 <__assert_fail@plt+0xbe78>
   1d46c:	b	1d494 <__assert_fail@plt+0xbe8c>
   1d470:	ldr	r0, [pc, #3256]	; 1e130 <__assert_fail@plt+0xcb28>
   1d474:	ldr	r1, [fp, #16]
   1d478:	cmp	r0, r1
   1d47c:	bcs	1d494 <__assert_fail@plt+0xbe8c>
   1d480:	ldr	r0, [fp, #16]
   1d484:	movw	r1, #10
   1d488:	mul	r0, r0, r1
   1d48c:	str	r0, [fp, #16]
   1d490:	b	1d794 <__assert_fail@plt+0xc18c>
   1d494:	ldr	r0, [fp, #16]
   1d498:	movw	r1, #10
   1d49c:	mul	r0, r0, r1
   1d4a0:	str	r0, [fp, #16]
   1d4a4:	b	1d768 <__assert_fail@plt+0xc160>
   1d4a8:	b	1d4ac <__assert_fail@plt+0xbea4>
   1d4ac:	b	1d574 <__assert_fail@plt+0xbf6c>
   1d4b0:	ldr	r0, [fp, #16]
   1d4b4:	cmp	r0, #0
   1d4b8:	bge	1d50c <__assert_fail@plt+0xbf04>
   1d4bc:	b	1d4c0 <__assert_fail@plt+0xbeb8>
   1d4c0:	ldr	r0, [fp, #16]
   1d4c4:	movw	r1, #52428	; 0xcccc
   1d4c8:	movt	r1, #52428	; 0xcccc
   1d4cc:	subs	r1, r0, r1
   1d4d0:	movw	r2, #52428	; 0xcccc
   1d4d4:	movt	r2, #3276	; 0xccc
   1d4d8:	rscs	r0, r2, r0, asr #31
   1d4dc:	blt	1d5f8 <__assert_fail@plt+0xbff0>
   1d4e0:	b	1d60c <__assert_fail@plt+0xc004>
   1d4e4:	ldr	r0, [fp, #16]
   1d4e8:	mvn	r0, r0
   1d4ec:	movw	r1, #13107	; 0x3333
   1d4f0:	movt	r1, #13107	; 0x3333
   1d4f4:	subs	r1, r1, r0
   1d4f8:	movw	r2, #13107	; 0x3333
   1d4fc:	movt	r2, #62259	; 0xf333
   1d500:	sbcs	r0, r2, r0, asr #31
   1d504:	blt	1d5f8 <__assert_fail@plt+0xbff0>
   1d508:	b	1d60c <__assert_fail@plt+0xc004>
   1d50c:	b	1d550 <__assert_fail@plt+0xbf48>
   1d510:	b	1d514 <__assert_fail@plt+0xbf0c>
   1d514:	ldr	r0, [fp, #16]
   1d518:	mov	r1, #-2147483648	; 0x80000000
   1d51c:	add	r1, r1, r0, asr #31
   1d520:	rsbs	r0, r0, #0
   1d524:	rscs	r1, r1, #0
   1d528:	blt	1d5f8 <__assert_fail@plt+0xbff0>
   1d52c:	b	1d60c <__assert_fail@plt+0xc004>
   1d530:	ldr	r0, [fp, #16]
   1d534:	movw	r1, #0
   1d538:	cmp	r1, r0
   1d53c:	bge	1d60c <__assert_fail@plt+0xc004>
   1d540:	mov	r0, #0
   1d544:	cmp	r0, #0
   1d548:	bne	1d5f8 <__assert_fail@plt+0xbff0>
   1d54c:	b	1d60c <__assert_fail@plt+0xc004>
   1d550:	ldr	r0, [fp, #16]
   1d554:	movw	r1, #13108	; 0x3334
   1d558:	movt	r1, #13107	; 0x3333
   1d55c:	subs	r1, r1, r0
   1d560:	movw	r2, #13107	; 0x3333
   1d564:	movt	r2, #62259	; 0xf333
   1d568:	sbcs	r0, r2, r0, asr #31
   1d56c:	blt	1d5f8 <__assert_fail@plt+0xbff0>
   1d570:	b	1d60c <__assert_fail@plt+0xc004>
   1d574:	b	1d57c <__assert_fail@plt+0xbf74>
   1d578:	b	1d60c <__assert_fail@plt+0xc004>
   1d57c:	ldr	r0, [fp, #16]
   1d580:	cmp	r0, #0
   1d584:	bge	1d5d4 <__assert_fail@plt+0xbfcc>
   1d588:	ldr	r0, [fp, #16]
   1d58c:	cmn	r0, #1
   1d590:	bne	1d5a0 <__assert_fail@plt+0xbf98>
   1d594:	b	1d598 <__assert_fail@plt+0xbf90>
   1d598:	b	1d60c <__assert_fail@plt+0xc004>
   1d59c:	b	1d60c <__assert_fail@plt+0xc004>
   1d5a0:	ldr	r0, [fp, #16]
   1d5a4:	asr	r3, r0, #31
   1d5a8:	mov	r1, #0
   1d5ac:	mov	r2, #-2147483648	; 0x80000000
   1d5b0:	str	r0, [sp, #236]	; 0xec
   1d5b4:	mov	r0, r1
   1d5b8:	mov	r1, r2
   1d5bc:	ldr	r2, [sp, #236]	; 0xec
   1d5c0:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   1d5c4:	subs	r0, r0, #10
   1d5c8:	sbcs	r1, r1, #0
   1d5cc:	blt	1d5f8 <__assert_fail@plt+0xbff0>
   1d5d0:	b	1d60c <__assert_fail@plt+0xc004>
   1d5d4:	ldr	r0, [fp, #16]
   1d5d8:	movw	r1, #52429	; 0xcccd
   1d5dc:	movt	r1, #52428	; 0xcccc
   1d5e0:	subs	r1, r0, r1
   1d5e4:	movw	r2, #52428	; 0xcccc
   1d5e8:	movt	r2, #3276	; 0xccc
   1d5ec:	rscs	r0, r2, r0, asr #31
   1d5f0:	blt	1d60c <__assert_fail@plt+0xc004>
   1d5f4:	b	1d5f8 <__assert_fail@plt+0xbff0>
   1d5f8:	ldr	r0, [fp, #16]
   1d5fc:	add	r0, r0, r0, lsl #2
   1d600:	lsl	r0, r0, #1
   1d604:	str	r0, [fp, #16]
   1d608:	b	1d794 <__assert_fail@plt+0xc18c>
   1d60c:	ldr	r0, [fp, #16]
   1d610:	add	r0, r0, r0, lsl #2
   1d614:	lsl	r0, r0, #1
   1d618:	str	r0, [fp, #16]
   1d61c:	b	1d768 <__assert_fail@plt+0xc160>
   1d620:	b	1d6d0 <__assert_fail@plt+0xc0c8>
   1d624:	ldr	r0, [fp, #16]
   1d628:	cmp	r0, #0
   1d62c:	bge	1d668 <__assert_fail@plt+0xc060>
   1d630:	b	1d658 <__assert_fail@plt+0xc050>
   1d634:	ldr	r0, [fp, #16]
   1d638:	movw	r1, #39321	; 0x9999
   1d63c:	movt	r1, #39321	; 0x9999
   1d640:	subs	r1, r0, r1
   1d644:	movw	r2, #39321	; 0x9999
   1d648:	movt	r2, #6553	; 0x1999
   1d64c:	rscs	r0, r2, r0, asr #31
   1d650:	bcc	1d744 <__assert_fail@plt+0xc13c>
   1d654:	b	1d758 <__assert_fail@plt+0xc150>
   1d658:	ldr	r0, [fp, #16]
   1d65c:	cmn	r0, #1
   1d660:	bne	1d744 <__assert_fail@plt+0xc13c>
   1d664:	b	1d758 <__assert_fail@plt+0xc150>
   1d668:	b	1d66c <__assert_fail@plt+0xc064>
   1d66c:	b	1d6bc <__assert_fail@plt+0xc0b4>
   1d670:	b	1d6bc <__assert_fail@plt+0xc0b4>
   1d674:	b	1d6bc <__assert_fail@plt+0xc0b4>
   1d678:	b	1d67c <__assert_fail@plt+0xc074>
   1d67c:	ldr	r0, [fp, #16]
   1d680:	add	r0, r0, #0
   1d684:	movw	r1, #0
   1d688:	cmp	r1, r0
   1d68c:	blt	1d744 <__assert_fail@plt+0xc13c>
   1d690:	b	1d758 <__assert_fail@plt+0xc150>
   1d694:	ldr	r0, [fp, #16]
   1d698:	movw	r1, #0
   1d69c:	cmp	r1, r0
   1d6a0:	bge	1d758 <__assert_fail@plt+0xc150>
   1d6a4:	ldr	r0, [fp, #16]
   1d6a8:	sub	r0, r0, #1
   1d6ac:	mvn	r1, #0
   1d6b0:	cmp	r1, r0
   1d6b4:	blt	1d744 <__assert_fail@plt+0xc13c>
   1d6b8:	b	1d758 <__assert_fail@plt+0xc150>
   1d6bc:	ldr	r0, [fp, #16]
   1d6c0:	movw	r1, #0
   1d6c4:	cmp	r1, r0
   1d6c8:	blt	1d744 <__assert_fail@plt+0xc13c>
   1d6cc:	b	1d758 <__assert_fail@plt+0xc150>
   1d6d0:	b	1d6d8 <__assert_fail@plt+0xc0d0>
   1d6d4:	b	1d758 <__assert_fail@plt+0xc150>
   1d6d8:	ldr	r0, [fp, #16]
   1d6dc:	cmp	r0, #0
   1d6e0:	bge	1d720 <__assert_fail@plt+0xc118>
   1d6e4:	b	1d6e8 <__assert_fail@plt+0xc0e0>
   1d6e8:	b	1d708 <__assert_fail@plt+0xc100>
   1d6ec:	b	1d708 <__assert_fail@plt+0xc100>
   1d6f0:	ldr	r0, [fp, #16]
   1d6f4:	cmn	r0, #1
   1d6f8:	bne	1d708 <__assert_fail@plt+0xc100>
   1d6fc:	b	1d700 <__assert_fail@plt+0xc0f8>
   1d700:	b	1d744 <__assert_fail@plt+0xc13c>
   1d704:	b	1d744 <__assert_fail@plt+0xc13c>
   1d708:	ldr	r0, [fp, #16]
   1d70c:	movw	r1, #0
   1d710:	sdiv	r0, r1, r0
   1d714:	cmp	r0, #10
   1d718:	blt	1d744 <__assert_fail@plt+0xc13c>
   1d71c:	b	1d758 <__assert_fail@plt+0xc150>
   1d720:	ldr	r0, [fp, #16]
   1d724:	movw	r1, #39322	; 0x999a
   1d728:	movt	r1, #39321	; 0x9999
   1d72c:	subs	r1, r0, r1
   1d730:	movw	r2, #39321	; 0x9999
   1d734:	movt	r2, #6553	; 0x1999
   1d738:	rscs	r0, r2, r0, asr #31
   1d73c:	bcc	1d758 <__assert_fail@plt+0xc150>
   1d740:	b	1d744 <__assert_fail@plt+0xc13c>
   1d744:	ldr	r0, [fp, #16]
   1d748:	add	r0, r0, r0, lsl #2
   1d74c:	lsl	r0, r0, #1
   1d750:	str	r0, [fp, #16]
   1d754:	b	1d794 <__assert_fail@plt+0xc18c>
   1d758:	ldr	r0, [fp, #16]
   1d75c:	add	r0, r0, r0, lsl #2
   1d760:	lsl	r0, r0, #1
   1d764:	str	r0, [fp, #16]
   1d768:	ldr	r0, [fp, #16]
   1d76c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   1d770:	ldrb	r1, [r1]
   1d774:	sub	r1, r1, #48	; 0x30
   1d778:	add	r1, r0, r1
   1d77c:	mov	r2, #1
   1d780:	cmp	r1, r0
   1d784:	movwvc	r2, #0
   1d788:	str	r1, [fp, #16]
   1d78c:	tst	r2, #1
   1d790:	beq	1d79c <__assert_fail@plt+0xc194>
   1d794:	ldr	r0, [pc, #2216]	; 1e044 <__assert_fail@plt+0xca3c>
   1d798:	str	r0, [fp, #16]
   1d79c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1d7a0:	add	r0, r0, #1
   1d7a4:	str	r0, [fp, #-72]	; 0xffffffb8
   1d7a8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1d7ac:	ldrb	r0, [r0]
   1d7b0:	sub	r0, r0, #48	; 0x30
   1d7b4:	cmp	r0, #9
   1d7b8:	bls	1caf8 <__assert_fail@plt+0xb4f0>
   1d7bc:	b	1d7c0 <__assert_fail@plt+0xc1b8>
   1d7c0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1d7c4:	ldrb	r0, [r0]
   1d7c8:	mov	r1, r0
   1d7cc:	cmp	r0, #69	; 0x45
   1d7d0:	str	r1, [sp, #232]	; 0xe8
   1d7d4:	beq	1d7ec <__assert_fail@plt+0xc1e4>
   1d7d8:	b	1d7dc <__assert_fail@plt+0xc1d4>
   1d7dc:	ldr	r0, [sp, #232]	; 0xe8
   1d7e0:	cmp	r0, #79	; 0x4f
   1d7e4:	bne	1d804 <__assert_fail@plt+0xc1fc>
   1d7e8:	b	1d7ec <__assert_fail@plt+0xc1e4>
   1d7ec:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1d7f0:	add	r1, r0, #1
   1d7f4:	str	r1, [fp, #-72]	; 0xffffffb8
   1d7f8:	ldrb	r0, [r0]
   1d7fc:	str	r0, [fp, #-80]	; 0xffffffb0
   1d800:	b	1d80c <__assert_fail@plt+0xc204>
   1d804:	movw	r0, #0
   1d808:	str	r0, [fp, #-80]	; 0xffffffb0
   1d80c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1d810:	ldrb	r0, [r0]
   1d814:	str	r0, [fp, #-136]	; 0xffffff78
   1d818:	ldr	r0, [fp, #-136]	; 0xffffff78
   1d81c:	cmp	r0, #122	; 0x7a
   1d820:	str	r0, [sp, #228]	; 0xe4
   1d824:	bhi	1fd98 <__assert_fail@plt+0xe790>
   1d828:	add	r0, pc, #8
   1d82c:	ldr	r1, [sp, #228]	; 0xe4
   1d830:	ldr	r0, [r0, r1, lsl #2]
   1d834:	mov	pc, r0
   1d838:	andeq	pc, r1, r4, lsl #27
   1d83c:	muleq	r1, r8, sp
   1d840:	muleq	r1, r8, sp
   1d844:	muleq	r1, r8, sp
   1d848:	muleq	r1, r8, sp
   1d84c:	muleq	r1, r8, sp
   1d850:	muleq	r1, r8, sp
   1d854:	muleq	r1, r8, sp
   1d858:	muleq	r1, r8, sp
   1d85c:	muleq	r1, r8, sp
   1d860:	muleq	r1, r8, sp
   1d864:	muleq	r1, r8, sp
   1d868:	muleq	r1, r8, sp
   1d86c:	muleq	r1, r8, sp
   1d870:	muleq	r1, r8, sp
   1d874:	muleq	r1, r8, sp
   1d878:	muleq	r1, r8, sp
   1d87c:	muleq	r1, r8, sp
   1d880:	muleq	r1, r8, sp
   1d884:	muleq	r1, r8, sp
   1d888:	muleq	r1, r8, sp
   1d88c:	muleq	r1, r8, sp
   1d890:	muleq	r1, r8, sp
   1d894:	muleq	r1, r8, sp
   1d898:	muleq	r1, r8, sp
   1d89c:	muleq	r1, r8, sp
   1d8a0:	muleq	r1, r8, sp
   1d8a4:	muleq	r1, r8, sp
   1d8a8:	muleq	r1, r8, sp
   1d8ac:	muleq	r1, r8, sp
   1d8b0:	muleq	r1, r8, sp
   1d8b4:	muleq	r1, r8, sp
   1d8b8:	muleq	r1, r8, sp
   1d8bc:	muleq	r1, r8, sp
   1d8c0:	muleq	r1, r8, sp
   1d8c4:	muleq	r1, r8, sp
   1d8c8:	muleq	r1, r8, sp
   1d8cc:	andeq	sp, r1, r4, lsr #20
   1d8d0:	muleq	r1, r8, sp
   1d8d4:	muleq	r1, r8, sp
   1d8d8:	muleq	r1, r8, sp
   1d8dc:	muleq	r1, r8, sp
   1d8e0:	muleq	r1, r8, sp
   1d8e4:	muleq	r1, r8, sp
   1d8e8:	muleq	r1, r8, sp
   1d8ec:	muleq	r1, r8, sp
   1d8f0:	muleq	r1, r8, sp
   1d8f4:	muleq	r1, r8, sp
   1d8f8:	muleq	r1, r8, sp
   1d8fc:	muleq	r1, r8, sp
   1d900:	muleq	r1, r8, sp
   1d904:	muleq	r1, r8, sp
   1d908:	muleq	r1, r8, sp
   1d90c:	muleq	r1, r8, sp
   1d910:	muleq	r1, r8, sp
   1d914:	muleq	r1, r8, sp
   1d918:	muleq	r1, r8, sp
   1d91c:	muleq	r1, r8, sp
   1d920:	andeq	pc, r1, ip, lsl fp	; <UNPREDICTABLE>
   1d924:	muleq	r1, r8, sp
   1d928:	muleq	r1, r8, sp
   1d92c:	muleq	r1, r8, sp
   1d930:	muleq	r1, r8, sp
   1d934:	muleq	r1, r8, sp
   1d938:	muleq	r1, r8, sp
   1d93c:	ldrdeq	sp, [r1], -r8
   1d940:	andeq	sp, r1, r8, lsr ip
   1d944:	andeq	lr, r1, r0, lsr #2
   1d948:	strdeq	lr, [r1], -r4
   1d94c:	muleq	r1, r8, sp
   1d950:			; <UNDEFINED> instruction: 0x0001e8b4
   1d954:	andeq	pc, r1, r8, lsr r4	; <UNPREDICTABLE>
   1d958:	andeq	lr, r1, r4, lsr #18
   1d95c:	andeq	lr, r1, r0, asr r9
   1d960:	muleq	r1, r8, sp
   1d964:	muleq	r1, r8, sp
   1d968:	muleq	r1, r8, sp
   1d96c:	andeq	lr, r1, r8, lsl sl
   1d970:	muleq	r1, r0, sl
   1d974:	muleq	r1, r8, sp
   1d978:	andeq	pc, r1, r0, rrx
   1d97c:	muleq	r1, r8, sp
   1d980:	andeq	pc, r1, r4, asr #1
   1d984:	ldrdeq	pc, [r1], -r8
   1d988:	andeq	pc, r1, r0, asr #4
   1d98c:	strdeq	pc, [r1], -r4
   1d990:	andeq	pc, r1, r8, lsr r4	; <UNPREDICTABLE>
   1d994:	andeq	pc, r1, r0, asr #15
   1d998:	andeq	pc, r1, ip, lsr #4
   1d99c:	andeq	pc, r1, ip, asr #16
   1d9a0:	andeq	pc, r1, r0, asr r9	; <UNPREDICTABLE>
   1d9a4:	muleq	r1, r8, sp
   1d9a8:	muleq	r1, r8, sp
   1d9ac:	muleq	r1, r8, sp
   1d9b0:	muleq	r1, r8, sp
   1d9b4:	muleq	r1, r8, sp
   1d9b8:	muleq	r1, r8, sp
   1d9bc:	andeq	sp, r1, r8, lsr #23
   1d9c0:	andeq	sp, r1, r8, lsl #24
   1d9c4:	andeq	sp, r1, r8, ror #24
   1d9c8:	andeq	lr, r1, r4, lsl r2
   1d9cc:	andeq	lr, r1, r0, asr #4
   1d9d0:	muleq	r1, r8, sp
   1d9d4:	andeq	pc, r1, r8, lsr r4	; <UNPREDICTABLE>
   1d9d8:	andeq	sp, r1, r8, lsl #24
   1d9dc:	muleq	r1, r8, sp
   1d9e0:	andeq	lr, r1, ip, asr #19
   1d9e4:	andeq	lr, r1, r8, ror r9
   1d9e8:	andeq	lr, r1, r4, lsr #19
   1d9ec:	andeq	lr, r1, r4, asr #20
   1d9f0:	strdeq	lr, [r1], -ip
   1d9f4:	muleq	r1, r8, sp
   1d9f8:	andeq	pc, r1, r0, ror r0	; <UNPREDICTABLE>
   1d9fc:	muleq	r1, r0, r0
   1da00:	ldrdeq	pc, [r1], -r4
   1da04:	andeq	pc, r1, r8, lsl #2
   1da08:	andeq	pc, r1, r0, asr r2	; <UNPREDICTABLE>
   1da0c:			; <UNDEFINED> instruction: 0x0001f3b4
   1da10:	muleq	r1, r8, sp
   1da14:	andeq	pc, r1, r0, lsr #16
   1da18:	andeq	lr, r1, r0, ror #3
   1da1c:			; <UNDEFINED> instruction: 0x0001f8b0
   1da20:	andeq	pc, r1, r0, lsl #23
   1da24:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1da28:	mvn	r1, #0
   1da2c:	add	r0, r0, r1
   1da30:	ldr	r1, [fp, #-160]	; 0xffffff60
   1da34:	cmp	r0, r1
   1da38:	beq	1da40 <__assert_fail@plt+0xc438>
   1da3c:	b	1fd88 <__assert_fail@plt+0xe780>
   1da40:	b	1da44 <__assert_fail@plt+0xc43c>
   1da44:	movw	r0, #1
   1da48:	str	r0, [fp, #-164]	; 0xffffff5c
   1da4c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1da50:	cmp	r0, #45	; 0x2d
   1da54:	beq	1da64 <__assert_fail@plt+0xc45c>
   1da58:	ldr	r0, [fp, #16]
   1da5c:	cmp	r0, #0
   1da60:	bge	1da70 <__assert_fail@plt+0xc468>
   1da64:	movw	r0, #0
   1da68:	str	r0, [sp, #224]	; 0xe0
   1da6c:	b	1da78 <__assert_fail@plt+0xc470>
   1da70:	ldr	r0, [fp, #16]
   1da74:	str	r0, [sp, #224]	; 0xe0
   1da78:	ldr	r0, [sp, #224]	; 0xe0
   1da7c:	str	r0, [fp, #-168]	; 0xffffff58
   1da80:	ldr	r0, [fp, #-164]	; 0xffffff5c
   1da84:	ldr	r1, [fp, #-168]	; 0xffffff58
   1da88:	cmp	r0, r1
   1da8c:	bcs	1da9c <__assert_fail@plt+0xc494>
   1da90:	ldr	r0, [fp, #-168]	; 0xffffff58
   1da94:	str	r0, [sp, #220]	; 0xdc
   1da98:	b	1daa4 <__assert_fail@plt+0xc49c>
   1da9c:	ldr	r0, [fp, #-164]	; 0xffffff5c
   1daa0:	str	r0, [sp, #220]	; 0xdc
   1daa4:	ldr	r0, [sp, #220]	; 0xdc
   1daa8:	str	r0, [fp, #-172]	; 0xffffff54
   1daac:	ldr	r0, [fp, #-172]	; 0xffffff54
   1dab0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1dab4:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1dab8:	sub	r1, r1, r2
   1dabc:	cmp	r0, r1
   1dac0:	bcc	1dadc <__assert_fail@plt+0xc4d4>
   1dac4:	bl	114e8 <__errno_location@plt>
   1dac8:	movw	r1, #34	; 0x22
   1dacc:	str	r1, [r0]
   1dad0:	movw	r0, #0
   1dad4:	str	r0, [fp, #-28]	; 0xffffffe4
   1dad8:	b	1ffb4 <__assert_fail@plt+0xe9ac>
   1dadc:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1dae0:	movw	r1, #0
   1dae4:	cmp	r0, r1
   1dae8:	beq	1db94 <__assert_fail@plt+0xc58c>
   1daec:	ldr	r0, [fp, #-164]	; 0xffffff5c
   1daf0:	ldr	r1, [fp, #-168]	; 0xffffff58
   1daf4:	cmp	r0, r1
   1daf8:	bcs	1db74 <__assert_fail@plt+0xc56c>
   1dafc:	ldr	r0, [fp, #-168]	; 0xffffff58
   1db00:	ldr	r1, [fp, #-164]	; 0xffffff5c
   1db04:	sub	r0, r0, r1
   1db08:	str	r0, [fp, #-176]	; 0xffffff50
   1db0c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1db10:	cmp	r0, #48	; 0x30
   1db14:	beq	1db24 <__assert_fail@plt+0xc51c>
   1db18:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1db1c:	cmp	r0, #43	; 0x2b
   1db20:	bne	1db4c <__assert_fail@plt+0xc544>
   1db24:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1db28:	ldr	r2, [fp, #-176]	; 0xffffff50
   1db2c:	movw	r1, #48	; 0x30
   1db30:	and	r1, r1, #255	; 0xff
   1db34:	bl	11500 <memset@plt>
   1db38:	ldr	r0, [fp, #-176]	; 0xffffff50
   1db3c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1db40:	add	r0, r1, r0
   1db44:	str	r0, [fp, #-68]	; 0xffffffbc
   1db48:	b	1db70 <__assert_fail@plt+0xc568>
   1db4c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1db50:	ldr	r2, [fp, #-176]	; 0xffffff50
   1db54:	movw	r1, #32
   1db58:	and	r1, r1, #255	; 0xff
   1db5c:	bl	11500 <memset@plt>
   1db60:	ldr	r0, [fp, #-176]	; 0xffffff50
   1db64:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1db68:	add	r0, r1, r0
   1db6c:	str	r0, [fp, #-68]	; 0xffffffbc
   1db70:	b	1db74 <__assert_fail@plt+0xc56c>
   1db74:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1db78:	ldrb	r0, [r0]
   1db7c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1db80:	strb	r0, [r1]
   1db84:	ldr	r0, [fp, #-164]	; 0xffffff5c
   1db88:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1db8c:	add	r0, r1, r0
   1db90:	str	r0, [fp, #-68]	; 0xffffffbc
   1db94:	ldr	r0, [fp, #-172]	; 0xffffff54
   1db98:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1db9c:	add	r0, r1, r0
   1dba0:	str	r0, [fp, #-64]	; 0xffffffc0
   1dba4:	b	1ff54 <__assert_fail@plt+0xe94c>
   1dba8:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1dbac:	cmp	r0, #0
   1dbb0:	beq	1dbb8 <__assert_fail@plt+0xc5b0>
   1dbb4:	b	1fd9c <__assert_fail@plt+0xe794>
   1dbb8:	ldrb	r0, [fp, #-129]	; 0xffffff7f
   1dbbc:	tst	r0, #1
   1dbc0:	beq	1dbd4 <__assert_fail@plt+0xc5cc>
   1dbc4:	movw	r0, #1
   1dbc8:	strb	r0, [fp, #-124]	; 0xffffff84
   1dbcc:	movw	r0, #0
   1dbd0:	strb	r0, [fp, #-123]	; 0xffffff85
   1dbd4:	b	1de98 <__assert_fail@plt+0xc890>
   1dbd8:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1dbdc:	cmp	r0, #0
   1dbe0:	beq	1dbe8 <__assert_fail@plt+0xc5e0>
   1dbe4:	b	1fd9c <__assert_fail@plt+0xe794>
   1dbe8:	ldrb	r0, [fp, #-129]	; 0xffffff7f
   1dbec:	tst	r0, #1
   1dbf0:	beq	1dc04 <__assert_fail@plt+0xc5fc>
   1dbf4:	movw	r0, #1
   1dbf8:	strb	r0, [fp, #-124]	; 0xffffff84
   1dbfc:	movw	r0, #0
   1dc00:	strb	r0, [fp, #-123]	; 0xffffff85
   1dc04:	b	1de98 <__assert_fail@plt+0xc890>
   1dc08:	ldrb	r0, [fp, #-129]	; 0xffffff7f
   1dc0c:	tst	r0, #1
   1dc10:	beq	1dc24 <__assert_fail@plt+0xc61c>
   1dc14:	movw	r0, #1
   1dc18:	strb	r0, [fp, #-124]	; 0xffffff84
   1dc1c:	movw	r0, #0
   1dc20:	strb	r0, [fp, #-123]	; 0xffffff85
   1dc24:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1dc28:	cmp	r0, #69	; 0x45
   1dc2c:	bne	1dc34 <__assert_fail@plt+0xc62c>
   1dc30:	b	1fd9c <__assert_fail@plt+0xe794>
   1dc34:	b	1de98 <__assert_fail@plt+0xc890>
   1dc38:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1dc3c:	cmp	r0, #69	; 0x45
   1dc40:	bne	1dc48 <__assert_fail@plt+0xc640>
   1dc44:	b	1fd9c <__assert_fail@plt+0xe794>
   1dc48:	ldrb	r0, [fp, #-129]	; 0xffffff7f
   1dc4c:	tst	r0, #1
   1dc50:	beq	1dc64 <__assert_fail@plt+0xc65c>
   1dc54:	movw	r0, #1
   1dc58:	strb	r0, [fp, #-124]	; 0xffffff84
   1dc5c:	movw	r0, #0
   1dc60:	strb	r0, [fp, #-123]	; 0xffffff85
   1dc64:	b	1de98 <__assert_fail@plt+0xc890>
   1dc68:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1dc6c:	cmp	r0, #79	; 0x4f
   1dc70:	bne	1dc78 <__assert_fail@plt+0xc670>
   1dc74:	b	1fd9c <__assert_fail@plt+0xe794>
   1dc78:	b	1de98 <__assert_fail@plt+0xc890>
   1dc7c:	mvn	r0, #0
   1dc80:	str	r0, [fp, #-140]	; 0xffffff74
   1dc84:	ldr	r2, [fp, #-104]	; 0xffffff98
   1dc88:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1dc8c:	ldrb	r0, [fp, #-124]	; 0xffffff84
   1dc90:	ldr	r1, [fp, #-76]	; 0xffffffb4
   1dc94:	ldr	ip, [fp, #-140]	; 0xffffff74
   1dc98:	ldr	lr, [fp, #20]
   1dc9c:	ldr	r4, [fp, #24]
   1dca0:	ldr	r5, [fp, #28]
   1dca4:	movw	r6, #0
   1dca8:	str	r0, [sp, #216]	; 0xd8
   1dcac:	mov	r0, r6
   1dcb0:	mvn	r6, #0
   1dcb4:	str	r1, [sp, #212]	; 0xd4
   1dcb8:	mov	r1, r6
   1dcbc:	ldr	r6, [sp, #216]	; 0xd8
   1dcc0:	and	r7, r6, #1
   1dcc4:	str	r7, [sp]
   1dcc8:	ldr	r7, [sp, #212]	; 0xd4
   1dccc:	str	r7, [sp, #4]
   1dcd0:	str	ip, [sp, #8]
   1dcd4:	str	lr, [sp, #12]
   1dcd8:	str	r4, [sp, #16]
   1dcdc:	str	r5, [sp, #20]
   1dce0:	bl	1c7a8 <__assert_fail@plt+0xb1a0>
   1dce4:	str	r0, [fp, #-180]	; 0xffffff4c
   1dce8:	ldr	r0, [fp, #-180]	; 0xffffff4c
   1dcec:	str	r0, [fp, #-184]	; 0xffffff48
   1dcf0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1dcf4:	cmp	r0, #45	; 0x2d
   1dcf8:	beq	1dd08 <__assert_fail@plt+0xc700>
   1dcfc:	ldr	r0, [fp, #16]
   1dd00:	cmp	r0, #0
   1dd04:	bge	1dd14 <__assert_fail@plt+0xc70c>
   1dd08:	movw	r0, #0
   1dd0c:	str	r0, [sp, #208]	; 0xd0
   1dd10:	b	1dd1c <__assert_fail@plt+0xc714>
   1dd14:	ldr	r0, [fp, #16]
   1dd18:	str	r0, [sp, #208]	; 0xd0
   1dd1c:	ldr	r0, [sp, #208]	; 0xd0
   1dd20:	str	r0, [fp, #-188]	; 0xffffff44
   1dd24:	ldr	r0, [fp, #-184]	; 0xffffff48
   1dd28:	ldr	r1, [fp, #-188]	; 0xffffff44
   1dd2c:	cmp	r0, r1
   1dd30:	bcs	1dd40 <__assert_fail@plt+0xc738>
   1dd34:	ldr	r0, [fp, #-188]	; 0xffffff44
   1dd38:	str	r0, [sp, #204]	; 0xcc
   1dd3c:	b	1dd48 <__assert_fail@plt+0xc740>
   1dd40:	ldr	r0, [fp, #-184]	; 0xffffff48
   1dd44:	str	r0, [sp, #204]	; 0xcc
   1dd48:	ldr	r0, [sp, #204]	; 0xcc
   1dd4c:	str	r0, [fp, #-192]	; 0xffffff40
   1dd50:	ldr	r0, [fp, #-192]	; 0xffffff40
   1dd54:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1dd58:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1dd5c:	sub	r1, r1, r2
   1dd60:	cmp	r0, r1
   1dd64:	bcc	1dd88 <__assert_fail@plt+0xc780>
   1dd68:	bl	114e8 <__errno_location@plt>
   1dd6c:	movw	r1, #34	; 0x22
   1dd70:	str	r1, [r0]
   1dd74:	movw	r0, #0
   1dd78:	str	r0, [fp, #-28]	; 0xffffffe4
   1dd7c:	b	1ffb4 <__assert_fail@plt+0xe9ac>
   1dd80:			; <UNDEFINED> instruction: 0xfffff334
   1dd84:			; <UNDEFINED> instruction: 0xffff8000
   1dd88:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1dd8c:	movw	r1, #0
   1dd90:	cmp	r0, r1
   1dd94:	beq	1de80 <__assert_fail@plt+0xc878>
   1dd98:	ldr	r0, [fp, #-184]	; 0xffffff48
   1dd9c:	ldr	r1, [fp, #-188]	; 0xffffff44
   1dda0:	cmp	r0, r1
   1dda4:	bcs	1de20 <__assert_fail@plt+0xc818>
   1dda8:	ldr	r0, [fp, #-188]	; 0xffffff44
   1ddac:	ldr	r1, [fp, #-184]	; 0xffffff48
   1ddb0:	sub	r0, r0, r1
   1ddb4:	str	r0, [fp, #-196]	; 0xffffff3c
   1ddb8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1ddbc:	cmp	r0, #48	; 0x30
   1ddc0:	beq	1ddd0 <__assert_fail@plt+0xc7c8>
   1ddc4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1ddc8:	cmp	r0, #43	; 0x2b
   1ddcc:	bne	1ddf8 <__assert_fail@plt+0xc7f0>
   1ddd0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1ddd4:	ldr	r2, [fp, #-196]	; 0xffffff3c
   1ddd8:	movw	r1, #48	; 0x30
   1dddc:	and	r1, r1, #255	; 0xff
   1dde0:	bl	11500 <memset@plt>
   1dde4:	ldr	r0, [fp, #-196]	; 0xffffff3c
   1dde8:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1ddec:	add	r0, r1, r0
   1ddf0:	str	r0, [fp, #-68]	; 0xffffffbc
   1ddf4:	b	1de1c <__assert_fail@plt+0xc814>
   1ddf8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1ddfc:	ldr	r2, [fp, #-196]	; 0xffffff3c
   1de00:	movw	r1, #32
   1de04:	and	r1, r1, #255	; 0xff
   1de08:	bl	11500 <memset@plt>
   1de0c:	ldr	r0, [fp, #-196]	; 0xffffff3c
   1de10:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1de14:	add	r0, r1, r0
   1de18:	str	r0, [fp, #-68]	; 0xffffffbc
   1de1c:	b	1de20 <__assert_fail@plt+0xc818>
   1de20:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1de24:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1de28:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1de2c:	sub	r1, r1, r2
   1de30:	ldr	r2, [fp, #-104]	; 0xffffff98
   1de34:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1de38:	ldrb	ip, [fp, #-124]	; 0xffffff84
   1de3c:	ldr	lr, [fp, #-76]	; 0xffffffb4
   1de40:	ldr	r4, [fp, #-140]	; 0xffffff74
   1de44:	ldr	r5, [fp, #20]
   1de48:	ldr	r6, [fp, #24]
   1de4c:	ldr	r7, [fp, #28]
   1de50:	and	ip, ip, #1
   1de54:	str	ip, [sp]
   1de58:	str	lr, [sp, #4]
   1de5c:	str	r4, [sp, #8]
   1de60:	str	r5, [sp, #12]
   1de64:	str	r6, [sp, #16]
   1de68:	str	r7, [sp, #20]
   1de6c:	bl	1c7a8 <__assert_fail@plt+0xb1a0>
   1de70:	ldr	r1, [fp, #-184]	; 0xffffff48
   1de74:	ldr	r2, [fp, #-68]	; 0xffffffbc
   1de78:	add	r1, r2, r1
   1de7c:	str	r1, [fp, #-68]	; 0xffffffbc
   1de80:	ldr	r0, [fp, #-192]	; 0xffffff40
   1de84:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1de88:	add	r0, r1, r0
   1de8c:	str	r0, [fp, #-64]	; 0xffffffc0
   1de90:	b	1ff54 <__assert_fail@plt+0xe94c>
   1de94:			; <UNDEFINED> instruction: 0xffffe667
   1de98:	sub	r0, fp, #201	; 0xc9
   1de9c:	str	r0, [fp, #-208]	; 0xffffff30
   1dea0:	ldr	r0, [fp, #-208]	; 0xffffff30
   1dea4:	add	r1, r0, #1
   1dea8:	str	r1, [fp, #-208]	; 0xffffff30
   1deac:	movw	r1, #32
   1deb0:	strb	r1, [r0]
   1deb4:	ldr	r0, [fp, #-208]	; 0xffffff30
   1deb8:	add	r1, r0, #1
   1debc:	str	r1, [fp, #-208]	; 0xffffff30
   1dec0:	movw	r1, #37	; 0x25
   1dec4:	strb	r1, [r0]
   1dec8:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1decc:	cmp	r0, #0
   1ded0:	beq	1dee8 <__assert_fail@plt+0xc8e0>
   1ded4:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1ded8:	ldr	r1, [fp, #-208]	; 0xffffff30
   1dedc:	add	r2, r1, #1
   1dee0:	str	r2, [fp, #-208]	; 0xffffff30
   1dee4:	strb	r0, [r1]
   1dee8:	sub	r2, fp, #201	; 0xc9
   1deec:	add	r0, sp, #552	; 0x228
   1def0:	ldr	r1, [fp, #-136]	; 0xffffff78
   1def4:	ldr	r3, [fp, #-208]	; 0xffffff30
   1def8:	add	ip, r3, #1
   1defc:	str	ip, [fp, #-208]	; 0xffffff30
   1df00:	strb	r1, [r3]
   1df04:	ldr	r1, [fp, #-208]	; 0xffffff30
   1df08:	movw	r3, #0
   1df0c:	strb	r3, [r1]
   1df10:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1df14:	movw	r1, #1024	; 0x400
   1df18:	bl	11458 <strftime@plt>
   1df1c:	str	r0, [sp, #548]	; 0x224
   1df20:	ldr	r0, [sp, #548]	; 0x224
   1df24:	cmp	r0, #0
   1df28:	beq	1e11c <__assert_fail@plt+0xcb14>
   1df2c:	b	1df30 <__assert_fail@plt+0xc928>
   1df30:	ldr	r0, [sp, #548]	; 0x224
   1df34:	sub	r0, r0, #1
   1df38:	str	r0, [sp, #544]	; 0x220
   1df3c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1df40:	cmp	r0, #45	; 0x2d
   1df44:	beq	1df54 <__assert_fail@plt+0xc94c>
   1df48:	ldr	r0, [fp, #16]
   1df4c:	cmp	r0, #0
   1df50:	bge	1df60 <__assert_fail@plt+0xc958>
   1df54:	movw	r0, #0
   1df58:	str	r0, [sp, #200]	; 0xc8
   1df5c:	b	1df68 <__assert_fail@plt+0xc960>
   1df60:	ldr	r0, [fp, #16]
   1df64:	str	r0, [sp, #200]	; 0xc8
   1df68:	ldr	r0, [sp, #200]	; 0xc8
   1df6c:	str	r0, [sp, #540]	; 0x21c
   1df70:	ldr	r0, [sp, #544]	; 0x220
   1df74:	ldr	r1, [sp, #540]	; 0x21c
   1df78:	cmp	r0, r1
   1df7c:	bcs	1df8c <__assert_fail@plt+0xc984>
   1df80:	ldr	r0, [sp, #540]	; 0x21c
   1df84:	str	r0, [sp, #196]	; 0xc4
   1df88:	b	1df94 <__assert_fail@plt+0xc98c>
   1df8c:	ldr	r0, [sp, #544]	; 0x220
   1df90:	str	r0, [sp, #196]	; 0xc4
   1df94:	ldr	r0, [sp, #196]	; 0xc4
   1df98:	str	r0, [sp, #536]	; 0x218
   1df9c:	ldr	r0, [sp, #536]	; 0x218
   1dfa0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1dfa4:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1dfa8:	sub	r1, r1, r2
   1dfac:	cmp	r0, r1
   1dfb0:	bcc	1dfd4 <__assert_fail@plt+0xc9cc>
   1dfb4:	bl	114e8 <__errno_location@plt>
   1dfb8:	movw	r1, #34	; 0x22
   1dfbc:	str	r1, [r0]
   1dfc0:	movw	r0, #0
   1dfc4:	str	r0, [fp, #-28]	; 0xffffffe4
   1dfc8:	b	1ffb4 <__assert_fail@plt+0xe9ac>
   1dfcc:	stcleq	12, cr12, [ip], {204}	; 0xcc
   1dfd0:	vcge.u<illegal width 64>	d3, d3, d20
   1dfd4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1dfd8:	movw	r1, #0
   1dfdc:	cmp	r0, r1
   1dfe0:	beq	1e108 <__assert_fail@plt+0xcb00>
   1dfe4:	ldr	r0, [sp, #544]	; 0x220
   1dfe8:	ldr	r1, [sp, #540]	; 0x21c
   1dfec:	cmp	r0, r1
   1dff0:	bcs	1e070 <__assert_fail@plt+0xca68>
   1dff4:	ldr	r0, [sp, #540]	; 0x21c
   1dff8:	ldr	r1, [sp, #544]	; 0x220
   1dffc:	sub	r0, r0, r1
   1e000:	str	r0, [sp, #532]	; 0x214
   1e004:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1e008:	cmp	r0, #48	; 0x30
   1e00c:	beq	1e01c <__assert_fail@plt+0xca14>
   1e010:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1e014:	cmp	r0, #43	; 0x2b
   1e018:	bne	1e048 <__assert_fail@plt+0xca40>
   1e01c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1e020:	ldr	r2, [sp, #532]	; 0x214
   1e024:	movw	r1, #48	; 0x30
   1e028:	and	r1, r1, #255	; 0xff
   1e02c:	bl	11500 <memset@plt>
   1e030:	ldr	r0, [sp, #532]	; 0x214
   1e034:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1e038:	add	r0, r1, r0
   1e03c:	str	r0, [fp, #-68]	; 0xffffffbc
   1e040:	b	1e06c <__assert_fail@plt+0xca64>
   1e044:	svcvc	0x00ffffff
   1e048:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1e04c:	ldr	r2, [sp, #532]	; 0x214
   1e050:	movw	r1, #32
   1e054:	and	r1, r1, #255	; 0xff
   1e058:	bl	11500 <memset@plt>
   1e05c:	ldr	r0, [sp, #532]	; 0x214
   1e060:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1e064:	add	r0, r1, r0
   1e068:	str	r0, [fp, #-68]	; 0xffffffbc
   1e06c:	b	1e070 <__assert_fail@plt+0xca68>
   1e070:	ldrb	r0, [fp, #-123]	; 0xffffff85
   1e074:	tst	r0, #1
   1e078:	beq	1e0a0 <__assert_fail@plt+0xca98>
   1e07c:	add	r0, sp, #552	; 0x228
   1e080:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1e084:	add	r0, r0, #1
   1e088:	ldr	r2, [sp, #544]	; 0x220
   1e08c:	str	r0, [sp, #192]	; 0xc0
   1e090:	mov	r0, r1
   1e094:	ldr	r1, [sp, #192]	; 0xc0
   1e098:	bl	1ffc4 <__assert_fail@plt+0xe9bc>
   1e09c:	b	1e0f8 <__assert_fail@plt+0xcaf0>
   1e0a0:	ldrb	r0, [fp, #-124]	; 0xffffff84
   1e0a4:	tst	r0, #1
   1e0a8:	beq	1e0d4 <__assert_fail@plt+0xcacc>
   1e0ac:	add	r0, sp, #552	; 0x228
   1e0b0:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1e0b4:	add	r0, r0, #1
   1e0b8:	ldr	r2, [sp, #544]	; 0x220
   1e0bc:	str	r0, [sp, #188]	; 0xbc
   1e0c0:	mov	r0, r1
   1e0c4:	ldr	r1, [sp, #188]	; 0xbc
   1e0c8:	bl	20028 <__assert_fail@plt+0xea20>
   1e0cc:	b	1e0f4 <__assert_fail@plt+0xcaec>
   1e0d0:	andhi	r0, r0, r0
   1e0d4:	add	r0, sp, #552	; 0x228
   1e0d8:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1e0dc:	add	r0, r0, #1
   1e0e0:	ldr	r2, [sp, #544]	; 0x220
   1e0e4:	str	r0, [sp, #184]	; 0xb8
   1e0e8:	mov	r0, r1
   1e0ec:	ldr	r1, [sp, #184]	; 0xb8
   1e0f0:	bl	1135c <memcpy@plt>
   1e0f4:	b	1e0f8 <__assert_fail@plt+0xcaf0>
   1e0f8:	ldr	r0, [sp, #544]	; 0x220
   1e0fc:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1e100:	add	r0, r1, r0
   1e104:	str	r0, [fp, #-68]	; 0xffffffbc
   1e108:	ldr	r0, [sp, #536]	; 0x218
   1e10c:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1e110:	add	r0, r1, r0
   1e114:	str	r0, [fp, #-64]	; 0xffffffc0
   1e118:	b	1e11c <__assert_fail@plt+0xcb14>
   1e11c:	b	1ff54 <__assert_fail@plt+0xe94c>
   1e120:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1e124:	cmp	r0, #69	; 0x45
   1e128:	bne	1e134 <__assert_fail@plt+0xcb2c>
   1e12c:	b	1de98 <__assert_fail@plt+0xc890>
   1e130:	ldmibne	r9, {r0, r3, r4, r7, r8, fp, ip, pc}
   1e134:	ldr	r0, [pc, #4040]	; 1f104 <__assert_fail@plt+0xdafc>
   1e138:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1e13c:	ldr	r1, [r1, #20]
   1e140:	cmp	r1, r0
   1e144:	movw	r0, #0
   1e148:	movlt	r0, #1
   1e14c:	and	r0, r0, #1
   1e150:	strb	r0, [sp, #531]	; 0x213
   1e154:	ldrb	r0, [sp, #531]	; 0x213
   1e158:	mvn	r1, #0
   1e15c:	eor	r0, r0, r1
   1e160:	and	r0, r0, #1
   1e164:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1e168:	ldr	r1, [r1, #20]
   1e16c:	cmp	r1, #0
   1e170:	movw	r1, #0
   1e174:	movlt	r1, #1
   1e178:	and	r1, r1, #1
   1e17c:	and	r0, r0, r1
   1e180:	cmp	r0, #0
   1e184:	movw	r0, #0
   1e188:	movne	r0, #1
   1e18c:	and	r0, r0, #1
   1e190:	strb	r0, [sp, #530]	; 0x212
   1e194:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1e198:	ldr	r0, [r0, #20]
   1e19c:	ldrb	r1, [sp, #530]	; 0x212
   1e1a0:	and	r1, r1, #1
   1e1a4:	movw	r2, #99	; 0x63
   1e1a8:	mul	r1, r1, r2
   1e1ac:	sub	r0, r0, r1
   1e1b0:	movw	r1, #100	; 0x64
   1e1b4:	sdiv	r0, r0, r1
   1e1b8:	add	r0, r0, #19
   1e1bc:	str	r0, [sp, #524]	; 0x20c
   1e1c0:	movw	r0, #2
   1e1c4:	str	r0, [fp, #-84]	; 0xffffffac
   1e1c8:	ldrb	r0, [sp, #531]	; 0x213
   1e1cc:	and	r0, r0, #1
   1e1d0:	strb	r0, [fp, #-93]	; 0xffffffa3
   1e1d4:	ldr	r0, [sp, #524]	; 0x20c
   1e1d8:	str	r0, [fp, #-92]	; 0xffffffa4
   1e1dc:	b	1e278 <__assert_fail@plt+0xcc70>
   1e1e0:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1e1e4:	cmp	r0, #79	; 0x4f
   1e1e8:	bne	1e1f0 <__assert_fail@plt+0xcbe8>
   1e1ec:	b	1fd9c <__assert_fail@plt+0xe794>
   1e1f0:	b	1de98 <__assert_fail@plt+0xc890>
   1e1f4:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1e1f8:	cmp	r0, #0
   1e1fc:	beq	1e204 <__assert_fail@plt+0xcbfc>
   1e200:	b	1fd9c <__assert_fail@plt+0xe794>
   1e204:	movw	r0, #1898	; 0x76a
   1e208:	movt	r0, #3
   1e20c:	str	r0, [fp, #-104]	; 0xffffff98
   1e210:	b	1dc7c <__assert_fail@plt+0xc674>
   1e214:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1e218:	cmp	r0, #69	; 0x45
   1e21c:	bne	1e224 <__assert_fail@plt+0xcc1c>
   1e220:	b	1fd9c <__assert_fail@plt+0xe794>
   1e224:	b	1e228 <__assert_fail@plt+0xcc20>
   1e228:	movw	r0, #2
   1e22c:	str	r0, [fp, #-84]	; 0xffffffac
   1e230:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1e234:	ldr	r0, [r0, #12]
   1e238:	str	r0, [fp, #-88]	; 0xffffffa8
   1e23c:	b	1e31c <__assert_fail@plt+0xcd14>
   1e240:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1e244:	cmp	r0, #69	; 0x45
   1e248:	bne	1e250 <__assert_fail@plt+0xcc48>
   1e24c:	b	1fd9c <__assert_fail@plt+0xe794>
   1e250:	b	1e254 <__assert_fail@plt+0xcc4c>
   1e254:	movw	r0, #2
   1e258:	str	r0, [fp, #-84]	; 0xffffffac
   1e25c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1e260:	ldr	r0, [r0, #12]
   1e264:	str	r0, [fp, #-88]	; 0xffffffa8
   1e268:	b	1e304 <__assert_fail@plt+0xccfc>
   1e26c:	movw	r0, #1
   1e270:	strb	r0, [fp, #-94]	; 0xffffffa2
   1e274:	b	1e34c <__assert_fail@plt+0xcd44>
   1e278:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1e27c:	cmp	r0, #0
   1e280:	bne	1e28c <__assert_fail@plt+0xcc84>
   1e284:	ldr	r0, [fp, #12]
   1e288:	str	r0, [fp, #-76]	; 0xffffffb4
   1e28c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1e290:	cmp	r0, #43	; 0x2b
   1e294:	movw	r0, #0
   1e298:	str	r0, [sp, #180]	; 0xb4
   1e29c:	bne	1e2f4 <__assert_fail@plt+0xccec>
   1e2a0:	ldr	r0, [fp, #-84]	; 0xffffffac
   1e2a4:	cmp	r0, #2
   1e2a8:	movw	r0, #0
   1e2ac:	moveq	r0, #1
   1e2b0:	tst	r0, #1
   1e2b4:	movw	r0, #9999	; 0x270f
   1e2b8:	movw	r1, #99	; 0x63
   1e2bc:	movne	r0, r1
   1e2c0:	ldr	r1, [fp, #-92]	; 0xffffffa4
   1e2c4:	cmp	r0, r1
   1e2c8:	movw	r0, #1
   1e2cc:	str	r0, [sp, #176]	; 0xb0
   1e2d0:	bcc	1e2ec <__assert_fail@plt+0xcce4>
   1e2d4:	ldr	r0, [fp, #-84]	; 0xffffffac
   1e2d8:	ldr	r1, [fp, #16]
   1e2dc:	cmp	r0, r1
   1e2e0:	movw	r0, #0
   1e2e4:	movlt	r0, #1
   1e2e8:	str	r0, [sp, #176]	; 0xb0
   1e2ec:	ldr	r0, [sp, #176]	; 0xb0
   1e2f0:	str	r0, [sp, #180]	; 0xb4
   1e2f4:	ldr	r0, [sp, #180]	; 0xb4
   1e2f8:	and	r0, r0, #1
   1e2fc:	strb	r0, [fp, #-94]	; 0xffffffa2
   1e300:	b	1e344 <__assert_fail@plt+0xcd3c>
   1e304:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1e308:	cmp	r0, #0
   1e30c:	bne	1e318 <__assert_fail@plt+0xcd10>
   1e310:	movw	r0, #95	; 0x5f
   1e314:	str	r0, [fp, #-76]	; 0xffffffb4
   1e318:	b	1e31c <__assert_fail@plt+0xcd14>
   1e31c:	ldr	r0, [fp, #-88]	; 0xffffffa8
   1e320:	cmp	r0, #0
   1e324:	movw	r0, #0
   1e328:	movlt	r0, #1
   1e32c:	and	r0, r0, #1
   1e330:	strb	r0, [fp, #-93]	; 0xffffffa3
   1e334:	ldr	r0, [fp, #-88]	; 0xffffffa8
   1e338:	str	r0, [fp, #-92]	; 0xffffffa4
   1e33c:	movw	r0, #0
   1e340:	strb	r0, [fp, #-94]	; 0xffffffa2
   1e344:	movw	r0, #0
   1e348:	str	r0, [fp, #-100]	; 0xffffff9c
   1e34c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1e350:	cmp	r0, #79	; 0x4f
   1e354:	bne	1e368 <__assert_fail@plt+0xcd60>
   1e358:	ldrb	r0, [fp, #-93]	; 0xffffffa3
   1e35c:	tst	r0, #1
   1e360:	bne	1e368 <__assert_fail@plt+0xcd60>
   1e364:	b	1de98 <__assert_fail@plt+0xc890>
   1e368:	sub	r0, fp, #122	; 0x7a
   1e36c:	add	r0, r0, #14
   1e370:	str	r0, [fp, #-108]	; 0xffffff94
   1e374:	ldrb	r0, [fp, #-93]	; 0xffffffa3
   1e378:	tst	r0, #1
   1e37c:	beq	1e390 <__assert_fail@plt+0xcd88>
   1e380:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1e384:	movw	r1, #0
   1e388:	sub	r0, r1, r0
   1e38c:	str	r0, [fp, #-92]	; 0xffffffa4
   1e390:	b	1e394 <__assert_fail@plt+0xcd8c>
   1e394:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1e398:	and	r0, r0, #1
   1e39c:	cmp	r0, #0
   1e3a0:	beq	1e3c0 <__assert_fail@plt+0xcdb8>
   1e3a4:	ldr	r0, [fp, #-108]	; 0xffffff94
   1e3a8:	mvn	r1, #0
   1e3ac:	add	r2, r0, r1
   1e3b0:	str	r2, [fp, #-108]	; 0xffffff94
   1e3b4:	add	r0, r0, r1
   1e3b8:	movw	r1, #58	; 0x3a
   1e3bc:	strb	r1, [r0]
   1e3c0:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1e3c4:	asr	r0, r0, #1
   1e3c8:	str	r0, [fp, #-100]	; 0xffffff9c
   1e3cc:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1e3d0:	movw	r1, #52429	; 0xcccd
   1e3d4:	movt	r1, #52428	; 0xcccc
   1e3d8:	umull	r1, r2, r0, r1
   1e3dc:	lsr	r2, r2, #3
   1e3e0:	add	r2, r2, r2, lsl #2
   1e3e4:	sub	r0, r0, r2, lsl #1
   1e3e8:	add	r0, r0, #48	; 0x30
   1e3ec:	ldr	r2, [fp, #-108]	; 0xffffff94
   1e3f0:	mvn	r3, #0
   1e3f4:	add	ip, r2, r3
   1e3f8:	str	ip, [fp, #-108]	; 0xffffff94
   1e3fc:	add	r2, r2, r3
   1e400:	strb	r0, [r2]
   1e404:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1e408:	movw	r2, #10
   1e40c:	udiv	r0, r0, r2
   1e410:	str	r0, [fp, #-92]	; 0xffffffa4
   1e414:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1e418:	cmp	r0, #0
   1e41c:	movw	r0, #1
   1e420:	str	r0, [sp, #172]	; 0xac
   1e424:	bne	1e43c <__assert_fail@plt+0xce34>
   1e428:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1e42c:	cmp	r0, #0
   1e430:	movw	r0, #0
   1e434:	movne	r0, #1
   1e438:	str	r0, [sp, #172]	; 0xac
   1e43c:	ldr	r0, [sp, #172]	; 0xac
   1e440:	tst	r0, #1
   1e444:	bne	1e394 <__assert_fail@plt+0xcd8c>
   1e448:	b	1e44c <__assert_fail@plt+0xce44>
   1e44c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1e450:	cmp	r0, #0
   1e454:	bne	1e460 <__assert_fail@plt+0xce58>
   1e458:	movw	r0, #48	; 0x30
   1e45c:	str	r0, [fp, #-76]	; 0xffffffb4
   1e460:	ldr	r0, [fp, #16]
   1e464:	cmp	r0, #0
   1e468:	bge	1e474 <__assert_fail@plt+0xce6c>
   1e46c:	ldr	r0, [fp, #-84]	; 0xffffffac
   1e470:	str	r0, [fp, #16]
   1e474:	ldrb	r0, [fp, #-93]	; 0xffffffa3
   1e478:	tst	r0, #1
   1e47c:	beq	1e48c <__assert_fail@plt+0xce84>
   1e480:	movw	r0, #45	; 0x2d
   1e484:	str	r0, [sp, #168]	; 0xa8
   1e488:	b	1e4a0 <__assert_fail@plt+0xce98>
   1e48c:	ldrb	r0, [fp, #-94]	; 0xffffffa2
   1e490:	tst	r0, #1
   1e494:	movw	r0, #43	; 0x2b
   1e498:	moveq	r0, #0
   1e49c:	str	r0, [sp, #168]	; 0xa8
   1e4a0:	ldr	r0, [sp, #168]	; 0xa8
   1e4a4:	sub	r1, fp, #122	; 0x7a
   1e4a8:	strb	r0, [sp, #523]	; 0x20b
   1e4ac:	add	r0, r1, #14
   1e4b0:	ldr	r1, [fp, #-108]	; 0xffffff94
   1e4b4:	sub	r0, r0, r1
   1e4b8:	str	r0, [sp, #516]	; 0x204
   1e4bc:	ldr	r0, [fp, #16]
   1e4c0:	add	lr, sp, #512	; 0x200
   1e4c4:	ldrsb	r1, [lr, #11]
   1e4c8:	cmp	r1, #0
   1e4cc:	movw	r1, #0
   1e4d0:	movne	r1, #1
   1e4d4:	mvn	r2, #0
   1e4d8:	eor	r1, r1, r2
   1e4dc:	eor	r1, r1, r2
   1e4e0:	and	r1, r1, #1
   1e4e4:	sub	r0, r0, r1
   1e4e8:	ldr	r1, [sp, #516]	; 0x204
   1e4ec:	sub	r0, r0, r1
   1e4f0:	str	r0, [sp, #512]	; 0x200
   1e4f4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1e4f8:	cmp	r0, #45	; 0x2d
   1e4fc:	beq	1e50c <__assert_fail@plt+0xcf04>
   1e500:	ldr	r0, [sp, #512]	; 0x200
   1e504:	cmp	r0, #0
   1e508:	bgt	1e518 <__assert_fail@plt+0xcf10>
   1e50c:	movw	r0, #0
   1e510:	str	r0, [sp, #164]	; 0xa4
   1e514:	b	1e520 <__assert_fail@plt+0xcf18>
   1e518:	ldr	r0, [sp, #512]	; 0x200
   1e51c:	str	r0, [sp, #164]	; 0xa4
   1e520:	ldr	r0, [sp, #164]	; 0xa4
   1e524:	str	r0, [sp, #508]	; 0x1fc
   1e528:	add	lr, sp, #512	; 0x200
   1e52c:	ldrsb	r0, [lr, #11]
   1e530:	cmp	r0, #0
   1e534:	beq	1e708 <__assert_fail@plt+0xd100>
   1e538:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1e53c:	cmp	r0, #95	; 0x5f
   1e540:	bne	1e598 <__assert_fail@plt+0xcf90>
   1e544:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1e548:	movw	r1, #0
   1e54c:	cmp	r0, r1
   1e550:	beq	1e578 <__assert_fail@plt+0xcf70>
   1e554:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1e558:	ldr	r2, [sp, #508]	; 0x1fc
   1e55c:	movw	r1, #32
   1e560:	and	r1, r1, #255	; 0xff
   1e564:	bl	11500 <memset@plt>
   1e568:	ldr	r0, [sp, #508]	; 0x1fc
   1e56c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1e570:	add	r0, r1, r0
   1e574:	str	r0, [fp, #-68]	; 0xffffffbc
   1e578:	ldr	r0, [sp, #508]	; 0x1fc
   1e57c:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1e580:	add	r0, r1, r0
   1e584:	str	r0, [fp, #-64]	; 0xffffffc0
   1e588:	ldr	r0, [sp, #508]	; 0x1fc
   1e58c:	ldr	r1, [fp, #16]
   1e590:	sub	r0, r1, r0
   1e594:	str	r0, [fp, #16]
   1e598:	b	1e59c <__assert_fail@plt+0xcf94>
   1e59c:	movw	r0, #1
   1e5a0:	str	r0, [sp, #504]	; 0x1f8
   1e5a4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1e5a8:	cmp	r0, #45	; 0x2d
   1e5ac:	movw	r0, #1
   1e5b0:	str	r0, [sp, #160]	; 0xa0
   1e5b4:	beq	1e5c4 <__assert_fail@plt+0xcfbc>
   1e5b8:	movw	r0, #0
   1e5bc:	str	r0, [sp, #160]	; 0xa0
   1e5c0:	b	1e5c4 <__assert_fail@plt+0xcfbc>
   1e5c4:	ldr	r0, [sp, #160]	; 0xa0
   1e5c8:	tst	r0, #1
   1e5cc:	movw	r0, #0
   1e5d0:	moveq	r0, #0
   1e5d4:	str	r0, [sp, #500]	; 0x1f4
   1e5d8:	ldr	r0, [sp, #504]	; 0x1f8
   1e5dc:	ldr	r1, [sp, #500]	; 0x1f4
   1e5e0:	cmp	r0, r1
   1e5e4:	bcs	1e5f4 <__assert_fail@plt+0xcfec>
   1e5e8:	ldr	r0, [sp, #500]	; 0x1f4
   1e5ec:	str	r0, [sp, #156]	; 0x9c
   1e5f0:	b	1e5fc <__assert_fail@plt+0xcff4>
   1e5f4:	ldr	r0, [sp, #504]	; 0x1f8
   1e5f8:	str	r0, [sp, #156]	; 0x9c
   1e5fc:	ldr	r0, [sp, #156]	; 0x9c
   1e600:	str	r0, [sp, #496]	; 0x1f0
   1e604:	ldr	r0, [sp, #496]	; 0x1f0
   1e608:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1e60c:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1e610:	sub	r1, r1, r2
   1e614:	cmp	r0, r1
   1e618:	bcc	1e634 <__assert_fail@plt+0xd02c>
   1e61c:	bl	114e8 <__errno_location@plt>
   1e620:	movw	r1, #34	; 0x22
   1e624:	str	r1, [r0]
   1e628:	movw	r0, #0
   1e62c:	str	r0, [fp, #-28]	; 0xffffffe4
   1e630:	b	1ffb4 <__assert_fail@plt+0xe9ac>
   1e634:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1e638:	movw	r1, #0
   1e63c:	cmp	r0, r1
   1e640:	beq	1e6e8 <__assert_fail@plt+0xd0e0>
   1e644:	ldr	r0, [sp, #504]	; 0x1f8
   1e648:	ldr	r1, [sp, #500]	; 0x1f4
   1e64c:	cmp	r0, r1
   1e650:	bcs	1e6cc <__assert_fail@plt+0xd0c4>
   1e654:	ldr	r0, [sp, #500]	; 0x1f4
   1e658:	ldr	r1, [sp, #504]	; 0x1f8
   1e65c:	sub	r0, r0, r1
   1e660:	str	r0, [sp, #492]	; 0x1ec
   1e664:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1e668:	cmp	r0, #48	; 0x30
   1e66c:	beq	1e67c <__assert_fail@plt+0xd074>
   1e670:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1e674:	cmp	r0, #43	; 0x2b
   1e678:	bne	1e6a4 <__assert_fail@plt+0xd09c>
   1e67c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1e680:	ldr	r2, [sp, #492]	; 0x1ec
   1e684:	movw	r1, #48	; 0x30
   1e688:	and	r1, r1, #255	; 0xff
   1e68c:	bl	11500 <memset@plt>
   1e690:	ldr	r0, [sp, #492]	; 0x1ec
   1e694:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1e698:	add	r0, r1, r0
   1e69c:	str	r0, [fp, #-68]	; 0xffffffbc
   1e6a0:	b	1e6c8 <__assert_fail@plt+0xd0c0>
   1e6a4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1e6a8:	ldr	r2, [sp, #492]	; 0x1ec
   1e6ac:	movw	r1, #32
   1e6b0:	and	r1, r1, #255	; 0xff
   1e6b4:	bl	11500 <memset@plt>
   1e6b8:	ldr	r0, [sp, #492]	; 0x1ec
   1e6bc:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1e6c0:	add	r0, r1, r0
   1e6c4:	str	r0, [fp, #-68]	; 0xffffffbc
   1e6c8:	b	1e6cc <__assert_fail@plt+0xd0c4>
   1e6cc:	ldrb	r0, [sp, #523]	; 0x20b
   1e6d0:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1e6d4:	strb	r0, [r1]
   1e6d8:	ldr	r0, [sp, #504]	; 0x1f8
   1e6dc:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1e6e0:	add	r0, r1, r0
   1e6e4:	str	r0, [fp, #-68]	; 0xffffffbc
   1e6e8:	ldr	r0, [sp, #496]	; 0x1f0
   1e6ec:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1e6f0:	add	r0, r1, r0
   1e6f4:	str	r0, [fp, #-64]	; 0xffffffc0
   1e6f8:	ldr	r0, [fp, #16]
   1e6fc:	mvn	r1, #0
   1e700:	add	r0, r0, r1
   1e704:	str	r0, [fp, #16]
   1e708:	b	1e70c <__assert_fail@plt+0xd104>
   1e70c:	ldr	r0, [sp, #516]	; 0x204
   1e710:	str	r0, [sp, #488]	; 0x1e8
   1e714:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1e718:	cmp	r0, #45	; 0x2d
   1e71c:	beq	1e72c <__assert_fail@plt+0xd124>
   1e720:	ldr	r0, [fp, #16]
   1e724:	cmp	r0, #0
   1e728:	bge	1e738 <__assert_fail@plt+0xd130>
   1e72c:	movw	r0, #0
   1e730:	str	r0, [sp, #152]	; 0x98
   1e734:	b	1e740 <__assert_fail@plt+0xd138>
   1e738:	ldr	r0, [fp, #16]
   1e73c:	str	r0, [sp, #152]	; 0x98
   1e740:	ldr	r0, [sp, #152]	; 0x98
   1e744:	str	r0, [sp, #484]	; 0x1e4
   1e748:	ldr	r0, [sp, #488]	; 0x1e8
   1e74c:	ldr	r1, [sp, #484]	; 0x1e4
   1e750:	cmp	r0, r1
   1e754:	bcs	1e764 <__assert_fail@plt+0xd15c>
   1e758:	ldr	r0, [sp, #484]	; 0x1e4
   1e75c:	str	r0, [sp, #148]	; 0x94
   1e760:	b	1e76c <__assert_fail@plt+0xd164>
   1e764:	ldr	r0, [sp, #488]	; 0x1e8
   1e768:	str	r0, [sp, #148]	; 0x94
   1e76c:	ldr	r0, [sp, #148]	; 0x94
   1e770:	str	r0, [sp, #480]	; 0x1e0
   1e774:	ldr	r0, [sp, #480]	; 0x1e0
   1e778:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1e77c:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1e780:	sub	r1, r1, r2
   1e784:	cmp	r0, r1
   1e788:	bcc	1e7a4 <__assert_fail@plt+0xd19c>
   1e78c:	bl	114e8 <__errno_location@plt>
   1e790:	movw	r1, #34	; 0x22
   1e794:	str	r1, [r0]
   1e798:	movw	r0, #0
   1e79c:	str	r0, [fp, #-28]	; 0xffffffe4
   1e7a0:	b	1ffb4 <__assert_fail@plt+0xe9ac>
   1e7a4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1e7a8:	movw	r1, #0
   1e7ac:	cmp	r0, r1
   1e7b0:	beq	1e8a0 <__assert_fail@plt+0xd298>
   1e7b4:	ldr	r0, [sp, #488]	; 0x1e8
   1e7b8:	ldr	r1, [sp, #484]	; 0x1e4
   1e7bc:	cmp	r0, r1
   1e7c0:	bcs	1e83c <__assert_fail@plt+0xd234>
   1e7c4:	ldr	r0, [sp, #484]	; 0x1e4
   1e7c8:	ldr	r1, [sp, #488]	; 0x1e8
   1e7cc:	sub	r0, r0, r1
   1e7d0:	str	r0, [sp, #476]	; 0x1dc
   1e7d4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1e7d8:	cmp	r0, #48	; 0x30
   1e7dc:	beq	1e7ec <__assert_fail@plt+0xd1e4>
   1e7e0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1e7e4:	cmp	r0, #43	; 0x2b
   1e7e8:	bne	1e814 <__assert_fail@plt+0xd20c>
   1e7ec:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1e7f0:	ldr	r2, [sp, #476]	; 0x1dc
   1e7f4:	movw	r1, #48	; 0x30
   1e7f8:	and	r1, r1, #255	; 0xff
   1e7fc:	bl	11500 <memset@plt>
   1e800:	ldr	r0, [sp, #476]	; 0x1dc
   1e804:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1e808:	add	r0, r1, r0
   1e80c:	str	r0, [fp, #-68]	; 0xffffffbc
   1e810:	b	1e838 <__assert_fail@plt+0xd230>
   1e814:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1e818:	ldr	r2, [sp, #476]	; 0x1dc
   1e81c:	movw	r1, #32
   1e820:	and	r1, r1, #255	; 0xff
   1e824:	bl	11500 <memset@plt>
   1e828:	ldr	r0, [sp, #476]	; 0x1dc
   1e82c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1e830:	add	r0, r1, r0
   1e834:	str	r0, [fp, #-68]	; 0xffffffbc
   1e838:	b	1e83c <__assert_fail@plt+0xd234>
   1e83c:	ldrb	r0, [fp, #-123]	; 0xffffff85
   1e840:	tst	r0, #1
   1e844:	beq	1e85c <__assert_fail@plt+0xd254>
   1e848:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1e84c:	ldr	r1, [fp, #-108]	; 0xffffff94
   1e850:	ldr	r2, [sp, #488]	; 0x1e8
   1e854:	bl	1ffc4 <__assert_fail@plt+0xe9bc>
   1e858:	b	1e890 <__assert_fail@plt+0xd288>
   1e85c:	ldrb	r0, [fp, #-124]	; 0xffffff84
   1e860:	tst	r0, #1
   1e864:	beq	1e87c <__assert_fail@plt+0xd274>
   1e868:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1e86c:	ldr	r1, [fp, #-108]	; 0xffffff94
   1e870:	ldr	r2, [sp, #488]	; 0x1e8
   1e874:	bl	20028 <__assert_fail@plt+0xea20>
   1e878:	b	1e88c <__assert_fail@plt+0xd284>
   1e87c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1e880:	ldr	r1, [fp, #-108]	; 0xffffff94
   1e884:	ldr	r2, [sp, #488]	; 0x1e8
   1e888:	bl	1135c <memcpy@plt>
   1e88c:	b	1e890 <__assert_fail@plt+0xd288>
   1e890:	ldr	r0, [sp, #488]	; 0x1e8
   1e894:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1e898:	add	r0, r1, r0
   1e89c:	str	r0, [fp, #-68]	; 0xffffffbc
   1e8a0:	ldr	r0, [sp, #480]	; 0x1e0
   1e8a4:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1e8a8:	add	r0, r1, r0
   1e8ac:	str	r0, [fp, #-64]	; 0xffffffc0
   1e8b0:	b	1ff54 <__assert_fail@plt+0xe94c>
   1e8b4:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1e8b8:	cmp	r0, #0
   1e8bc:	beq	1e8c4 <__assert_fail@plt+0xd2bc>
   1e8c0:	b	1fd9c <__assert_fail@plt+0xe794>
   1e8c4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1e8c8:	cmp	r0, #0
   1e8cc:	bne	1e8f0 <__assert_fail@plt+0xd2e8>
   1e8d0:	ldr	r0, [fp, #16]
   1e8d4:	cmp	r0, #0
   1e8d8:	bge	1e8f0 <__assert_fail@plt+0xd2e8>
   1e8dc:	movw	r0, #43	; 0x2b
   1e8e0:	str	r0, [fp, #-76]	; 0xffffffb4
   1e8e4:	movw	r0, #4
   1e8e8:	str	r0, [fp, #-140]	; 0xffffff74
   1e8ec:	b	1e914 <__assert_fail@plt+0xd30c>
   1e8f0:	ldr	r0, [fp, #16]
   1e8f4:	sub	r0, r0, #6
   1e8f8:	str	r0, [fp, #-140]	; 0xffffff74
   1e8fc:	ldr	r0, [fp, #-140]	; 0xffffff74
   1e900:	cmp	r0, #0
   1e904:	bge	1e910 <__assert_fail@plt+0xd308>
   1e908:	movw	r0, #0
   1e90c:	str	r0, [fp, #-140]	; 0xffffff74
   1e910:	b	1e914 <__assert_fail@plt+0xd30c>
   1e914:	movw	r0, #1907	; 0x773
   1e918:	movt	r0, #3
   1e91c:	str	r0, [fp, #-104]	; 0xffffff98
   1e920:	b	1dc84 <__assert_fail@plt+0xc67c>
   1e924:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1e928:	cmp	r0, #69	; 0x45
   1e92c:	bne	1e934 <__assert_fail@plt+0xd32c>
   1e930:	b	1fd9c <__assert_fail@plt+0xe794>
   1e934:	b	1e938 <__assert_fail@plt+0xd330>
   1e938:	movw	r0, #2
   1e93c:	str	r0, [fp, #-84]	; 0xffffffac
   1e940:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1e944:	ldr	r0, [r0, #8]
   1e948:	str	r0, [fp, #-88]	; 0xffffffa8
   1e94c:	b	1e31c <__assert_fail@plt+0xcd14>
   1e950:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1e954:	cmp	r0, #69	; 0x45
   1e958:	bne	1e960 <__assert_fail@plt+0xd358>
   1e95c:	b	1fd9c <__assert_fail@plt+0xe794>
   1e960:	b	1e964 <__assert_fail@plt+0xd35c>
   1e964:	movw	r0, #2
   1e968:	str	r0, [fp, #-84]	; 0xffffffac
   1e96c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1e970:	str	r0, [fp, #-88]	; 0xffffffa8
   1e974:	b	1e31c <__assert_fail@plt+0xcd14>
   1e978:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1e97c:	cmp	r0, #69	; 0x45
   1e980:	bne	1e988 <__assert_fail@plt+0xd380>
   1e984:	b	1fd9c <__assert_fail@plt+0xe794>
   1e988:	b	1e98c <__assert_fail@plt+0xd384>
   1e98c:	movw	r0, #2
   1e990:	str	r0, [fp, #-84]	; 0xffffffac
   1e994:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1e998:	ldr	r0, [r0, #8]
   1e99c:	str	r0, [fp, #-88]	; 0xffffffa8
   1e9a0:	b	1e304 <__assert_fail@plt+0xccfc>
   1e9a4:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1e9a8:	cmp	r0, #69	; 0x45
   1e9ac:	bne	1e9b4 <__assert_fail@plt+0xd3ac>
   1e9b0:	b	1fd9c <__assert_fail@plt+0xe794>
   1e9b4:	b	1e9b8 <__assert_fail@plt+0xd3b0>
   1e9b8:	movw	r0, #2
   1e9bc:	str	r0, [fp, #-84]	; 0xffffffac
   1e9c0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1e9c4:	str	r0, [fp, #-88]	; 0xffffffa8
   1e9c8:	b	1e304 <__assert_fail@plt+0xccfc>
   1e9cc:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1e9d0:	cmp	r0, #69	; 0x45
   1e9d4:	bne	1e9dc <__assert_fail@plt+0xd3d4>
   1e9d8:	b	1fd9c <__assert_fail@plt+0xe794>
   1e9dc:	b	1e9e0 <__assert_fail@plt+0xd3d8>
   1e9e0:	movw	r0, #3
   1e9e4:	str	r0, [fp, #-84]	; 0xffffffac
   1e9e8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1e9ec:	ldr	r0, [r0, #28]
   1e9f0:	cmn	r0, #1
   1e9f4:	movw	r0, #0
   1e9f8:	movlt	r0, #1
   1e9fc:	and	r0, r0, #1
   1ea00:	strb	r0, [fp, #-93]	; 0xffffffa3
   1ea04:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1ea08:	ldr	r0, [r0, #28]
   1ea0c:	add	r0, r0, #1
   1ea10:	str	r0, [fp, #-92]	; 0xffffffa4
   1ea14:	b	1e33c <__assert_fail@plt+0xcd34>
   1ea18:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1ea1c:	cmp	r0, #69	; 0x45
   1ea20:	bne	1ea28 <__assert_fail@plt+0xd420>
   1ea24:	b	1fd9c <__assert_fail@plt+0xe794>
   1ea28:	b	1ea2c <__assert_fail@plt+0xd424>
   1ea2c:	movw	r0, #2
   1ea30:	str	r0, [fp, #-84]	; 0xffffffac
   1ea34:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1ea38:	ldr	r0, [r0, #4]
   1ea3c:	str	r0, [fp, #-88]	; 0xffffffa8
   1ea40:	b	1e31c <__assert_fail@plt+0xcd14>
   1ea44:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1ea48:	cmp	r0, #69	; 0x45
   1ea4c:	bne	1ea54 <__assert_fail@plt+0xd44c>
   1ea50:	b	1fd9c <__assert_fail@plt+0xe794>
   1ea54:	b	1ea58 <__assert_fail@plt+0xd450>
   1ea58:	movw	r0, #2
   1ea5c:	str	r0, [fp, #-84]	; 0xffffffac
   1ea60:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1ea64:	ldr	r0, [r0, #16]
   1ea68:	cmn	r0, #1
   1ea6c:	movw	r0, #0
   1ea70:	movlt	r0, #1
   1ea74:	and	r0, r0, #1
   1ea78:	strb	r0, [fp, #-93]	; 0xffffffa3
   1ea7c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1ea80:	ldr	r0, [r0, #16]
   1ea84:	add	r0, r0, #1
   1ea88:	str	r0, [fp, #-92]	; 0xffffffa4
   1ea8c:	b	1e33c <__assert_fail@plt+0xcd34>
   1ea90:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1ea94:	cmp	r0, #69	; 0x45
   1ea98:	bne	1eaa0 <__assert_fail@plt+0xd498>
   1ea9c:	b	1fd9c <__assert_fail@plt+0xe794>
   1eaa0:	ldr	r0, [fp, #28]
   1eaa4:	str	r0, [sp, #472]	; 0x1d8
   1eaa8:	movw	r0, #9
   1eaac:	str	r0, [sp, #468]	; 0x1d4
   1eab0:	ldr	r0, [fp, #16]
   1eab4:	cmp	r0, #0
   1eab8:	bgt	1eac4 <__assert_fail@plt+0xd4bc>
   1eabc:	ldr	r0, [sp, #468]	; 0x1d4
   1eac0:	str	r0, [fp, #16]
   1eac4:	ldr	r0, [sp, #468]	; 0x1d4
   1eac8:	str	r0, [sp, #464]	; 0x1d0
   1eacc:	ldr	r0, [fp, #16]
   1ead0:	ldr	r1, [sp, #464]	; 0x1d0
   1ead4:	cmp	r0, r1
   1ead8:	movw	r0, #1
   1eadc:	str	r0, [sp, #144]	; 0x90
   1eae0:	blt	1eb34 <__assert_fail@plt+0xd52c>
   1eae4:	ldr	r0, [sp, #464]	; 0x1d0
   1eae8:	movw	r1, #1
   1eaec:	cmp	r1, r0
   1eaf0:	movw	r0, #0
   1eaf4:	str	r0, [sp, #140]	; 0x8c
   1eaf8:	bge	1eb2c <__assert_fail@plt+0xd524>
   1eafc:	ldr	r0, [sp, #472]	; 0x1d8
   1eb00:	movw	r1, #26215	; 0x6667
   1eb04:	movt	r1, #26214	; 0x6666
   1eb08:	smmul	r1, r0, r1
   1eb0c:	asr	r2, r1, #2
   1eb10:	add	r1, r2, r1, lsr #31
   1eb14:	add	r1, r1, r1, lsl #2
   1eb18:	sub	r0, r0, r1, lsl #1
   1eb1c:	cmp	r0, #0
   1eb20:	movw	r0, #0
   1eb24:	moveq	r0, #1
   1eb28:	str	r0, [sp, #140]	; 0x8c
   1eb2c:	ldr	r0, [sp, #140]	; 0x8c
   1eb30:	str	r0, [sp, #144]	; 0x90
   1eb34:	ldr	r0, [sp, #144]	; 0x90
   1eb38:	tst	r0, #1
   1eb3c:	beq	1eb64 <__assert_fail@plt+0xd55c>
   1eb40:	ldr	r0, [sp, #464]	; 0x1d0
   1eb44:	mvn	r1, #0
   1eb48:	add	r0, r0, r1
   1eb4c:	str	r0, [sp, #464]	; 0x1d0
   1eb50:	ldr	r0, [sp, #472]	; 0x1d8
   1eb54:	movw	r1, #10
   1eb58:	sdiv	r0, r0, r1
   1eb5c:	str	r0, [sp, #472]	; 0x1d8
   1eb60:	b	1eacc <__assert_fail@plt+0xd4c4>
   1eb64:	ldr	r0, [sp, #464]	; 0x1d0
   1eb68:	str	r0, [sp, #460]	; 0x1cc
   1eb6c:	ldr	r0, [sp, #460]	; 0x1cc
   1eb70:	movw	r1, #0
   1eb74:	cmp	r1, r0
   1eb78:	bge	1ebd8 <__assert_fail@plt+0xd5d0>
   1eb7c:	ldr	r0, [sp, #472]	; 0x1d8
   1eb80:	movw	r1, #26215	; 0x6667
   1eb84:	movt	r1, #26214	; 0x6666
   1eb88:	smmul	r1, r0, r1
   1eb8c:	asr	r2, r1, #2
   1eb90:	add	r1, r2, r1, lsr #31
   1eb94:	add	r1, r1, r1, lsl #2
   1eb98:	sub	r0, r0, r1, lsl #1
   1eb9c:	add	r0, r0, #48	; 0x30
   1eba0:	ldr	r1, [sp, #460]	; 0x1cc
   1eba4:	sub	r1, r1, #1
   1eba8:	sub	r2, fp, #122	; 0x7a
   1ebac:	add	r1, r2, r1
   1ebb0:	strb	r0, [r1]
   1ebb4:	ldr	r0, [sp, #472]	; 0x1d8
   1ebb8:	movw	r1, #10
   1ebbc:	sdiv	r0, r0, r1
   1ebc0:	str	r0, [sp, #472]	; 0x1d8
   1ebc4:	ldr	r0, [sp, #460]	; 0x1cc
   1ebc8:	mvn	r1, #0
   1ebcc:	add	r0, r0, r1
   1ebd0:	str	r0, [sp, #460]	; 0x1cc
   1ebd4:	b	1eb6c <__assert_fail@plt+0xd564>
   1ebd8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1ebdc:	cmp	r0, #0
   1ebe0:	bne	1ebec <__assert_fail@plt+0xd5e4>
   1ebe4:	movw	r0, #48	; 0x30
   1ebe8:	str	r0, [fp, #-76]	; 0xffffffb4
   1ebec:	b	1ebf0 <__assert_fail@plt+0xd5e8>
   1ebf0:	ldr	r0, [sp, #464]	; 0x1d0
   1ebf4:	str	r0, [sp, #456]	; 0x1c8
   1ebf8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1ebfc:	cmp	r0, #45	; 0x2d
   1ec00:	movw	r0, #1
   1ec04:	str	r0, [sp, #136]	; 0x88
   1ec08:	beq	1ec18 <__assert_fail@plt+0xd610>
   1ec0c:	movw	r0, #0
   1ec10:	str	r0, [sp, #136]	; 0x88
   1ec14:	b	1ec18 <__assert_fail@plt+0xd610>
   1ec18:	ldr	r0, [sp, #136]	; 0x88
   1ec1c:	tst	r0, #1
   1ec20:	movw	r0, #0
   1ec24:	moveq	r0, #0
   1ec28:	str	r0, [sp, #452]	; 0x1c4
   1ec2c:	ldr	r0, [sp, #456]	; 0x1c8
   1ec30:	ldr	r1, [sp, #452]	; 0x1c4
   1ec34:	cmp	r0, r1
   1ec38:	bcs	1ec48 <__assert_fail@plt+0xd640>
   1ec3c:	ldr	r0, [sp, #452]	; 0x1c4
   1ec40:	str	r0, [sp, #132]	; 0x84
   1ec44:	b	1ec50 <__assert_fail@plt+0xd648>
   1ec48:	ldr	r0, [sp, #456]	; 0x1c8
   1ec4c:	str	r0, [sp, #132]	; 0x84
   1ec50:	ldr	r0, [sp, #132]	; 0x84
   1ec54:	str	r0, [sp, #448]	; 0x1c0
   1ec58:	ldr	r0, [sp, #448]	; 0x1c0
   1ec5c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1ec60:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1ec64:	sub	r1, r1, r2
   1ec68:	cmp	r0, r1
   1ec6c:	bcc	1ec88 <__assert_fail@plt+0xd680>
   1ec70:	bl	114e8 <__errno_location@plt>
   1ec74:	movw	r1, #34	; 0x22
   1ec78:	str	r1, [r0]
   1ec7c:	movw	r0, #0
   1ec80:	str	r0, [fp, #-28]	; 0xffffffe4
   1ec84:	b	1ffb4 <__assert_fail@plt+0xe9ac>
   1ec88:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1ec8c:	movw	r1, #0
   1ec90:	cmp	r0, r1
   1ec94:	beq	1ed84 <__assert_fail@plt+0xd77c>
   1ec98:	ldr	r0, [sp, #456]	; 0x1c8
   1ec9c:	ldr	r1, [sp, #452]	; 0x1c4
   1eca0:	cmp	r0, r1
   1eca4:	bcs	1ed20 <__assert_fail@plt+0xd718>
   1eca8:	ldr	r0, [sp, #452]	; 0x1c4
   1ecac:	ldr	r1, [sp, #456]	; 0x1c8
   1ecb0:	sub	r0, r0, r1
   1ecb4:	str	r0, [sp, #444]	; 0x1bc
   1ecb8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1ecbc:	cmp	r0, #48	; 0x30
   1ecc0:	beq	1ecd0 <__assert_fail@plt+0xd6c8>
   1ecc4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1ecc8:	cmp	r0, #43	; 0x2b
   1eccc:	bne	1ecf8 <__assert_fail@plt+0xd6f0>
   1ecd0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1ecd4:	ldr	r2, [sp, #444]	; 0x1bc
   1ecd8:	movw	r1, #48	; 0x30
   1ecdc:	and	r1, r1, #255	; 0xff
   1ece0:	bl	11500 <memset@plt>
   1ece4:	ldr	r0, [sp, #444]	; 0x1bc
   1ece8:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1ecec:	add	r0, r1, r0
   1ecf0:	str	r0, [fp, #-68]	; 0xffffffbc
   1ecf4:	b	1ed1c <__assert_fail@plt+0xd714>
   1ecf8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1ecfc:	ldr	r2, [sp, #444]	; 0x1bc
   1ed00:	movw	r1, #32
   1ed04:	and	r1, r1, #255	; 0xff
   1ed08:	bl	11500 <memset@plt>
   1ed0c:	ldr	r0, [sp, #444]	; 0x1bc
   1ed10:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1ed14:	add	r0, r1, r0
   1ed18:	str	r0, [fp, #-68]	; 0xffffffbc
   1ed1c:	b	1ed20 <__assert_fail@plt+0xd718>
   1ed20:	ldrb	r0, [fp, #-123]	; 0xffffff85
   1ed24:	tst	r0, #1
   1ed28:	beq	1ed40 <__assert_fail@plt+0xd738>
   1ed2c:	sub	r1, fp, #122	; 0x7a
   1ed30:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1ed34:	ldr	r2, [sp, #456]	; 0x1c8
   1ed38:	bl	1ffc4 <__assert_fail@plt+0xe9bc>
   1ed3c:	b	1ed74 <__assert_fail@plt+0xd76c>
   1ed40:	ldrb	r0, [fp, #-124]	; 0xffffff84
   1ed44:	tst	r0, #1
   1ed48:	beq	1ed60 <__assert_fail@plt+0xd758>
   1ed4c:	sub	r1, fp, #122	; 0x7a
   1ed50:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1ed54:	ldr	r2, [sp, #456]	; 0x1c8
   1ed58:	bl	20028 <__assert_fail@plt+0xea20>
   1ed5c:	b	1ed70 <__assert_fail@plt+0xd768>
   1ed60:	sub	r1, fp, #122	; 0x7a
   1ed64:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1ed68:	ldr	r2, [sp, #456]	; 0x1c8
   1ed6c:	bl	1135c <memcpy@plt>
   1ed70:	b	1ed74 <__assert_fail@plt+0xd76c>
   1ed74:	ldr	r0, [sp, #456]	; 0x1c8
   1ed78:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1ed7c:	add	r0, r1, r0
   1ed80:	str	r0, [fp, #-68]	; 0xffffffbc
   1ed84:	ldr	r0, [sp, #448]	; 0x1c0
   1ed88:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1ed8c:	add	r0, r1, r0
   1ed90:	str	r0, [fp, #-64]	; 0xffffffc0
   1ed94:	b	1ed98 <__assert_fail@plt+0xd790>
   1ed98:	movw	r0, #0
   1ed9c:	str	r0, [sp, #440]	; 0x1b8
   1eda0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1eda4:	cmp	r0, #45	; 0x2d
   1eda8:	beq	1edc0 <__assert_fail@plt+0xd7b8>
   1edac:	ldr	r0, [fp, #16]
   1edb0:	ldr	r1, [sp, #464]	; 0x1d0
   1edb4:	sub	r0, r0, r1
   1edb8:	cmp	r0, #0
   1edbc:	bge	1edcc <__assert_fail@plt+0xd7c4>
   1edc0:	movw	r0, #0
   1edc4:	str	r0, [sp, #128]	; 0x80
   1edc8:	b	1eddc <__assert_fail@plt+0xd7d4>
   1edcc:	ldr	r0, [fp, #16]
   1edd0:	ldr	r1, [sp, #464]	; 0x1d0
   1edd4:	sub	r0, r0, r1
   1edd8:	str	r0, [sp, #128]	; 0x80
   1eddc:	ldr	r0, [sp, #128]	; 0x80
   1ede0:	str	r0, [sp, #436]	; 0x1b4
   1ede4:	ldr	r0, [sp, #440]	; 0x1b8
   1ede8:	ldr	r1, [sp, #436]	; 0x1b4
   1edec:	cmp	r0, r1
   1edf0:	bcs	1ee00 <__assert_fail@plt+0xd7f8>
   1edf4:	ldr	r0, [sp, #436]	; 0x1b4
   1edf8:	str	r0, [sp, #124]	; 0x7c
   1edfc:	b	1ee08 <__assert_fail@plt+0xd800>
   1ee00:	ldr	r0, [sp, #440]	; 0x1b8
   1ee04:	str	r0, [sp, #124]	; 0x7c
   1ee08:	ldr	r0, [sp, #124]	; 0x7c
   1ee0c:	str	r0, [sp, #432]	; 0x1b0
   1ee10:	ldr	r0, [sp, #432]	; 0x1b0
   1ee14:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1ee18:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1ee1c:	sub	r1, r1, r2
   1ee20:	cmp	r0, r1
   1ee24:	bcc	1ee40 <__assert_fail@plt+0xd838>
   1ee28:	bl	114e8 <__errno_location@plt>
   1ee2c:	movw	r1, #34	; 0x22
   1ee30:	str	r1, [r0]
   1ee34:	movw	r0, #0
   1ee38:	str	r0, [fp, #-28]	; 0xffffffe4
   1ee3c:	b	1ffb4 <__assert_fail@plt+0xe9ac>
   1ee40:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1ee44:	movw	r1, #0
   1ee48:	cmp	r0, r1
   1ee4c:	beq	1eee8 <__assert_fail@plt+0xd8e0>
   1ee50:	ldr	r0, [sp, #440]	; 0x1b8
   1ee54:	ldr	r1, [sp, #436]	; 0x1b4
   1ee58:	cmp	r0, r1
   1ee5c:	bcs	1eed8 <__assert_fail@plt+0xd8d0>
   1ee60:	ldr	r0, [sp, #436]	; 0x1b4
   1ee64:	ldr	r1, [sp, #440]	; 0x1b8
   1ee68:	sub	r0, r0, r1
   1ee6c:	str	r0, [sp, #428]	; 0x1ac
   1ee70:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1ee74:	cmp	r0, #48	; 0x30
   1ee78:	beq	1ee88 <__assert_fail@plt+0xd880>
   1ee7c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1ee80:	cmp	r0, #43	; 0x2b
   1ee84:	bne	1eeb0 <__assert_fail@plt+0xd8a8>
   1ee88:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1ee8c:	ldr	r2, [sp, #428]	; 0x1ac
   1ee90:	movw	r1, #48	; 0x30
   1ee94:	and	r1, r1, #255	; 0xff
   1ee98:	bl	11500 <memset@plt>
   1ee9c:	ldr	r0, [sp, #428]	; 0x1ac
   1eea0:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1eea4:	add	r0, r1, r0
   1eea8:	str	r0, [fp, #-68]	; 0xffffffbc
   1eeac:	b	1eed4 <__assert_fail@plt+0xd8cc>
   1eeb0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1eeb4:	ldr	r2, [sp, #428]	; 0x1ac
   1eeb8:	movw	r1, #32
   1eebc:	and	r1, r1, #255	; 0xff
   1eec0:	bl	11500 <memset@plt>
   1eec4:	ldr	r0, [sp, #428]	; 0x1ac
   1eec8:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1eecc:	add	r0, r1, r0
   1eed0:	str	r0, [fp, #-68]	; 0xffffffbc
   1eed4:	b	1eed8 <__assert_fail@plt+0xd8d0>
   1eed8:	ldr	r0, [sp, #440]	; 0x1b8
   1eedc:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1eee0:	add	r0, r1, r0
   1eee4:	str	r0, [fp, #-68]	; 0xffffffbc
   1eee8:	ldr	r0, [sp, #432]	; 0x1b0
   1eeec:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1eef0:	add	r0, r1, r0
   1eef4:	str	r0, [fp, #-64]	; 0xffffffc0
   1eef8:	b	1ff54 <__assert_fail@plt+0xe94c>
   1eefc:	b	1ef00 <__assert_fail@plt+0xd8f8>
   1ef00:	movw	r0, #1
   1ef04:	str	r0, [sp, #424]	; 0x1a8
   1ef08:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1ef0c:	cmp	r0, #45	; 0x2d
   1ef10:	beq	1ef20 <__assert_fail@plt+0xd918>
   1ef14:	ldr	r0, [fp, #16]
   1ef18:	cmp	r0, #0
   1ef1c:	bge	1ef2c <__assert_fail@plt+0xd924>
   1ef20:	movw	r0, #0
   1ef24:	str	r0, [sp, #120]	; 0x78
   1ef28:	b	1ef34 <__assert_fail@plt+0xd92c>
   1ef2c:	ldr	r0, [fp, #16]
   1ef30:	str	r0, [sp, #120]	; 0x78
   1ef34:	ldr	r0, [sp, #120]	; 0x78
   1ef38:	str	r0, [sp, #420]	; 0x1a4
   1ef3c:	ldr	r0, [sp, #424]	; 0x1a8
   1ef40:	ldr	r1, [sp, #420]	; 0x1a4
   1ef44:	cmp	r0, r1
   1ef48:	bcs	1ef58 <__assert_fail@plt+0xd950>
   1ef4c:	ldr	r0, [sp, #420]	; 0x1a4
   1ef50:	str	r0, [sp, #116]	; 0x74
   1ef54:	b	1ef60 <__assert_fail@plt+0xd958>
   1ef58:	ldr	r0, [sp, #424]	; 0x1a8
   1ef5c:	str	r0, [sp, #116]	; 0x74
   1ef60:	ldr	r0, [sp, #116]	; 0x74
   1ef64:	str	r0, [sp, #416]	; 0x1a0
   1ef68:	ldr	r0, [sp, #416]	; 0x1a0
   1ef6c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1ef70:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1ef74:	sub	r1, r1, r2
   1ef78:	cmp	r0, r1
   1ef7c:	bcc	1ef98 <__assert_fail@plt+0xd990>
   1ef80:	bl	114e8 <__errno_location@plt>
   1ef84:	movw	r1, #34	; 0x22
   1ef88:	str	r1, [r0]
   1ef8c:	movw	r0, #0
   1ef90:	str	r0, [fp, #-28]	; 0xffffffe4
   1ef94:	b	1ffb4 <__assert_fail@plt+0xe9ac>
   1ef98:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1ef9c:	movw	r1, #0
   1efa0:	cmp	r0, r1
   1efa4:	beq	1f04c <__assert_fail@plt+0xda44>
   1efa8:	ldr	r0, [sp, #424]	; 0x1a8
   1efac:	ldr	r1, [sp, #420]	; 0x1a4
   1efb0:	cmp	r0, r1
   1efb4:	bcs	1f030 <__assert_fail@plt+0xda28>
   1efb8:	ldr	r0, [sp, #420]	; 0x1a4
   1efbc:	ldr	r1, [sp, #424]	; 0x1a8
   1efc0:	sub	r0, r0, r1
   1efc4:	str	r0, [sp, #412]	; 0x19c
   1efc8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1efcc:	cmp	r0, #48	; 0x30
   1efd0:	beq	1efe0 <__assert_fail@plt+0xd9d8>
   1efd4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1efd8:	cmp	r0, #43	; 0x2b
   1efdc:	bne	1f008 <__assert_fail@plt+0xda00>
   1efe0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1efe4:	ldr	r2, [sp, #412]	; 0x19c
   1efe8:	movw	r1, #48	; 0x30
   1efec:	and	r1, r1, #255	; 0xff
   1eff0:	bl	11500 <memset@plt>
   1eff4:	ldr	r0, [sp, #412]	; 0x19c
   1eff8:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1effc:	add	r0, r1, r0
   1f000:	str	r0, [fp, #-68]	; 0xffffffbc
   1f004:	b	1f02c <__assert_fail@plt+0xda24>
   1f008:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1f00c:	ldr	r2, [sp, #412]	; 0x19c
   1f010:	movw	r1, #32
   1f014:	and	r1, r1, #255	; 0xff
   1f018:	bl	11500 <memset@plt>
   1f01c:	ldr	r0, [sp, #412]	; 0x19c
   1f020:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1f024:	add	r0, r1, r0
   1f028:	str	r0, [fp, #-68]	; 0xffffffbc
   1f02c:	b	1f030 <__assert_fail@plt+0xda28>
   1f030:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1f034:	movw	r1, #10
   1f038:	strb	r1, [r0]
   1f03c:	ldr	r0, [sp, #424]	; 0x1a8
   1f040:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1f044:	add	r0, r1, r0
   1f048:	str	r0, [fp, #-68]	; 0xffffffbc
   1f04c:	ldr	r0, [sp, #416]	; 0x1a0
   1f050:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1f054:	add	r0, r1, r0
   1f058:	str	r0, [fp, #-64]	; 0xffffffc0
   1f05c:	b	1ff54 <__assert_fail@plt+0xe94c>
   1f060:	movw	r0, #1
   1f064:	strb	r0, [fp, #-123]	; 0xffffff85
   1f068:	movw	r0, #112	; 0x70
   1f06c:	str	r0, [fp, #-136]	; 0xffffff78
   1f070:	ldrb	r0, [fp, #-129]	; 0xffffff7f
   1f074:	tst	r0, #1
   1f078:	beq	1f08c <__assert_fail@plt+0xda84>
   1f07c:	movw	r0, #0
   1f080:	strb	r0, [fp, #-124]	; 0xffffff84
   1f084:	movw	r0, #1
   1f088:	strb	r0, [fp, #-123]	; 0xffffff85
   1f08c:	b	1de98 <__assert_fail@plt+0xc890>
   1f090:	b	1f094 <__assert_fail@plt+0xda8c>
   1f094:	movw	r0, #1
   1f098:	str	r0, [fp, #-84]	; 0xffffffac
   1f09c:	movw	r0, #0
   1f0a0:	strb	r0, [fp, #-93]	; 0xffffffa3
   1f0a4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1f0a8:	ldr	r0, [r0, #16]
   1f0ac:	movw	r1, #11
   1f0b0:	mul	r0, r0, r1
   1f0b4:	asr	r0, r0, #5
   1f0b8:	add	r0, r0, #1
   1f0bc:	str	r0, [fp, #-92]	; 0xffffffa4
   1f0c0:	b	1e33c <__assert_fail@plt+0xcd34>
   1f0c4:	movw	r0, #61861	; 0xf1a5
   1f0c8:	movt	r0, #2
   1f0cc:	str	r0, [fp, #-104]	; 0xffffff98
   1f0d0:	b	1dc7c <__assert_fail@plt+0xc674>
   1f0d4:	b	1de98 <__assert_fail@plt+0xc890>
   1f0d8:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1f0dc:	cmp	r0, #69	; 0x45
   1f0e0:	bne	1f0e8 <__assert_fail@plt+0xdae0>
   1f0e4:	b	1fd9c <__assert_fail@plt+0xe794>
   1f0e8:	b	1f0ec <__assert_fail@plt+0xdae4>
   1f0ec:	movw	r0, #2
   1f0f0:	str	r0, [fp, #-84]	; 0xffffffac
   1f0f4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1f0f8:	ldr	r0, [r0]
   1f0fc:	str	r0, [fp, #-88]	; 0xffffffa8
   1f100:	b	1e31c <__assert_fail@plt+0xcd14>
   1f104:			; <UNDEFINED> instruction: 0xfffff894
   1f108:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1f10c:	add	r1, sp, #368	; 0x170
   1f110:	mov	r2, r1
   1f114:	str	r0, [sp, #112]	; 0x70
   1f118:	mov	r0, r2
   1f11c:	ldr	r2, [sp, #112]	; 0x70
   1f120:	str	r1, [sp, #108]	; 0x6c
   1f124:	mov	r1, r2
   1f128:	movw	r2, #44	; 0x2c
   1f12c:	bl	1135c <memcpy@plt>
   1f130:	mvn	r0, #0
   1f134:	str	r0, [sp, #396]	; 0x18c
   1f138:	ldr	r0, [fp, #24]
   1f13c:	ldr	r1, [sp, #108]	; 0x6c
   1f140:	bl	230d4 <__assert_fail@plt+0x11acc>
   1f144:	str	r0, [sp, #364]	; 0x16c
   1f148:	ldr	r0, [sp, #396]	; 0x18c
   1f14c:	cmp	r0, #0
   1f150:	bge	1f16c <__assert_fail@plt+0xdb64>
   1f154:	bl	114e8 <__errno_location@plt>
   1f158:	movw	r1, #75	; 0x4b
   1f15c:	str	r1, [r0]
   1f160:	movw	r0, #0
   1f164:	str	r0, [fp, #-28]	; 0xffffffe4
   1f168:	b	1ffb4 <__assert_fail@plt+0xe9ac>
   1f16c:	sub	r0, fp, #122	; 0x7a
   1f170:	add	r0, r0, #14
   1f174:	str	r0, [fp, #-108]	; 0xffffff94
   1f178:	ldr	r0, [sp, #364]	; 0x16c
   1f17c:	cmp	r0, #0
   1f180:	movw	r0, #0
   1f184:	movlt	r0, #1
   1f188:	and	r0, r0, #1
   1f18c:	strb	r0, [fp, #-93]	; 0xffffffa3
   1f190:	ldr	r0, [sp, #364]	; 0x16c
   1f194:	movw	r1, #26215	; 0x6667
   1f198:	movt	r1, #26214	; 0x6666
   1f19c:	smmul	r1, r0, r1
   1f1a0:	asr	r2, r1, #2
   1f1a4:	add	r1, r2, r1, lsr #31
   1f1a8:	add	r1, r1, r1, lsl #2
   1f1ac:	sub	r0, r0, r1, lsl #1
   1f1b0:	str	r0, [sp, #360]	; 0x168
   1f1b4:	ldr	r0, [sp, #364]	; 0x16c
   1f1b8:	movw	r1, #10
   1f1bc:	sdiv	r0, r0, r1
   1f1c0:	str	r0, [sp, #364]	; 0x16c
   1f1c4:	ldrb	r0, [fp, #-93]	; 0xffffffa3
   1f1c8:	tst	r0, #1
   1f1cc:	beq	1f1e4 <__assert_fail@plt+0xdbdc>
   1f1d0:	ldr	r0, [sp, #360]	; 0x168
   1f1d4:	movw	r1, #0
   1f1d8:	sub	r0, r1, r0
   1f1dc:	str	r0, [sp, #104]	; 0x68
   1f1e0:	b	1f1ec <__assert_fail@plt+0xdbe4>
   1f1e4:	ldr	r0, [sp, #360]	; 0x168
   1f1e8:	str	r0, [sp, #104]	; 0x68
   1f1ec:	ldr	r0, [sp, #104]	; 0x68
   1f1f0:	add	r0, r0, #48	; 0x30
   1f1f4:	ldr	r1, [fp, #-108]	; 0xffffff94
   1f1f8:	mvn	r2, #0
   1f1fc:	add	r3, r1, r2
   1f200:	str	r3, [fp, #-108]	; 0xffffff94
   1f204:	add	r1, r1, r2
   1f208:	strb	r0, [r1]
   1f20c:	ldr	r0, [sp, #364]	; 0x16c
   1f210:	cmp	r0, #0
   1f214:	bne	1f190 <__assert_fail@plt+0xdb88>
   1f218:	movw	r0, #1
   1f21c:	str	r0, [fp, #-84]	; 0xffffffac
   1f220:	movw	r0, #0
   1f224:	strb	r0, [fp, #-94]	; 0xffffffa2
   1f228:	b	1e44c <__assert_fail@plt+0xce44>
   1f22c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1f230:	cmp	r0, #79	; 0x4f
   1f234:	bne	1f23c <__assert_fail@plt+0xdc34>
   1f238:	b	1fd9c <__assert_fail@plt+0xe794>
   1f23c:	b	1de98 <__assert_fail@plt+0xc890>
   1f240:	movw	r0, #1916	; 0x77c
   1f244:	movt	r0, #3
   1f248:	str	r0, [fp, #-104]	; 0xffffff98
   1f24c:	b	1dc7c <__assert_fail@plt+0xc674>
   1f250:	b	1f254 <__assert_fail@plt+0xdc4c>
   1f254:	movw	r0, #1
   1f258:	str	r0, [sp, #356]	; 0x164
   1f25c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1f260:	cmp	r0, #45	; 0x2d
   1f264:	beq	1f274 <__assert_fail@plt+0xdc6c>
   1f268:	ldr	r0, [fp, #16]
   1f26c:	cmp	r0, #0
   1f270:	bge	1f280 <__assert_fail@plt+0xdc78>
   1f274:	movw	r0, #0
   1f278:	str	r0, [sp, #100]	; 0x64
   1f27c:	b	1f288 <__assert_fail@plt+0xdc80>
   1f280:	ldr	r0, [fp, #16]
   1f284:	str	r0, [sp, #100]	; 0x64
   1f288:	ldr	r0, [sp, #100]	; 0x64
   1f28c:	str	r0, [sp, #352]	; 0x160
   1f290:	ldr	r0, [sp, #356]	; 0x164
   1f294:	ldr	r1, [sp, #352]	; 0x160
   1f298:	cmp	r0, r1
   1f29c:	bcs	1f2ac <__assert_fail@plt+0xdca4>
   1f2a0:	ldr	r0, [sp, #352]	; 0x160
   1f2a4:	str	r0, [sp, #96]	; 0x60
   1f2a8:	b	1f2b4 <__assert_fail@plt+0xdcac>
   1f2ac:	ldr	r0, [sp, #356]	; 0x164
   1f2b0:	str	r0, [sp, #96]	; 0x60
   1f2b4:	ldr	r0, [sp, #96]	; 0x60
   1f2b8:	str	r0, [sp, #348]	; 0x15c
   1f2bc:	ldr	r0, [sp, #348]	; 0x15c
   1f2c0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1f2c4:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1f2c8:	sub	r1, r1, r2
   1f2cc:	cmp	r0, r1
   1f2d0:	bcc	1f2ec <__assert_fail@plt+0xdce4>
   1f2d4:	bl	114e8 <__errno_location@plt>
   1f2d8:	movw	r1, #34	; 0x22
   1f2dc:	str	r1, [r0]
   1f2e0:	movw	r0, #0
   1f2e4:	str	r0, [fp, #-28]	; 0xffffffe4
   1f2e8:	b	1ffb4 <__assert_fail@plt+0xe9ac>
   1f2ec:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1f2f0:	movw	r1, #0
   1f2f4:	cmp	r0, r1
   1f2f8:	beq	1f3a0 <__assert_fail@plt+0xdd98>
   1f2fc:	ldr	r0, [sp, #356]	; 0x164
   1f300:	ldr	r1, [sp, #352]	; 0x160
   1f304:	cmp	r0, r1
   1f308:	bcs	1f384 <__assert_fail@plt+0xdd7c>
   1f30c:	ldr	r0, [sp, #352]	; 0x160
   1f310:	ldr	r1, [sp, #356]	; 0x164
   1f314:	sub	r0, r0, r1
   1f318:	str	r0, [sp, #344]	; 0x158
   1f31c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1f320:	cmp	r0, #48	; 0x30
   1f324:	beq	1f334 <__assert_fail@plt+0xdd2c>
   1f328:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1f32c:	cmp	r0, #43	; 0x2b
   1f330:	bne	1f35c <__assert_fail@plt+0xdd54>
   1f334:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1f338:	ldr	r2, [sp, #344]	; 0x158
   1f33c:	movw	r1, #48	; 0x30
   1f340:	and	r1, r1, #255	; 0xff
   1f344:	bl	11500 <memset@plt>
   1f348:	ldr	r0, [sp, #344]	; 0x158
   1f34c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1f350:	add	r0, r1, r0
   1f354:	str	r0, [fp, #-68]	; 0xffffffbc
   1f358:	b	1f380 <__assert_fail@plt+0xdd78>
   1f35c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1f360:	ldr	r2, [sp, #344]	; 0x158
   1f364:	movw	r1, #32
   1f368:	and	r1, r1, #255	; 0xff
   1f36c:	bl	11500 <memset@plt>
   1f370:	ldr	r0, [sp, #344]	; 0x158
   1f374:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1f378:	add	r0, r1, r0
   1f37c:	str	r0, [fp, #-68]	; 0xffffffbc
   1f380:	b	1f384 <__assert_fail@plt+0xdd7c>
   1f384:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1f388:	movw	r1, #9
   1f38c:	strb	r1, [r0]
   1f390:	ldr	r0, [sp, #356]	; 0x164
   1f394:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1f398:	add	r0, r1, r0
   1f39c:	str	r0, [fp, #-68]	; 0xffffffbc
   1f3a0:	ldr	r0, [sp, #348]	; 0x15c
   1f3a4:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1f3a8:	add	r0, r1, r0
   1f3ac:	str	r0, [fp, #-64]	; 0xffffffc0
   1f3b0:	b	1ff54 <__assert_fail@plt+0xe94c>
   1f3b4:	b	1f3b8 <__assert_fail@plt+0xddb0>
   1f3b8:	mov	r0, #1
   1f3bc:	str	r0, [fp, #-84]	; 0xffffffac
   1f3c0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1f3c4:	ldr	r0, [r0, #24]
   1f3c8:	add	r0, r0, #6
   1f3cc:	movw	r1, #9363	; 0x2493
   1f3d0:	movt	r1, #37449	; 0x9249
   1f3d4:	smmla	r1, r0, r1, r0
   1f3d8:	asr	r2, r1, #2
   1f3dc:	add	r1, r2, r1, lsr #31
   1f3e0:	rsb	r1, r1, r1, lsl #3
   1f3e4:	sub	r0, r0, r1
   1f3e8:	add	r0, r0, #1
   1f3ec:	str	r0, [fp, #-88]	; 0xffffffa8
   1f3f0:	b	1e31c <__assert_fail@plt+0xcd14>
   1f3f4:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1f3f8:	cmp	r0, #69	; 0x45
   1f3fc:	bne	1f404 <__assert_fail@plt+0xddfc>
   1f400:	b	1fd9c <__assert_fail@plt+0xe794>
   1f404:	b	1f408 <__assert_fail@plt+0xde00>
   1f408:	movw	r0, #2
   1f40c:	str	r0, [fp, #-84]	; 0xffffffac
   1f410:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1f414:	ldr	r0, [r0, #28]
   1f418:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1f41c:	ldr	r1, [r1, #24]
   1f420:	sub	r0, r0, r1
   1f424:	add	r0, r0, #7
   1f428:	movw	r1, #7
   1f42c:	sdiv	r0, r0, r1
   1f430:	str	r0, [fp, #-88]	; 0xffffffa8
   1f434:	b	1e31c <__assert_fail@plt+0xcd14>
   1f438:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1f43c:	cmp	r0, #69	; 0x45
   1f440:	bne	1f448 <__assert_fail@plt+0xde40>
   1f444:	b	1fd9c <__assert_fail@plt+0xe794>
   1f448:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1f44c:	ldr	r0, [r0, #20]
   1f450:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1f454:	ldr	r1, [r1, #20]
   1f458:	cmp	r1, #0
   1f45c:	movw	r1, #0
   1f460:	movlt	r1, #1
   1f464:	tst	r1, #1
   1f468:	movw	r1, #300	; 0x12c
   1f46c:	mvneq	r1, #99	; 0x63
   1f470:	add	r0, r0, r1
   1f474:	str	r0, [sp, #340]	; 0x154
   1f478:	movw	r0, #0
   1f47c:	str	r0, [sp, #336]	; 0x150
   1f480:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1f484:	ldr	r0, [r0, #28]
   1f488:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1f48c:	ldr	r1, [r1, #24]
   1f490:	bl	2008c <__assert_fail@plt+0xea84>
   1f494:	str	r0, [sp, #332]	; 0x14c
   1f498:	ldr	r0, [sp, #332]	; 0x14c
   1f49c:	cmp	r0, #0
   1f4a0:	bge	1f57c <__assert_fail@plt+0xdf74>
   1f4a4:	mvn	r0, #0
   1f4a8:	str	r0, [sp, #336]	; 0x150
   1f4ac:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1f4b0:	ldr	r0, [r0, #28]
   1f4b4:	ldr	r1, [sp, #340]	; 0x154
   1f4b8:	sub	r1, r1, #1
   1f4bc:	asr	r2, r1, #31
   1f4c0:	add	r2, r1, r2, lsr #30
   1f4c4:	bic	r2, r2, #3
   1f4c8:	sub	r1, r1, r2
   1f4cc:	cmp	r1, #0
   1f4d0:	movw	r1, #0
   1f4d4:	str	r0, [sp, #92]	; 0x5c
   1f4d8:	str	r1, [sp, #88]	; 0x58
   1f4dc:	bne	1f550 <__assert_fail@plt+0xdf48>
   1f4e0:	ldr	r0, [sp, #340]	; 0x154
   1f4e4:	sub	r0, r0, #1
   1f4e8:	movw	r1, #34079	; 0x851f
   1f4ec:	movt	r1, #20971	; 0x51eb
   1f4f0:	smmul	r1, r0, r1
   1f4f4:	asr	r2, r1, #5
   1f4f8:	add	r1, r2, r1, lsr #31
   1f4fc:	mov	r2, #100	; 0x64
   1f500:	mls	r0, r1, r2, r0
   1f504:	cmp	r0, #0
   1f508:	movw	r0, #1
   1f50c:	str	r0, [sp, #84]	; 0x54
   1f510:	bne	1f548 <__assert_fail@plt+0xdf40>
   1f514:	ldr	r0, [sp, #340]	; 0x154
   1f518:	sub	r0, r0, #1
   1f51c:	movw	r1, #34079	; 0x851f
   1f520:	movt	r1, #20971	; 0x51eb
   1f524:	smmul	r1, r0, r1
   1f528:	asr	r2, r1, #7
   1f52c:	add	r1, r2, r1, lsr #31
   1f530:	mov	r2, #400	; 0x190
   1f534:	mls	r0, r1, r2, r0
   1f538:	cmp	r0, #0
   1f53c:	movw	r0, #0
   1f540:	moveq	r0, #1
   1f544:	str	r0, [sp, #84]	; 0x54
   1f548:	ldr	r0, [sp, #84]	; 0x54
   1f54c:	str	r0, [sp, #88]	; 0x58
   1f550:	ldr	r0, [sp, #88]	; 0x58
   1f554:	and	r0, r0, #1
   1f558:	movw	r1, #365	; 0x16d
   1f55c:	add	r0, r0, r1
   1f560:	ldr	r1, [sp, #92]	; 0x5c
   1f564:	add	r0, r1, r0
   1f568:	ldr	r2, [fp, #-44]	; 0xffffffd4
   1f56c:	ldr	r1, [r2, #24]
   1f570:	bl	2008c <__assert_fail@plt+0xea84>
   1f574:	str	r0, [sp, #332]	; 0x14c
   1f578:	b	1f660 <__assert_fail@plt+0xe058>
   1f57c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1f580:	ldr	r0, [r0, #28]
   1f584:	ldr	r1, [sp, #340]	; 0x154
   1f588:	asr	r2, r1, #31
   1f58c:	add	r2, r1, r2, lsr #30
   1f590:	bic	r2, r2, #3
   1f594:	sub	r1, r1, r2
   1f598:	cmp	r1, #0
   1f59c:	movw	r1, #0
   1f5a0:	str	r0, [sp, #80]	; 0x50
   1f5a4:	str	r1, [sp, #76]	; 0x4c
   1f5a8:	bne	1f614 <__assert_fail@plt+0xe00c>
   1f5ac:	ldr	r0, [sp, #340]	; 0x154
   1f5b0:	movw	r1, #34079	; 0x851f
   1f5b4:	movt	r1, #20971	; 0x51eb
   1f5b8:	smmul	r1, r0, r1
   1f5bc:	asr	r2, r1, #5
   1f5c0:	add	r1, r2, r1, lsr #31
   1f5c4:	mov	r2, #100	; 0x64
   1f5c8:	mls	r0, r1, r2, r0
   1f5cc:	cmp	r0, #0
   1f5d0:	movw	r0, #1
   1f5d4:	str	r0, [sp, #72]	; 0x48
   1f5d8:	bne	1f60c <__assert_fail@plt+0xe004>
   1f5dc:	ldr	r0, [sp, #340]	; 0x154
   1f5e0:	movw	r1, #34079	; 0x851f
   1f5e4:	movt	r1, #20971	; 0x51eb
   1f5e8:	smmul	r1, r0, r1
   1f5ec:	asr	r2, r1, #7
   1f5f0:	add	r1, r2, r1, lsr #31
   1f5f4:	mov	r2, #400	; 0x190
   1f5f8:	mls	r0, r1, r2, r0
   1f5fc:	cmp	r0, #0
   1f600:	movw	r0, #0
   1f604:	moveq	r0, #1
   1f608:	str	r0, [sp, #72]	; 0x48
   1f60c:	ldr	r0, [sp, #72]	; 0x48
   1f610:	str	r0, [sp, #76]	; 0x4c
   1f614:	ldr	r0, [sp, #76]	; 0x4c
   1f618:	and	r0, r0, #1
   1f61c:	movw	r1, #365	; 0x16d
   1f620:	add	r0, r0, r1
   1f624:	ldr	r1, [sp, #80]	; 0x50
   1f628:	sub	r0, r1, r0
   1f62c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   1f630:	ldr	r1, [r2, #24]
   1f634:	bl	2008c <__assert_fail@plt+0xea84>
   1f638:	str	r0, [sp, #328]	; 0x148
   1f63c:	ldr	r0, [sp, #328]	; 0x148
   1f640:	movw	r1, #0
   1f644:	cmp	r1, r0
   1f648:	bgt	1f65c <__assert_fail@plt+0xe054>
   1f64c:	movw	r0, #1
   1f650:	str	r0, [sp, #336]	; 0x150
   1f654:	ldr	r0, [sp, #328]	; 0x148
   1f658:	str	r0, [sp, #332]	; 0x14c
   1f65c:	b	1f660 <__assert_fail@plt+0xe058>
   1f660:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1f664:	ldrb	r0, [r0]
   1f668:	mov	r1, r0
   1f66c:	cmp	r0, #71	; 0x47
   1f670:	str	r1, [sp, #68]	; 0x44
   1f674:	beq	1f748 <__assert_fail@plt+0xe140>
   1f678:	b	1f67c <__assert_fail@plt+0xe074>
   1f67c:	ldr	r0, [sp, #68]	; 0x44
   1f680:	cmp	r0, #103	; 0x67
   1f684:	bne	1f79c <__assert_fail@plt+0xe194>
   1f688:	b	1f68c <__assert_fail@plt+0xe084>
   1f68c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1f690:	ldr	r0, [r0, #20]
   1f694:	movw	r1, #34079	; 0x851f
   1f698:	movt	r1, #20971	; 0x51eb
   1f69c:	smmul	r2, r0, r1
   1f6a0:	asr	r3, r2, #5
   1f6a4:	add	r2, r3, r2, lsr #31
   1f6a8:	mov	r3, #100	; 0x64
   1f6ac:	mls	r0, r2, r3, r0
   1f6b0:	ldr	r2, [sp, #336]	; 0x150
   1f6b4:	add	r0, r0, r2
   1f6b8:	smmul	r1, r0, r1
   1f6bc:	asr	r2, r1, #5
   1f6c0:	add	r1, r2, r1, lsr #31
   1f6c4:	mls	r0, r1, r3, r0
   1f6c8:	str	r0, [sp, #324]	; 0x144
   1f6cc:	movw	r0, #2
   1f6d0:	str	r0, [fp, #-84]	; 0xffffffac
   1f6d4:	movw	r0, #0
   1f6d8:	strb	r0, [fp, #-93]	; 0xffffffa3
   1f6dc:	ldr	r0, [sp, #324]	; 0x144
   1f6e0:	movw	r1, #0
   1f6e4:	cmp	r1, r0
   1f6e8:	bgt	1f6f8 <__assert_fail@plt+0xe0f0>
   1f6ec:	ldr	r0, [sp, #324]	; 0x144
   1f6f0:	str	r0, [sp, #64]	; 0x40
   1f6f4:	b	1f73c <__assert_fail@plt+0xe134>
   1f6f8:	ldr	r0, [pc, #2240]	; 1ffc0 <__assert_fail@plt+0xe9b8>
   1f6fc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1f700:	ldr	r1, [r1, #20]
   1f704:	ldr	r2, [sp, #336]	; 0x150
   1f708:	sub	r0, r0, r2
   1f70c:	cmp	r1, r0
   1f710:	bge	1f728 <__assert_fail@plt+0xe120>
   1f714:	ldr	r0, [sp, #324]	; 0x144
   1f718:	movw	r1, #0
   1f71c:	sub	r0, r1, r0
   1f720:	str	r0, [sp, #60]	; 0x3c
   1f724:	b	1f734 <__assert_fail@plt+0xe12c>
   1f728:	ldr	r0, [sp, #324]	; 0x144
   1f72c:	add	r0, r0, #100	; 0x64
   1f730:	str	r0, [sp, #60]	; 0x3c
   1f734:	ldr	r0, [sp, #60]	; 0x3c
   1f738:	str	r0, [sp, #64]	; 0x40
   1f73c:	ldr	r0, [sp, #64]	; 0x40
   1f740:	str	r0, [fp, #-92]	; 0xffffffa4
   1f744:	b	1e278 <__assert_fail@plt+0xcc70>
   1f748:	b	1f74c <__assert_fail@plt+0xe144>
   1f74c:	ldr	r0, [pc, #2156]	; 1ffc0 <__assert_fail@plt+0xe9b8>
   1f750:	movw	r1, #4
   1f754:	str	r1, [fp, #-84]	; 0xffffffac
   1f758:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1f75c:	ldr	r1, [r1, #20]
   1f760:	ldr	r2, [sp, #336]	; 0x150
   1f764:	sub	r0, r0, r2
   1f768:	cmp	r1, r0
   1f76c:	movw	r0, #0
   1f770:	movlt	r0, #1
   1f774:	and	r0, r0, #1
   1f778:	strb	r0, [fp, #-93]	; 0xffffffa3
   1f77c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1f780:	ldr	r0, [r0, #20]
   1f784:	movw	r1, #1900	; 0x76c
   1f788:	add	r0, r0, r1
   1f78c:	ldr	r1, [sp, #336]	; 0x150
   1f790:	add	r0, r0, r1
   1f794:	str	r0, [fp, #-92]	; 0xffffffa4
   1f798:	b	1e278 <__assert_fail@plt+0xcc70>
   1f79c:	b	1f7a0 <__assert_fail@plt+0xe198>
   1f7a0:	movw	r0, #2
   1f7a4:	str	r0, [fp, #-84]	; 0xffffffac
   1f7a8:	ldr	r0, [sp, #332]	; 0x14c
   1f7ac:	movw	r1, #7
   1f7b0:	sdiv	r0, r0, r1
   1f7b4:	add	r0, r0, #1
   1f7b8:	str	r0, [fp, #-88]	; 0xffffffa8
   1f7bc:	b	1e31c <__assert_fail@plt+0xcd14>
   1f7c0:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1f7c4:	cmp	r0, #69	; 0x45
   1f7c8:	bne	1f7d0 <__assert_fail@plt+0xe1c8>
   1f7cc:	b	1fd9c <__assert_fail@plt+0xe794>
   1f7d0:	b	1f7d4 <__assert_fail@plt+0xe1cc>
   1f7d4:	mov	r0, #2
   1f7d8:	str	r0, [fp, #-84]	; 0xffffffac
   1f7dc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1f7e0:	ldr	r1, [r0, #24]
   1f7e4:	ldr	r0, [r0, #28]
   1f7e8:	add	r1, r1, #6
   1f7ec:	movw	r2, #9363	; 0x2493
   1f7f0:	movt	r2, #37449	; 0x9249
   1f7f4:	smmla	r2, r1, r2, r1
   1f7f8:	asr	r3, r2, #2
   1f7fc:	add	r2, r3, r2, lsr #31
   1f800:	rsb	r2, r2, r2, lsl #3
   1f804:	sub	r1, r1, r2
   1f808:	sub	r0, r0, r1
   1f80c:	add	r0, r0, #7
   1f810:	movw	r1, #7
   1f814:	sdiv	r0, r0, r1
   1f818:	str	r0, [fp, #-88]	; 0xffffffa8
   1f81c:	b	1e31c <__assert_fail@plt+0xcd14>
   1f820:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1f824:	cmp	r0, #69	; 0x45
   1f828:	bne	1f830 <__assert_fail@plt+0xe228>
   1f82c:	b	1fd9c <__assert_fail@plt+0xe794>
   1f830:	b	1f834 <__assert_fail@plt+0xe22c>
   1f834:	movw	r0, #1
   1f838:	str	r0, [fp, #-84]	; 0xffffffac
   1f83c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1f840:	ldr	r0, [r0, #24]
   1f844:	str	r0, [fp, #-88]	; 0xffffffa8
   1f848:	b	1e31c <__assert_fail@plt+0xcd14>
   1f84c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1f850:	cmp	r0, #69	; 0x45
   1f854:	bne	1f85c <__assert_fail@plt+0xe254>
   1f858:	b	1de98 <__assert_fail@plt+0xc890>
   1f85c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1f860:	cmp	r0, #79	; 0x4f
   1f864:	bne	1f86c <__assert_fail@plt+0xe264>
   1f868:	b	1fd9c <__assert_fail@plt+0xe794>
   1f86c:	b	1f870 <__assert_fail@plt+0xe268>
   1f870:	ldr	r0, [pc, #1864]	; 1ffc0 <__assert_fail@plt+0xe9b8>
   1f874:	movw	r1, #4
   1f878:	str	r1, [fp, #-84]	; 0xffffffac
   1f87c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1f880:	ldr	r1, [r1, #20]
   1f884:	cmp	r1, r0
   1f888:	movw	r0, #0
   1f88c:	movlt	r0, #1
   1f890:	and	r0, r0, #1
   1f894:	strb	r0, [fp, #-93]	; 0xffffffa3
   1f898:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1f89c:	ldr	r0, [r0, #20]
   1f8a0:	movw	r1, #1900	; 0x76c
   1f8a4:	add	r0, r0, r1
   1f8a8:	str	r0, [fp, #-92]	; 0xffffffa4
   1f8ac:	b	1e278 <__assert_fail@plt+0xcc70>
   1f8b0:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1f8b4:	cmp	r0, #69	; 0x45
   1f8b8:	bne	1f8c0 <__assert_fail@plt+0xe2b8>
   1f8bc:	b	1de98 <__assert_fail@plt+0xc890>
   1f8c0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1f8c4:	ldr	r0, [r0, #20]
   1f8c8:	movw	r1, #34079	; 0x851f
   1f8cc:	movt	r1, #20971	; 0x51eb
   1f8d0:	smmul	r1, r0, r1
   1f8d4:	asr	r2, r1, #5
   1f8d8:	add	r1, r2, r1, lsr #31
   1f8dc:	mov	r2, #100	; 0x64
   1f8e0:	mls	r0, r1, r2, r0
   1f8e4:	str	r0, [sp, #320]	; 0x140
   1f8e8:	ldr	r0, [sp, #320]	; 0x140
   1f8ec:	cmp	r0, #0
   1f8f0:	bge	1f930 <__assert_fail@plt+0xe328>
   1f8f4:	ldr	r0, [pc, #1732]	; 1ffc0 <__assert_fail@plt+0xe9b8>
   1f8f8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1f8fc:	ldr	r1, [r1, #20]
   1f900:	cmp	r1, r0
   1f904:	bge	1f91c <__assert_fail@plt+0xe314>
   1f908:	ldr	r0, [sp, #320]	; 0x140
   1f90c:	movw	r1, #0
   1f910:	sub	r0, r1, r0
   1f914:	str	r0, [sp, #56]	; 0x38
   1f918:	b	1f928 <__assert_fail@plt+0xe320>
   1f91c:	ldr	r0, [sp, #320]	; 0x140
   1f920:	add	r0, r0, #100	; 0x64
   1f924:	str	r0, [sp, #56]	; 0x38
   1f928:	ldr	r0, [sp, #56]	; 0x38
   1f92c:	str	r0, [sp, #320]	; 0x140
   1f930:	b	1f934 <__assert_fail@plt+0xe32c>
   1f934:	movw	r0, #2
   1f938:	str	r0, [fp, #-84]	; 0xffffffac
   1f93c:	movw	r0, #0
   1f940:	strb	r0, [fp, #-93]	; 0xffffffa3
   1f944:	ldr	r0, [sp, #320]	; 0x140
   1f948:	str	r0, [fp, #-92]	; 0xffffffa4
   1f94c:	b	1e278 <__assert_fail@plt+0xcc70>
   1f950:	ldrb	r0, [fp, #-129]	; 0xffffff7f
   1f954:	tst	r0, #1
   1f958:	beq	1f96c <__assert_fail@plt+0xe364>
   1f95c:	movw	r0, #0
   1f960:	strb	r0, [fp, #-124]	; 0xffffff84
   1f964:	movw	r0, #1
   1f968:	strb	r0, [fp, #-123]	; 0xffffff85
   1f96c:	b	1f970 <__assert_fail@plt+0xe368>
   1f970:	ldr	r0, [fp, #-60]	; 0xffffffc4
   1f974:	bl	114ac <strlen@plt>
   1f978:	str	r0, [sp, #316]	; 0x13c
   1f97c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1f980:	cmp	r0, #45	; 0x2d
   1f984:	beq	1f994 <__assert_fail@plt+0xe38c>
   1f988:	ldr	r0, [fp, #16]
   1f98c:	cmp	r0, #0
   1f990:	bge	1f9a0 <__assert_fail@plt+0xe398>
   1f994:	movw	r0, #0
   1f998:	str	r0, [sp, #52]	; 0x34
   1f99c:	b	1f9a8 <__assert_fail@plt+0xe3a0>
   1f9a0:	ldr	r0, [fp, #16]
   1f9a4:	str	r0, [sp, #52]	; 0x34
   1f9a8:	ldr	r0, [sp, #52]	; 0x34
   1f9ac:	str	r0, [sp, #312]	; 0x138
   1f9b0:	ldr	r0, [sp, #316]	; 0x13c
   1f9b4:	ldr	r1, [sp, #312]	; 0x138
   1f9b8:	cmp	r0, r1
   1f9bc:	bcs	1f9cc <__assert_fail@plt+0xe3c4>
   1f9c0:	ldr	r0, [sp, #312]	; 0x138
   1f9c4:	str	r0, [sp, #48]	; 0x30
   1f9c8:	b	1f9d4 <__assert_fail@plt+0xe3cc>
   1f9cc:	ldr	r0, [sp, #316]	; 0x13c
   1f9d0:	str	r0, [sp, #48]	; 0x30
   1f9d4:	ldr	r0, [sp, #48]	; 0x30
   1f9d8:	str	r0, [sp, #308]	; 0x134
   1f9dc:	ldr	r0, [sp, #308]	; 0x134
   1f9e0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1f9e4:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1f9e8:	sub	r1, r1, r2
   1f9ec:	cmp	r0, r1
   1f9f0:	bcc	1fa0c <__assert_fail@plt+0xe404>
   1f9f4:	bl	114e8 <__errno_location@plt>
   1f9f8:	movw	r1, #34	; 0x22
   1f9fc:	str	r1, [r0]
   1fa00:	movw	r0, #0
   1fa04:	str	r0, [fp, #-28]	; 0xffffffe4
   1fa08:	b	1ffb4 <__assert_fail@plt+0xe9ac>
   1fa0c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1fa10:	movw	r1, #0
   1fa14:	cmp	r0, r1
   1fa18:	beq	1fb08 <__assert_fail@plt+0xe500>
   1fa1c:	ldr	r0, [sp, #316]	; 0x13c
   1fa20:	ldr	r1, [sp, #312]	; 0x138
   1fa24:	cmp	r0, r1
   1fa28:	bcs	1faa4 <__assert_fail@plt+0xe49c>
   1fa2c:	ldr	r0, [sp, #312]	; 0x138
   1fa30:	ldr	r1, [sp, #316]	; 0x13c
   1fa34:	sub	r0, r0, r1
   1fa38:	str	r0, [sp, #304]	; 0x130
   1fa3c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1fa40:	cmp	r0, #48	; 0x30
   1fa44:	beq	1fa54 <__assert_fail@plt+0xe44c>
   1fa48:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1fa4c:	cmp	r0, #43	; 0x2b
   1fa50:	bne	1fa7c <__assert_fail@plt+0xe474>
   1fa54:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1fa58:	ldr	r2, [sp, #304]	; 0x130
   1fa5c:	movw	r1, #48	; 0x30
   1fa60:	and	r1, r1, #255	; 0xff
   1fa64:	bl	11500 <memset@plt>
   1fa68:	ldr	r0, [sp, #304]	; 0x130
   1fa6c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1fa70:	add	r0, r1, r0
   1fa74:	str	r0, [fp, #-68]	; 0xffffffbc
   1fa78:	b	1faa0 <__assert_fail@plt+0xe498>
   1fa7c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1fa80:	ldr	r2, [sp, #304]	; 0x130
   1fa84:	movw	r1, #32
   1fa88:	and	r1, r1, #255	; 0xff
   1fa8c:	bl	11500 <memset@plt>
   1fa90:	ldr	r0, [sp, #304]	; 0x130
   1fa94:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1fa98:	add	r0, r1, r0
   1fa9c:	str	r0, [fp, #-68]	; 0xffffffbc
   1faa0:	b	1faa4 <__assert_fail@plt+0xe49c>
   1faa4:	ldrb	r0, [fp, #-123]	; 0xffffff85
   1faa8:	tst	r0, #1
   1faac:	beq	1fac4 <__assert_fail@plt+0xe4bc>
   1fab0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1fab4:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1fab8:	ldr	r2, [sp, #316]	; 0x13c
   1fabc:	bl	1ffc4 <__assert_fail@plt+0xe9bc>
   1fac0:	b	1faf8 <__assert_fail@plt+0xe4f0>
   1fac4:	ldrb	r0, [fp, #-124]	; 0xffffff84
   1fac8:	tst	r0, #1
   1facc:	beq	1fae4 <__assert_fail@plt+0xe4dc>
   1fad0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1fad4:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1fad8:	ldr	r2, [sp, #316]	; 0x13c
   1fadc:	bl	20028 <__assert_fail@plt+0xea20>
   1fae0:	b	1faf4 <__assert_fail@plt+0xe4ec>
   1fae4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1fae8:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1faec:	ldr	r2, [sp, #316]	; 0x13c
   1faf0:	bl	1135c <memcpy@plt>
   1faf4:	b	1faf8 <__assert_fail@plt+0xe4f0>
   1faf8:	ldr	r0, [sp, #316]	; 0x13c
   1fafc:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1fb00:	add	r0, r1, r0
   1fb04:	str	r0, [fp, #-68]	; 0xffffffbc
   1fb08:	ldr	r0, [sp, #308]	; 0x134
   1fb0c:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1fb10:	add	r0, r1, r0
   1fb14:	str	r0, [fp, #-64]	; 0xffffffc0
   1fb18:	b	1ff54 <__assert_fail@plt+0xe94c>
   1fb1c:	movw	r0, #1
   1fb20:	str	r0, [fp, #-128]	; 0xffffff80
   1fb24:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1fb28:	ldr	r1, [fp, #-128]	; 0xffffff80
   1fb2c:	add	r0, r0, r1
   1fb30:	ldrb	r0, [r0]
   1fb34:	cmp	r0, #58	; 0x3a
   1fb38:	bne	1fb50 <__assert_fail@plt+0xe548>
   1fb3c:	b	1fb40 <__assert_fail@plt+0xe538>
   1fb40:	ldr	r0, [fp, #-128]	; 0xffffff80
   1fb44:	add	r0, r0, #1
   1fb48:	str	r0, [fp, #-128]	; 0xffffff80
   1fb4c:	b	1fb24 <__assert_fail@plt+0xe51c>
   1fb50:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1fb54:	ldr	r1, [fp, #-128]	; 0xffffff80
   1fb58:	add	r0, r0, r1
   1fb5c:	ldrb	r0, [r0]
   1fb60:	cmp	r0, #122	; 0x7a
   1fb64:	beq	1fb6c <__assert_fail@plt+0xe564>
   1fb68:	b	1fd9c <__assert_fail@plt+0xe794>
   1fb6c:	ldr	r0, [fp, #-128]	; 0xffffff80
   1fb70:	ldr	r1, [fp, #-72]	; 0xffffffb8
   1fb74:	add	r0, r1, r0
   1fb78:	str	r0, [fp, #-72]	; 0xffffffb8
   1fb7c:	b	1fb88 <__assert_fail@plt+0xe580>
   1fb80:	movw	r0, #0
   1fb84:	str	r0, [fp, #-128]	; 0xffffff80
   1fb88:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1fb8c:	ldr	r0, [r0, #32]
   1fb90:	cmp	r0, #0
   1fb94:	bge	1fb9c <__assert_fail@plt+0xe594>
   1fb98:	b	1ff54 <__assert_fail@plt+0xe94c>
   1fb9c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1fba0:	ldr	r0, [r0, #36]	; 0x24
   1fba4:	str	r0, [sp, #300]	; 0x12c
   1fba8:	ldr	r0, [sp, #300]	; 0x12c
   1fbac:	cmp	r0, #0
   1fbb0:	movw	r0, #1
   1fbb4:	str	r0, [sp, #44]	; 0x2c
   1fbb8:	blt	1fbf0 <__assert_fail@plt+0xe5e8>
   1fbbc:	ldr	r0, [sp, #300]	; 0x12c
   1fbc0:	cmp	r0, #0
   1fbc4:	movw	r0, #0
   1fbc8:	str	r0, [sp, #40]	; 0x28
   1fbcc:	bne	1fbe8 <__assert_fail@plt+0xe5e0>
   1fbd0:	ldr	r0, [fp, #-60]	; 0xffffffc4
   1fbd4:	ldrb	r0, [r0]
   1fbd8:	cmp	r0, #45	; 0x2d
   1fbdc:	movw	r0, #0
   1fbe0:	moveq	r0, #1
   1fbe4:	str	r0, [sp, #40]	; 0x28
   1fbe8:	ldr	r0, [sp, #40]	; 0x28
   1fbec:	str	r0, [sp, #44]	; 0x2c
   1fbf0:	ldr	r0, [sp, #44]	; 0x2c
   1fbf4:	and	r0, r0, #1
   1fbf8:	strb	r0, [fp, #-93]	; 0xffffffa3
   1fbfc:	ldr	r0, [sp, #300]	; 0x12c
   1fc00:	movw	r1, #34953	; 0x8889
   1fc04:	movt	r1, #34952	; 0x8888
   1fc08:	smmla	r0, r0, r1, r0
   1fc0c:	asr	r2, r0, #5
   1fc10:	add	r0, r2, r0, lsr #31
   1fc14:	smmla	r0, r0, r1, r0
   1fc18:	asr	r2, r0, #5
   1fc1c:	add	r0, r2, r0, lsr #31
   1fc20:	str	r0, [sp, #296]	; 0x128
   1fc24:	ldr	r0, [sp, #300]	; 0x12c
   1fc28:	smmla	r0, r0, r1, r0
   1fc2c:	asr	r2, r0, #5
   1fc30:	add	r0, r2, r0, lsr #31
   1fc34:	smmla	r2, r0, r1, r0
   1fc38:	asr	r3, r2, #5
   1fc3c:	add	r2, r3, r2, lsr #31
   1fc40:	rsb	r2, r2, r2, lsl #4
   1fc44:	sub	r0, r0, r2, lsl #2
   1fc48:	str	r0, [sp, #292]	; 0x124
   1fc4c:	ldr	r0, [sp, #300]	; 0x12c
   1fc50:	smmla	r1, r0, r1, r0
   1fc54:	asr	r2, r1, #5
   1fc58:	add	r1, r2, r1, lsr #31
   1fc5c:	rsb	r1, r1, r1, lsl #4
   1fc60:	sub	r0, r0, r1, lsl #2
   1fc64:	str	r0, [sp, #288]	; 0x120
   1fc68:	ldr	r0, [fp, #-128]	; 0xffffff80
   1fc6c:	cmp	r0, #3
   1fc70:	str	r0, [sp, #36]	; 0x24
   1fc74:	bhi	1fd80 <__assert_fail@plt+0xe778>
   1fc78:	add	r0, pc, #8
   1fc7c:	ldr	r1, [sp, #36]	; 0x24
   1fc80:	ldr	r0, [r0, r1, lsl #2]
   1fc84:	mov	pc, r0
   1fc88:	muleq	r1, r8, ip
   1fc8c:	andeq	pc, r1, r8, asr #25
   1fc90:	strdeq	pc, [r1], -ip
   1fc94:	andeq	pc, r1, r0, asr #26
   1fc98:	b	1fc9c <__assert_fail@plt+0xe694>
   1fc9c:	movw	r0, #5
   1fca0:	str	r0, [fp, #-84]	; 0xffffffac
   1fca4:	movw	r0, #0
   1fca8:	str	r0, [fp, #-100]	; 0xffffff9c
   1fcac:	ldr	r0, [sp, #296]	; 0x128
   1fcb0:	movw	r1, #100	; 0x64
   1fcb4:	mul	r0, r0, r1
   1fcb8:	ldr	r1, [sp, #292]	; 0x124
   1fcbc:	add	r0, r0, r1
   1fcc0:	str	r0, [fp, #-92]	; 0xffffffa4
   1fcc4:	b	1e26c <__assert_fail@plt+0xcc64>
   1fcc8:	b	1fccc <__assert_fail@plt+0xe6c4>
   1fccc:	b	1fcd0 <__assert_fail@plt+0xe6c8>
   1fcd0:	movw	r0, #6
   1fcd4:	str	r0, [fp, #-84]	; 0xffffffac
   1fcd8:	movw	r0, #4
   1fcdc:	str	r0, [fp, #-100]	; 0xffffff9c
   1fce0:	ldr	r0, [sp, #296]	; 0x128
   1fce4:	movw	r1, #100	; 0x64
   1fce8:	mul	r0, r0, r1
   1fcec:	ldr	r1, [sp, #292]	; 0x124
   1fcf0:	add	r0, r0, r1
   1fcf4:	str	r0, [fp, #-92]	; 0xffffffa4
   1fcf8:	b	1e26c <__assert_fail@plt+0xcc64>
   1fcfc:	b	1fd00 <__assert_fail@plt+0xe6f8>
   1fd00:	b	1fd04 <__assert_fail@plt+0xe6fc>
   1fd04:	movw	r0, #9
   1fd08:	str	r0, [fp, #-84]	; 0xffffffac
   1fd0c:	movw	r0, #20
   1fd10:	str	r0, [fp, #-100]	; 0xffffff9c
   1fd14:	ldr	r0, [sp, #296]	; 0x128
   1fd18:	movw	r1, #10000	; 0x2710
   1fd1c:	mul	r0, r0, r1
   1fd20:	ldr	r1, [sp, #292]	; 0x124
   1fd24:	movw	r2, #100	; 0x64
   1fd28:	mul	r1, r1, r2
   1fd2c:	add	r0, r0, r1
   1fd30:	ldr	r1, [sp, #288]	; 0x120
   1fd34:	add	r0, r0, r1
   1fd38:	str	r0, [fp, #-92]	; 0xffffffa4
   1fd3c:	b	1e26c <__assert_fail@plt+0xcc64>
   1fd40:	ldr	r0, [sp, #288]	; 0x120
   1fd44:	cmp	r0, #0
   1fd48:	beq	1fd50 <__assert_fail@plt+0xe748>
   1fd4c:	b	1fd00 <__assert_fail@plt+0xe6f8>
   1fd50:	ldr	r0, [sp, #292]	; 0x124
   1fd54:	cmp	r0, #0
   1fd58:	beq	1fd60 <__assert_fail@plt+0xe758>
   1fd5c:	b	1fccc <__assert_fail@plt+0xe6c4>
   1fd60:	b	1fd64 <__assert_fail@plt+0xe75c>
   1fd64:	movw	r0, #3
   1fd68:	str	r0, [fp, #-84]	; 0xffffffac
   1fd6c:	movw	r0, #0
   1fd70:	str	r0, [fp, #-100]	; 0xffffff9c
   1fd74:	ldr	r0, [sp, #296]	; 0x128
   1fd78:	str	r0, [fp, #-92]	; 0xffffffa4
   1fd7c:	b	1e26c <__assert_fail@plt+0xcc64>
   1fd80:	b	1fd9c <__assert_fail@plt+0xe794>
   1fd84:	b	1fd88 <__assert_fail@plt+0xe780>
   1fd88:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1fd8c:	mvn	r1, #0
   1fd90:	add	r0, r0, r1
   1fd94:	str	r0, [fp, #-72]	; 0xffffffb8
   1fd98:	b	1fd9c <__assert_fail@plt+0xe794>
   1fd9c:	b	1fda0 <__assert_fail@plt+0xe798>
   1fda0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1fda4:	ldr	r1, [fp, #-160]	; 0xffffff60
   1fda8:	sub	r0, r0, r1
   1fdac:	add	r0, r0, #1
   1fdb0:	str	r0, [sp, #284]	; 0x11c
   1fdb4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1fdb8:	cmp	r0, #45	; 0x2d
   1fdbc:	beq	1fdcc <__assert_fail@plt+0xe7c4>
   1fdc0:	ldr	r0, [fp, #16]
   1fdc4:	cmp	r0, #0
   1fdc8:	bge	1fdd8 <__assert_fail@plt+0xe7d0>
   1fdcc:	movw	r0, #0
   1fdd0:	str	r0, [sp, #32]
   1fdd4:	b	1fde0 <__assert_fail@plt+0xe7d8>
   1fdd8:	ldr	r0, [fp, #16]
   1fddc:	str	r0, [sp, #32]
   1fde0:	ldr	r0, [sp, #32]
   1fde4:	str	r0, [sp, #280]	; 0x118
   1fde8:	ldr	r0, [sp, #284]	; 0x11c
   1fdec:	ldr	r1, [sp, #280]	; 0x118
   1fdf0:	cmp	r0, r1
   1fdf4:	bcs	1fe04 <__assert_fail@plt+0xe7fc>
   1fdf8:	ldr	r0, [sp, #280]	; 0x118
   1fdfc:	str	r0, [sp, #28]
   1fe00:	b	1fe0c <__assert_fail@plt+0xe804>
   1fe04:	ldr	r0, [sp, #284]	; 0x11c
   1fe08:	str	r0, [sp, #28]
   1fe0c:	ldr	r0, [sp, #28]
   1fe10:	str	r0, [sp, #276]	; 0x114
   1fe14:	ldr	r0, [sp, #276]	; 0x114
   1fe18:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1fe1c:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1fe20:	sub	r1, r1, r2
   1fe24:	cmp	r0, r1
   1fe28:	bcc	1fe44 <__assert_fail@plt+0xe83c>
   1fe2c:	bl	114e8 <__errno_location@plt>
   1fe30:	movw	r1, #34	; 0x22
   1fe34:	str	r1, [r0]
   1fe38:	movw	r0, #0
   1fe3c:	str	r0, [fp, #-28]	; 0xffffffe4
   1fe40:	b	1ffb4 <__assert_fail@plt+0xe9ac>
   1fe44:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1fe48:	movw	r1, #0
   1fe4c:	cmp	r0, r1
   1fe50:	beq	1ff40 <__assert_fail@plt+0xe938>
   1fe54:	ldr	r0, [sp, #284]	; 0x11c
   1fe58:	ldr	r1, [sp, #280]	; 0x118
   1fe5c:	cmp	r0, r1
   1fe60:	bcs	1fedc <__assert_fail@plt+0xe8d4>
   1fe64:	ldr	r0, [sp, #280]	; 0x118
   1fe68:	ldr	r1, [sp, #284]	; 0x11c
   1fe6c:	sub	r0, r0, r1
   1fe70:	str	r0, [sp, #272]	; 0x110
   1fe74:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1fe78:	cmp	r0, #48	; 0x30
   1fe7c:	beq	1fe8c <__assert_fail@plt+0xe884>
   1fe80:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1fe84:	cmp	r0, #43	; 0x2b
   1fe88:	bne	1feb4 <__assert_fail@plt+0xe8ac>
   1fe8c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1fe90:	ldr	r2, [sp, #272]	; 0x110
   1fe94:	movw	r1, #48	; 0x30
   1fe98:	and	r1, r1, #255	; 0xff
   1fe9c:	bl	11500 <memset@plt>
   1fea0:	ldr	r0, [sp, #272]	; 0x110
   1fea4:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1fea8:	add	r0, r1, r0
   1feac:	str	r0, [fp, #-68]	; 0xffffffbc
   1feb0:	b	1fed8 <__assert_fail@plt+0xe8d0>
   1feb4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1feb8:	ldr	r2, [sp, #272]	; 0x110
   1febc:	movw	r1, #32
   1fec0:	and	r1, r1, #255	; 0xff
   1fec4:	bl	11500 <memset@plt>
   1fec8:	ldr	r0, [sp, #272]	; 0x110
   1fecc:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1fed0:	add	r0, r1, r0
   1fed4:	str	r0, [fp, #-68]	; 0xffffffbc
   1fed8:	b	1fedc <__assert_fail@plt+0xe8d4>
   1fedc:	ldrb	r0, [fp, #-123]	; 0xffffff85
   1fee0:	tst	r0, #1
   1fee4:	beq	1fefc <__assert_fail@plt+0xe8f4>
   1fee8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1feec:	ldr	r1, [fp, #-160]	; 0xffffff60
   1fef0:	ldr	r2, [sp, #284]	; 0x11c
   1fef4:	bl	1ffc4 <__assert_fail@plt+0xe9bc>
   1fef8:	b	1ff30 <__assert_fail@plt+0xe928>
   1fefc:	ldrb	r0, [fp, #-124]	; 0xffffff84
   1ff00:	tst	r0, #1
   1ff04:	beq	1ff1c <__assert_fail@plt+0xe914>
   1ff08:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1ff0c:	ldr	r1, [fp, #-160]	; 0xffffff60
   1ff10:	ldr	r2, [sp, #284]	; 0x11c
   1ff14:	bl	20028 <__assert_fail@plt+0xea20>
   1ff18:	b	1ff2c <__assert_fail@plt+0xe924>
   1ff1c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1ff20:	ldr	r1, [fp, #-160]	; 0xffffff60
   1ff24:	ldr	r2, [sp, #284]	; 0x11c
   1ff28:	bl	1135c <memcpy@plt>
   1ff2c:	b	1ff30 <__assert_fail@plt+0xe928>
   1ff30:	ldr	r0, [sp, #284]	; 0x11c
   1ff34:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1ff38:	add	r0, r1, r0
   1ff3c:	str	r0, [fp, #-68]	; 0xffffffbc
   1ff40:	ldr	r0, [sp, #276]	; 0x114
   1ff44:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1ff48:	add	r0, r1, r0
   1ff4c:	str	r0, [fp, #-64]	; 0xffffffc0
   1ff50:	b	1ff54 <__assert_fail@plt+0xe94c>
   1ff54:	b	1ff58 <__assert_fail@plt+0xe950>
   1ff58:	mvn	r0, #0
   1ff5c:	str	r0, [fp, #16]
   1ff60:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1ff64:	add	r0, r0, #1
   1ff68:	str	r0, [fp, #-72]	; 0xffffffb8
   1ff6c:	b	1c884 <__assert_fail@plt+0xb27c>
   1ff70:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1ff74:	movw	r1, #0
   1ff78:	cmp	r0, r1
   1ff7c:	beq	1ff98 <__assert_fail@plt+0xe990>
   1ff80:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1ff84:	cmp	r0, #0
   1ff88:	beq	1ff98 <__assert_fail@plt+0xe990>
   1ff8c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1ff90:	movw	r1, #0
   1ff94:	strb	r1, [r0]
   1ff98:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1ff9c:	str	r0, [sp, #24]
   1ffa0:	bl	114e8 <__errno_location@plt>
   1ffa4:	ldr	r1, [sp, #24]
   1ffa8:	str	r1, [r0]
   1ffac:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1ffb0:	str	r0, [fp, #-28]	; 0xffffffe4
   1ffb4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1ffb8:	sub	sp, fp, #24
   1ffbc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1ffc0:			; <UNDEFINED> instruction: 0xfffff894
   1ffc4:	push	{fp, lr}
   1ffc8:	mov	fp, sp
   1ffcc:	sub	sp, sp, #16
   1ffd0:	str	r0, [fp, #-4]
   1ffd4:	str	r1, [sp, #8]
   1ffd8:	str	r2, [sp, #4]
   1ffdc:	ldr	r0, [sp, #4]
   1ffe0:	mvn	r1, #0
   1ffe4:	add	r1, r0, r1
   1ffe8:	str	r1, [sp, #4]
   1ffec:	cmp	r0, #0
   1fff0:	bls	2001c <__assert_fail@plt+0xea14>
   1fff4:	ldr	r0, [sp, #8]
   1fff8:	ldr	r1, [sp, #4]
   1fffc:	add	r0, r0, r1
   20000:	ldrb	r0, [r0]
   20004:	bl	11368 <tolower@plt>
   20008:	ldr	r1, [fp, #-4]
   2000c:	ldr	r2, [sp, #4]
   20010:	add	r1, r1, r2
   20014:	strb	r0, [r1]
   20018:	b	1ffdc <__assert_fail@plt+0xe9d4>
   2001c:	ldr	r0, [fp, #-4]
   20020:	mov	sp, fp
   20024:	pop	{fp, pc}
   20028:	push	{fp, lr}
   2002c:	mov	fp, sp
   20030:	sub	sp, sp, #16
   20034:	str	r0, [fp, #-4]
   20038:	str	r1, [sp, #8]
   2003c:	str	r2, [sp, #4]
   20040:	ldr	r0, [sp, #4]
   20044:	mvn	r1, #0
   20048:	add	r1, r0, r1
   2004c:	str	r1, [sp, #4]
   20050:	cmp	r0, #0
   20054:	bls	20080 <__assert_fail@plt+0xea78>
   20058:	ldr	r0, [sp, #8]
   2005c:	ldr	r1, [sp, #4]
   20060:	add	r0, r0, r1
   20064:	ldrb	r0, [r0]
   20068:	bl	11560 <toupper@plt>
   2006c:	ldr	r1, [fp, #-4]
   20070:	ldr	r2, [sp, #4]
   20074:	add	r1, r1, r2
   20078:	strb	r0, [r1]
   2007c:	b	20040 <__assert_fail@plt+0xea38>
   20080:	ldr	r0, [fp, #-4]
   20084:	mov	sp, fp
   20088:	pop	{fp, pc}
   2008c:	sub	sp, sp, #12
   20090:	str	r0, [sp, #8]
   20094:	str	r1, [sp, #4]
   20098:	movw	r0, #378	; 0x17a
   2009c:	str	r0, [sp]
   200a0:	ldr	r0, [sp, #8]
   200a4:	ldr	r1, [sp, #4]
   200a8:	sub	r1, r0, r1
   200ac:	ldr	r2, [sp]
   200b0:	add	r1, r1, r2
   200b4:	add	r1, r1, #4
   200b8:	movw	r2, #9363	; 0x2493
   200bc:	movt	r2, #37449	; 0x9249
   200c0:	smmla	r2, r1, r2, r1
   200c4:	asr	r3, r2, #2
   200c8:	add	r2, r3, r2, lsr #31
   200cc:	rsb	r2, r2, r2, lsl #3
   200d0:	sub	r1, r1, r2
   200d4:	sub	r0, r0, r1
   200d8:	add	r0, r0, #4
   200dc:	sub	r0, r0, #1
   200e0:	add	sp, sp, #12
   200e4:	bx	lr
   200e8:	push	{fp, lr}
   200ec:	mov	fp, sp
   200f0:	sub	sp, sp, #24
   200f4:	str	r0, [fp, #-4]
   200f8:	ldr	r0, [fp, #-4]
   200fc:	movw	r1, #0
   20100:	cmp	r0, r1
   20104:	bne	20128 <__assert_fail@plt+0xeb20>
   20108:	movw	r0, #4576	; 0x11e0
   2010c:	movt	r0, #4
   20110:	ldr	r1, [r0]
   20114:	movw	r0, #1925	; 0x785
   20118:	movt	r0, #3
   2011c:	bl	115cc <fputs@plt>
   20120:	str	r0, [sp, #8]
   20124:	bl	115e4 <abort@plt>
   20128:	ldr	r0, [fp, #-4]
   2012c:	movw	r1, #47	; 0x2f
   20130:	bl	1156c <strrchr@plt>
   20134:	str	r0, [fp, #-8]
   20138:	ldr	r0, [fp, #-8]
   2013c:	movw	r1, #0
   20140:	cmp	r0, r1
   20144:	beq	20158 <__assert_fail@plt+0xeb50>
   20148:	ldr	r0, [fp, #-8]
   2014c:	add	r0, r0, #1
   20150:	str	r0, [sp, #4]
   20154:	b	20160 <__assert_fail@plt+0xeb58>
   20158:	ldr	r0, [fp, #-4]
   2015c:	str	r0, [sp, #4]
   20160:	ldr	r0, [sp, #4]
   20164:	str	r0, [sp, #12]
   20168:	ldr	r0, [sp, #12]
   2016c:	ldr	r1, [fp, #-4]
   20170:	sub	r0, r0, r1
   20174:	cmp	r0, #7
   20178:	blt	201e4 <__assert_fail@plt+0xebdc>
   2017c:	ldr	r0, [sp, #12]
   20180:	mvn	r1, #6
   20184:	add	r0, r0, r1
   20188:	movw	r1, #1981	; 0x7bd
   2018c:	movt	r1, #3
   20190:	movw	r2, #7
   20194:	bl	115d8 <strncmp@plt>
   20198:	cmp	r0, #0
   2019c:	bne	201e4 <__assert_fail@plt+0xebdc>
   201a0:	ldr	r0, [sp, #12]
   201a4:	str	r0, [fp, #-4]
   201a8:	ldr	r0, [sp, #12]
   201ac:	movw	r1, #1989	; 0x7c5
   201b0:	movt	r1, #3
   201b4:	movw	r2, #3
   201b8:	bl	115d8 <strncmp@plt>
   201bc:	cmp	r0, #0
   201c0:	bne	201e0 <__assert_fail@plt+0xebd8>
   201c4:	ldr	r0, [sp, #12]
   201c8:	add	r0, r0, #3
   201cc:	str	r0, [fp, #-4]
   201d0:	ldr	r0, [fp, #-4]
   201d4:	movw	r1, #4560	; 0x11d0
   201d8:	movt	r1, #4
   201dc:	str	r0, [r1]
   201e0:	b	201e4 <__assert_fail@plt+0xebdc>
   201e4:	ldr	r0, [fp, #-4]
   201e8:	movw	r1, #4780	; 0x12ac
   201ec:	movt	r1, #4
   201f0:	str	r0, [r1]
   201f4:	ldr	r0, [fp, #-4]
   201f8:	movw	r1, #4564	; 0x11d4
   201fc:	movt	r1, #4
   20200:	str	r0, [r1]
   20204:	mov	sp, fp
   20208:	pop	{fp, pc}
   2020c:	push	{fp, lr}
   20210:	mov	fp, sp
   20214:	sub	sp, sp, #24
   20218:	str	r0, [fp, #-4]
   2021c:	bl	114e8 <__errno_location@plt>
   20220:	ldr	r0, [r0]
   20224:	str	r0, [fp, #-8]
   20228:	ldr	r0, [fp, #-4]
   2022c:	movw	r1, #0
   20230:	cmp	r0, r1
   20234:	beq	20244 <__assert_fail@plt+0xec3c>
   20238:	ldr	r0, [fp, #-4]
   2023c:	str	r0, [sp, #8]
   20240:	b	20254 <__assert_fail@plt+0xec4c>
   20244:	movw	r0, #4784	; 0x12b0
   20248:	movt	r0, #4
   2024c:	str	r0, [sp, #8]
   20250:	b	20254 <__assert_fail@plt+0xec4c>
   20254:	ldr	r0, [sp, #8]
   20258:	movw	r1, #48	; 0x30
   2025c:	bl	26840 <__assert_fail@plt+0x15238>
   20260:	str	r0, [sp, #12]
   20264:	ldr	r0, [fp, #-8]
   20268:	str	r0, [sp, #4]
   2026c:	bl	114e8 <__errno_location@plt>
   20270:	ldr	r1, [sp, #4]
   20274:	str	r1, [r0]
   20278:	ldr	r0, [sp, #12]
   2027c:	mov	sp, fp
   20280:	pop	{fp, pc}
   20284:	sub	sp, sp, #8
   20288:	str	r0, [sp, #4]
   2028c:	ldr	r0, [sp, #4]
   20290:	movw	r1, #0
   20294:	cmp	r0, r1
   20298:	beq	202a8 <__assert_fail@plt+0xeca0>
   2029c:	ldr	r0, [sp, #4]
   202a0:	str	r0, [sp]
   202a4:	b	202b8 <__assert_fail@plt+0xecb0>
   202a8:	movw	r0, #4784	; 0x12b0
   202ac:	movt	r0, #4
   202b0:	str	r0, [sp]
   202b4:	b	202b8 <__assert_fail@plt+0xecb0>
   202b8:	ldr	r0, [sp]
   202bc:	ldr	r0, [r0]
   202c0:	add	sp, sp, #8
   202c4:	bx	lr
   202c8:	sub	sp, sp, #16
   202cc:	str	r0, [sp, #12]
   202d0:	str	r1, [sp, #8]
   202d4:	ldr	r0, [sp, #8]
   202d8:	ldr	r1, [sp, #12]
   202dc:	movw	r2, #0
   202e0:	cmp	r1, r2
   202e4:	str	r0, [sp, #4]
   202e8:	beq	202f8 <__assert_fail@plt+0xecf0>
   202ec:	ldr	r0, [sp, #12]
   202f0:	str	r0, [sp]
   202f4:	b	20308 <__assert_fail@plt+0xed00>
   202f8:	movw	r0, #4784	; 0x12b0
   202fc:	movt	r0, #4
   20300:	str	r0, [sp]
   20304:	b	20308 <__assert_fail@plt+0xed00>
   20308:	ldr	r0, [sp]
   2030c:	ldr	r1, [sp, #4]
   20310:	str	r1, [r0]
   20314:	add	sp, sp, #16
   20318:	bx	lr
   2031c:	sub	sp, sp, #32
   20320:	str	r0, [sp, #28]
   20324:	strb	r1, [sp, #27]
   20328:	str	r2, [sp, #20]
   2032c:	ldrb	r0, [sp, #27]
   20330:	strb	r0, [sp, #19]
   20334:	ldr	r0, [sp, #28]
   20338:	movw	r1, #0
   2033c:	cmp	r0, r1
   20340:	beq	20350 <__assert_fail@plt+0xed48>
   20344:	ldr	r0, [sp, #28]
   20348:	str	r0, [sp]
   2034c:	b	20360 <__assert_fail@plt+0xed58>
   20350:	movw	r0, #4784	; 0x12b0
   20354:	movt	r0, #4
   20358:	str	r0, [sp]
   2035c:	b	20360 <__assert_fail@plt+0xed58>
   20360:	ldr	r0, [sp]
   20364:	add	r0, r0, #8
   20368:	ldrb	r1, [sp, #19]
   2036c:	lsr	r1, r1, #5
   20370:	add	r0, r0, r1, lsl #2
   20374:	str	r0, [sp, #12]
   20378:	ldrb	r0, [sp, #19]
   2037c:	and	r0, r0, #31
   20380:	str	r0, [sp, #8]
   20384:	ldr	r0, [sp, #12]
   20388:	ldr	r0, [r0]
   2038c:	ldr	r1, [sp, #8]
   20390:	lsr	r0, r0, r1
   20394:	and	r0, r0, #1
   20398:	str	r0, [sp, #4]
   2039c:	ldr	r0, [sp, #20]
   203a0:	and	r0, r0, #1
   203a4:	ldr	r1, [sp, #4]
   203a8:	eor	r0, r0, r1
   203ac:	ldr	r1, [sp, #8]
   203b0:	lsl	r0, r0, r1
   203b4:	ldr	r1, [sp, #12]
   203b8:	ldr	r2, [r1]
   203bc:	eor	r0, r2, r0
   203c0:	str	r0, [r1]
   203c4:	ldr	r0, [sp, #4]
   203c8:	add	sp, sp, #32
   203cc:	bx	lr
   203d0:	sub	sp, sp, #12
   203d4:	str	r0, [sp, #8]
   203d8:	str	r1, [sp, #4]
   203dc:	ldr	r0, [sp, #8]
   203e0:	movw	r1, #0
   203e4:	cmp	r0, r1
   203e8:	bne	203f8 <__assert_fail@plt+0xedf0>
   203ec:	movw	r0, #4784	; 0x12b0
   203f0:	movt	r0, #4
   203f4:	str	r0, [sp, #8]
   203f8:	ldr	r0, [sp, #8]
   203fc:	ldr	r0, [r0, #4]
   20400:	str	r0, [sp]
   20404:	ldr	r0, [sp, #4]
   20408:	ldr	r1, [sp, #8]
   2040c:	str	r0, [r1, #4]
   20410:	ldr	r0, [sp]
   20414:	add	sp, sp, #12
   20418:	bx	lr
   2041c:	push	{fp, lr}
   20420:	mov	fp, sp
   20424:	sub	sp, sp, #16
   20428:	str	r0, [fp, #-4]
   2042c:	str	r1, [sp, #8]
   20430:	str	r2, [sp, #4]
   20434:	ldr	r0, [fp, #-4]
   20438:	movw	r1, #0
   2043c:	cmp	r0, r1
   20440:	bne	20450 <__assert_fail@plt+0xee48>
   20444:	movw	r0, #4784	; 0x12b0
   20448:	movt	r0, #4
   2044c:	str	r0, [fp, #-4]
   20450:	ldr	r0, [fp, #-4]
   20454:	movw	r1, #10
   20458:	str	r1, [r0]
   2045c:	ldr	r0, [sp, #8]
   20460:	movw	r1, #0
   20464:	cmp	r0, r1
   20468:	beq	2047c <__assert_fail@plt+0xee74>
   2046c:	ldr	r0, [sp, #4]
   20470:	movw	r1, #0
   20474:	cmp	r0, r1
   20478:	bne	20480 <__assert_fail@plt+0xee78>
   2047c:	bl	115e4 <abort@plt>
   20480:	ldr	r0, [sp, #8]
   20484:	ldr	r1, [fp, #-4]
   20488:	str	r0, [r1, #40]	; 0x28
   2048c:	ldr	r0, [sp, #4]
   20490:	ldr	r1, [fp, #-4]
   20494:	str	r0, [r1, #44]	; 0x2c
   20498:	mov	sp, fp
   2049c:	pop	{fp, pc}
   204a0:	push	{r4, r5, r6, sl, fp, lr}
   204a4:	add	fp, sp, #16
   204a8:	sub	sp, sp, #56	; 0x38
   204ac:	ldr	ip, [fp, #8]
   204b0:	str	r0, [fp, #-20]	; 0xffffffec
   204b4:	str	r1, [fp, #-24]	; 0xffffffe8
   204b8:	str	r2, [fp, #-28]	; 0xffffffe4
   204bc:	str	r3, [fp, #-32]	; 0xffffffe0
   204c0:	ldr	r0, [fp, #8]
   204c4:	movw	r1, #0
   204c8:	cmp	r0, r1
   204cc:	beq	204dc <__assert_fail@plt+0xeed4>
   204d0:	ldr	r0, [fp, #8]
   204d4:	str	r0, [sp, #24]
   204d8:	b	204ec <__assert_fail@plt+0xeee4>
   204dc:	movw	r0, #4784	; 0x12b0
   204e0:	movt	r0, #4
   204e4:	str	r0, [sp, #24]
   204e8:	b	204ec <__assert_fail@plt+0xeee4>
   204ec:	ldr	r0, [sp, #24]
   204f0:	str	r0, [sp, #36]	; 0x24
   204f4:	bl	114e8 <__errno_location@plt>
   204f8:	ldr	r0, [r0]
   204fc:	str	r0, [sp, #32]
   20500:	ldr	r0, [fp, #-20]	; 0xffffffec
   20504:	ldr	r1, [fp, #-24]	; 0xffffffe8
   20508:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2050c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   20510:	ldr	ip, [sp, #36]	; 0x24
   20514:	ldr	ip, [ip]
   20518:	ldr	lr, [sp, #36]	; 0x24
   2051c:	ldr	lr, [lr, #4]
   20520:	ldr	r4, [sp, #36]	; 0x24
   20524:	add	r4, r4, #8
   20528:	ldr	r5, [sp, #36]	; 0x24
   2052c:	ldr	r5, [r5, #40]	; 0x28
   20530:	ldr	r6, [sp, #36]	; 0x24
   20534:	ldr	r6, [r6, #44]	; 0x2c
   20538:	str	ip, [sp]
   2053c:	str	lr, [sp, #4]
   20540:	str	r4, [sp, #8]
   20544:	str	r5, [sp, #12]
   20548:	str	r6, [sp, #16]
   2054c:	bl	20574 <__assert_fail@plt+0xef6c>
   20550:	str	r0, [sp, #28]
   20554:	ldr	r0, [sp, #32]
   20558:	str	r0, [sp, #20]
   2055c:	bl	114e8 <__errno_location@plt>
   20560:	ldr	r1, [sp, #20]
   20564:	str	r1, [r0]
   20568:	ldr	r0, [sp, #28]
   2056c:	sub	sp, fp, #16
   20570:	pop	{r4, r5, r6, sl, fp, pc}
   20574:	push	{r4, r5, r6, sl, fp, lr}
   20578:	add	fp, sp, #16
   2057c:	sub	sp, sp, #160	; 0xa0
   20580:	ldr	ip, [fp, #24]
   20584:	ldr	lr, [fp, #20]
   20588:	ldr	r4, [fp, #16]
   2058c:	ldr	r5, [fp, #12]
   20590:	ldr	r6, [fp, #8]
   20594:	str	r0, [fp, #-24]	; 0xffffffe8
   20598:	str	r1, [fp, #-28]	; 0xffffffe4
   2059c:	str	r2, [fp, #-32]	; 0xffffffe0
   205a0:	str	r3, [fp, #-36]	; 0xffffffdc
   205a4:	movw	r0, #0
   205a8:	str	r0, [fp, #-44]	; 0xffffffd4
   205ac:	str	r0, [fp, #-48]	; 0xffffffd0
   205b0:	str	r0, [fp, #-52]	; 0xffffffcc
   205b4:	str	r0, [fp, #-56]	; 0xffffffc8
   205b8:	movw	r0, #0
   205bc:	strb	r0, [fp, #-57]	; 0xffffffc7
   205c0:	str	ip, [sp, #72]	; 0x48
   205c4:	str	lr, [sp, #68]	; 0x44
   205c8:	str	r4, [sp, #64]	; 0x40
   205cc:	str	r5, [sp, #60]	; 0x3c
   205d0:	str	r6, [sp, #56]	; 0x38
   205d4:	bl	113f8 <__ctype_get_mb_cur_max@plt>
   205d8:	cmp	r0, #1
   205dc:	movw	r0, #0
   205e0:	moveq	r0, #1
   205e4:	and	r0, r0, #1
   205e8:	strb	r0, [fp, #-58]	; 0xffffffc6
   205ec:	ldr	r0, [fp, #12]
   205f0:	and	r0, r0, #2
   205f4:	cmp	r0, #0
   205f8:	movw	r0, #0
   205fc:	movne	r0, #1
   20600:	and	r0, r0, #1
   20604:	strb	r0, [fp, #-59]	; 0xffffffc5
   20608:	movw	r0, #0
   2060c:	strb	r0, [fp, #-60]	; 0xffffffc4
   20610:	strb	r0, [fp, #-61]	; 0xffffffc3
   20614:	movw	r0, #1
   20618:	strb	r0, [fp, #-62]	; 0xffffffc2
   2061c:	ldr	r0, [fp, #8]
   20620:	cmp	r0, #10
   20624:	str	r0, [sp, #52]	; 0x34
   20628:	bhi	20850 <__assert_fail@plt+0xf248>
   2062c:	add	r0, pc, #8
   20630:	ldr	r1, [sp, #52]	; 0x34
   20634:	ldr	r0, [r0, r1, lsl #2]
   20638:	mov	pc, r0
   2063c:	andeq	r0, r2, r4, asr #16
   20640:	andeq	r0, r2, r0, asr #15
   20644:	andeq	r0, r2, r0, ror #15
   20648:			; <UNDEFINED> instruction: 0x000207b8
   2064c:	andeq	r0, r2, r8, asr #15
   20650:	andeq	r0, r2, r8, ror r6
   20654:	andeq	r0, r2, r8, ror #12
   20658:	ldrdeq	r0, [r2], -ip
   2065c:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20660:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20664:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20668:	movw	r0, #5
   2066c:	str	r0, [fp, #8]
   20670:	movw	r0, #1
   20674:	strb	r0, [fp, #-59]	; 0xffffffc5
   20678:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   2067c:	tst	r0, #1
   20680:	bne	206bc <__assert_fail@plt+0xf0b4>
   20684:	b	20688 <__assert_fail@plt+0xf080>
   20688:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2068c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   20690:	cmp	r0, r1
   20694:	bcs	206ac <__assert_fail@plt+0xf0a4>
   20698:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2069c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   206a0:	add	r0, r0, r1
   206a4:	movw	r1, #34	; 0x22
   206a8:	strb	r1, [r0]
   206ac:	ldr	r0, [fp, #-44]	; 0xffffffd4
   206b0:	add	r0, r0, #1
   206b4:	str	r0, [fp, #-44]	; 0xffffffd4
   206b8:	b	206bc <__assert_fail@plt+0xf0b4>
   206bc:	movw	r0, #1
   206c0:	strb	r0, [fp, #-57]	; 0xffffffc7
   206c4:	movw	r0, #2069	; 0x815
   206c8:	movt	r0, #3
   206cc:	str	r0, [fp, #-52]	; 0xffffffcc
   206d0:	movw	r0, #1
   206d4:	str	r0, [fp, #-56]	; 0xffffffc8
   206d8:	b	20854 <__assert_fail@plt+0xf24c>
   206dc:	movw	r0, #1
   206e0:	strb	r0, [fp, #-57]	; 0xffffffc7
   206e4:	movw	r0, #0
   206e8:	strb	r0, [fp, #-59]	; 0xffffffc5
   206ec:	b	20854 <__assert_fail@plt+0xf24c>
   206f0:	ldr	r0, [fp, #8]
   206f4:	cmp	r0, #10
   206f8:	beq	20724 <__assert_fail@plt+0xf11c>
   206fc:	ldr	r1, [fp, #8]
   20700:	movw	r0, #2071	; 0x817
   20704:	movt	r0, #3
   20708:	bl	22768 <__assert_fail@plt+0x11160>
   2070c:	str	r0, [fp, #20]
   20710:	ldr	r1, [fp, #8]
   20714:	movw	r0, #3220	; 0xc94
   20718:	movt	r0, #3
   2071c:	bl	22768 <__assert_fail@plt+0x11160>
   20720:	str	r0, [fp, #24]
   20724:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   20728:	tst	r0, #1
   2072c:	bne	20798 <__assert_fail@plt+0xf190>
   20730:	ldr	r0, [fp, #20]
   20734:	str	r0, [fp, #-52]	; 0xffffffcc
   20738:	ldr	r0, [fp, #-52]	; 0xffffffcc
   2073c:	ldrsb	r0, [r0]
   20740:	cmp	r0, #0
   20744:	beq	20794 <__assert_fail@plt+0xf18c>
   20748:	b	2074c <__assert_fail@plt+0xf144>
   2074c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20750:	ldr	r1, [fp, #-28]	; 0xffffffe4
   20754:	cmp	r0, r1
   20758:	bcs	20774 <__assert_fail@plt+0xf16c>
   2075c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   20760:	ldrb	r0, [r0]
   20764:	ldr	r1, [fp, #-24]	; 0xffffffe8
   20768:	ldr	r2, [fp, #-44]	; 0xffffffd4
   2076c:	add	r1, r1, r2
   20770:	strb	r0, [r1]
   20774:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20778:	add	r0, r0, #1
   2077c:	str	r0, [fp, #-44]	; 0xffffffd4
   20780:	b	20784 <__assert_fail@plt+0xf17c>
   20784:	ldr	r0, [fp, #-52]	; 0xffffffcc
   20788:	add	r0, r0, #1
   2078c:	str	r0, [fp, #-52]	; 0xffffffcc
   20790:	b	20738 <__assert_fail@plt+0xf130>
   20794:	b	20798 <__assert_fail@plt+0xf190>
   20798:	movw	r0, #1
   2079c:	strb	r0, [fp, #-57]	; 0xffffffc7
   207a0:	ldr	r0, [fp, #24]
   207a4:	str	r0, [fp, #-52]	; 0xffffffcc
   207a8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   207ac:	bl	114ac <strlen@plt>
   207b0:	str	r0, [fp, #-56]	; 0xffffffc8
   207b4:	b	20854 <__assert_fail@plt+0xf24c>
   207b8:	movw	r0, #1
   207bc:	strb	r0, [fp, #-57]	; 0xffffffc7
   207c0:	movw	r0, #1
   207c4:	strb	r0, [fp, #-59]	; 0xffffffc5
   207c8:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   207cc:	tst	r0, #1
   207d0:	bne	207dc <__assert_fail@plt+0xf1d4>
   207d4:	movw	r0, #1
   207d8:	strb	r0, [fp, #-57]	; 0xffffffc7
   207dc:	b	207e0 <__assert_fail@plt+0xf1d8>
   207e0:	movw	r0, #2
   207e4:	str	r0, [fp, #8]
   207e8:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   207ec:	tst	r0, #1
   207f0:	bne	2082c <__assert_fail@plt+0xf224>
   207f4:	b	207f8 <__assert_fail@plt+0xf1f0>
   207f8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   207fc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   20800:	cmp	r0, r1
   20804:	bcs	2081c <__assert_fail@plt+0xf214>
   20808:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2080c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   20810:	add	r0, r0, r1
   20814:	movw	r1, #39	; 0x27
   20818:	strb	r1, [r0]
   2081c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20820:	add	r0, r0, #1
   20824:	str	r0, [fp, #-44]	; 0xffffffd4
   20828:	b	2082c <__assert_fail@plt+0xf224>
   2082c:	movw	r0, #3220	; 0xc94
   20830:	movt	r0, #3
   20834:	str	r0, [fp, #-52]	; 0xffffffcc
   20838:	movw	r0, #1
   2083c:	str	r0, [fp, #-56]	; 0xffffffc8
   20840:	b	20854 <__assert_fail@plt+0xf24c>
   20844:	movw	r0, #0
   20848:	strb	r0, [fp, #-59]	; 0xffffffc5
   2084c:	b	20854 <__assert_fail@plt+0xf24c>
   20850:	bl	115e4 <abort@plt>
   20854:	movw	r0, #0
   20858:	str	r0, [fp, #-40]	; 0xffffffd8
   2085c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   20860:	cmn	r0, #1
   20864:	bne	20890 <__assert_fail@plt+0xf288>
   20868:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2086c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   20870:	add	r0, r0, r1
   20874:	ldrb	r0, [r0]
   20878:	cmp	r0, #0
   2087c:	movw	r0, #0
   20880:	moveq	r0, #1
   20884:	and	r0, r0, #1
   20888:	str	r0, [sp, #48]	; 0x30
   2088c:	b	208ac <__assert_fail@plt+0xf2a4>
   20890:	ldr	r0, [fp, #-40]	; 0xffffffd8
   20894:	ldr	r1, [fp, #-36]	; 0xffffffdc
   20898:	cmp	r0, r1
   2089c:	movw	r0, #0
   208a0:	moveq	r0, #1
   208a4:	and	r0, r0, #1
   208a8:	str	r0, [sp, #48]	; 0x30
   208ac:	ldr	r0, [sp, #48]	; 0x30
   208b0:	cmp	r0, #0
   208b4:	movw	r0, #0
   208b8:	movne	r0, #1
   208bc:	mvn	r1, #0
   208c0:	eor	r0, r0, r1
   208c4:	tst	r0, #1
   208c8:	beq	21ab4 <__assert_fail@plt+0x104ac>
   208cc:	movw	r0, #0
   208d0:	strb	r0, [fp, #-65]	; 0xffffffbf
   208d4:	strb	r0, [fp, #-66]	; 0xffffffbe
   208d8:	strb	r0, [fp, #-67]	; 0xffffffbd
   208dc:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   208e0:	tst	r0, #1
   208e4:	beq	20990 <__assert_fail@plt+0xf388>
   208e8:	ldr	r0, [fp, #8]
   208ec:	cmp	r0, #2
   208f0:	beq	20990 <__assert_fail@plt+0xf388>
   208f4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   208f8:	cmp	r0, #0
   208fc:	beq	20990 <__assert_fail@plt+0xf388>
   20900:	ldr	r0, [fp, #-40]	; 0xffffffd8
   20904:	ldr	r1, [fp, #-56]	; 0xffffffc8
   20908:	add	r0, r0, r1
   2090c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   20910:	cmn	r1, #1
   20914:	str	r0, [sp, #44]	; 0x2c
   20918:	bne	20940 <__assert_fail@plt+0xf338>
   2091c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   20920:	movw	r1, #1
   20924:	cmp	r1, r0
   20928:	bcs	20940 <__assert_fail@plt+0xf338>
   2092c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   20930:	bl	114ac <strlen@plt>
   20934:	str	r0, [fp, #-36]	; 0xffffffdc
   20938:	str	r0, [sp, #40]	; 0x28
   2093c:	b	20948 <__assert_fail@plt+0xf340>
   20940:	ldr	r0, [fp, #-36]	; 0xffffffdc
   20944:	str	r0, [sp, #40]	; 0x28
   20948:	ldr	r0, [sp, #40]	; 0x28
   2094c:	ldr	r1, [sp, #44]	; 0x2c
   20950:	cmp	r1, r0
   20954:	bhi	20990 <__assert_fail@plt+0xf388>
   20958:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2095c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   20960:	add	r0, r0, r1
   20964:	ldr	r1, [fp, #-52]	; 0xffffffcc
   20968:	ldr	r2, [fp, #-56]	; 0xffffffc8
   2096c:	bl	11380 <memcmp@plt>
   20970:	cmp	r0, #0
   20974:	bne	20990 <__assert_fail@plt+0xf388>
   20978:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   2097c:	tst	r0, #1
   20980:	beq	20988 <__assert_fail@plt+0xf380>
   20984:	b	21c34 <__assert_fail@plt+0x1062c>
   20988:	movw	r0, #1
   2098c:	strb	r0, [fp, #-65]	; 0xffffffbf
   20990:	ldr	r0, [fp, #-32]	; 0xffffffe0
   20994:	ldr	r1, [fp, #-40]	; 0xffffffd8
   20998:	ldrb	r0, [r0, r1]
   2099c:	strb	r0, [fp, #-63]	; 0xffffffc1
   209a0:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   209a4:	mov	r1, r0
   209a8:	cmp	r0, #126	; 0x7e
   209ac:	str	r1, [sp, #36]	; 0x24
   209b0:	bhi	21220 <__assert_fail@plt+0xfc18>
   209b4:	add	r0, pc, #8
   209b8:	ldr	r1, [sp, #36]	; 0x24
   209bc:	ldr	r0, [r0, r1, lsl #2]
   209c0:	mov	pc, r0
   209c4:	andeq	r0, r2, r0, asr #23
   209c8:	andeq	r1, r2, r0, lsr #4
   209cc:	andeq	r1, r2, r0, lsr #4
   209d0:	andeq	r1, r2, r0, lsr #4
   209d4:	andeq	r1, r2, r0, lsr #4
   209d8:	andeq	r1, r2, r0, lsr #4
   209dc:	andeq	r1, r2, r0, lsr #4
   209e0:	andeq	r0, r2, r8, asr #31
   209e4:	ldrdeq	r0, [r2], -r4
   209e8:	andeq	r1, r2, r4
   209ec:	andeq	r0, r2, ip, ror #31
   209f0:	andeq	r1, r2, r0, lsl r0
   209f4:	andeq	r0, r2, r0, ror #31
   209f8:	strdeq	r0, [r2], -r8
   209fc:	andeq	r1, r2, r0, lsr #4
   20a00:	andeq	r1, r2, r0, lsr #4
   20a04:	andeq	r1, r2, r0, lsr #4
   20a08:	andeq	r1, r2, r0, lsr #4
   20a0c:	andeq	r1, r2, r0, lsr #4
   20a10:	andeq	r1, r2, r0, lsr #4
   20a14:	andeq	r1, r2, r0, lsr #4
   20a18:	andeq	r1, r2, r0, lsr #4
   20a1c:	andeq	r1, r2, r0, lsr #4
   20a20:	andeq	r1, r2, r0, lsr #4
   20a24:	andeq	r1, r2, r0, lsr #4
   20a28:	andeq	r1, r2, r0, lsr #4
   20a2c:	andeq	r1, r2, r0, lsr #4
   20a30:	andeq	r1, r2, r0, lsr #4
   20a34:	andeq	r1, r2, r0, lsr #4
   20a38:	andeq	r1, r2, r0, lsr #4
   20a3c:	andeq	r1, r2, r0, lsr #4
   20a40:	andeq	r1, r2, r0, lsr #4
   20a44:	strdeq	r1, [r2], -r4
   20a48:	strdeq	r1, [r2], -ip
   20a4c:	strdeq	r1, [r2], -ip
   20a50:	andeq	r1, r2, r0, ror #1
   20a54:	strdeq	r1, [r2], -ip
   20a58:	andeq	r1, r2, r4, lsl r2
   20a5c:	strdeq	r1, [r2], -ip
   20a60:	andeq	r1, r2, ip, lsl r1
   20a64:	strdeq	r1, [r2], -ip
   20a68:	strdeq	r1, [r2], -ip
   20a6c:	strdeq	r1, [r2], -ip
   20a70:	andeq	r1, r2, r4, lsl r2
   20a74:	andeq	r1, r2, r4, lsl r2
   20a78:	andeq	r1, r2, r4, lsl r2
   20a7c:	andeq	r1, r2, r4, lsl r2
   20a80:	andeq	r1, r2, r4, lsl r2
   20a84:	andeq	r1, r2, r4, lsl r2
   20a88:	andeq	r1, r2, r4, lsl r2
   20a8c:	andeq	r1, r2, r4, lsl r2
   20a90:	andeq	r1, r2, r4, lsl r2
   20a94:	andeq	r1, r2, r4, lsl r2
   20a98:	andeq	r1, r2, r4, lsl r2
   20a9c:	andeq	r1, r2, r4, lsl r2
   20aa0:	andeq	r1, r2, r4, lsl r2
   20aa4:	andeq	r1, r2, r4, lsl r2
   20aa8:	andeq	r1, r2, r4, lsl r2
   20aac:	andeq	r1, r2, r4, lsl r2
   20ab0:	strdeq	r1, [r2], -ip
   20ab4:	strdeq	r1, [r2], -ip
   20ab8:	strdeq	r1, [r2], -ip
   20abc:	strdeq	r1, [r2], -ip
   20ac0:	andeq	r0, r2, ip, asr #27
   20ac4:	andeq	r1, r2, r0, lsr #4
   20ac8:	andeq	r1, r2, r4, lsl r2
   20acc:	andeq	r1, r2, r4, lsl r2
   20ad0:	andeq	r1, r2, r4, lsl r2
   20ad4:	andeq	r1, r2, r4, lsl r2
   20ad8:	andeq	r1, r2, r4, lsl r2
   20adc:	andeq	r1, r2, r4, lsl r2
   20ae0:	andeq	r1, r2, r4, lsl r2
   20ae4:	andeq	r1, r2, r4, lsl r2
   20ae8:	andeq	r1, r2, r4, lsl r2
   20aec:	andeq	r1, r2, r4, lsl r2
   20af0:	andeq	r1, r2, r4, lsl r2
   20af4:	andeq	r1, r2, r4, lsl r2
   20af8:	andeq	r1, r2, r4, lsl r2
   20afc:	andeq	r1, r2, r4, lsl r2
   20b00:	andeq	r1, r2, r4, lsl r2
   20b04:	andeq	r1, r2, r4, lsl r2
   20b08:	andeq	r1, r2, r4, lsl r2
   20b0c:	andeq	r1, r2, r4, lsl r2
   20b10:	andeq	r1, r2, r4, lsl r2
   20b14:	andeq	r1, r2, r4, lsl r2
   20b18:	andeq	r1, r2, r4, lsl r2
   20b1c:	andeq	r1, r2, r4, lsl r2
   20b20:	andeq	r1, r2, r4, lsl r2
   20b24:	andeq	r1, r2, r4, lsl r2
   20b28:	andeq	r1, r2, r4, lsl r2
   20b2c:	andeq	r1, r2, r4, lsl r2
   20b30:	strdeq	r1, [r2], -ip
   20b34:	andeq	r1, r2, ip, lsl r0
   20b38:	andeq	r1, r2, r4, lsl r2
   20b3c:	strdeq	r1, [r2], -ip
   20b40:	andeq	r1, r2, r4, lsl r2
   20b44:	strdeq	r1, [r2], -ip
   20b48:	andeq	r1, r2, r4, lsl r2
   20b4c:	andeq	r1, r2, r4, lsl r2
   20b50:	andeq	r1, r2, r4, lsl r2
   20b54:	andeq	r1, r2, r4, lsl r2
   20b58:	andeq	r1, r2, r4, lsl r2
   20b5c:	andeq	r1, r2, r4, lsl r2
   20b60:	andeq	r1, r2, r4, lsl r2
   20b64:	andeq	r1, r2, r4, lsl r2
   20b68:	andeq	r1, r2, r4, lsl r2
   20b6c:	andeq	r1, r2, r4, lsl r2
   20b70:	andeq	r1, r2, r4, lsl r2
   20b74:	andeq	r1, r2, r4, lsl r2
   20b78:	andeq	r1, r2, r4, lsl r2
   20b7c:	andeq	r1, r2, r4, lsl r2
   20b80:	andeq	r1, r2, r4, lsl r2
   20b84:	andeq	r1, r2, r4, lsl r2
   20b88:	andeq	r1, r2, r4, lsl r2
   20b8c:	andeq	r1, r2, r4, lsl r2
   20b90:	andeq	r1, r2, r4, lsl r2
   20b94:	andeq	r1, r2, r4, lsl r2
   20b98:	andeq	r1, r2, r4, lsl r2
   20b9c:	andeq	r1, r2, r4, lsl r2
   20ba0:	andeq	r1, r2, r4, lsl r2
   20ba4:	andeq	r1, r2, r4, lsl r2
   20ba8:	andeq	r1, r2, r4, lsl r2
   20bac:	andeq	r1, r2, r4, lsl r2
   20bb0:	andeq	r1, r2, ip, lsr #1
   20bb4:	strdeq	r1, [r2], -ip
   20bb8:	andeq	r1, r2, ip, lsr #1
   20bbc:	andeq	r1, r2, r0, ror #1
   20bc0:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   20bc4:	tst	r0, #1
   20bc8:	beq	20db0 <__assert_fail@plt+0xf7a8>
   20bcc:	b	20bd0 <__assert_fail@plt+0xf5c8>
   20bd0:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   20bd4:	tst	r0, #1
   20bd8:	beq	20be0 <__assert_fail@plt+0xf5d8>
   20bdc:	b	21c34 <__assert_fail@plt+0x1062c>
   20be0:	movw	r0, #1
   20be4:	strb	r0, [fp, #-66]	; 0xffffffbe
   20be8:	ldr	r0, [fp, #8]
   20bec:	cmp	r0, #2
   20bf0:	bne	20ca4 <__assert_fail@plt+0xf69c>
   20bf4:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   20bf8:	tst	r0, #1
   20bfc:	bne	20ca4 <__assert_fail@plt+0xf69c>
   20c00:	b	20c04 <__assert_fail@plt+0xf5fc>
   20c04:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20c08:	ldr	r1, [fp, #-28]	; 0xffffffe4
   20c0c:	cmp	r0, r1
   20c10:	bcs	20c28 <__assert_fail@plt+0xf620>
   20c14:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20c18:	ldr	r1, [fp, #-44]	; 0xffffffd4
   20c1c:	add	r0, r0, r1
   20c20:	movw	r1, #39	; 0x27
   20c24:	strb	r1, [r0]
   20c28:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20c2c:	add	r0, r0, #1
   20c30:	str	r0, [fp, #-44]	; 0xffffffd4
   20c34:	b	20c38 <__assert_fail@plt+0xf630>
   20c38:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20c3c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   20c40:	cmp	r0, r1
   20c44:	bcs	20c5c <__assert_fail@plt+0xf654>
   20c48:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20c4c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   20c50:	add	r0, r0, r1
   20c54:	movw	r1, #36	; 0x24
   20c58:	strb	r1, [r0]
   20c5c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20c60:	add	r0, r0, #1
   20c64:	str	r0, [fp, #-44]	; 0xffffffd4
   20c68:	b	20c6c <__assert_fail@plt+0xf664>
   20c6c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20c70:	ldr	r1, [fp, #-28]	; 0xffffffe4
   20c74:	cmp	r0, r1
   20c78:	bcs	20c90 <__assert_fail@plt+0xf688>
   20c7c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20c80:	ldr	r1, [fp, #-44]	; 0xffffffd4
   20c84:	add	r0, r0, r1
   20c88:	movw	r1, #39	; 0x27
   20c8c:	strb	r1, [r0]
   20c90:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20c94:	add	r0, r0, #1
   20c98:	str	r0, [fp, #-44]	; 0xffffffd4
   20c9c:	movw	r0, #1
   20ca0:	strb	r0, [fp, #-60]	; 0xffffffc4
   20ca4:	b	20ca8 <__assert_fail@plt+0xf6a0>
   20ca8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20cac:	ldr	r1, [fp, #-28]	; 0xffffffe4
   20cb0:	cmp	r0, r1
   20cb4:	bcs	20ccc <__assert_fail@plt+0xf6c4>
   20cb8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20cbc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   20cc0:	add	r0, r0, r1
   20cc4:	movw	r1, #92	; 0x5c
   20cc8:	strb	r1, [r0]
   20ccc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20cd0:	add	r0, r0, #1
   20cd4:	str	r0, [fp, #-44]	; 0xffffffd4
   20cd8:	b	20cdc <__assert_fail@plt+0xf6d4>
   20cdc:	ldr	r0, [fp, #8]
   20ce0:	cmp	r0, #2
   20ce4:	beq	20da4 <__assert_fail@plt+0xf79c>
   20ce8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   20cec:	add	r0, r0, #1
   20cf0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   20cf4:	cmp	r0, r1
   20cf8:	bcs	20da4 <__assert_fail@plt+0xf79c>
   20cfc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   20d00:	ldr	r1, [fp, #-40]	; 0xffffffd8
   20d04:	add	r1, r1, #1
   20d08:	add	r0, r0, r1
   20d0c:	ldrb	r0, [r0]
   20d10:	movw	r1, #48	; 0x30
   20d14:	cmp	r1, r0
   20d18:	bgt	20da4 <__assert_fail@plt+0xf79c>
   20d1c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   20d20:	ldr	r1, [fp, #-40]	; 0xffffffd8
   20d24:	add	r1, r1, #1
   20d28:	add	r0, r0, r1
   20d2c:	ldrb	r0, [r0]
   20d30:	cmp	r0, #57	; 0x39
   20d34:	bgt	20da4 <__assert_fail@plt+0xf79c>
   20d38:	b	20d3c <__assert_fail@plt+0xf734>
   20d3c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20d40:	ldr	r1, [fp, #-28]	; 0xffffffe4
   20d44:	cmp	r0, r1
   20d48:	bcs	20d60 <__assert_fail@plt+0xf758>
   20d4c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20d50:	ldr	r1, [fp, #-44]	; 0xffffffd4
   20d54:	add	r0, r0, r1
   20d58:	movw	r1, #48	; 0x30
   20d5c:	strb	r1, [r0]
   20d60:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20d64:	add	r0, r0, #1
   20d68:	str	r0, [fp, #-44]	; 0xffffffd4
   20d6c:	b	20d70 <__assert_fail@plt+0xf768>
   20d70:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20d74:	ldr	r1, [fp, #-28]	; 0xffffffe4
   20d78:	cmp	r0, r1
   20d7c:	bcs	20d94 <__assert_fail@plt+0xf78c>
   20d80:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20d84:	ldr	r1, [fp, #-44]	; 0xffffffd4
   20d88:	add	r0, r0, r1
   20d8c:	movw	r1, #48	; 0x30
   20d90:	strb	r1, [r0]
   20d94:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20d98:	add	r0, r0, #1
   20d9c:	str	r0, [fp, #-44]	; 0xffffffd4
   20da0:	b	20da4 <__assert_fail@plt+0xf79c>
   20da4:	movw	r0, #48	; 0x30
   20da8:	strb	r0, [fp, #-63]	; 0xffffffc1
   20dac:	b	20dc8 <__assert_fail@plt+0xf7c0>
   20db0:	ldr	r0, [fp, #12]
   20db4:	and	r0, r0, #1
   20db8:	cmp	r0, #0
   20dbc:	beq	20dc4 <__assert_fail@plt+0xf7bc>
   20dc0:	b	21aa4 <__assert_fail@plt+0x1049c>
   20dc4:	b	20dc8 <__assert_fail@plt+0xf7c0>
   20dc8:	b	21840 <__assert_fail@plt+0x10238>
   20dcc:	ldr	r0, [fp, #8]
   20dd0:	cmp	r0, #2
   20dd4:	str	r0, [sp, #32]
   20dd8:	beq	20df0 <__assert_fail@plt+0xf7e8>
   20ddc:	b	20de0 <__assert_fail@plt+0xf7d8>
   20de0:	ldr	r0, [sp, #32]
   20de4:	cmp	r0, #5
   20de8:	beq	20e04 <__assert_fail@plt+0xf7fc>
   20dec:	b	20fc0 <__assert_fail@plt+0xf9b8>
   20df0:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   20df4:	tst	r0, #1
   20df8:	beq	20e00 <__assert_fail@plt+0xf7f8>
   20dfc:	b	21c34 <__assert_fail@plt+0x1062c>
   20e00:	b	20fc4 <__assert_fail@plt+0xf9bc>
   20e04:	ldr	r0, [fp, #12]
   20e08:	and	r0, r0, #4
   20e0c:	cmp	r0, #0
   20e10:	beq	20fbc <__assert_fail@plt+0xf9b4>
   20e14:	ldr	r0, [fp, #-40]	; 0xffffffd8
   20e18:	add	r0, r0, #2
   20e1c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   20e20:	cmp	r0, r1
   20e24:	bcs	20fbc <__assert_fail@plt+0xf9b4>
   20e28:	ldr	r0, [fp, #-32]	; 0xffffffe0
   20e2c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   20e30:	add	r1, r1, #1
   20e34:	add	r0, r0, r1
   20e38:	ldrb	r0, [r0]
   20e3c:	cmp	r0, #63	; 0x3f
   20e40:	bne	20fbc <__assert_fail@plt+0xf9b4>
   20e44:	ldr	r0, [fp, #-32]	; 0xffffffe0
   20e48:	ldr	r1, [fp, #-40]	; 0xffffffd8
   20e4c:	add	r0, r1, r0
   20e50:	ldrb	r0, [r0, #2]
   20e54:	mov	r1, r0
   20e58:	cmp	r0, #33	; 0x21
   20e5c:	str	r1, [sp, #28]
   20e60:	beq	20eb0 <__assert_fail@plt+0xf8a8>
   20e64:	b	20e68 <__assert_fail@plt+0xf860>
   20e68:	ldr	r0, [sp, #28]
   20e6c:	sub	r1, r0, #39	; 0x27
   20e70:	cmp	r1, #3
   20e74:	bcc	20eb0 <__assert_fail@plt+0xf8a8>
   20e78:	b	20e7c <__assert_fail@plt+0xf874>
   20e7c:	ldr	r0, [sp, #28]
   20e80:	cmp	r0, #45	; 0x2d
   20e84:	beq	20eb0 <__assert_fail@plt+0xf8a8>
   20e88:	b	20e8c <__assert_fail@plt+0xf884>
   20e8c:	ldr	r0, [sp, #28]
   20e90:	cmp	r0, #47	; 0x2f
   20e94:	beq	20eb0 <__assert_fail@plt+0xf8a8>
   20e98:	b	20e9c <__assert_fail@plt+0xf894>
   20e9c:	ldr	r0, [sp, #28]
   20ea0:	sub	r1, r0, #60	; 0x3c
   20ea4:	cmp	r1, #2
   20ea8:	bhi	20fb4 <__assert_fail@plt+0xf9ac>
   20eac:	b	20eb0 <__assert_fail@plt+0xf8a8>
   20eb0:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   20eb4:	tst	r0, #1
   20eb8:	beq	20ec0 <__assert_fail@plt+0xf8b8>
   20ebc:	b	21c34 <__assert_fail@plt+0x1062c>
   20ec0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   20ec4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   20ec8:	add	r1, r1, #2
   20ecc:	add	r0, r0, r1
   20ed0:	ldrb	r0, [r0]
   20ed4:	strb	r0, [fp, #-63]	; 0xffffffc1
   20ed8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   20edc:	add	r0, r0, #2
   20ee0:	str	r0, [fp, #-40]	; 0xffffffd8
   20ee4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20ee8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   20eec:	cmp	r0, r1
   20ef0:	bcs	20f08 <__assert_fail@plt+0xf900>
   20ef4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20ef8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   20efc:	add	r0, r0, r1
   20f00:	movw	r1, #63	; 0x3f
   20f04:	strb	r1, [r0]
   20f08:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20f0c:	add	r0, r0, #1
   20f10:	str	r0, [fp, #-44]	; 0xffffffd4
   20f14:	b	20f18 <__assert_fail@plt+0xf910>
   20f18:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20f1c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   20f20:	cmp	r0, r1
   20f24:	bcs	20f3c <__assert_fail@plt+0xf934>
   20f28:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20f2c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   20f30:	add	r0, r0, r1
   20f34:	movw	r1, #34	; 0x22
   20f38:	strb	r1, [r0]
   20f3c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20f40:	add	r0, r0, #1
   20f44:	str	r0, [fp, #-44]	; 0xffffffd4
   20f48:	b	20f4c <__assert_fail@plt+0xf944>
   20f4c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20f50:	ldr	r1, [fp, #-28]	; 0xffffffe4
   20f54:	cmp	r0, r1
   20f58:	bcs	20f70 <__assert_fail@plt+0xf968>
   20f5c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20f60:	ldr	r1, [fp, #-44]	; 0xffffffd4
   20f64:	add	r0, r0, r1
   20f68:	movw	r1, #34	; 0x22
   20f6c:	strb	r1, [r0]
   20f70:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20f74:	add	r0, r0, #1
   20f78:	str	r0, [fp, #-44]	; 0xffffffd4
   20f7c:	b	20f80 <__assert_fail@plt+0xf978>
   20f80:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20f84:	ldr	r1, [fp, #-28]	; 0xffffffe4
   20f88:	cmp	r0, r1
   20f8c:	bcs	20fa4 <__assert_fail@plt+0xf99c>
   20f90:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20f94:	ldr	r1, [fp, #-44]	; 0xffffffd4
   20f98:	add	r0, r0, r1
   20f9c:	movw	r1, #63	; 0x3f
   20fa0:	strb	r1, [r0]
   20fa4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20fa8:	add	r0, r0, #1
   20fac:	str	r0, [fp, #-44]	; 0xffffffd4
   20fb0:	b	20fb8 <__assert_fail@plt+0xf9b0>
   20fb4:	b	20fb8 <__assert_fail@plt+0xf9b0>
   20fb8:	b	20fbc <__assert_fail@plt+0xf9b4>
   20fbc:	b	20fc4 <__assert_fail@plt+0xf9bc>
   20fc0:	b	20fc4 <__assert_fail@plt+0xf9bc>
   20fc4:	b	21840 <__assert_fail@plt+0x10238>
   20fc8:	movw	r0, #97	; 0x61
   20fcc:	strb	r0, [fp, #-64]	; 0xffffffc0
   20fd0:	b	21090 <__assert_fail@plt+0xfa88>
   20fd4:	movw	r0, #98	; 0x62
   20fd8:	strb	r0, [fp, #-64]	; 0xffffffc0
   20fdc:	b	21090 <__assert_fail@plt+0xfa88>
   20fe0:	movw	r0, #102	; 0x66
   20fe4:	strb	r0, [fp, #-64]	; 0xffffffc0
   20fe8:	b	21090 <__assert_fail@plt+0xfa88>
   20fec:	movw	r0, #110	; 0x6e
   20ff0:	strb	r0, [fp, #-64]	; 0xffffffc0
   20ff4:	b	21070 <__assert_fail@plt+0xfa68>
   20ff8:	movw	r0, #114	; 0x72
   20ffc:	strb	r0, [fp, #-64]	; 0xffffffc0
   21000:	b	21070 <__assert_fail@plt+0xfa68>
   21004:	movw	r0, #116	; 0x74
   21008:	strb	r0, [fp, #-64]	; 0xffffffc0
   2100c:	b	21070 <__assert_fail@plt+0xfa68>
   21010:	movw	r0, #118	; 0x76
   21014:	strb	r0, [fp, #-64]	; 0xffffffc0
   21018:	b	21090 <__assert_fail@plt+0xfa88>
   2101c:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   21020:	strb	r0, [fp, #-64]	; 0xffffffc0
   21024:	ldr	r0, [fp, #8]
   21028:	cmp	r0, #2
   2102c:	bne	21044 <__assert_fail@plt+0xfa3c>
   21030:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   21034:	tst	r0, #1
   21038:	beq	21040 <__assert_fail@plt+0xfa38>
   2103c:	b	21c34 <__assert_fail@plt+0x1062c>
   21040:	b	219c8 <__assert_fail@plt+0x103c0>
   21044:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   21048:	tst	r0, #1
   2104c:	beq	2106c <__assert_fail@plt+0xfa64>
   21050:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   21054:	tst	r0, #1
   21058:	beq	2106c <__assert_fail@plt+0xfa64>
   2105c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   21060:	cmp	r0, #0
   21064:	beq	2106c <__assert_fail@plt+0xfa64>
   21068:	b	219c8 <__assert_fail@plt+0x103c0>
   2106c:	b	21070 <__assert_fail@plt+0xfa68>
   21070:	ldr	r0, [fp, #8]
   21074:	cmp	r0, #2
   21078:	bne	2108c <__assert_fail@plt+0xfa84>
   2107c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   21080:	tst	r0, #1
   21084:	beq	2108c <__assert_fail@plt+0xfa84>
   21088:	b	21c34 <__assert_fail@plt+0x1062c>
   2108c:	b	21090 <__assert_fail@plt+0xfa88>
   21090:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   21094:	tst	r0, #1
   21098:	beq	210a8 <__assert_fail@plt+0xfaa0>
   2109c:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   210a0:	strb	r0, [fp, #-63]	; 0xffffffc1
   210a4:	b	218b4 <__assert_fail@plt+0x102ac>
   210a8:	b	21840 <__assert_fail@plt+0x10238>
   210ac:	ldr	r0, [fp, #-36]	; 0xffffffdc
   210b0:	cmn	r0, #1
   210b4:	bne	210cc <__assert_fail@plt+0xfac4>
   210b8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   210bc:	ldrb	r0, [r0, #1]
   210c0:	cmp	r0, #0
   210c4:	beq	210dc <__assert_fail@plt+0xfad4>
   210c8:	b	210d8 <__assert_fail@plt+0xfad0>
   210cc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   210d0:	cmp	r0, #1
   210d4:	beq	210dc <__assert_fail@plt+0xfad4>
   210d8:	b	21840 <__assert_fail@plt+0x10238>
   210dc:	b	210e0 <__assert_fail@plt+0xfad8>
   210e0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   210e4:	cmp	r0, #0
   210e8:	beq	210f0 <__assert_fail@plt+0xfae8>
   210ec:	b	21840 <__assert_fail@plt+0x10238>
   210f0:	b	210f4 <__assert_fail@plt+0xfaec>
   210f4:	movw	r0, #1
   210f8:	strb	r0, [fp, #-67]	; 0xffffffbd
   210fc:	ldr	r0, [fp, #8]
   21100:	cmp	r0, #2
   21104:	bne	21118 <__assert_fail@plt+0xfb10>
   21108:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   2110c:	tst	r0, #1
   21110:	beq	21118 <__assert_fail@plt+0xfb10>
   21114:	b	21c34 <__assert_fail@plt+0x1062c>
   21118:	b	21840 <__assert_fail@plt+0x10238>
   2111c:	movw	r0, #1
   21120:	strb	r0, [fp, #-61]	; 0xffffffc3
   21124:	strb	r0, [fp, #-67]	; 0xffffffbd
   21128:	ldr	r0, [fp, #8]
   2112c:	cmp	r0, #2
   21130:	bne	21210 <__assert_fail@plt+0xfc08>
   21134:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   21138:	tst	r0, #1
   2113c:	beq	21144 <__assert_fail@plt+0xfb3c>
   21140:	b	21c34 <__assert_fail@plt+0x1062c>
   21144:	ldr	r0, [fp, #-28]	; 0xffffffe4
   21148:	cmp	r0, #0
   2114c:	beq	2116c <__assert_fail@plt+0xfb64>
   21150:	ldr	r0, [fp, #-48]	; 0xffffffd0
   21154:	cmp	r0, #0
   21158:	bne	2116c <__assert_fail@plt+0xfb64>
   2115c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   21160:	str	r0, [fp, #-48]	; 0xffffffd0
   21164:	movw	r0, #0
   21168:	str	r0, [fp, #-28]	; 0xffffffe4
   2116c:	b	21170 <__assert_fail@plt+0xfb68>
   21170:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21174:	ldr	r1, [fp, #-28]	; 0xffffffe4
   21178:	cmp	r0, r1
   2117c:	bcs	21194 <__assert_fail@plt+0xfb8c>
   21180:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21184:	ldr	r1, [fp, #-44]	; 0xffffffd4
   21188:	add	r0, r0, r1
   2118c:	movw	r1, #39	; 0x27
   21190:	strb	r1, [r0]
   21194:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21198:	add	r0, r0, #1
   2119c:	str	r0, [fp, #-44]	; 0xffffffd4
   211a0:	b	211a4 <__assert_fail@plt+0xfb9c>
   211a4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   211a8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   211ac:	cmp	r0, r1
   211b0:	bcs	211c8 <__assert_fail@plt+0xfbc0>
   211b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   211b8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   211bc:	add	r0, r0, r1
   211c0:	movw	r1, #92	; 0x5c
   211c4:	strb	r1, [r0]
   211c8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   211cc:	add	r0, r0, #1
   211d0:	str	r0, [fp, #-44]	; 0xffffffd4
   211d4:	b	211d8 <__assert_fail@plt+0xfbd0>
   211d8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   211dc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   211e0:	cmp	r0, r1
   211e4:	bcs	211fc <__assert_fail@plt+0xfbf4>
   211e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   211ec:	ldr	r1, [fp, #-44]	; 0xffffffd4
   211f0:	add	r0, r0, r1
   211f4:	movw	r1, #39	; 0x27
   211f8:	strb	r1, [r0]
   211fc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21200:	add	r0, r0, #1
   21204:	str	r0, [fp, #-44]	; 0xffffffd4
   21208:	movw	r0, #0
   2120c:	strb	r0, [fp, #-60]	; 0xffffffc4
   21210:	b	21840 <__assert_fail@plt+0x10238>
   21214:	movw	r0, #1
   21218:	strb	r0, [fp, #-67]	; 0xffffffbd
   2121c:	b	21840 <__assert_fail@plt+0x10238>
   21220:	ldrb	r0, [fp, #-58]	; 0xffffffc6
   21224:	tst	r0, #1
   21228:	beq	21268 <__assert_fail@plt+0xfc60>
   2122c:	mov	r0, #1
   21230:	str	r0, [fp, #-72]	; 0xffffffb8
   21234:	bl	11488 <__ctype_b_loc@plt>
   21238:	ldr	r0, [r0]
   2123c:	ldrb	r1, [fp, #-63]	; 0xffffffc1
   21240:	mov	r2, r1
   21244:	add	r0, r0, r1, lsl #1
   21248:	ldrh	r0, [r0]
   2124c:	and	r0, r0, #16384	; 0x4000
   21250:	cmp	r0, #0
   21254:	movw	r0, #0
   21258:	movne	r0, #1
   2125c:	and	r0, r0, #1
   21260:	strb	r0, [fp, #-73]	; 0xffffffb7
   21264:	b	214f4 <__assert_fail@plt+0xfeec>
   21268:	sub	r0, fp, #84	; 0x54
   2126c:	movw	r1, #0
   21270:	and	r1, r1, #255	; 0xff
   21274:	movw	r2, #8
   21278:	bl	11500 <memset@plt>
   2127c:	movw	r0, #0
   21280:	str	r0, [fp, #-72]	; 0xffffffb8
   21284:	movw	r0, #1
   21288:	strb	r0, [fp, #-73]	; 0xffffffb7
   2128c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   21290:	cmn	r0, #1
   21294:	bne	212a4 <__assert_fail@plt+0xfc9c>
   21298:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2129c:	bl	114ac <strlen@plt>
   212a0:	str	r0, [fp, #-36]	; 0xffffffdc
   212a4:	b	212a8 <__assert_fail@plt+0xfca0>
   212a8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   212ac:	ldr	r1, [fp, #-40]	; 0xffffffd8
   212b0:	ldr	r2, [fp, #-72]	; 0xffffffb8
   212b4:	add	r1, r1, r2
   212b8:	add	r1, r0, r1
   212bc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   212c0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   212c4:	ldr	r3, [fp, #-72]	; 0xffffffb8
   212c8:	add	r2, r2, r3
   212cc:	sub	r2, r0, r2
   212d0:	add	r0, sp, #88	; 0x58
   212d4:	sub	r3, fp, #84	; 0x54
   212d8:	bl	2d314 <__assert_fail@plt+0x1bd0c>
   212dc:	str	r0, [sp, #84]	; 0x54
   212e0:	ldr	r0, [sp, #84]	; 0x54
   212e4:	cmp	r0, #0
   212e8:	bne	212f0 <__assert_fail@plt+0xfce8>
   212ec:	b	214f0 <__assert_fail@plt+0xfee8>
   212f0:	ldr	r0, [sp, #84]	; 0x54
   212f4:	cmn	r0, #1
   212f8:	bne	21308 <__assert_fail@plt+0xfd00>
   212fc:	movw	r0, #0
   21300:	strb	r0, [fp, #-73]	; 0xffffffb7
   21304:	b	214f0 <__assert_fail@plt+0xfee8>
   21308:	ldr	r0, [sp, #84]	; 0x54
   2130c:	cmn	r0, #2
   21310:	bne	21384 <__assert_fail@plt+0xfd7c>
   21314:	movw	r0, #0
   21318:	strb	r0, [fp, #-73]	; 0xffffffb7
   2131c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   21320:	ldr	r1, [fp, #-72]	; 0xffffffb8
   21324:	add	r0, r0, r1
   21328:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2132c:	cmp	r0, r1
   21330:	movw	r0, #0
   21334:	str	r0, [sp, #24]
   21338:	bcs	21364 <__assert_fail@plt+0xfd5c>
   2133c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   21340:	ldr	r1, [fp, #-40]	; 0xffffffd8
   21344:	ldr	r2, [fp, #-72]	; 0xffffffb8
   21348:	add	r1, r1, r2
   2134c:	add	r0, r0, r1
   21350:	ldrb	r0, [r0]
   21354:	cmp	r0, #0
   21358:	movw	r0, #0
   2135c:	movne	r0, #1
   21360:	str	r0, [sp, #24]
   21364:	ldr	r0, [sp, #24]
   21368:	tst	r0, #1
   2136c:	beq	21380 <__assert_fail@plt+0xfd78>
   21370:	ldr	r0, [fp, #-72]	; 0xffffffb8
   21374:	add	r0, r0, #1
   21378:	str	r0, [fp, #-72]	; 0xffffffb8
   2137c:	b	2131c <__assert_fail@plt+0xfd14>
   21380:	b	214f0 <__assert_fail@plt+0xfee8>
   21384:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   21388:	tst	r0, #1
   2138c:	beq	21498 <__assert_fail@plt+0xfe90>
   21390:	ldr	r0, [fp, #8]
   21394:	cmp	r0, #2
   21398:	bne	21498 <__assert_fail@plt+0xfe90>
   2139c:	movw	r0, #1
   213a0:	str	r0, [sp, #80]	; 0x50
   213a4:	ldr	r0, [sp, #80]	; 0x50
   213a8:	ldr	r1, [sp, #84]	; 0x54
   213ac:	cmp	r0, r1
   213b0:	bcs	21494 <__assert_fail@plt+0xfe8c>
   213b4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   213b8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   213bc:	ldr	r2, [fp, #-72]	; 0xffffffb8
   213c0:	add	r1, r1, r2
   213c4:	ldr	r2, [sp, #80]	; 0x50
   213c8:	add	r1, r1, r2
   213cc:	ldrb	r0, [r0, r1]
   213d0:	sub	r0, r0, #91	; 0x5b
   213d4:	cmp	r0, #33	; 0x21
   213d8:	str	r0, [sp, #20]
   213dc:	bhi	2147c <__assert_fail@plt+0xfe74>
   213e0:	add	r0, pc, #8
   213e4:	ldr	r1, [sp, #20]
   213e8:	ldr	r0, [r0, r1, lsl #2]
   213ec:	mov	pc, r0
   213f0:	andeq	r1, r2, r8, ror r4
   213f4:	andeq	r1, r2, r8, ror r4
   213f8:	andeq	r1, r2, ip, ror r4
   213fc:	andeq	r1, r2, r8, ror r4
   21400:	andeq	r1, r2, ip, ror r4
   21404:	andeq	r1, r2, r8, ror r4
   21408:	andeq	r1, r2, ip, ror r4
   2140c:	andeq	r1, r2, ip, ror r4
   21410:	andeq	r1, r2, ip, ror r4
   21414:	andeq	r1, r2, ip, ror r4
   21418:	andeq	r1, r2, ip, ror r4
   2141c:	andeq	r1, r2, ip, ror r4
   21420:	andeq	r1, r2, ip, ror r4
   21424:	andeq	r1, r2, ip, ror r4
   21428:	andeq	r1, r2, ip, ror r4
   2142c:	andeq	r1, r2, ip, ror r4
   21430:	andeq	r1, r2, ip, ror r4
   21434:	andeq	r1, r2, ip, ror r4
   21438:	andeq	r1, r2, ip, ror r4
   2143c:	andeq	r1, r2, ip, ror r4
   21440:	andeq	r1, r2, ip, ror r4
   21444:	andeq	r1, r2, ip, ror r4
   21448:	andeq	r1, r2, ip, ror r4
   2144c:	andeq	r1, r2, ip, ror r4
   21450:	andeq	r1, r2, ip, ror r4
   21454:	andeq	r1, r2, ip, ror r4
   21458:	andeq	r1, r2, ip, ror r4
   2145c:	andeq	r1, r2, ip, ror r4
   21460:	andeq	r1, r2, ip, ror r4
   21464:	andeq	r1, r2, ip, ror r4
   21468:	andeq	r1, r2, ip, ror r4
   2146c:	andeq	r1, r2, ip, ror r4
   21470:	andeq	r1, r2, ip, ror r4
   21474:	andeq	r1, r2, r8, ror r4
   21478:	b	21c34 <__assert_fail@plt+0x1062c>
   2147c:	b	21480 <__assert_fail@plt+0xfe78>
   21480:	b	21484 <__assert_fail@plt+0xfe7c>
   21484:	ldr	r0, [sp, #80]	; 0x50
   21488:	add	r0, r0, #1
   2148c:	str	r0, [sp, #80]	; 0x50
   21490:	b	213a4 <__assert_fail@plt+0xfd9c>
   21494:	b	21498 <__assert_fail@plt+0xfe90>
   21498:	ldr	r0, [sp, #88]	; 0x58
   2149c:	bl	113c8 <iswprint@plt>
   214a0:	cmp	r0, #0
   214a4:	bne	214b0 <__assert_fail@plt+0xfea8>
   214a8:	movw	r0, #0
   214ac:	strb	r0, [fp, #-73]	; 0xffffffb7
   214b0:	ldr	r0, [sp, #84]	; 0x54
   214b4:	ldr	r1, [fp, #-72]	; 0xffffffb8
   214b8:	add	r0, r1, r0
   214bc:	str	r0, [fp, #-72]	; 0xffffffb8
   214c0:	b	214c4 <__assert_fail@plt+0xfebc>
   214c4:	b	214c8 <__assert_fail@plt+0xfec0>
   214c8:	b	214cc <__assert_fail@plt+0xfec4>
   214cc:	sub	r0, fp, #84	; 0x54
   214d0:	bl	11374 <mbsinit@plt>
   214d4:	cmp	r0, #0
   214d8:	movw	r0, #0
   214dc:	movne	r0, #1
   214e0:	mvn	r1, #0
   214e4:	eor	r0, r0, r1
   214e8:	tst	r0, #1
   214ec:	bne	212a8 <__assert_fail@plt+0xfca0>
   214f0:	b	214f4 <__assert_fail@plt+0xfeec>
   214f4:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   214f8:	and	r0, r0, #1
   214fc:	strb	r0, [fp, #-67]	; 0xffffffbd
   21500:	ldr	r0, [fp, #-72]	; 0xffffffb8
   21504:	movw	r1, #1
   21508:	cmp	r1, r0
   2150c:	bcc	21528 <__assert_fail@plt+0xff20>
   21510:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   21514:	tst	r0, #1
   21518:	beq	2183c <__assert_fail@plt+0x10234>
   2151c:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   21520:	tst	r0, #1
   21524:	bne	2183c <__assert_fail@plt+0x10234>
   21528:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2152c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   21530:	add	r0, r0, r1
   21534:	str	r0, [sp, #76]	; 0x4c
   21538:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   2153c:	tst	r0, #1
   21540:	beq	216f0 <__assert_fail@plt+0x100e8>
   21544:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   21548:	tst	r0, #1
   2154c:	bne	216f0 <__assert_fail@plt+0x100e8>
   21550:	b	21554 <__assert_fail@plt+0xff4c>
   21554:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   21558:	tst	r0, #1
   2155c:	beq	21564 <__assert_fail@plt+0xff5c>
   21560:	b	21c34 <__assert_fail@plt+0x1062c>
   21564:	movw	r0, #1
   21568:	strb	r0, [fp, #-66]	; 0xffffffbe
   2156c:	ldr	r0, [fp, #8]
   21570:	cmp	r0, #2
   21574:	bne	21628 <__assert_fail@plt+0x10020>
   21578:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   2157c:	tst	r0, #1
   21580:	bne	21628 <__assert_fail@plt+0x10020>
   21584:	b	21588 <__assert_fail@plt+0xff80>
   21588:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2158c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   21590:	cmp	r0, r1
   21594:	bcs	215ac <__assert_fail@plt+0xffa4>
   21598:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2159c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   215a0:	add	r0, r0, r1
   215a4:	movw	r1, #39	; 0x27
   215a8:	strb	r1, [r0]
   215ac:	ldr	r0, [fp, #-44]	; 0xffffffd4
   215b0:	add	r0, r0, #1
   215b4:	str	r0, [fp, #-44]	; 0xffffffd4
   215b8:	b	215bc <__assert_fail@plt+0xffb4>
   215bc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   215c0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   215c4:	cmp	r0, r1
   215c8:	bcs	215e0 <__assert_fail@plt+0xffd8>
   215cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   215d0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   215d4:	add	r0, r0, r1
   215d8:	movw	r1, #36	; 0x24
   215dc:	strb	r1, [r0]
   215e0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   215e4:	add	r0, r0, #1
   215e8:	str	r0, [fp, #-44]	; 0xffffffd4
   215ec:	b	215f0 <__assert_fail@plt+0xffe8>
   215f0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   215f4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   215f8:	cmp	r0, r1
   215fc:	bcs	21614 <__assert_fail@plt+0x1000c>
   21600:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21604:	ldr	r1, [fp, #-44]	; 0xffffffd4
   21608:	add	r0, r0, r1
   2160c:	movw	r1, #39	; 0x27
   21610:	strb	r1, [r0]
   21614:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21618:	add	r0, r0, #1
   2161c:	str	r0, [fp, #-44]	; 0xffffffd4
   21620:	movw	r0, #1
   21624:	strb	r0, [fp, #-60]	; 0xffffffc4
   21628:	b	2162c <__assert_fail@plt+0x10024>
   2162c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21630:	ldr	r1, [fp, #-28]	; 0xffffffe4
   21634:	cmp	r0, r1
   21638:	bcs	21650 <__assert_fail@plt+0x10048>
   2163c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21640:	ldr	r1, [fp, #-44]	; 0xffffffd4
   21644:	add	r0, r0, r1
   21648:	movw	r1, #92	; 0x5c
   2164c:	strb	r1, [r0]
   21650:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21654:	add	r0, r0, #1
   21658:	str	r0, [fp, #-44]	; 0xffffffd4
   2165c:	b	21660 <__assert_fail@plt+0x10058>
   21660:	b	21664 <__assert_fail@plt+0x1005c>
   21664:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21668:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2166c:	cmp	r0, r1
   21670:	bcs	21690 <__assert_fail@plt+0x10088>
   21674:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   21678:	asr	r0, r0, #6
   2167c:	add	r0, r0, #48	; 0x30
   21680:	ldr	r1, [fp, #-24]	; 0xffffffe8
   21684:	ldr	r2, [fp, #-44]	; 0xffffffd4
   21688:	add	r1, r1, r2
   2168c:	strb	r0, [r1]
   21690:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21694:	add	r0, r0, #1
   21698:	str	r0, [fp, #-44]	; 0xffffffd4
   2169c:	b	216a0 <__assert_fail@plt+0x10098>
   216a0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   216a4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   216a8:	cmp	r0, r1
   216ac:	bcs	216d0 <__assert_fail@plt+0x100c8>
   216b0:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   216b4:	asr	r0, r0, #3
   216b8:	and	r0, r0, #7
   216bc:	add	r0, r0, #48	; 0x30
   216c0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   216c4:	ldr	r2, [fp, #-44]	; 0xffffffd4
   216c8:	add	r1, r1, r2
   216cc:	strb	r0, [r1]
   216d0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   216d4:	add	r0, r0, #1
   216d8:	str	r0, [fp, #-44]	; 0xffffffd4
   216dc:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   216e0:	and	r0, r0, #7
   216e4:	add	r0, r0, #48	; 0x30
   216e8:	strb	r0, [fp, #-63]	; 0xffffffc1
   216ec:	b	2173c <__assert_fail@plt+0x10134>
   216f0:	ldrb	r0, [fp, #-65]	; 0xffffffbf
   216f4:	tst	r0, #1
   216f8:	beq	21738 <__assert_fail@plt+0x10130>
   216fc:	b	21700 <__assert_fail@plt+0x100f8>
   21700:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21704:	ldr	r1, [fp, #-28]	; 0xffffffe4
   21708:	cmp	r0, r1
   2170c:	bcs	21724 <__assert_fail@plt+0x1011c>
   21710:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21714:	ldr	r1, [fp, #-44]	; 0xffffffd4
   21718:	add	r0, r0, r1
   2171c:	movw	r1, #92	; 0x5c
   21720:	strb	r1, [r0]
   21724:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21728:	add	r0, r0, #1
   2172c:	str	r0, [fp, #-44]	; 0xffffffd4
   21730:	movw	r0, #0
   21734:	strb	r0, [fp, #-65]	; 0xffffffbf
   21738:	b	2173c <__assert_fail@plt+0x10134>
   2173c:	ldr	r0, [sp, #76]	; 0x4c
   21740:	ldr	r1, [fp, #-40]	; 0xffffffd8
   21744:	add	r1, r1, #1
   21748:	cmp	r0, r1
   2174c:	bhi	21754 <__assert_fail@plt+0x1014c>
   21750:	b	21838 <__assert_fail@plt+0x10230>
   21754:	b	21758 <__assert_fail@plt+0x10150>
   21758:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   2175c:	tst	r0, #1
   21760:	beq	217e0 <__assert_fail@plt+0x101d8>
   21764:	ldrb	r0, [fp, #-66]	; 0xffffffbe
   21768:	tst	r0, #1
   2176c:	bne	217e0 <__assert_fail@plt+0x101d8>
   21770:	b	21774 <__assert_fail@plt+0x1016c>
   21774:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21778:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2177c:	cmp	r0, r1
   21780:	bcs	21798 <__assert_fail@plt+0x10190>
   21784:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21788:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2178c:	add	r0, r0, r1
   21790:	movw	r1, #39	; 0x27
   21794:	strb	r1, [r0]
   21798:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2179c:	add	r0, r0, #1
   217a0:	str	r0, [fp, #-44]	; 0xffffffd4
   217a4:	b	217a8 <__assert_fail@plt+0x101a0>
   217a8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   217ac:	ldr	r1, [fp, #-28]	; 0xffffffe4
   217b0:	cmp	r0, r1
   217b4:	bcs	217cc <__assert_fail@plt+0x101c4>
   217b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   217bc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   217c0:	add	r0, r0, r1
   217c4:	movw	r1, #39	; 0x27
   217c8:	strb	r1, [r0]
   217cc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   217d0:	add	r0, r0, #1
   217d4:	str	r0, [fp, #-44]	; 0xffffffd4
   217d8:	movw	r0, #0
   217dc:	strb	r0, [fp, #-60]	; 0xffffffc4
   217e0:	b	217e4 <__assert_fail@plt+0x101dc>
   217e4:	b	217e8 <__assert_fail@plt+0x101e0>
   217e8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   217ec:	ldr	r1, [fp, #-28]	; 0xffffffe4
   217f0:	cmp	r0, r1
   217f4:	bcs	2180c <__assert_fail@plt+0x10204>
   217f8:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   217fc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   21800:	ldr	r2, [fp, #-44]	; 0xffffffd4
   21804:	add	r1, r1, r2
   21808:	strb	r0, [r1]
   2180c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21810:	add	r0, r0, #1
   21814:	str	r0, [fp, #-44]	; 0xffffffd4
   21818:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2181c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   21820:	add	r1, r1, #1
   21824:	str	r1, [fp, #-40]	; 0xffffffd8
   21828:	add	r0, r0, r1
   2182c:	ldrb	r0, [r0]
   21830:	strb	r0, [fp, #-63]	; 0xffffffc1
   21834:	b	21538 <__assert_fail@plt+0xff30>
   21838:	b	219c8 <__assert_fail@plt+0x103c0>
   2183c:	b	21840 <__assert_fail@plt+0x10238>
   21840:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   21844:	tst	r0, #1
   21848:	beq	21858 <__assert_fail@plt+0x10250>
   2184c:	ldr	r0, [fp, #8]
   21850:	cmp	r0, #2
   21854:	bne	21864 <__assert_fail@plt+0x1025c>
   21858:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   2185c:	tst	r0, #1
   21860:	beq	218a0 <__assert_fail@plt+0x10298>
   21864:	ldr	r0, [fp, #16]
   21868:	movw	r1, #0
   2186c:	cmp	r0, r1
   21870:	beq	218a0 <__assert_fail@plt+0x10298>
   21874:	ldr	r0, [fp, #16]
   21878:	ldrb	r1, [fp, #-63]	; 0xffffffc1
   2187c:	lsr	r1, r1, #5
   21880:	add	r0, r0, r1, lsl #2
   21884:	ldr	r0, [r0]
   21888:	ldrb	r1, [fp, #-63]	; 0xffffffc1
   2188c:	and	r1, r1, #31
   21890:	lsr	r0, r0, r1
   21894:	and	r0, r0, #1
   21898:	cmp	r0, #0
   2189c:	bne	218b0 <__assert_fail@plt+0x102a8>
   218a0:	ldrb	r0, [fp, #-65]	; 0xffffffbf
   218a4:	tst	r0, #1
   218a8:	bne	218b0 <__assert_fail@plt+0x102a8>
   218ac:	b	219c8 <__assert_fail@plt+0x103c0>
   218b0:	b	218b4 <__assert_fail@plt+0x102ac>
   218b4:	b	218b8 <__assert_fail@plt+0x102b0>
   218b8:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   218bc:	tst	r0, #1
   218c0:	beq	218c8 <__assert_fail@plt+0x102c0>
   218c4:	b	21c34 <__assert_fail@plt+0x1062c>
   218c8:	movw	r0, #1
   218cc:	strb	r0, [fp, #-66]	; 0xffffffbe
   218d0:	ldr	r0, [fp, #8]
   218d4:	cmp	r0, #2
   218d8:	bne	2198c <__assert_fail@plt+0x10384>
   218dc:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   218e0:	tst	r0, #1
   218e4:	bne	2198c <__assert_fail@plt+0x10384>
   218e8:	b	218ec <__assert_fail@plt+0x102e4>
   218ec:	ldr	r0, [fp, #-44]	; 0xffffffd4
   218f0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   218f4:	cmp	r0, r1
   218f8:	bcs	21910 <__assert_fail@plt+0x10308>
   218fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21900:	ldr	r1, [fp, #-44]	; 0xffffffd4
   21904:	add	r0, r0, r1
   21908:	movw	r1, #39	; 0x27
   2190c:	strb	r1, [r0]
   21910:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21914:	add	r0, r0, #1
   21918:	str	r0, [fp, #-44]	; 0xffffffd4
   2191c:	b	21920 <__assert_fail@plt+0x10318>
   21920:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21924:	ldr	r1, [fp, #-28]	; 0xffffffe4
   21928:	cmp	r0, r1
   2192c:	bcs	21944 <__assert_fail@plt+0x1033c>
   21930:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21934:	ldr	r1, [fp, #-44]	; 0xffffffd4
   21938:	add	r0, r0, r1
   2193c:	movw	r1, #36	; 0x24
   21940:	strb	r1, [r0]
   21944:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21948:	add	r0, r0, #1
   2194c:	str	r0, [fp, #-44]	; 0xffffffd4
   21950:	b	21954 <__assert_fail@plt+0x1034c>
   21954:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21958:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2195c:	cmp	r0, r1
   21960:	bcs	21978 <__assert_fail@plt+0x10370>
   21964:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21968:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2196c:	add	r0, r0, r1
   21970:	movw	r1, #39	; 0x27
   21974:	strb	r1, [r0]
   21978:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2197c:	add	r0, r0, #1
   21980:	str	r0, [fp, #-44]	; 0xffffffd4
   21984:	movw	r0, #1
   21988:	strb	r0, [fp, #-60]	; 0xffffffc4
   2198c:	b	21990 <__assert_fail@plt+0x10388>
   21990:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21994:	ldr	r1, [fp, #-28]	; 0xffffffe4
   21998:	cmp	r0, r1
   2199c:	bcs	219b4 <__assert_fail@plt+0x103ac>
   219a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   219a4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   219a8:	add	r0, r0, r1
   219ac:	movw	r1, #92	; 0x5c
   219b0:	strb	r1, [r0]
   219b4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   219b8:	add	r0, r0, #1
   219bc:	str	r0, [fp, #-44]	; 0xffffffd4
   219c0:	b	219c4 <__assert_fail@plt+0x103bc>
   219c4:	b	219c8 <__assert_fail@plt+0x103c0>
   219c8:	b	219cc <__assert_fail@plt+0x103c4>
   219cc:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   219d0:	tst	r0, #1
   219d4:	beq	21a54 <__assert_fail@plt+0x1044c>
   219d8:	ldrb	r0, [fp, #-66]	; 0xffffffbe
   219dc:	tst	r0, #1
   219e0:	bne	21a54 <__assert_fail@plt+0x1044c>
   219e4:	b	219e8 <__assert_fail@plt+0x103e0>
   219e8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   219ec:	ldr	r1, [fp, #-28]	; 0xffffffe4
   219f0:	cmp	r0, r1
   219f4:	bcs	21a0c <__assert_fail@plt+0x10404>
   219f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   219fc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   21a00:	add	r0, r0, r1
   21a04:	movw	r1, #39	; 0x27
   21a08:	strb	r1, [r0]
   21a0c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21a10:	add	r0, r0, #1
   21a14:	str	r0, [fp, #-44]	; 0xffffffd4
   21a18:	b	21a1c <__assert_fail@plt+0x10414>
   21a1c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21a20:	ldr	r1, [fp, #-28]	; 0xffffffe4
   21a24:	cmp	r0, r1
   21a28:	bcs	21a40 <__assert_fail@plt+0x10438>
   21a2c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21a30:	ldr	r1, [fp, #-44]	; 0xffffffd4
   21a34:	add	r0, r0, r1
   21a38:	movw	r1, #39	; 0x27
   21a3c:	strb	r1, [r0]
   21a40:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21a44:	add	r0, r0, #1
   21a48:	str	r0, [fp, #-44]	; 0xffffffd4
   21a4c:	movw	r0, #0
   21a50:	strb	r0, [fp, #-60]	; 0xffffffc4
   21a54:	b	21a58 <__assert_fail@plt+0x10450>
   21a58:	b	21a5c <__assert_fail@plt+0x10454>
   21a5c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21a60:	ldr	r1, [fp, #-28]	; 0xffffffe4
   21a64:	cmp	r0, r1
   21a68:	bcs	21a80 <__assert_fail@plt+0x10478>
   21a6c:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   21a70:	ldr	r1, [fp, #-24]	; 0xffffffe8
   21a74:	ldr	r2, [fp, #-44]	; 0xffffffd4
   21a78:	add	r1, r1, r2
   21a7c:	strb	r0, [r1]
   21a80:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21a84:	add	r0, r0, #1
   21a88:	str	r0, [fp, #-44]	; 0xffffffd4
   21a8c:	ldrb	r0, [fp, #-67]	; 0xffffffbd
   21a90:	tst	r0, #1
   21a94:	bne	21aa0 <__assert_fail@plt+0x10498>
   21a98:	movw	r0, #0
   21a9c:	strb	r0, [fp, #-62]	; 0xffffffc2
   21aa0:	b	21aa4 <__assert_fail@plt+0x1049c>
   21aa4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   21aa8:	add	r0, r0, #1
   21aac:	str	r0, [fp, #-40]	; 0xffffffd8
   21ab0:	b	2085c <__assert_fail@plt+0xf254>
   21ab4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21ab8:	cmp	r0, #0
   21abc:	bne	21adc <__assert_fail@plt+0x104d4>
   21ac0:	ldr	r0, [fp, #8]
   21ac4:	cmp	r0, #2
   21ac8:	bne	21adc <__assert_fail@plt+0x104d4>
   21acc:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   21ad0:	tst	r0, #1
   21ad4:	beq	21adc <__assert_fail@plt+0x104d4>
   21ad8:	b	21c34 <__assert_fail@plt+0x1062c>
   21adc:	ldr	r0, [fp, #8]
   21ae0:	cmp	r0, #2
   21ae4:	bne	21b84 <__assert_fail@plt+0x1057c>
   21ae8:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   21aec:	tst	r0, #1
   21af0:	bne	21b84 <__assert_fail@plt+0x1057c>
   21af4:	ldrb	r0, [fp, #-61]	; 0xffffffc3
   21af8:	tst	r0, #1
   21afc:	beq	21b84 <__assert_fail@plt+0x1057c>
   21b00:	ldrb	r0, [fp, #-62]	; 0xffffffc2
   21b04:	tst	r0, #1
   21b08:	beq	21b50 <__assert_fail@plt+0x10548>
   21b0c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21b10:	ldr	r1, [fp, #-48]	; 0xffffffd0
   21b14:	ldr	r2, [fp, #-32]	; 0xffffffe0
   21b18:	ldr	r3, [fp, #-36]	; 0xffffffdc
   21b1c:	ldr	ip, [fp, #12]
   21b20:	ldr	lr, [fp, #16]
   21b24:	ldr	r4, [fp, #20]
   21b28:	ldr	r5, [fp, #24]
   21b2c:	movw	r6, #5
   21b30:	str	r6, [sp]
   21b34:	str	ip, [sp, #4]
   21b38:	str	lr, [sp, #8]
   21b3c:	str	r4, [sp, #12]
   21b40:	str	r5, [sp, #16]
   21b44:	bl	20574 <__assert_fail@plt+0xef6c>
   21b48:	str	r0, [fp, #-20]	; 0xffffffec
   21b4c:	b	21c9c <__assert_fail@plt+0x10694>
   21b50:	ldr	r0, [fp, #-28]	; 0xffffffe4
   21b54:	cmp	r0, #0
   21b58:	bne	21b7c <__assert_fail@plt+0x10574>
   21b5c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   21b60:	cmp	r0, #0
   21b64:	beq	21b7c <__assert_fail@plt+0x10574>
   21b68:	ldr	r0, [fp, #-48]	; 0xffffffd0
   21b6c:	str	r0, [fp, #-28]	; 0xffffffe4
   21b70:	movw	r0, #0
   21b74:	str	r0, [fp, #-44]	; 0xffffffd4
   21b78:	b	2061c <__assert_fail@plt+0xf014>
   21b7c:	b	21b80 <__assert_fail@plt+0x10578>
   21b80:	b	21b84 <__assert_fail@plt+0x1057c>
   21b84:	ldr	r0, [fp, #-52]	; 0xffffffcc
   21b88:	movw	r1, #0
   21b8c:	cmp	r0, r1
   21b90:	beq	21c04 <__assert_fail@plt+0x105fc>
   21b94:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   21b98:	tst	r0, #1
   21b9c:	bne	21c04 <__assert_fail@plt+0x105fc>
   21ba0:	b	21ba4 <__assert_fail@plt+0x1059c>
   21ba4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   21ba8:	ldrsb	r0, [r0]
   21bac:	cmp	r0, #0
   21bb0:	beq	21c00 <__assert_fail@plt+0x105f8>
   21bb4:	b	21bb8 <__assert_fail@plt+0x105b0>
   21bb8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21bbc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   21bc0:	cmp	r0, r1
   21bc4:	bcs	21be0 <__assert_fail@plt+0x105d8>
   21bc8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   21bcc:	ldrb	r0, [r0]
   21bd0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   21bd4:	ldr	r2, [fp, #-44]	; 0xffffffd4
   21bd8:	add	r1, r1, r2
   21bdc:	strb	r0, [r1]
   21be0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21be4:	add	r0, r0, #1
   21be8:	str	r0, [fp, #-44]	; 0xffffffd4
   21bec:	b	21bf0 <__assert_fail@plt+0x105e8>
   21bf0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   21bf4:	add	r0, r0, #1
   21bf8:	str	r0, [fp, #-52]	; 0xffffffcc
   21bfc:	b	21ba4 <__assert_fail@plt+0x1059c>
   21c00:	b	21c04 <__assert_fail@plt+0x105fc>
   21c04:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21c08:	ldr	r1, [fp, #-28]	; 0xffffffe4
   21c0c:	cmp	r0, r1
   21c10:	bcs	21c28 <__assert_fail@plt+0x10620>
   21c14:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21c18:	ldr	r1, [fp, #-44]	; 0xffffffd4
   21c1c:	add	r0, r0, r1
   21c20:	movw	r1, #0
   21c24:	strb	r1, [r0]
   21c28:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21c2c:	str	r0, [fp, #-20]	; 0xffffffec
   21c30:	b	21c9c <__assert_fail@plt+0x10694>
   21c34:	ldr	r0, [fp, #8]
   21c38:	cmp	r0, #2
   21c3c:	bne	21c54 <__assert_fail@plt+0x1064c>
   21c40:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   21c44:	tst	r0, #1
   21c48:	beq	21c54 <__assert_fail@plt+0x1064c>
   21c4c:	movw	r0, #4
   21c50:	str	r0, [fp, #8]
   21c54:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21c58:	ldr	r1, [fp, #-28]	; 0xffffffe4
   21c5c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   21c60:	ldr	r3, [fp, #-36]	; 0xffffffdc
   21c64:	ldr	ip, [fp, #8]
   21c68:	ldr	lr, [fp, #12]
   21c6c:	mvn	r4, #2
   21c70:	and	lr, lr, r4
   21c74:	ldr	r4, [fp, #20]
   21c78:	ldr	r5, [fp, #24]
   21c7c:	str	ip, [sp]
   21c80:	str	lr, [sp, #4]
   21c84:	movw	ip, #0
   21c88:	str	ip, [sp, #8]
   21c8c:	str	r4, [sp, #12]
   21c90:	str	r5, [sp, #16]
   21c94:	bl	20574 <__assert_fail@plt+0xef6c>
   21c98:	str	r0, [fp, #-20]	; 0xffffffec
   21c9c:	ldr	r0, [fp, #-20]	; 0xffffffec
   21ca0:	sub	sp, fp, #16
   21ca4:	pop	{r4, r5, r6, sl, fp, pc}
   21ca8:	push	{fp, lr}
   21cac:	mov	fp, sp
   21cb0:	sub	sp, sp, #16
   21cb4:	str	r0, [fp, #-4]
   21cb8:	str	r1, [sp, #8]
   21cbc:	str	r2, [sp, #4]
   21cc0:	ldr	r0, [fp, #-4]
   21cc4:	ldr	r1, [sp, #8]
   21cc8:	ldr	r3, [sp, #4]
   21ccc:	movw	r2, #0
   21cd0:	bl	21cdc <__assert_fail@plt+0x106d4>
   21cd4:	mov	sp, fp
   21cd8:	pop	{fp, pc}
   21cdc:	push	{r4, r5, r6, sl, fp, lr}
   21ce0:	add	fp, sp, #16
   21ce4:	sub	sp, sp, #80	; 0x50
   21ce8:	str	r0, [fp, #-20]	; 0xffffffec
   21cec:	str	r1, [fp, #-24]	; 0xffffffe8
   21cf0:	str	r2, [fp, #-28]	; 0xffffffe4
   21cf4:	str	r3, [fp, #-32]	; 0xffffffe0
   21cf8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   21cfc:	movw	r1, #0
   21d00:	cmp	r0, r1
   21d04:	beq	21d14 <__assert_fail@plt+0x1070c>
   21d08:	ldr	r0, [fp, #-32]	; 0xffffffe0
   21d0c:	str	r0, [sp, #40]	; 0x28
   21d10:	b	21d24 <__assert_fail@plt+0x1071c>
   21d14:	movw	r0, #4784	; 0x12b0
   21d18:	movt	r0, #4
   21d1c:	str	r0, [sp, #40]	; 0x28
   21d20:	b	21d24 <__assert_fail@plt+0x1071c>
   21d24:	ldr	r0, [sp, #40]	; 0x28
   21d28:	str	r0, [fp, #-36]	; 0xffffffdc
   21d2c:	bl	114e8 <__errno_location@plt>
   21d30:	ldr	r0, [r0]
   21d34:	str	r0, [fp, #-40]	; 0xffffffd8
   21d38:	ldr	r0, [fp, #-36]	; 0xffffffdc
   21d3c:	ldr	r0, [r0, #4]
   21d40:	ldr	r1, [fp, #-28]	; 0xffffffe4
   21d44:	movw	r2, #0
   21d48:	cmp	r1, r2
   21d4c:	movw	r1, #0
   21d50:	movne	r1, #1
   21d54:	tst	r1, #1
   21d58:	mov	r1, r2
   21d5c:	moveq	r1, #1
   21d60:	orr	r0, r0, r1
   21d64:	str	r0, [fp, #-44]	; 0xffffffd4
   21d68:	ldr	r0, [fp, #-20]	; 0xffffffec
   21d6c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   21d70:	ldr	r1, [fp, #-36]	; 0xffffffdc
   21d74:	ldr	r1, [r1]
   21d78:	ldr	ip, [fp, #-44]	; 0xffffffd4
   21d7c:	ldr	lr, [fp, #-36]	; 0xffffffdc
   21d80:	add	lr, lr, #8
   21d84:	ldr	r4, [fp, #-36]	; 0xffffffdc
   21d88:	ldr	r4, [r4, #40]	; 0x28
   21d8c:	ldr	r5, [fp, #-36]	; 0xffffffdc
   21d90:	ldr	r5, [r5, #44]	; 0x2c
   21d94:	str	r0, [sp, #36]	; 0x24
   21d98:	mov	r0, r2
   21d9c:	str	r1, [sp, #32]
   21da0:	mov	r1, r2
   21da4:	ldr	r2, [sp, #36]	; 0x24
   21da8:	ldr	r6, [sp, #32]
   21dac:	str	r6, [sp]
   21db0:	str	ip, [sp, #4]
   21db4:	str	lr, [sp, #8]
   21db8:	str	r4, [sp, #12]
   21dbc:	str	r5, [sp, #16]
   21dc0:	bl	20574 <__assert_fail@plt+0xef6c>
   21dc4:	add	r0, r0, #1
   21dc8:	str	r0, [sp, #48]	; 0x30
   21dcc:	ldr	r0, [sp, #48]	; 0x30
   21dd0:	bl	23c80 <__assert_fail@plt+0x12678>
   21dd4:	str	r0, [sp, #44]	; 0x2c
   21dd8:	ldr	r0, [sp, #44]	; 0x2c
   21ddc:	ldr	r1, [sp, #48]	; 0x30
   21de0:	ldr	r2, [fp, #-20]	; 0xffffffec
   21de4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   21de8:	ldr	ip, [fp, #-36]	; 0xffffffdc
   21dec:	ldr	ip, [ip]
   21df0:	ldr	lr, [fp, #-44]	; 0xffffffd4
   21df4:	ldr	r4, [fp, #-36]	; 0xffffffdc
   21df8:	add	r4, r4, #8
   21dfc:	ldr	r5, [fp, #-36]	; 0xffffffdc
   21e00:	ldr	r5, [r5, #40]	; 0x28
   21e04:	ldr	r6, [fp, #-36]	; 0xffffffdc
   21e08:	ldr	r6, [r6, #44]	; 0x2c
   21e0c:	str	ip, [sp]
   21e10:	str	lr, [sp, #4]
   21e14:	str	r4, [sp, #8]
   21e18:	str	r5, [sp, #12]
   21e1c:	str	r6, [sp, #16]
   21e20:	bl	20574 <__assert_fail@plt+0xef6c>
   21e24:	ldr	r1, [fp, #-40]	; 0xffffffd8
   21e28:	str	r0, [sp, #28]
   21e2c:	str	r1, [sp, #24]
   21e30:	bl	114e8 <__errno_location@plt>
   21e34:	ldr	r1, [sp, #24]
   21e38:	str	r1, [r0]
   21e3c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   21e40:	movw	r2, #0
   21e44:	cmp	r0, r2
   21e48:	beq	21e5c <__assert_fail@plt+0x10854>
   21e4c:	ldr	r0, [sp, #48]	; 0x30
   21e50:	sub	r0, r0, #1
   21e54:	ldr	r1, [fp, #-28]	; 0xffffffe4
   21e58:	str	r0, [r1]
   21e5c:	ldr	r0, [sp, #44]	; 0x2c
   21e60:	sub	sp, fp, #16
   21e64:	pop	{r4, r5, r6, sl, fp, pc}
   21e68:	push	{fp, lr}
   21e6c:	mov	fp, sp
   21e70:	sub	sp, sp, #8
   21e74:	movw	r0, #4496	; 0x1190
   21e78:	movt	r0, #4
   21e7c:	ldr	r0, [r0]
   21e80:	str	r0, [sp, #4]
   21e84:	movw	r0, #1
   21e88:	str	r0, [sp]
   21e8c:	ldr	r0, [sp]
   21e90:	movw	r1, #4500	; 0x1194
   21e94:	movt	r1, #4
   21e98:	ldr	r1, [r1]
   21e9c:	cmp	r0, r1
   21ea0:	bge	21ec8 <__assert_fail@plt+0x108c0>
   21ea4:	ldr	r0, [sp, #4]
   21ea8:	ldr	r1, [sp]
   21eac:	add	r0, r0, r1, lsl #3
   21eb0:	ldr	r0, [r0, #4]
   21eb4:	bl	1becc <__assert_fail@plt+0xa8c4>
   21eb8:	ldr	r0, [sp]
   21ebc:	add	r0, r0, #1
   21ec0:	str	r0, [sp]
   21ec4:	b	21e8c <__assert_fail@plt+0x10884>
   21ec8:	ldr	r0, [sp, #4]
   21ecc:	ldr	r0, [r0, #4]
   21ed0:	movw	r1, #4832	; 0x12e0
   21ed4:	movt	r1, #4
   21ed8:	cmp	r0, r1
   21edc:	beq	21f08 <__assert_fail@plt+0x10900>
   21ee0:	ldr	r0, [sp, #4]
   21ee4:	ldr	r0, [r0, #4]
   21ee8:	bl	1becc <__assert_fail@plt+0xa8c4>
   21eec:	movw	r0, #256	; 0x100
   21ef0:	movw	r1, #4504	; 0x1198
   21ef4:	movt	r1, #4
   21ef8:	str	r0, [r1]
   21efc:	movw	r0, #4832	; 0x12e0
   21f00:	movt	r0, #4
   21f04:	str	r0, [r1, #4]
   21f08:	ldr	r0, [sp, #4]
   21f0c:	movw	r1, #4504	; 0x1198
   21f10:	movt	r1, #4
   21f14:	cmp	r0, r1
   21f18:	beq	21f38 <__assert_fail@plt+0x10930>
   21f1c:	ldr	r0, [sp, #4]
   21f20:	bl	1becc <__assert_fail@plt+0xa8c4>
   21f24:	movw	r0, #4496	; 0x1190
   21f28:	movt	r0, #4
   21f2c:	movw	r1, #4504	; 0x1198
   21f30:	movt	r1, #4
   21f34:	str	r1, [r0]
   21f38:	movw	r0, #4500	; 0x1194
   21f3c:	movt	r0, #4
   21f40:	movw	r1, #1
   21f44:	str	r1, [r0]
   21f48:	mov	sp, fp
   21f4c:	pop	{fp, pc}
   21f50:	push	{fp, lr}
   21f54:	mov	fp, sp
   21f58:	sub	sp, sp, #8
   21f5c:	str	r0, [sp, #4]
   21f60:	str	r1, [sp]
   21f64:	ldr	r0, [sp, #4]
   21f68:	ldr	r1, [sp]
   21f6c:	mvn	r2, #0
   21f70:	movw	r3, #4784	; 0x12b0
   21f74:	movt	r3, #4
   21f78:	bl	21f84 <__assert_fail@plt+0x1097c>
   21f7c:	mov	sp, fp
   21f80:	pop	{fp, pc}
   21f84:	push	{r4, r5, r6, sl, fp, lr}
   21f88:	add	fp, sp, #16
   21f8c:	sub	sp, sp, #80	; 0x50
   21f90:	str	r0, [fp, #-20]	; 0xffffffec
   21f94:	str	r1, [fp, #-24]	; 0xffffffe8
   21f98:	str	r2, [fp, #-28]	; 0xffffffe4
   21f9c:	str	r3, [fp, #-32]	; 0xffffffe0
   21fa0:	bl	114e8 <__errno_location@plt>
   21fa4:	ldr	r1, [pc, #672]	; 2224c <__assert_fail@plt+0x10c44>
   21fa8:	ldr	r0, [r0]
   21fac:	str	r0, [fp, #-36]	; 0xffffffdc
   21fb0:	movw	r0, #4496	; 0x1190
   21fb4:	movt	r0, #4
   21fb8:	ldr	r0, [r0]
   21fbc:	str	r0, [fp, #-40]	; 0xffffffd8
   21fc0:	str	r1, [fp, #-44]	; 0xffffffd4
   21fc4:	ldr	r0, [fp, #-20]	; 0xffffffec
   21fc8:	movw	r1, #0
   21fcc:	cmp	r1, r0
   21fd0:	bgt	21fe4 <__assert_fail@plt+0x109dc>
   21fd4:	ldr	r0, [fp, #-20]	; 0xffffffec
   21fd8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   21fdc:	cmp	r0, r1
   21fe0:	blt	21fe8 <__assert_fail@plt+0x109e0>
   21fe4:	bl	115e4 <abort@plt>
   21fe8:	movw	r0, #4500	; 0x1194
   21fec:	movt	r0, #4
   21ff0:	ldr	r0, [r0]
   21ff4:	ldr	r1, [fp, #-20]	; 0xffffffec
   21ff8:	cmp	r0, r1
   21ffc:	bgt	220f4 <__assert_fail@plt+0x10aec>
   22000:	ldr	r0, [fp, #-40]	; 0xffffffd8
   22004:	movw	r1, #4504	; 0x1198
   22008:	movt	r1, #4
   2200c:	cmp	r0, r1
   22010:	movw	r0, #0
   22014:	moveq	r0, #1
   22018:	and	r0, r0, #1
   2201c:	strb	r0, [fp, #-45]	; 0xffffffd3
   22020:	movw	r0, #4500	; 0x1194
   22024:	movt	r0, #4
   22028:	ldr	r0, [r0]
   2202c:	str	r0, [sp, #44]	; 0x2c
   22030:	ldrb	r0, [fp, #-45]	; 0xffffffd3
   22034:	tst	r0, #1
   22038:	beq	22048 <__assert_fail@plt+0x10a40>
   2203c:	movw	r0, #0
   22040:	str	r0, [sp, #24]
   22044:	b	22050 <__assert_fail@plt+0x10a48>
   22048:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2204c:	str	r0, [sp, #24]
   22050:	ldr	r0, [sp, #24]
   22054:	ldr	r1, [fp, #-20]	; 0xffffffec
   22058:	movw	r2, #4500	; 0x1194
   2205c:	movt	r2, #4
   22060:	ldr	r2, [r2]
   22064:	sub	r1, r1, r2
   22068:	add	r2, r1, #1
   2206c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   22070:	add	r1, sp, #44	; 0x2c
   22074:	movw	ip, #8
   22078:	str	ip, [sp]
   2207c:	bl	23ebc <__assert_fail@plt+0x128b4>
   22080:	str	r0, [fp, #-40]	; 0xffffffd8
   22084:	movw	r1, #4496	; 0x1190
   22088:	movt	r1, #4
   2208c:	str	r0, [r1]
   22090:	ldrb	r0, [fp, #-45]	; 0xffffffd3
   22094:	tst	r0, #1
   22098:	beq	220b8 <__assert_fail@plt+0x10ab0>
   2209c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   220a0:	movw	r1, #4504	; 0x1198
   220a4:	movt	r1, #4
   220a8:	ldr	r2, [r1]
   220ac:	str	r2, [r0]
   220b0:	ldr	r1, [r1, #4]
   220b4:	str	r1, [r0, #4]
   220b8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   220bc:	movw	r1, #4500	; 0x1194
   220c0:	movt	r1, #4
   220c4:	ldr	r1, [r1]
   220c8:	add	r0, r0, r1, lsl #3
   220cc:	ldr	r2, [sp, #44]	; 0x2c
   220d0:	sub	r1, r2, r1
   220d4:	lsl	r2, r1, #3
   220d8:	movw	r1, #0
   220dc:	and	r1, r1, #255	; 0xff
   220e0:	bl	11500 <memset@plt>
   220e4:	ldr	r0, [sp, #44]	; 0x2c
   220e8:	movw	r1, #4500	; 0x1194
   220ec:	movt	r1, #4
   220f0:	str	r0, [r1]
   220f4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   220f8:	ldr	r1, [fp, #-20]	; 0xffffffec
   220fc:	ldr	r0, [r0, r1, lsl #3]
   22100:	str	r0, [sp, #40]	; 0x28
   22104:	ldr	r0, [fp, #-40]	; 0xffffffd8
   22108:	ldr	r1, [fp, #-20]	; 0xffffffec
   2210c:	add	r0, r0, r1, lsl #3
   22110:	ldr	r0, [r0, #4]
   22114:	str	r0, [sp, #36]	; 0x24
   22118:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2211c:	ldr	r0, [r0, #4]
   22120:	orr	r0, r0, #1
   22124:	str	r0, [sp, #32]
   22128:	ldr	r0, [sp, #36]	; 0x24
   2212c:	ldr	r1, [sp, #40]	; 0x28
   22130:	ldr	r2, [fp, #-24]	; 0xffffffe8
   22134:	ldr	r3, [fp, #-28]	; 0xffffffe4
   22138:	ldr	ip, [fp, #-32]	; 0xffffffe0
   2213c:	ldr	ip, [ip]
   22140:	ldr	lr, [sp, #32]
   22144:	ldr	r4, [fp, #-32]	; 0xffffffe0
   22148:	add	r4, r4, #8
   2214c:	ldr	r5, [fp, #-32]	; 0xffffffe0
   22150:	ldr	r5, [r5, #40]	; 0x28
   22154:	ldr	r6, [fp, #-32]	; 0xffffffe0
   22158:	ldr	r6, [r6, #44]	; 0x2c
   2215c:	str	ip, [sp]
   22160:	str	lr, [sp, #4]
   22164:	str	r4, [sp, #8]
   22168:	str	r5, [sp, #12]
   2216c:	str	r6, [sp, #16]
   22170:	bl	20574 <__assert_fail@plt+0xef6c>
   22174:	str	r0, [sp, #28]
   22178:	ldr	r0, [sp, #40]	; 0x28
   2217c:	ldr	r1, [sp, #28]
   22180:	cmp	r0, r1
   22184:	bhi	2222c <__assert_fail@plt+0x10c24>
   22188:	ldr	r0, [sp, #28]
   2218c:	add	r0, r0, #1
   22190:	str	r0, [sp, #40]	; 0x28
   22194:	ldr	r1, [fp, #-40]	; 0xffffffd8
   22198:	ldr	r2, [fp, #-20]	; 0xffffffec
   2219c:	add	r1, r1, r2, lsl #3
   221a0:	str	r0, [r1]
   221a4:	ldr	r0, [sp, #36]	; 0x24
   221a8:	movw	r1, #4832	; 0x12e0
   221ac:	movt	r1, #4
   221b0:	cmp	r0, r1
   221b4:	beq	221c0 <__assert_fail@plt+0x10bb8>
   221b8:	ldr	r0, [sp, #36]	; 0x24
   221bc:	bl	1becc <__assert_fail@plt+0xa8c4>
   221c0:	ldr	r0, [sp, #40]	; 0x28
   221c4:	bl	23c80 <__assert_fail@plt+0x12678>
   221c8:	mov	r1, r0
   221cc:	str	r0, [sp, #36]	; 0x24
   221d0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   221d4:	ldr	r2, [fp, #-20]	; 0xffffffec
   221d8:	add	r0, r0, r2, lsl #3
   221dc:	str	r1, [r0, #4]
   221e0:	ldr	r0, [sp, #36]	; 0x24
   221e4:	ldr	r1, [sp, #40]	; 0x28
   221e8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   221ec:	ldr	r3, [fp, #-28]	; 0xffffffe4
   221f0:	ldr	ip, [fp, #-32]	; 0xffffffe0
   221f4:	ldr	ip, [ip]
   221f8:	ldr	lr, [sp, #32]
   221fc:	ldr	r4, [fp, #-32]	; 0xffffffe0
   22200:	add	r4, r4, #8
   22204:	ldr	r5, [fp, #-32]	; 0xffffffe0
   22208:	ldr	r5, [r5, #40]	; 0x28
   2220c:	ldr	r6, [fp, #-32]	; 0xffffffe0
   22210:	ldr	r6, [r6, #44]	; 0x2c
   22214:	str	ip, [sp]
   22218:	str	lr, [sp, #4]
   2221c:	str	r4, [sp, #8]
   22220:	str	r5, [sp, #12]
   22224:	str	r6, [sp, #16]
   22228:	bl	20574 <__assert_fail@plt+0xef6c>
   2222c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   22230:	str	r0, [sp, #20]
   22234:	bl	114e8 <__errno_location@plt>
   22238:	ldr	r1, [sp, #20]
   2223c:	str	r1, [r0]
   22240:	ldr	r0, [sp, #36]	; 0x24
   22244:	sub	sp, fp, #16
   22248:	pop	{r4, r5, r6, sl, fp, pc}
   2224c:	svcvc	0x00ffffff
   22250:	push	{fp, lr}
   22254:	mov	fp, sp
   22258:	sub	sp, sp, #16
   2225c:	str	r0, [fp, #-4]
   22260:	str	r1, [sp, #8]
   22264:	str	r2, [sp, #4]
   22268:	ldr	r0, [fp, #-4]
   2226c:	ldr	r1, [sp, #8]
   22270:	ldr	r2, [sp, #4]
   22274:	movw	r3, #4784	; 0x12b0
   22278:	movt	r3, #4
   2227c:	bl	21f84 <__assert_fail@plt+0x1097c>
   22280:	mov	sp, fp
   22284:	pop	{fp, pc}
   22288:	push	{fp, lr}
   2228c:	mov	fp, sp
   22290:	sub	sp, sp, #8
   22294:	str	r0, [sp, #4]
   22298:	ldr	r1, [sp, #4]
   2229c:	movw	r0, #0
   222a0:	bl	21f50 <__assert_fail@plt+0x10948>
   222a4:	mov	sp, fp
   222a8:	pop	{fp, pc}
   222ac:	push	{fp, lr}
   222b0:	mov	fp, sp
   222b4:	sub	sp, sp, #8
   222b8:	str	r0, [sp, #4]
   222bc:	str	r1, [sp]
   222c0:	ldr	r1, [sp, #4]
   222c4:	ldr	r2, [sp]
   222c8:	movw	r0, #0
   222cc:	bl	22250 <__assert_fail@plt+0x10c48>
   222d0:	mov	sp, fp
   222d4:	pop	{fp, pc}
   222d8:	push	{fp, lr}
   222dc:	mov	fp, sp
   222e0:	sub	sp, sp, #64	; 0x40
   222e4:	str	r0, [fp, #-4]
   222e8:	str	r1, [fp, #-8]
   222ec:	str	r2, [fp, #-12]
   222f0:	ldr	r1, [fp, #-8]
   222f4:	add	r0, sp, #4
   222f8:	bl	22318 <__assert_fail@plt+0x10d10>
   222fc:	ldr	r0, [fp, #-4]
   22300:	ldr	r1, [fp, #-12]
   22304:	mvn	r2, #0
   22308:	add	r3, sp, #4
   2230c:	bl	21f84 <__assert_fail@plt+0x1097c>
   22310:	mov	sp, fp
   22314:	pop	{fp, pc}
   22318:	push	{fp, lr}
   2231c:	mov	fp, sp
   22320:	sub	sp, sp, #8
   22324:	str	r1, [sp, #4]
   22328:	mov	r1, r0
   2232c:	str	r0, [sp]
   22330:	mov	r0, r1
   22334:	movw	r1, #0
   22338:	and	r1, r1, #255	; 0xff
   2233c:	movw	r2, #48	; 0x30
   22340:	bl	11500 <memset@plt>
   22344:	ldr	r0, [sp, #4]
   22348:	cmp	r0, #10
   2234c:	bne	22354 <__assert_fail@plt+0x10d4c>
   22350:	bl	115e4 <abort@plt>
   22354:	ldr	r0, [sp, #4]
   22358:	ldr	r1, [sp]
   2235c:	str	r0, [r1]
   22360:	mov	sp, fp
   22364:	pop	{fp, pc}
   22368:	push	{fp, lr}
   2236c:	mov	fp, sp
   22370:	sub	sp, sp, #64	; 0x40
   22374:	str	r0, [fp, #-4]
   22378:	str	r1, [fp, #-8]
   2237c:	str	r2, [fp, #-12]
   22380:	str	r3, [fp, #-16]
   22384:	ldr	r1, [fp, #-8]
   22388:	mov	r0, sp
   2238c:	bl	22318 <__assert_fail@plt+0x10d10>
   22390:	ldr	r0, [fp, #-4]
   22394:	ldr	r1, [fp, #-12]
   22398:	ldr	r2, [fp, #-16]
   2239c:	mov	r3, sp
   223a0:	bl	21f84 <__assert_fail@plt+0x1097c>
   223a4:	mov	sp, fp
   223a8:	pop	{fp, pc}
   223ac:	push	{fp, lr}
   223b0:	mov	fp, sp
   223b4:	sub	sp, sp, #8
   223b8:	str	r0, [sp, #4]
   223bc:	str	r1, [sp]
   223c0:	ldr	r1, [sp, #4]
   223c4:	ldr	r2, [sp]
   223c8:	movw	r0, #0
   223cc:	bl	222d8 <__assert_fail@plt+0x10cd0>
   223d0:	mov	sp, fp
   223d4:	pop	{fp, pc}
   223d8:	push	{fp, lr}
   223dc:	mov	fp, sp
   223e0:	sub	sp, sp, #16
   223e4:	str	r0, [fp, #-4]
   223e8:	str	r1, [sp, #8]
   223ec:	str	r2, [sp, #4]
   223f0:	ldr	r1, [fp, #-4]
   223f4:	ldr	r2, [sp, #8]
   223f8:	ldr	r3, [sp, #4]
   223fc:	movw	r0, #0
   22400:	bl	22368 <__assert_fail@plt+0x10d60>
   22404:	mov	sp, fp
   22408:	pop	{fp, pc}
   2240c:	push	{fp, lr}
   22410:	mov	fp, sp
   22414:	sub	sp, sp, #72	; 0x48
   22418:	movw	r3, #4784	; 0x12b0
   2241c:	movt	r3, #4
   22420:	str	r0, [fp, #-4]
   22424:	str	r1, [fp, #-8]
   22428:	strb	r2, [fp, #-9]
   2242c:	add	r0, sp, #12
   22430:	mov	r1, r0
   22434:	str	r0, [sp, #8]
   22438:	mov	r0, r1
   2243c:	mov	r1, r3
   22440:	movw	r2, #48	; 0x30
   22444:	bl	1135c <memcpy@plt>
   22448:	ldr	r0, [sp, #8]
   2244c:	ldrb	r1, [fp, #-9]
   22450:	movw	r2, #1
   22454:	bl	2031c <__assert_fail@plt+0xed14>
   22458:	ldr	r1, [fp, #-4]
   2245c:	ldr	r2, [fp, #-8]
   22460:	movw	r3, #0
   22464:	str	r0, [sp, #4]
   22468:	mov	r0, r3
   2246c:	add	r3, sp, #12
   22470:	bl	21f84 <__assert_fail@plt+0x1097c>
   22474:	mov	sp, fp
   22478:	pop	{fp, pc}
   2247c:	push	{fp, lr}
   22480:	mov	fp, sp
   22484:	sub	sp, sp, #8
   22488:	str	r0, [sp, #4]
   2248c:	strb	r1, [sp, #3]
   22490:	ldr	r0, [sp, #4]
   22494:	mvn	r1, #0
   22498:	ldrb	r2, [sp, #3]
   2249c:	bl	2240c <__assert_fail@plt+0x10e04>
   224a0:	mov	sp, fp
   224a4:	pop	{fp, pc}
   224a8:	push	{fp, lr}
   224ac:	mov	fp, sp
   224b0:	sub	sp, sp, #8
   224b4:	str	r0, [sp, #4]
   224b8:	ldr	r0, [sp, #4]
   224bc:	movw	r1, #58	; 0x3a
   224c0:	and	r1, r1, #255	; 0xff
   224c4:	bl	2247c <__assert_fail@plt+0x10e74>
   224c8:	mov	sp, fp
   224cc:	pop	{fp, pc}
   224d0:	push	{fp, lr}
   224d4:	mov	fp, sp
   224d8:	sub	sp, sp, #8
   224dc:	str	r0, [sp, #4]
   224e0:	str	r1, [sp]
   224e4:	ldr	r0, [sp, #4]
   224e8:	ldr	r1, [sp]
   224ec:	movw	r2, #58	; 0x3a
   224f0:	and	r2, r2, #255	; 0xff
   224f4:	bl	2240c <__assert_fail@plt+0x10e04>
   224f8:	mov	sp, fp
   224fc:	pop	{fp, pc}
   22500:	push	{fp, lr}
   22504:	mov	fp, sp
   22508:	sub	sp, sp, #120	; 0x78
   2250c:	str	r0, [fp, #-4]
   22510:	str	r1, [fp, #-8]
   22514:	str	r2, [fp, #-12]
   22518:	ldr	r1, [fp, #-8]
   2251c:	add	r0, sp, #12
   22520:	bl	22318 <__assert_fail@plt+0x10d10>
   22524:	add	r0, sp, #60	; 0x3c
   22528:	mov	r1, r0
   2252c:	add	r2, sp, #12
   22530:	str	r0, [sp, #8]
   22534:	mov	r0, r1
   22538:	mov	r1, r2
   2253c:	movw	r2, #48	; 0x30
   22540:	bl	1135c <memcpy@plt>
   22544:	ldr	r0, [sp, #8]
   22548:	movw	r1, #58	; 0x3a
   2254c:	and	r1, r1, #255	; 0xff
   22550:	movw	r2, #1
   22554:	bl	2031c <__assert_fail@plt+0xed14>
   22558:	ldr	r1, [fp, #-4]
   2255c:	ldr	r2, [fp, #-12]
   22560:	str	r0, [sp, #4]
   22564:	mov	r0, r1
   22568:	mov	r1, r2
   2256c:	mvn	r2, #0
   22570:	add	r3, sp, #60	; 0x3c
   22574:	bl	21f84 <__assert_fail@plt+0x1097c>
   22578:	mov	sp, fp
   2257c:	pop	{fp, pc}
   22580:	push	{fp, lr}
   22584:	mov	fp, sp
   22588:	sub	sp, sp, #24
   2258c:	str	r0, [fp, #-4]
   22590:	str	r1, [fp, #-8]
   22594:	str	r2, [sp, #12]
   22598:	str	r3, [sp, #8]
   2259c:	ldr	r0, [fp, #-4]
   225a0:	ldr	r1, [fp, #-8]
   225a4:	ldr	r2, [sp, #12]
   225a8:	ldr	r3, [sp, #8]
   225ac:	mvn	ip, #0
   225b0:	str	ip, [sp]
   225b4:	bl	225c0 <__assert_fail@plt+0x10fb8>
   225b8:	mov	sp, fp
   225bc:	pop	{fp, pc}
   225c0:	push	{fp, lr}
   225c4:	mov	fp, sp
   225c8:	sub	sp, sp, #72	; 0x48
   225cc:	ldr	ip, [fp, #8]
   225d0:	movw	lr, #4784	; 0x12b0
   225d4:	movt	lr, #4
   225d8:	str	r0, [fp, #-4]
   225dc:	str	r1, [fp, #-8]
   225e0:	str	r2, [fp, #-12]
   225e4:	str	r3, [fp, #-16]
   225e8:	add	r0, sp, #8
   225ec:	mov	r1, r0
   225f0:	str	r0, [sp, #4]
   225f4:	mov	r0, r1
   225f8:	mov	r1, lr
   225fc:	movw	r2, #48	; 0x30
   22600:	str	ip, [sp]
   22604:	bl	1135c <memcpy@plt>
   22608:	ldr	r1, [fp, #-8]
   2260c:	ldr	r2, [fp, #-12]
   22610:	ldr	r0, [sp, #4]
   22614:	bl	2041c <__assert_fail@plt+0xee14>
   22618:	ldr	r0, [fp, #-4]
   2261c:	ldr	r1, [fp, #-16]
   22620:	ldr	r2, [fp, #8]
   22624:	add	r3, sp, #8
   22628:	bl	21f84 <__assert_fail@plt+0x1097c>
   2262c:	mov	sp, fp
   22630:	pop	{fp, pc}
   22634:	push	{fp, lr}
   22638:	mov	fp, sp
   2263c:	sub	sp, sp, #16
   22640:	str	r0, [fp, #-4]
   22644:	str	r1, [sp, #8]
   22648:	str	r2, [sp, #4]
   2264c:	ldr	r1, [fp, #-4]
   22650:	ldr	r2, [sp, #8]
   22654:	ldr	r3, [sp, #4]
   22658:	movw	r0, #0
   2265c:	bl	22580 <__assert_fail@plt+0x10f78>
   22660:	mov	sp, fp
   22664:	pop	{fp, pc}
   22668:	push	{fp, lr}
   2266c:	mov	fp, sp
   22670:	sub	sp, sp, #24
   22674:	str	r0, [fp, #-4]
   22678:	str	r1, [fp, #-8]
   2267c:	str	r2, [sp, #12]
   22680:	str	r3, [sp, #8]
   22684:	ldr	r1, [fp, #-4]
   22688:	ldr	r2, [fp, #-8]
   2268c:	ldr	r3, [sp, #12]
   22690:	ldr	r0, [sp, #8]
   22694:	movw	ip, #0
   22698:	str	r0, [sp, #4]
   2269c:	mov	r0, ip
   226a0:	ldr	ip, [sp, #4]
   226a4:	str	ip, [sp]
   226a8:	bl	225c0 <__assert_fail@plt+0x10fb8>
   226ac:	mov	sp, fp
   226b0:	pop	{fp, pc}
   226b4:	push	{fp, lr}
   226b8:	mov	fp, sp
   226bc:	sub	sp, sp, #16
   226c0:	str	r0, [fp, #-4]
   226c4:	str	r1, [sp, #8]
   226c8:	str	r2, [sp, #4]
   226cc:	ldr	r0, [fp, #-4]
   226d0:	ldr	r1, [sp, #8]
   226d4:	ldr	r2, [sp, #4]
   226d8:	movw	r3, #4512	; 0x11a0
   226dc:	movt	r3, #4
   226e0:	bl	21f84 <__assert_fail@plt+0x1097c>
   226e4:	mov	sp, fp
   226e8:	pop	{fp, pc}
   226ec:	push	{fp, lr}
   226f0:	mov	fp, sp
   226f4:	sub	sp, sp, #8
   226f8:	str	r0, [sp, #4]
   226fc:	str	r1, [sp]
   22700:	ldr	r1, [sp, #4]
   22704:	ldr	r2, [sp]
   22708:	movw	r0, #0
   2270c:	bl	226b4 <__assert_fail@plt+0x110ac>
   22710:	mov	sp, fp
   22714:	pop	{fp, pc}
   22718:	push	{fp, lr}
   2271c:	mov	fp, sp
   22720:	sub	sp, sp, #8
   22724:	str	r0, [sp, #4]
   22728:	str	r1, [sp]
   2272c:	ldr	r0, [sp, #4]
   22730:	ldr	r1, [sp]
   22734:	mvn	r2, #0
   22738:	bl	226b4 <__assert_fail@plt+0x110ac>
   2273c:	mov	sp, fp
   22740:	pop	{fp, pc}
   22744:	push	{fp, lr}
   22748:	mov	fp, sp
   2274c:	sub	sp, sp, #8
   22750:	str	r0, [sp, #4]
   22754:	ldr	r1, [sp, #4]
   22758:	movw	r0, #0
   2275c:	bl	22718 <__assert_fail@plt+0x11110>
   22760:	mov	sp, fp
   22764:	pop	{fp, pc}
   22768:	push	{fp, lr}
   2276c:	mov	fp, sp
   22770:	sub	sp, sp, #24
   22774:	str	r0, [fp, #-8]
   22778:	str	r1, [sp, #12]
   2277c:	ldr	r0, [fp, #-8]
   22780:	bl	114a0 <gettext@plt>
   22784:	str	r0, [sp, #8]
   22788:	ldr	r0, [sp, #8]
   2278c:	ldr	r1, [fp, #-8]
   22790:	cmp	r0, r1
   22794:	beq	227a4 <__assert_fail@plt+0x1119c>
   22798:	ldr	r0, [sp, #8]
   2279c:	str	r0, [fp, #-4]
   227a0:	b	22870 <__assert_fail@plt+0x11268>
   227a4:	bl	2d2b8 <__assert_fail@plt+0x1bcb0>
   227a8:	str	r0, [sp, #4]
   227ac:	ldr	r0, [sp, #4]
   227b0:	movw	r1, #2073	; 0x819
   227b4:	movt	r1, #3
   227b8:	bl	2cb7c <__assert_fail@plt+0x1b574>
   227bc:	cmp	r0, #0
   227c0:	bne	227f8 <__assert_fail@plt+0x111f0>
   227c4:	ldr	r0, [fp, #-8]
   227c8:	ldrb	r0, [r0]
   227cc:	cmp	r0, #96	; 0x60
   227d0:	movw	r0, #0
   227d4:	moveq	r0, #1
   227d8:	tst	r0, #1
   227dc:	movw	r0, #2083	; 0x823
   227e0:	movt	r0, #3
   227e4:	movw	r1, #2079	; 0x81f
   227e8:	movt	r1, #3
   227ec:	movne	r0, r1
   227f0:	str	r0, [fp, #-4]
   227f4:	b	22870 <__assert_fail@plt+0x11268>
   227f8:	ldr	r0, [sp, #4]
   227fc:	movw	r1, #2087	; 0x827
   22800:	movt	r1, #3
   22804:	bl	2cb7c <__assert_fail@plt+0x1b574>
   22808:	cmp	r0, #0
   2280c:	bne	22844 <__assert_fail@plt+0x1123c>
   22810:	ldr	r0, [fp, #-8]
   22814:	ldrb	r0, [r0]
   22818:	cmp	r0, #96	; 0x60
   2281c:	movw	r0, #0
   22820:	moveq	r0, #1
   22824:	tst	r0, #1
   22828:	movw	r0, #2099	; 0x833
   2282c:	movt	r0, #3
   22830:	movw	r1, #2095	; 0x82f
   22834:	movt	r1, #3
   22838:	movne	r0, r1
   2283c:	str	r0, [fp, #-4]
   22840:	b	22870 <__assert_fail@plt+0x11268>
   22844:	ldr	r0, [sp, #12]
   22848:	cmp	r0, #9
   2284c:	movw	r0, #0
   22850:	moveq	r0, #1
   22854:	tst	r0, #1
   22858:	movw	r0, #3220	; 0xc94
   2285c:	movt	r0, #3
   22860:	movw	r1, #2069	; 0x815
   22864:	movt	r1, #3
   22868:	movne	r0, r1
   2286c:	str	r0, [fp, #-4]
   22870:	ldr	r0, [fp, #-4]
   22874:	mov	sp, fp
   22878:	pop	{fp, pc}
   2287c:	push	{fp, lr}
   22880:	mov	fp, sp
   22884:	sub	sp, sp, #16
   22888:	str	r0, [fp, #-4]
   2288c:	str	r1, [sp, #8]
   22890:	str	r2, [sp, #4]
   22894:	ldr	r0, [fp, #-4]
   22898:	ldr	r1, [sp, #8]
   2289c:	ldr	r2, [sp, #4]
   228a0:	bl	228ac <__assert_fail@plt+0x112a4>
   228a4:	mov	sp, fp
   228a8:	pop	{fp, pc}
   228ac:	push	{fp, lr}
   228b0:	mov	fp, sp
   228b4:	sub	sp, sp, #24
   228b8:	str	r0, [fp, #-8]
   228bc:	str	r1, [sp, #12]
   228c0:	str	r2, [sp, #8]
   228c4:	ldr	r0, [fp, #-8]
   228c8:	bl	229ac <__assert_fail@plt+0x113a4>
   228cc:	str	r0, [sp, #4]
   228d0:	ldr	r0, [sp, #4]
   228d4:	movw	r1, #0
   228d8:	cmp	r0, r1
   228dc:	bne	22904 <__assert_fail@plt+0x112fc>
   228e0:	ldr	r0, [sp, #8]
   228e4:	cmp	r0, #0
   228e8:	bls	228f8 <__assert_fail@plt+0x112f0>
   228ec:	ldr	r0, [sp, #12]
   228f0:	movw	r1, #0
   228f4:	strb	r1, [r0]
   228f8:	movw	r0, #22
   228fc:	str	r0, [fp, #-4]
   22900:	b	22980 <__assert_fail@plt+0x11378>
   22904:	ldr	r0, [sp, #4]
   22908:	bl	114ac <strlen@plt>
   2290c:	str	r0, [sp]
   22910:	ldr	r0, [sp]
   22914:	ldr	r1, [sp, #8]
   22918:	cmp	r0, r1
   2291c:	bcs	22940 <__assert_fail@plt+0x11338>
   22920:	ldr	r0, [sp, #12]
   22924:	ldr	r1, [sp, #4]
   22928:	ldr	r2, [sp]
   2292c:	add	r2, r2, #1
   22930:	bl	1135c <memcpy@plt>
   22934:	movw	r0, #0
   22938:	str	r0, [fp, #-4]
   2293c:	b	22980 <__assert_fail@plt+0x11378>
   22940:	ldr	r0, [sp, #8]
   22944:	cmp	r0, #0
   22948:	bls	22978 <__assert_fail@plt+0x11370>
   2294c:	ldr	r0, [sp, #12]
   22950:	ldr	r1, [sp, #4]
   22954:	ldr	r2, [sp, #8]
   22958:	sub	r2, r2, #1
   2295c:	bl	1135c <memcpy@plt>
   22960:	ldr	r0, [sp, #12]
   22964:	ldr	r1, [sp, #8]
   22968:	sub	r1, r1, #1
   2296c:	add	r0, r0, r1
   22970:	movw	r1, #0
   22974:	strb	r1, [r0]
   22978:	movw	r0, #34	; 0x22
   2297c:	str	r0, [fp, #-4]
   22980:	ldr	r0, [fp, #-4]
   22984:	mov	sp, fp
   22988:	pop	{fp, pc}
   2298c:	push	{fp, lr}
   22990:	mov	fp, sp
   22994:	sub	sp, sp, #8
   22998:	str	r0, [sp, #4]
   2299c:	ldr	r0, [sp, #4]
   229a0:	bl	229ac <__assert_fail@plt+0x113a4>
   229a4:	mov	sp, fp
   229a8:	pop	{fp, pc}
   229ac:	push	{fp, lr}
   229b0:	mov	fp, sp
   229b4:	sub	sp, sp, #8
   229b8:	str	r0, [sp, #4]
   229bc:	ldr	r0, [sp, #4]
   229c0:	movw	r1, #0
   229c4:	bl	11554 <setlocale@plt>
   229c8:	str	r0, [sp]
   229cc:	ldr	r0, [sp]
   229d0:	mov	sp, fp
   229d4:	pop	{fp, pc}
   229d8:	sub	sp, sp, #4
   229dc:	str	r0, [sp]
   229e0:	ldr	r0, [sp]
   229e4:	ldr	r0, [r0, #76]	; 0x4c
   229e8:	add	sp, sp, #4
   229ec:	bx	lr
   229f0:	sub	sp, sp, #4
   229f4:	str	r0, [sp]
   229f8:	ldr	r0, [sp]
   229fc:	ldr	r0, [r0, #92]	; 0x5c
   22a00:	add	sp, sp, #4
   22a04:	bx	lr
   22a08:	sub	sp, sp, #4
   22a0c:	str	r0, [sp]
   22a10:	ldr	r0, [sp]
   22a14:	ldr	r0, [r0, #84]	; 0x54
   22a18:	add	sp, sp, #4
   22a1c:	bx	lr
   22a20:	sub	sp, sp, #4
   22a24:	str	r0, [sp]
   22a28:	movw	r0, #0
   22a2c:	add	sp, sp, #4
   22a30:	bx	lr
   22a34:	sub	sp, sp, #4
   22a38:	str	r1, [sp]
   22a3c:	ldr	r1, [sp]
   22a40:	ldr	r2, [r1, #72]	; 0x48
   22a44:	str	r2, [r0]
   22a48:	ldr	r1, [r1, #76]	; 0x4c
   22a4c:	str	r1, [r0, #4]
   22a50:	add	sp, sp, #4
   22a54:	bx	lr
   22a58:	sub	sp, sp, #4
   22a5c:	str	r1, [sp]
   22a60:	ldr	r1, [sp]
   22a64:	ldr	r2, [r1, #88]	; 0x58
   22a68:	str	r2, [r0]
   22a6c:	ldr	r1, [r1, #92]	; 0x5c
   22a70:	str	r1, [r0, #4]
   22a74:	add	sp, sp, #4
   22a78:	bx	lr
   22a7c:	sub	sp, sp, #4
   22a80:	str	r1, [sp]
   22a84:	ldr	r1, [sp]
   22a88:	ldr	r2, [r1, #80]	; 0x50
   22a8c:	str	r2, [r0]
   22a90:	ldr	r1, [r1, #84]	; 0x54
   22a94:	str	r1, [r0, #4]
   22a98:	add	sp, sp, #4
   22a9c:	bx	lr
   22aa0:	sub	sp, sp, #4
   22aa4:	str	r1, [sp]
   22aa8:	mvn	r1, #0
   22aac:	str	r1, [r0]
   22ab0:	str	r1, [r0, #4]
   22ab4:	add	sp, sp, #4
   22ab8:	bx	lr
   22abc:	sub	sp, sp, #8
   22ac0:	str	r0, [sp, #4]
   22ac4:	str	r1, [sp]
   22ac8:	ldr	r0, [sp, #4]
   22acc:	add	sp, sp, #8
   22ad0:	bx	lr
   22ad4:	push	{fp, lr}
   22ad8:	mov	fp, sp
   22adc:	sub	sp, sp, #24
   22ae0:	str	r0, [fp, #-4]
   22ae4:	ldr	r0, [fp, #-4]
   22ae8:	movw	r1, #0
   22aec:	cmp	r0, r1
   22af0:	beq	22b08 <__assert_fail@plt+0x11500>
   22af4:	ldr	r0, [fp, #-4]
   22af8:	bl	114ac <strlen@plt>
   22afc:	add	r0, r0, #1
   22b00:	str	r0, [sp, #4]
   22b04:	b	22b14 <__assert_fail@plt+0x1150c>
   22b08:	movw	r0, #0
   22b0c:	str	r0, [sp, #4]
   22b10:	b	22b14 <__assert_fail@plt+0x1150c>
   22b14:	ldr	r0, [sp, #4]
   22b18:	str	r0, [fp, #-8]
   22b1c:	ldr	r0, [fp, #-8]
   22b20:	cmp	r0, #59	; 0x3b
   22b24:	bcs	22b34 <__assert_fail@plt+0x1152c>
   22b28:	movw	r0, #59	; 0x3b
   22b2c:	str	r0, [sp]
   22b30:	b	22b40 <__assert_fail@plt+0x11538>
   22b34:	ldr	r0, [fp, #-8]
   22b38:	add	r0, r0, #1
   22b3c:	str	r0, [sp]
   22b40:	ldr	r0, [sp]
   22b44:	str	r0, [sp, #12]
   22b48:	ldr	r0, [sp, #12]
   22b4c:	add	r0, r0, #8
   22b50:	mvn	r1, #3
   22b54:	and	r0, r0, r1
   22b58:	bl	2ca68 <__assert_fail@plt+0x1b460>
   22b5c:	str	r0, [sp, #8]
   22b60:	ldr	r0, [sp, #8]
   22b64:	movw	r1, #0
   22b68:	cmp	r0, r1
   22b6c:	beq	22bd4 <__assert_fail@plt+0x115cc>
   22b70:	ldr	r0, [sp, #8]
   22b74:	movw	r1, #0
   22b78:	str	r1, [r0]
   22b7c:	ldr	r0, [fp, #-4]
   22b80:	cmp	r0, r1
   22b84:	movw	r0, #0
   22b88:	movne	r0, #1
   22b8c:	mvn	r2, #0
   22b90:	eor	r0, r0, r2
   22b94:	eor	r0, r0, r2
   22b98:	and	r0, r0, #1
   22b9c:	ldr	r2, [sp, #8]
   22ba0:	strb	r0, [r2, #4]
   22ba4:	ldr	r0, [sp, #8]
   22ba8:	movw	r2, #0
   22bac:	strb	r2, [r0, #5]
   22bb0:	ldr	r0, [fp, #-4]
   22bb4:	cmp	r0, r1
   22bb8:	beq	22bd0 <__assert_fail@plt+0x115c8>
   22bbc:	ldr	r0, [sp, #8]
   22bc0:	add	r0, r0, #5
   22bc4:	ldr	r1, [fp, #-4]
   22bc8:	ldr	r2, [fp, #-8]
   22bcc:	bl	22be0 <__assert_fail@plt+0x115d8>
   22bd0:	b	22bd4 <__assert_fail@plt+0x115cc>
   22bd4:	ldr	r0, [sp, #8]
   22bd8:	mov	sp, fp
   22bdc:	pop	{fp, pc}
   22be0:	push	{fp, lr}
   22be4:	mov	fp, sp
   22be8:	sub	sp, sp, #16
   22bec:	str	r0, [fp, #-4]
   22bf0:	str	r1, [sp, #8]
   22bf4:	str	r2, [sp, #4]
   22bf8:	ldr	r0, [fp, #-4]
   22bfc:	ldr	r1, [sp, #8]
   22c00:	ldr	r2, [sp, #4]
   22c04:	bl	1135c <memcpy@plt>
   22c08:	ldr	r0, [fp, #-4]
   22c0c:	ldr	r1, [sp, #4]
   22c10:	add	r0, r0, r1
   22c14:	movw	r1, #0
   22c18:	strb	r1, [r0]
   22c1c:	mov	sp, fp
   22c20:	pop	{fp, pc}
   22c24:	push	{fp, lr}
   22c28:	mov	fp, sp
   22c2c:	sub	sp, sp, #8
   22c30:	str	r0, [sp, #4]
   22c34:	ldr	r0, [sp, #4]
   22c38:	movw	r1, #1
   22c3c:	cmp	r0, r1
   22c40:	beq	22c7c <__assert_fail@plt+0x11674>
   22c44:	b	22c48 <__assert_fail@plt+0x11640>
   22c48:	ldr	r0, [sp, #4]
   22c4c:	movw	r1, #0
   22c50:	cmp	r0, r1
   22c54:	beq	22c78 <__assert_fail@plt+0x11670>
   22c58:	ldr	r0, [sp, #4]
   22c5c:	ldr	r0, [r0]
   22c60:	str	r0, [sp]
   22c64:	ldr	r0, [sp, #4]
   22c68:	bl	1becc <__assert_fail@plt+0xa8c4>
   22c6c:	ldr	r0, [sp]
   22c70:	str	r0, [sp, #4]
   22c74:	b	22c48 <__assert_fail@plt+0x11640>
   22c78:	b	22c7c <__assert_fail@plt+0x11674>
   22c7c:	mov	sp, fp
   22c80:	pop	{fp, pc}
   22c84:	push	{fp, lr}
   22c88:	mov	fp, sp
   22c8c:	sub	sp, sp, #32
   22c90:	str	r0, [fp, #-8]
   22c94:	str	r1, [fp, #-12]
   22c98:	str	r2, [sp, #16]
   22c9c:	ldr	r0, [fp, #-8]
   22ca0:	movw	r1, #0
   22ca4:	cmp	r0, r1
   22ca8:	bne	22cc0 <__assert_fail@plt+0x116b8>
   22cac:	ldr	r0, [fp, #-12]
   22cb0:	ldr	r1, [sp, #16]
   22cb4:	bl	112d8 <gmtime_r@plt>
   22cb8:	str	r0, [fp, #-4]
   22cbc:	b	22d4c <__assert_fail@plt+0x11744>
   22cc0:	ldr	r0, [fp, #-8]
   22cc4:	bl	22d58 <__assert_fail@plt+0x11750>
   22cc8:	str	r0, [sp, #12]
   22ccc:	ldr	r0, [sp, #12]
   22cd0:	movw	r1, #0
   22cd4:	cmp	r0, r1
   22cd8:	beq	22d44 <__assert_fail@plt+0x1173c>
   22cdc:	ldr	r0, [fp, #-12]
   22ce0:	ldr	r1, [sp, #16]
   22ce4:	bl	113a4 <localtime_r@plt>
   22ce8:	movw	r1, #0
   22cec:	cmp	r0, r1
   22cf0:	movw	r0, #0
   22cf4:	str	r0, [sp, #4]
   22cf8:	beq	22d0c <__assert_fail@plt+0x11704>
   22cfc:	ldr	r0, [fp, #-8]
   22d00:	ldr	r1, [sp, #16]
   22d04:	bl	22e48 <__assert_fail@plt+0x11840>
   22d08:	str	r0, [sp, #4]
   22d0c:	ldr	r0, [sp, #4]
   22d10:	and	r0, r0, #1
   22d14:	strb	r0, [sp, #11]
   22d18:	ldr	r0, [sp, #12]
   22d1c:	bl	23038 <__assert_fail@plt+0x11a30>
   22d20:	tst	r0, #1
   22d24:	beq	22d40 <__assert_fail@plt+0x11738>
   22d28:	ldrb	r0, [sp, #11]
   22d2c:	tst	r0, #1
   22d30:	beq	22d40 <__assert_fail@plt+0x11738>
   22d34:	ldr	r0, [sp, #16]
   22d38:	str	r0, [fp, #-4]
   22d3c:	b	22d4c <__assert_fail@plt+0x11744>
   22d40:	b	22d44 <__assert_fail@plt+0x1173c>
   22d44:	movw	r0, #0
   22d48:	str	r0, [fp, #-4]
   22d4c:	ldr	r0, [fp, #-4]
   22d50:	mov	sp, fp
   22d54:	pop	{fp, pc}
   22d58:	push	{fp, lr}
   22d5c:	mov	fp, sp
   22d60:	sub	sp, sp, #24
   22d64:	str	r0, [fp, #-8]
   22d68:	bl	23228 <__assert_fail@plt+0x11c20>
   22d6c:	str	r0, [sp, #12]
   22d70:	ldr	r0, [sp, #12]
   22d74:	movw	r1, #0
   22d78:	cmp	r0, r1
   22d7c:	beq	22dac <__assert_fail@plt+0x117a4>
   22d80:	ldr	r0, [fp, #-8]
   22d84:	ldrb	r0, [r0, #4]
   22d88:	cmp	r0, #0
   22d8c:	beq	22dc8 <__assert_fail@plt+0x117c0>
   22d90:	ldr	r0, [fp, #-8]
   22d94:	add	r0, r0, #5
   22d98:	ldr	r1, [sp, #12]
   22d9c:	bl	112e4 <strcmp@plt>
   22da0:	cmp	r0, #0
   22da4:	beq	22dbc <__assert_fail@plt+0x117b4>
   22da8:	b	22dc8 <__assert_fail@plt+0x117c0>
   22dac:	ldr	r0, [fp, #-8]
   22db0:	ldrsb	r0, [r0, #4]
   22db4:	cmp	r0, #0
   22db8:	bne	22dc8 <__assert_fail@plt+0x117c0>
   22dbc:	movw	r0, #1
   22dc0:	str	r0, [fp, #-4]
   22dc4:	b	22e3c <__assert_fail@plt+0x11834>
   22dc8:	ldr	r0, [sp, #12]
   22dcc:	bl	22ad4 <__assert_fail@plt+0x114cc>
   22dd0:	str	r0, [sp, #8]
   22dd4:	ldr	r0, [sp, #8]
   22dd8:	movw	r1, #0
   22ddc:	cmp	r0, r1
   22de0:	bne	22df0 <__assert_fail@plt+0x117e8>
   22de4:	ldr	r0, [sp, #8]
   22de8:	str	r0, [fp, #-4]
   22dec:	b	22e3c <__assert_fail@plt+0x11834>
   22df0:	ldr	r0, [fp, #-8]
   22df4:	bl	23240 <__assert_fail@plt+0x11c38>
   22df8:	tst	r0, #1
   22dfc:	bne	22e34 <__assert_fail@plt+0x1182c>
   22e00:	bl	114e8 <__errno_location@plt>
   22e04:	ldr	r0, [r0]
   22e08:	str	r0, [sp, #4]
   22e0c:	ldr	r0, [sp, #8]
   22e10:	bl	22c24 <__assert_fail@plt+0x1161c>
   22e14:	ldr	r0, [sp, #4]
   22e18:	str	r0, [sp]
   22e1c:	bl	114e8 <__errno_location@plt>
   22e20:	ldr	r1, [sp]
   22e24:	str	r1, [r0]
   22e28:	movw	r0, #0
   22e2c:	str	r0, [fp, #-4]
   22e30:	b	22e3c <__assert_fail@plt+0x11834>
   22e34:	ldr	r0, [sp, #8]
   22e38:	str	r0, [fp, #-4]
   22e3c:	ldr	r0, [fp, #-4]
   22e40:	mov	sp, fp
   22e44:	pop	{fp, pc}
   22e48:	push	{fp, lr}
   22e4c:	mov	fp, sp
   22e50:	sub	sp, sp, #24
   22e54:	str	r0, [fp, #-8]
   22e58:	str	r1, [sp, #12]
   22e5c:	movw	r0, #0
   22e60:	str	r0, [sp, #8]
   22e64:	movw	r1, #748	; 0x2ec
   22e68:	movt	r1, #3
   22e6c:	str	r1, [sp, #4]
   22e70:	ldr	r1, [sp, #12]
   22e74:	ldr	r1, [r1, #40]	; 0x28
   22e78:	str	r1, [sp, #8]
   22e7c:	ldr	r1, [sp, #8]
   22e80:	cmp	r1, r0
   22e84:	beq	22eac <__assert_fail@plt+0x118a4>
   22e88:	ldr	r0, [sp, #12]
   22e8c:	ldr	r1, [sp, #8]
   22e90:	cmp	r0, r1
   22e94:	bhi	22ebc <__assert_fail@plt+0x118b4>
   22e98:	ldr	r0, [sp, #8]
   22e9c:	ldr	r1, [sp, #12]
   22ea0:	add	r1, r1, #44	; 0x2c
   22ea4:	cmp	r0, r1
   22ea8:	bcs	22ebc <__assert_fail@plt+0x118b4>
   22eac:	movw	r0, #1
   22eb0:	and	r0, r0, #1
   22eb4:	strb	r0, [fp, #-1]
   22eb8:	b	23028 <__assert_fail@plt+0x11a20>
   22ebc:	ldr	r0, [sp, #8]
   22ec0:	ldrsb	r0, [r0]
   22ec4:	cmp	r0, #0
   22ec8:	beq	23010 <__assert_fail@plt+0x11a08>
   22ecc:	ldr	r0, [fp, #-8]
   22ed0:	add	r0, r0, #5
   22ed4:	str	r0, [sp, #4]
   22ed8:	ldr	r0, [sp, #4]
   22edc:	ldr	r1, [sp, #8]
   22ee0:	bl	112e4 <strcmp@plt>
   22ee4:	cmp	r0, #0
   22ee8:	beq	2300c <__assert_fail@plt+0x11a04>
   22eec:	ldr	r0, [sp, #4]
   22ef0:	ldrb	r0, [r0]
   22ef4:	cmp	r0, #0
   22ef8:	bne	22fb4 <__assert_fail@plt+0x119ac>
   22efc:	ldr	r0, [sp, #4]
   22f00:	ldr	r1, [fp, #-8]
   22f04:	add	r1, r1, #5
   22f08:	cmp	r0, r1
   22f0c:	bne	22f20 <__assert_fail@plt+0x11918>
   22f10:	ldr	r0, [fp, #-8]
   22f14:	ldrb	r0, [r0, #4]
   22f18:	cmp	r0, #0
   22f1c:	bne	22fb4 <__assert_fail@plt+0x119ac>
   22f20:	ldr	r0, [sp, #8]
   22f24:	bl	114ac <strlen@plt>
   22f28:	add	r0, r0, #1
   22f2c:	str	r0, [sp]
   22f30:	ldr	r0, [sp]
   22f34:	ldr	r1, [fp, #-8]
   22f38:	add	r1, r1, #5
   22f3c:	add	r1, r1, #59	; 0x3b
   22f40:	ldr	r2, [sp, #4]
   22f44:	sub	r1, r1, r2
   22f48:	cmp	r0, r1
   22f4c:	bge	22f64 <__assert_fail@plt+0x1195c>
   22f50:	ldr	r0, [sp, #4]
   22f54:	ldr	r1, [sp, #8]
   22f58:	ldr	r2, [sp]
   22f5c:	bl	22be0 <__assert_fail@plt+0x115d8>
   22f60:	b	22fb0 <__assert_fail@plt+0x119a8>
   22f64:	ldr	r0, [sp, #8]
   22f68:	bl	22ad4 <__assert_fail@plt+0x114cc>
   22f6c:	ldr	r1, [fp, #-8]
   22f70:	str	r0, [r1]
   22f74:	str	r0, [fp, #-8]
   22f78:	ldr	r0, [fp, #-8]
   22f7c:	movw	r1, #0
   22f80:	cmp	r0, r1
   22f84:	bne	22f98 <__assert_fail@plt+0x11990>
   22f88:	movw	r0, #0
   22f8c:	and	r0, r0, #1
   22f90:	strb	r0, [fp, #-1]
   22f94:	b	23028 <__assert_fail@plt+0x11a20>
   22f98:	ldr	r0, [fp, #-8]
   22f9c:	movw	r1, #0
   22fa0:	strb	r1, [r0, #4]
   22fa4:	ldr	r0, [fp, #-8]
   22fa8:	add	r0, r0, #5
   22fac:	str	r0, [sp, #4]
   22fb0:	b	2300c <__assert_fail@plt+0x11a04>
   22fb4:	ldr	r0, [sp, #4]
   22fb8:	bl	114ac <strlen@plt>
   22fbc:	add	r0, r0, #1
   22fc0:	ldr	r1, [sp, #4]
   22fc4:	add	r0, r1, r0
   22fc8:	str	r0, [sp, #4]
   22fcc:	ldr	r0, [sp, #4]
   22fd0:	ldrsb	r0, [r0]
   22fd4:	cmp	r0, #0
   22fd8:	bne	23008 <__assert_fail@plt+0x11a00>
   22fdc:	ldr	r0, [fp, #-8]
   22fe0:	ldr	r0, [r0]
   22fe4:	movw	r1, #0
   22fe8:	cmp	r0, r1
   22fec:	beq	23008 <__assert_fail@plt+0x11a00>
   22ff0:	ldr	r0, [fp, #-8]
   22ff4:	ldr	r0, [r0]
   22ff8:	str	r0, [fp, #-8]
   22ffc:	ldr	r0, [fp, #-8]
   23000:	add	r0, r0, #5
   23004:	str	r0, [sp, #4]
   23008:	b	22ed8 <__assert_fail@plt+0x118d0>
   2300c:	b	23010 <__assert_fail@plt+0x11a08>
   23010:	ldr	r0, [sp, #4]
   23014:	ldr	r1, [sp, #12]
   23018:	str	r0, [r1, #40]	; 0x28
   2301c:	movw	r0, #1
   23020:	and	r0, r0, #1
   23024:	strb	r0, [fp, #-1]
   23028:	ldrb	r0, [fp, #-1]
   2302c:	and	r0, r0, #1
   23030:	mov	sp, fp
   23034:	pop	{fp, pc}
   23038:	push	{fp, lr}
   2303c:	mov	fp, sp
   23040:	sub	sp, sp, #24
   23044:	str	r0, [fp, #-8]
   23048:	ldr	r0, [fp, #-8]
   2304c:	movw	r1, #1
   23050:	cmp	r0, r1
   23054:	bne	23068 <__assert_fail@plt+0x11a60>
   23058:	movw	r0, #1
   2305c:	and	r0, r0, #1
   23060:	strb	r0, [fp, #-1]
   23064:	b	230c4 <__assert_fail@plt+0x11abc>
   23068:	bl	114e8 <__errno_location@plt>
   2306c:	ldr	r0, [r0]
   23070:	str	r0, [sp, #12]
   23074:	ldr	r0, [fp, #-8]
   23078:	bl	23240 <__assert_fail@plt+0x11c38>
   2307c:	and	r0, r0, #1
   23080:	strb	r0, [sp, #11]
   23084:	ldrb	r0, [sp, #11]
   23088:	tst	r0, #1
   2308c:	bne	2309c <__assert_fail@plt+0x11a94>
   23090:	bl	114e8 <__errno_location@plt>
   23094:	ldr	r0, [r0]
   23098:	str	r0, [sp, #12]
   2309c:	ldr	r0, [fp, #-8]
   230a0:	bl	22c24 <__assert_fail@plt+0x1161c>
   230a4:	ldr	r0, [sp, #12]
   230a8:	str	r0, [sp, #4]
   230ac:	bl	114e8 <__errno_location@plt>
   230b0:	ldr	r1, [sp, #4]
   230b4:	str	r1, [r0]
   230b8:	ldrb	r0, [sp, #11]
   230bc:	and	r0, r0, #1
   230c0:	strb	r0, [fp, #-1]
   230c4:	ldrb	r0, [fp, #-1]
   230c8:	and	r0, r0, #1
   230cc:	mov	sp, fp
   230d0:	pop	{fp, pc}
   230d4:	push	{fp, lr}
   230d8:	mov	fp, sp
   230dc:	sub	sp, sp, #72	; 0x48
   230e0:	str	r0, [fp, #-8]
   230e4:	str	r1, [fp, #-12]
   230e8:	ldr	r0, [fp, #-8]
   230ec:	movw	r1, #0
   230f0:	cmp	r0, r1
   230f4:	bne	23108 <__assert_fail@plt+0x11b00>
   230f8:	ldr	r0, [fp, #-12]
   230fc:	bl	11590 <timegm@plt>
   23100:	str	r0, [fp, #-4]
   23104:	b	2321c <__assert_fail@plt+0x11c14>
   23108:	ldr	r0, [fp, #-8]
   2310c:	bl	22d58 <__assert_fail@plt+0x11750>
   23110:	str	r0, [fp, #-16]
   23114:	ldr	r0, [fp, #-16]
   23118:	movw	r1, #0
   2311c:	cmp	r0, r1
   23120:	beq	23214 <__assert_fail@plt+0x11c0c>
   23124:	ldr	r0, [fp, #-12]
   23128:	ldr	r0, [r0]
   2312c:	str	r0, [sp, #12]
   23130:	ldr	r0, [fp, #-12]
   23134:	ldr	r0, [r0, #4]
   23138:	str	r0, [sp, #16]
   2313c:	ldr	r0, [fp, #-12]
   23140:	ldr	r0, [r0, #8]
   23144:	str	r0, [sp, #20]
   23148:	ldr	r0, [fp, #-12]
   2314c:	ldr	r0, [r0, #12]
   23150:	str	r0, [sp, #24]
   23154:	ldr	r0, [fp, #-12]
   23158:	ldr	r0, [r0, #16]
   2315c:	str	r0, [sp, #28]
   23160:	ldr	r0, [fp, #-12]
   23164:	ldr	r0, [r0, #20]
   23168:	str	r0, [sp, #32]
   2316c:	mvn	r0, #0
   23170:	str	r0, [sp, #40]	; 0x28
   23174:	ldr	r0, [fp, #-12]
   23178:	ldr	r0, [r0, #32]
   2317c:	str	r0, [sp, #44]	; 0x2c
   23180:	add	r0, sp, #12
   23184:	bl	11314 <mktime@plt>
   23188:	str	r0, [sp, #8]
   2318c:	ldr	r0, [sp, #40]	; 0x28
   23190:	movw	r1, #0
   23194:	cmp	r1, r0
   23198:	movw	r0, #0
   2319c:	movle	r0, #1
   231a0:	and	r0, r0, #1
   231a4:	strb	r0, [sp, #7]
   231a8:	ldrb	r0, [sp, #7]
   231ac:	tst	r0, #1
   231b0:	movw	r0, #0
   231b4:	str	r0, [sp]
   231b8:	beq	231cc <__assert_fail@plt+0x11bc4>
   231bc:	ldr	r0, [fp, #-8]
   231c0:	add	r1, sp, #12
   231c4:	bl	22e48 <__assert_fail@plt+0x11840>
   231c8:	str	r0, [sp]
   231cc:	ldr	r0, [sp]
   231d0:	and	r0, r0, #1
   231d4:	strb	r0, [sp, #7]
   231d8:	ldr	r0, [fp, #-16]
   231dc:	bl	23038 <__assert_fail@plt+0x11a30>
   231e0:	tst	r0, #1
   231e4:	beq	23210 <__assert_fail@plt+0x11c08>
   231e8:	ldrb	r0, [sp, #7]
   231ec:	tst	r0, #1
   231f0:	beq	23210 <__assert_fail@plt+0x11c08>
   231f4:	ldr	r0, [fp, #-12]
   231f8:	add	r1, sp, #12
   231fc:	movw	r2, #44	; 0x2c
   23200:	bl	1135c <memcpy@plt>
   23204:	ldr	r0, [sp, #8]
   23208:	str	r0, [fp, #-4]
   2320c:	b	2321c <__assert_fail@plt+0x11c14>
   23210:	b	23214 <__assert_fail@plt+0x11c0c>
   23214:	mvn	r0, #0
   23218:	str	r0, [fp, #-4]
   2321c:	ldr	r0, [fp, #-4]
   23220:	mov	sp, fp
   23224:	pop	{fp, pc}
   23228:	push	{fp, lr}
   2322c:	mov	fp, sp
   23230:	movw	r0, #61867	; 0xf1ab
   23234:	movt	r0, #2
   23238:	bl	11434 <getenv@plt>
   2323c:	pop	{fp, pc}
   23240:	push	{fp, lr}
   23244:	mov	fp, sp
   23248:	sub	sp, sp, #16
   2324c:	str	r0, [sp, #8]
   23250:	ldr	r0, [sp, #8]
   23254:	ldrb	r0, [r0, #4]
   23258:	cmp	r0, #0
   2325c:	beq	23270 <__assert_fail@plt+0x11c68>
   23260:	ldr	r0, [sp, #8]
   23264:	add	r0, r0, #5
   23268:	str	r0, [sp, #4]
   2326c:	b	2327c <__assert_fail@plt+0x11c74>
   23270:	movw	r0, #0
   23274:	str	r0, [sp, #4]
   23278:	b	2327c <__assert_fail@plt+0x11c74>
   2327c:	ldr	r0, [sp, #4]
   23280:	bl	232bc <__assert_fail@plt+0x11cb4>
   23284:	cmp	r0, #0
   23288:	beq	2329c <__assert_fail@plt+0x11c94>
   2328c:	movw	r0, #0
   23290:	and	r0, r0, #1
   23294:	strb	r0, [fp, #-1]
   23298:	b	232ac <__assert_fail@plt+0x11ca4>
   2329c:	bl	113d4 <tzset@plt>
   232a0:	movw	r0, #1
   232a4:	and	r0, r0, #1
   232a8:	strb	r0, [fp, #-1]
   232ac:	ldrb	r0, [fp, #-1]
   232b0:	and	r0, r0, #1
   232b4:	mov	sp, fp
   232b8:	pop	{fp, pc}
   232bc:	push	{fp, lr}
   232c0:	mov	fp, sp
   232c4:	sub	sp, sp, #8
   232c8:	str	r0, [sp, #4]
   232cc:	ldr	r0, [sp, #4]
   232d0:	movw	r1, #0
   232d4:	cmp	r0, r1
   232d8:	beq	232f8 <__assert_fail@plt+0x11cf0>
   232dc:	ldr	r1, [sp, #4]
   232e0:	movw	r0, #61867	; 0xf1ab
   232e4:	movt	r0, #2
   232e8:	movw	r2, #1
   232ec:	bl	114c4 <setenv@plt>
   232f0:	str	r0, [sp]
   232f4:	b	23308 <__assert_fail@plt+0x11d00>
   232f8:	movw	r0, #61867	; 0xf1ab
   232fc:	movt	r0, #2
   23300:	bl	115c0 <unsetenv@plt>
   23304:	str	r0, [sp]
   23308:	ldr	r0, [sp]
   2330c:	mov	sp, fp
   23310:	pop	{fp, pc}
   23314:	push	{fp, lr}
   23318:	mov	fp, sp
   2331c:	sub	sp, sp, #8
   23320:	str	r0, [sp, #4]
   23324:	ldr	r0, [sp, #4]
   23328:	movw	r1, #0
   2332c:	movw	r2, #3
   23330:	bl	2cd04 <__assert_fail@plt+0x1b6fc>
   23334:	mov	sp, fp
   23338:	pop	{fp, pc}
   2333c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23340:	add	fp, sp, #28
   23344:	sub	sp, sp, #196	; 0xc4
   23348:	ldr	ip, [fp, #12]
   2334c:	ldr	lr, [fp, #8]
   23350:	str	r0, [fp, #-32]	; 0xffffffe0
   23354:	str	r1, [fp, #-36]	; 0xffffffdc
   23358:	str	r2, [fp, #-40]	; 0xffffffd8
   2335c:	str	r3, [fp, #-44]	; 0xffffffd4
   23360:	ldr	r0, [fp, #-36]	; 0xffffffdc
   23364:	movw	r1, #0
   23368:	cmp	r0, r1
   2336c:	beq	233a0 <__assert_fail@plt+0x11d98>
   23370:	ldr	r0, [fp, #-32]	; 0xffffffe0
   23374:	ldr	r2, [fp, #-36]	; 0xffffffdc
   23378:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2337c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   23380:	movw	ip, #2188	; 0x88c
   23384:	movt	ip, #3
   23388:	str	r1, [fp, #-48]	; 0xffffffd0
   2338c:	mov	r1, ip
   23390:	ldr	ip, [fp, #-48]	; 0xffffffd0
   23394:	str	ip, [sp]
   23398:	bl	114d0 <fprintf@plt>
   2339c:	b	233b8 <__assert_fail@plt+0x11db0>
   233a0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   233a4:	ldr	r2, [fp, #-40]	; 0xffffffd8
   233a8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   233ac:	movw	r1, #2200	; 0x898
   233b0:	movt	r1, #3
   233b4:	bl	114d0 <fprintf@plt>
   233b8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   233bc:	movw	r1, #2207	; 0x89f
   233c0:	movt	r1, #3
   233c4:	str	r0, [fp, #-52]	; 0xffffffcc
   233c8:	mov	r0, r1
   233cc:	bl	114a0 <gettext@plt>
   233d0:	movw	r1, #2925	; 0xb6d
   233d4:	movt	r1, #3
   233d8:	movw	r3, #2022	; 0x7e6
   233dc:	ldr	r2, [fp, #-52]	; 0xffffffcc
   233e0:	str	r0, [fp, #-56]	; 0xffffffc8
   233e4:	mov	r0, r2
   233e8:	ldr	r2, [fp, #-56]	; 0xffffffc8
   233ec:	bl	114d0 <fprintf@plt>
   233f0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   233f4:	movw	r2, #859	; 0x35b
   233f8:	movt	r2, #3
   233fc:	str	r0, [fp, #-60]	; 0xffffffc4
   23400:	mov	r0, r2
   23404:	str	r2, [fp, #-64]	; 0xffffffc0
   23408:	bl	112c0 <fputs_unlocked@plt>
   2340c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   23410:	movw	r2, #2211	; 0x8a3
   23414:	movt	r2, #3
   23418:	str	r0, [fp, #-68]	; 0xffffffbc
   2341c:	mov	r0, r2
   23420:	str	r1, [fp, #-72]	; 0xffffffb8
   23424:	bl	114a0 <gettext@plt>
   23428:	movw	r2, #2382	; 0x94e
   2342c:	movt	r2, #3
   23430:	ldr	r1, [fp, #-72]	; 0xffffffb8
   23434:	str	r0, [fp, #-76]	; 0xffffffb4
   23438:	mov	r0, r1
   2343c:	ldr	r1, [fp, #-76]	; 0xffffffb4
   23440:	bl	114d0 <fprintf@plt>
   23444:	ldr	r1, [fp, #-32]	; 0xffffffe0
   23448:	ldr	r2, [fp, #-64]	; 0xffffffc0
   2344c:	str	r0, [fp, #-80]	; 0xffffffb0
   23450:	mov	r0, r2
   23454:	bl	112c0 <fputs_unlocked@plt>
   23458:	ldr	r1, [fp, #12]
   2345c:	cmp	r1, #9
   23460:	str	r1, [fp, #-84]	; 0xffffffac
   23464:	bhi	23880 <__assert_fail@plt+0x12278>
   23468:	add	r0, pc, #8
   2346c:	ldr	r1, [fp, #-84]	; 0xffffffac
   23470:	ldr	r0, [r0, r1, lsl #2]
   23474:	mov	pc, r0
   23478:	andeq	r3, r2, r0, lsr #9
   2347c:	andeq	r3, r2, r4, lsr #9
   23480:	ldrdeq	r3, [r2], -ip
   23484:	andeq	r3, r2, ip, lsl r5
   23488:	andeq	r3, r2, r4, ror r5
   2348c:	ldrdeq	r3, [r2], -r8
   23490:	andeq	r3, r2, r8, asr #12
   23494:	andeq	r3, r2, r4, asr #13
   23498:	andeq	r3, r2, ip, asr #14
   2349c:	andeq	r3, r2, r0, ror #15
   234a0:	b	2391c <__assert_fail@plt+0x12314>
   234a4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   234a8:	movw	r1, #2416	; 0x970
   234ac:	movt	r1, #3
   234b0:	str	r0, [fp, #-88]	; 0xffffffa8
   234b4:	mov	r0, r1
   234b8:	bl	114a0 <gettext@plt>
   234bc:	ldr	r1, [fp, #8]
   234c0:	ldr	r2, [r1]
   234c4:	ldr	r1, [fp, #-88]	; 0xffffffa8
   234c8:	str	r0, [fp, #-92]	; 0xffffffa4
   234cc:	mov	r0, r1
   234d0:	ldr	r1, [fp, #-92]	; 0xffffffa4
   234d4:	bl	114d0 <fprintf@plt>
   234d8:	b	2391c <__assert_fail@plt+0x12314>
   234dc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   234e0:	movw	r1, #2432	; 0x980
   234e4:	movt	r1, #3
   234e8:	str	r0, [fp, #-96]	; 0xffffffa0
   234ec:	mov	r0, r1
   234f0:	bl	114a0 <gettext@plt>
   234f4:	ldr	r1, [fp, #8]
   234f8:	ldr	r2, [r1]
   234fc:	ldr	r1, [fp, #8]
   23500:	ldr	r3, [r1, #4]
   23504:	ldr	r1, [fp, #-96]	; 0xffffffa0
   23508:	str	r0, [fp, #-100]	; 0xffffff9c
   2350c:	mov	r0, r1
   23510:	ldr	r1, [fp, #-100]	; 0xffffff9c
   23514:	bl	114d0 <fprintf@plt>
   23518:	b	2391c <__assert_fail@plt+0x12314>
   2351c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   23520:	movw	r1, #2455	; 0x997
   23524:	movt	r1, #3
   23528:	str	r0, [fp, #-104]	; 0xffffff98
   2352c:	mov	r0, r1
   23530:	bl	114a0 <gettext@plt>
   23534:	ldr	r1, [fp, #8]
   23538:	ldr	r2, [r1]
   2353c:	ldr	r1, [fp, #8]
   23540:	ldr	r3, [r1, #4]
   23544:	ldr	r1, [fp, #8]
   23548:	ldr	r1, [r1, #8]
   2354c:	ldr	ip, [fp, #-104]	; 0xffffff98
   23550:	str	r0, [fp, #-108]	; 0xffffff94
   23554:	mov	r0, ip
   23558:	ldr	lr, [fp, #-108]	; 0xffffff94
   2355c:	str	r1, [sp, #112]	; 0x70
   23560:	mov	r1, lr
   23564:	ldr	r4, [sp, #112]	; 0x70
   23568:	str	r4, [sp]
   2356c:	bl	114d0 <fprintf@plt>
   23570:	b	2391c <__assert_fail@plt+0x12314>
   23574:	ldr	r0, [fp, #-32]	; 0xffffffe0
   23578:	movw	r1, #2483	; 0x9b3
   2357c:	movt	r1, #3
   23580:	str	r0, [sp, #108]	; 0x6c
   23584:	mov	r0, r1
   23588:	bl	114a0 <gettext@plt>
   2358c:	ldr	r1, [fp, #8]
   23590:	ldr	r2, [r1]
   23594:	ldr	r1, [fp, #8]
   23598:	ldr	r3, [r1, #4]
   2359c:	ldr	r1, [fp, #8]
   235a0:	ldr	r1, [r1, #8]
   235a4:	ldr	ip, [fp, #8]
   235a8:	ldr	ip, [ip, #12]
   235ac:	ldr	lr, [sp, #108]	; 0x6c
   235b0:	str	r0, [sp, #104]	; 0x68
   235b4:	mov	r0, lr
   235b8:	ldr	r4, [sp, #104]	; 0x68
   235bc:	str	r1, [sp, #100]	; 0x64
   235c0:	mov	r1, r4
   235c4:	ldr	r5, [sp, #100]	; 0x64
   235c8:	str	r5, [sp]
   235cc:	str	ip, [sp, #4]
   235d0:	bl	114d0 <fprintf@plt>
   235d4:	b	2391c <__assert_fail@plt+0x12314>
   235d8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   235dc:	movw	r1, #2515	; 0x9d3
   235e0:	movt	r1, #3
   235e4:	str	r0, [sp, #96]	; 0x60
   235e8:	mov	r0, r1
   235ec:	bl	114a0 <gettext@plt>
   235f0:	ldr	r1, [fp, #8]
   235f4:	ldr	r2, [r1]
   235f8:	ldr	r1, [fp, #8]
   235fc:	ldr	r3, [r1, #4]
   23600:	ldr	r1, [fp, #8]
   23604:	ldr	r1, [r1, #8]
   23608:	ldr	ip, [fp, #8]
   2360c:	ldr	ip, [ip, #12]
   23610:	ldr	lr, [fp, #8]
   23614:	ldr	lr, [lr, #16]
   23618:	ldr	r4, [sp, #96]	; 0x60
   2361c:	str	r0, [sp, #92]	; 0x5c
   23620:	mov	r0, r4
   23624:	ldr	r5, [sp, #92]	; 0x5c
   23628:	str	r1, [sp, #88]	; 0x58
   2362c:	mov	r1, r5
   23630:	ldr	r6, [sp, #88]	; 0x58
   23634:	str	r6, [sp]
   23638:	str	ip, [sp, #4]
   2363c:	str	lr, [sp, #8]
   23640:	bl	114d0 <fprintf@plt>
   23644:	b	2391c <__assert_fail@plt+0x12314>
   23648:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2364c:	movw	r1, #2551	; 0x9f7
   23650:	movt	r1, #3
   23654:	str	r0, [sp, #84]	; 0x54
   23658:	mov	r0, r1
   2365c:	bl	114a0 <gettext@plt>
   23660:	ldr	r1, [fp, #8]
   23664:	ldr	r2, [r1]
   23668:	ldr	r1, [fp, #8]
   2366c:	ldr	r3, [r1, #4]
   23670:	ldr	r1, [fp, #8]
   23674:	ldr	r1, [r1, #8]
   23678:	ldr	ip, [fp, #8]
   2367c:	ldr	ip, [ip, #12]
   23680:	ldr	lr, [fp, #8]
   23684:	ldr	lr, [lr, #16]
   23688:	ldr	r4, [fp, #8]
   2368c:	ldr	r4, [r4, #20]
   23690:	ldr	r5, [sp, #84]	; 0x54
   23694:	str	r0, [sp, #80]	; 0x50
   23698:	mov	r0, r5
   2369c:	ldr	r6, [sp, #80]	; 0x50
   236a0:	str	r1, [sp, #76]	; 0x4c
   236a4:	mov	r1, r6
   236a8:	ldr	r7, [sp, #76]	; 0x4c
   236ac:	str	r7, [sp]
   236b0:	str	ip, [sp, #4]
   236b4:	str	lr, [sp, #8]
   236b8:	str	r4, [sp, #12]
   236bc:	bl	114d0 <fprintf@plt>
   236c0:	b	2391c <__assert_fail@plt+0x12314>
   236c4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   236c8:	movw	r1, #2591	; 0xa1f
   236cc:	movt	r1, #3
   236d0:	str	r0, [sp, #72]	; 0x48
   236d4:	mov	r0, r1
   236d8:	bl	114a0 <gettext@plt>
   236dc:	ldr	r1, [fp, #8]
   236e0:	ldr	r2, [r1]
   236e4:	ldr	r1, [fp, #8]
   236e8:	ldr	r3, [r1, #4]
   236ec:	ldr	r1, [fp, #8]
   236f0:	ldr	r1, [r1, #8]
   236f4:	ldr	ip, [fp, #8]
   236f8:	ldr	ip, [ip, #12]
   236fc:	ldr	lr, [fp, #8]
   23700:	ldr	lr, [lr, #16]
   23704:	ldr	r4, [fp, #8]
   23708:	ldr	r4, [r4, #20]
   2370c:	ldr	r5, [fp, #8]
   23710:	ldr	r5, [r5, #24]
   23714:	ldr	r6, [sp, #72]	; 0x48
   23718:	str	r0, [sp, #68]	; 0x44
   2371c:	mov	r0, r6
   23720:	ldr	r7, [sp, #68]	; 0x44
   23724:	str	r1, [sp, #64]	; 0x40
   23728:	mov	r1, r7
   2372c:	ldr	r8, [sp, #64]	; 0x40
   23730:	str	r8, [sp]
   23734:	str	ip, [sp, #4]
   23738:	str	lr, [sp, #8]
   2373c:	str	r4, [sp, #12]
   23740:	str	r5, [sp, #16]
   23744:	bl	114d0 <fprintf@plt>
   23748:	b	2391c <__assert_fail@plt+0x12314>
   2374c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   23750:	movw	r1, #2635	; 0xa4b
   23754:	movt	r1, #3
   23758:	str	r0, [sp, #60]	; 0x3c
   2375c:	mov	r0, r1
   23760:	bl	114a0 <gettext@plt>
   23764:	ldr	r1, [fp, #8]
   23768:	ldr	r2, [r1]
   2376c:	ldr	r1, [fp, #8]
   23770:	ldr	r3, [r1, #4]
   23774:	ldr	r1, [fp, #8]
   23778:	ldr	r1, [r1, #8]
   2377c:	ldr	ip, [fp, #8]
   23780:	ldr	ip, [ip, #12]
   23784:	ldr	lr, [fp, #8]
   23788:	ldr	lr, [lr, #16]
   2378c:	ldr	r4, [fp, #8]
   23790:	ldr	r4, [r4, #20]
   23794:	ldr	r5, [fp, #8]
   23798:	ldr	r5, [r5, #24]
   2379c:	ldr	r6, [fp, #8]
   237a0:	ldr	r6, [r6, #28]
   237a4:	ldr	r7, [sp, #60]	; 0x3c
   237a8:	str	r0, [sp, #56]	; 0x38
   237ac:	mov	r0, r7
   237b0:	ldr	r8, [sp, #56]	; 0x38
   237b4:	str	r1, [sp, #52]	; 0x34
   237b8:	mov	r1, r8
   237bc:	ldr	r9, [sp, #52]	; 0x34
   237c0:	str	r9, [sp]
   237c4:	str	ip, [sp, #4]
   237c8:	str	lr, [sp, #8]
   237cc:	str	r4, [sp, #12]
   237d0:	str	r5, [sp, #16]
   237d4:	str	r6, [sp, #20]
   237d8:	bl	114d0 <fprintf@plt>
   237dc:	b	2391c <__assert_fail@plt+0x12314>
   237e0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   237e4:	movw	r1, #2683	; 0xa7b
   237e8:	movt	r1, #3
   237ec:	str	r0, [sp, #48]	; 0x30
   237f0:	mov	r0, r1
   237f4:	bl	114a0 <gettext@plt>
   237f8:	ldr	r1, [fp, #8]
   237fc:	ldr	r2, [r1]
   23800:	ldr	r1, [fp, #8]
   23804:	ldr	r3, [r1, #4]
   23808:	ldr	r1, [fp, #8]
   2380c:	ldr	r1, [r1, #8]
   23810:	ldr	ip, [fp, #8]
   23814:	ldr	ip, [ip, #12]
   23818:	ldr	lr, [fp, #8]
   2381c:	ldr	lr, [lr, #16]
   23820:	ldr	r4, [fp, #8]
   23824:	ldr	r4, [r4, #20]
   23828:	ldr	r5, [fp, #8]
   2382c:	ldr	r5, [r5, #24]
   23830:	ldr	r6, [fp, #8]
   23834:	ldr	r6, [r6, #28]
   23838:	ldr	r7, [fp, #8]
   2383c:	ldr	r7, [r7, #32]
   23840:	ldr	r8, [sp, #48]	; 0x30
   23844:	str	r0, [sp, #44]	; 0x2c
   23848:	mov	r0, r8
   2384c:	ldr	r9, [sp, #44]	; 0x2c
   23850:	str	r1, [sp, #40]	; 0x28
   23854:	mov	r1, r9
   23858:	ldr	sl, [sp, #40]	; 0x28
   2385c:	str	sl, [sp]
   23860:	str	ip, [sp, #4]
   23864:	str	lr, [sp, #8]
   23868:	str	r4, [sp, #12]
   2386c:	str	r5, [sp, #16]
   23870:	str	r6, [sp, #20]
   23874:	str	r7, [sp, #24]
   23878:	bl	114d0 <fprintf@plt>
   2387c:	b	2391c <__assert_fail@plt+0x12314>
   23880:	ldr	r0, [fp, #-32]	; 0xffffffe0
   23884:	movw	r1, #2735	; 0xaaf
   23888:	movt	r1, #3
   2388c:	str	r0, [sp, #36]	; 0x24
   23890:	mov	r0, r1
   23894:	bl	114a0 <gettext@plt>
   23898:	ldr	r1, [fp, #8]
   2389c:	ldr	r2, [r1]
   238a0:	ldr	r1, [fp, #8]
   238a4:	ldr	r3, [r1, #4]
   238a8:	ldr	r1, [fp, #8]
   238ac:	ldr	r1, [r1, #8]
   238b0:	ldr	ip, [fp, #8]
   238b4:	ldr	ip, [ip, #12]
   238b8:	ldr	lr, [fp, #8]
   238bc:	ldr	lr, [lr, #16]
   238c0:	ldr	r4, [fp, #8]
   238c4:	ldr	r4, [r4, #20]
   238c8:	ldr	r5, [fp, #8]
   238cc:	ldr	r5, [r5, #24]
   238d0:	ldr	r6, [fp, #8]
   238d4:	ldr	r6, [r6, #28]
   238d8:	ldr	r7, [fp, #8]
   238dc:	ldr	r7, [r7, #32]
   238e0:	ldr	r8, [sp, #36]	; 0x24
   238e4:	str	r0, [sp, #32]
   238e8:	mov	r0, r8
   238ec:	ldr	r9, [sp, #32]
   238f0:	str	r1, [sp, #28]
   238f4:	mov	r1, r9
   238f8:	ldr	sl, [sp, #28]
   238fc:	str	sl, [sp]
   23900:	str	ip, [sp, #4]
   23904:	str	lr, [sp, #8]
   23908:	str	r4, [sp, #12]
   2390c:	str	r5, [sp, #16]
   23910:	str	r6, [sp, #20]
   23914:	str	r7, [sp, #24]
   23918:	bl	114d0 <fprintf@plt>
   2391c:	sub	sp, fp, #28
   23920:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23924:	push	{fp, lr}
   23928:	mov	fp, sp
   2392c:	sub	sp, sp, #32
   23930:	ldr	ip, [fp, #8]
   23934:	str	r0, [fp, #-4]
   23938:	str	r1, [fp, #-8]
   2393c:	str	r2, [fp, #-12]
   23940:	str	r3, [sp, #16]
   23944:	movw	r0, #0
   23948:	str	r0, [sp, #12]
   2394c:	ldr	r0, [fp, #8]
   23950:	ldr	r1, [sp, #12]
   23954:	add	r0, r0, r1, lsl #2
   23958:	ldr	r0, [r0]
   2395c:	movw	r1, #0
   23960:	cmp	r0, r1
   23964:	beq	2397c <__assert_fail@plt+0x12374>
   23968:	b	2396c <__assert_fail@plt+0x12364>
   2396c:	ldr	r0, [sp, #12]
   23970:	add	r0, r0, #1
   23974:	str	r0, [sp, #12]
   23978:	b	2394c <__assert_fail@plt+0x12344>
   2397c:	ldr	r0, [fp, #-4]
   23980:	ldr	r1, [fp, #-8]
   23984:	ldr	r2, [fp, #-12]
   23988:	ldr	r3, [sp, #16]
   2398c:	ldr	ip, [fp, #8]
   23990:	ldr	lr, [sp, #12]
   23994:	str	ip, [sp]
   23998:	str	lr, [sp, #4]
   2399c:	bl	2333c <__assert_fail@plt+0x11d34>
   239a0:	mov	sp, fp
   239a4:	pop	{fp, pc}
   239a8:	push	{fp, lr}
   239ac:	mov	fp, sp
   239b0:	sub	sp, sp, #80	; 0x50
   239b4:	ldr	ip, [fp, #8]
   239b8:	str	ip, [fp, #-4]
   239bc:	str	r0, [fp, #-8]
   239c0:	str	r1, [fp, #-12]
   239c4:	str	r2, [fp, #-16]
   239c8:	str	r3, [fp, #-20]	; 0xffffffec
   239cc:	movw	r0, #0
   239d0:	str	r0, [fp, #-24]	; 0xffffffe8
   239d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   239d8:	cmp	r0, #10
   239dc:	movw	r0, #0
   239e0:	str	r0, [sp, #12]
   239e4:	bcs	23a1c <__assert_fail@plt+0x12414>
   239e8:	ldr	r0, [fp, #-4]
   239ec:	add	r1, r0, #4
   239f0:	str	r1, [fp, #-4]
   239f4:	ldr	r0, [r0]
   239f8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   239fc:	add	r2, sp, #16
   23a00:	add	r1, r2, r1, lsl #2
   23a04:	str	r0, [r1]
   23a08:	movw	r1, #0
   23a0c:	cmp	r0, r1
   23a10:	movw	r0, #0
   23a14:	movne	r0, #1
   23a18:	str	r0, [sp, #12]
   23a1c:	ldr	r0, [sp, #12]
   23a20:	tst	r0, #1
   23a24:	beq	23a3c <__assert_fail@plt+0x12434>
   23a28:	b	23a2c <__assert_fail@plt+0x12424>
   23a2c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   23a30:	add	r0, r0, #1
   23a34:	str	r0, [fp, #-24]	; 0xffffffe8
   23a38:	b	239d4 <__assert_fail@plt+0x123cc>
   23a3c:	add	r0, sp, #16
   23a40:	ldr	r1, [fp, #-8]
   23a44:	ldr	r2, [fp, #-12]
   23a48:	ldr	r3, [fp, #-16]
   23a4c:	ldr	ip, [fp, #-20]	; 0xffffffec
   23a50:	ldr	lr, [fp, #-24]	; 0xffffffe8
   23a54:	str	r0, [sp, #8]
   23a58:	mov	r0, r1
   23a5c:	mov	r1, r2
   23a60:	mov	r2, r3
   23a64:	mov	r3, ip
   23a68:	ldr	ip, [sp, #8]
   23a6c:	str	ip, [sp]
   23a70:	str	lr, [sp, #4]
   23a74:	bl	2333c <__assert_fail@plt+0x11d34>
   23a78:	mov	sp, fp
   23a7c:	pop	{fp, pc}
   23a80:	push	{fp, lr}
   23a84:	mov	fp, sp
   23a88:	sub	sp, sp, #24
   23a8c:	str	r0, [fp, #-4]
   23a90:	str	r1, [fp, #-8]
   23a94:	str	r2, [sp, #12]
   23a98:	str	r3, [sp, #8]
   23a9c:	add	r0, fp, #8
   23aa0:	str	r0, [sp, #4]
   23aa4:	ldr	r0, [fp, #-4]
   23aa8:	ldr	r1, [fp, #-8]
   23aac:	ldr	r2, [sp, #12]
   23ab0:	ldr	r3, [sp, #8]
   23ab4:	ldr	ip, [sp, #4]
   23ab8:	mov	lr, sp
   23abc:	str	ip, [lr]
   23ac0:	bl	239a8 <__assert_fail@plt+0x123a0>
   23ac4:	add	r0, sp, #4
   23ac8:	mov	sp, fp
   23acc:	pop	{fp, pc}
   23ad0:	push	{fp, lr}
   23ad4:	mov	fp, sp
   23ad8:	sub	sp, sp, #16
   23adc:	movw	r0, #4588	; 0x11ec
   23ae0:	movt	r0, #4
   23ae4:	ldr	r1, [r0]
   23ae8:	movw	r0, #859	; 0x35b
   23aec:	movt	r0, #3
   23af0:	bl	112c0 <fputs_unlocked@plt>
   23af4:	movw	r1, #2795	; 0xaeb
   23af8:	movt	r1, #3
   23afc:	str	r0, [fp, #-4]
   23b00:	mov	r0, r1
   23b04:	bl	114a0 <gettext@plt>
   23b08:	movw	r1, #2815	; 0xaff
   23b0c:	movt	r1, #3
   23b10:	bl	11308 <printf@plt>
   23b14:	movw	r1, #2837	; 0xb15
   23b18:	movt	r1, #3
   23b1c:	str	r0, [sp, #8]
   23b20:	mov	r0, r1
   23b24:	bl	114a0 <gettext@plt>
   23b28:	movw	r1, #61779	; 0xf153
   23b2c:	movt	r1, #2
   23b30:	movw	r2, #1119	; 0x45f
   23b34:	movt	r2, #3
   23b38:	bl	11308 <printf@plt>
   23b3c:	movw	r1, #2857	; 0xb29
   23b40:	movt	r1, #3
   23b44:	str	r0, [sp, #4]
   23b48:	mov	r0, r1
   23b4c:	bl	114a0 <gettext@plt>
   23b50:	movw	r1, #2896	; 0xb50
   23b54:	movt	r1, #3
   23b58:	bl	11308 <printf@plt>
   23b5c:	mov	sp, fp
   23b60:	pop	{fp, pc}
   23b64:	push	{fp, lr}
   23b68:	mov	fp, sp
   23b6c:	sub	sp, sp, #16
   23b70:	str	r0, [fp, #-4]
   23b74:	str	r1, [sp, #8]
   23b78:	str	r2, [sp, #4]
   23b7c:	ldr	r0, [fp, #-4]
   23b80:	ldr	r1, [sp, #8]
   23b84:	ldr	r2, [sp, #4]
   23b88:	bl	23b94 <__assert_fail@plt+0x1258c>
   23b8c:	mov	sp, fp
   23b90:	pop	{fp, pc}
   23b94:	push	{fp, lr}
   23b98:	mov	fp, sp
   23b9c:	sub	sp, sp, #16
   23ba0:	str	r0, [fp, #-4]
   23ba4:	str	r1, [sp, #8]
   23ba8:	str	r2, [sp, #4]
   23bac:	ldr	r0, [fp, #-4]
   23bb0:	ldr	r1, [sp, #8]
   23bb4:	ldr	r2, [sp, #4]
   23bb8:	bl	2d3c4 <__assert_fail@plt+0x1bdbc>
   23bbc:	str	r0, [sp]
   23bc0:	ldr	r0, [sp]
   23bc4:	movw	r1, #0
   23bc8:	cmp	r0, r1
   23bcc:	bne	23bfc <__assert_fail@plt+0x125f4>
   23bd0:	ldr	r0, [fp, #-4]
   23bd4:	movw	r1, #0
   23bd8:	cmp	r0, r1
   23bdc:	beq	23bf8 <__assert_fail@plt+0x125f0>
   23be0:	ldr	r0, [sp, #8]
   23be4:	cmp	r0, #0
   23be8:	beq	23bfc <__assert_fail@plt+0x125f4>
   23bec:	ldr	r0, [sp, #4]
   23bf0:	cmp	r0, #0
   23bf4:	beq	23bfc <__assert_fail@plt+0x125f4>
   23bf8:	bl	26940 <__assert_fail@plt+0x15338>
   23bfc:	ldr	r0, [sp]
   23c00:	mov	sp, fp
   23c04:	pop	{fp, pc}
   23c08:	push	{fp, lr}
   23c0c:	mov	fp, sp
   23c10:	sub	sp, sp, #8
   23c14:	str	r0, [sp, #4]
   23c18:	ldr	r0, [sp, #4]
   23c1c:	bl	2ca68 <__assert_fail@plt+0x1b460>
   23c20:	bl	23c2c <__assert_fail@plt+0x12624>
   23c24:	mov	sp, fp
   23c28:	pop	{fp, pc}
   23c2c:	push	{fp, lr}
   23c30:	mov	fp, sp
   23c34:	sub	sp, sp, #8
   23c38:	str	r0, [sp, #4]
   23c3c:	ldr	r0, [sp, #4]
   23c40:	movw	r1, #0
   23c44:	cmp	r0, r1
   23c48:	bne	23c50 <__assert_fail@plt+0x12648>
   23c4c:	bl	26940 <__assert_fail@plt+0x15338>
   23c50:	ldr	r0, [sp, #4]
   23c54:	mov	sp, fp
   23c58:	pop	{fp, pc}
   23c5c:	push	{fp, lr}
   23c60:	mov	fp, sp
   23c64:	sub	sp, sp, #8
   23c68:	str	r0, [sp, #4]
   23c6c:	ldr	r0, [sp, #4]
   23c70:	bl	2d100 <__assert_fail@plt+0x1baf8>
   23c74:	bl	23c2c <__assert_fail@plt+0x12624>
   23c78:	mov	sp, fp
   23c7c:	pop	{fp, pc}
   23c80:	push	{fp, lr}
   23c84:	mov	fp, sp
   23c88:	sub	sp, sp, #8
   23c8c:	str	r0, [sp, #4]
   23c90:	ldr	r0, [sp, #4]
   23c94:	bl	23c08 <__assert_fail@plt+0x12600>
   23c98:	mov	sp, fp
   23c9c:	pop	{fp, pc}
   23ca0:	push	{fp, lr}
   23ca4:	mov	fp, sp
   23ca8:	sub	sp, sp, #16
   23cac:	str	r0, [fp, #-4]
   23cb0:	str	r1, [sp, #8]
   23cb4:	ldr	r0, [fp, #-4]
   23cb8:	ldr	r1, [sp, #8]
   23cbc:	bl	2cad8 <__assert_fail@plt+0x1b4d0>
   23cc0:	str	r0, [sp, #4]
   23cc4:	ldr	r0, [sp, #4]
   23cc8:	movw	r1, #0
   23ccc:	cmp	r0, r1
   23cd0:	bne	23cf4 <__assert_fail@plt+0x126ec>
   23cd4:	ldr	r0, [fp, #-4]
   23cd8:	movw	r1, #0
   23cdc:	cmp	r0, r1
   23ce0:	beq	23cf0 <__assert_fail@plt+0x126e8>
   23ce4:	ldr	r0, [sp, #8]
   23ce8:	cmp	r0, #0
   23cec:	beq	23cf4 <__assert_fail@plt+0x126ec>
   23cf0:	bl	26940 <__assert_fail@plt+0x15338>
   23cf4:	ldr	r0, [sp, #4]
   23cf8:	mov	sp, fp
   23cfc:	pop	{fp, pc}
   23d00:	push	{fp, lr}
   23d04:	mov	fp, sp
   23d08:	sub	sp, sp, #8
   23d0c:	str	r0, [sp, #4]
   23d10:	str	r1, [sp]
   23d14:	ldr	r0, [sp, #4]
   23d18:	ldr	r1, [sp]
   23d1c:	bl	2d140 <__assert_fail@plt+0x1bb38>
   23d20:	bl	23c2c <__assert_fail@plt+0x12624>
   23d24:	mov	sp, fp
   23d28:	pop	{fp, pc}
   23d2c:	push	{fp, lr}
   23d30:	mov	fp, sp
   23d34:	sub	sp, sp, #16
   23d38:	str	r0, [fp, #-4]
   23d3c:	str	r1, [sp, #8]
   23d40:	str	r2, [sp, #4]
   23d44:	ldr	r0, [fp, #-4]
   23d48:	ldr	r1, [sp, #8]
   23d4c:	ldr	r2, [sp, #4]
   23d50:	bl	2d238 <__assert_fail@plt+0x1bc30>
   23d54:	bl	23c2c <__assert_fail@plt+0x12624>
   23d58:	mov	sp, fp
   23d5c:	pop	{fp, pc}
   23d60:	push	{fp, lr}
   23d64:	mov	fp, sp
   23d68:	sub	sp, sp, #8
   23d6c:	str	r0, [sp, #4]
   23d70:	str	r1, [sp]
   23d74:	ldr	r1, [sp, #4]
   23d78:	ldr	r2, [sp]
   23d7c:	movw	r0, #0
   23d80:	bl	23b94 <__assert_fail@plt+0x1258c>
   23d84:	mov	sp, fp
   23d88:	pop	{fp, pc}
   23d8c:	push	{fp, lr}
   23d90:	mov	fp, sp
   23d94:	sub	sp, sp, #8
   23d98:	str	r0, [sp, #4]
   23d9c:	str	r1, [sp]
   23da0:	ldr	r1, [sp, #4]
   23da4:	ldr	r2, [sp]
   23da8:	movw	r0, #0
   23dac:	bl	23d2c <__assert_fail@plt+0x12724>
   23db0:	mov	sp, fp
   23db4:	pop	{fp, pc}
   23db8:	push	{fp, lr}
   23dbc:	mov	fp, sp
   23dc0:	sub	sp, sp, #8
   23dc4:	str	r0, [sp, #4]
   23dc8:	str	r1, [sp]
   23dcc:	ldr	r0, [sp, #4]
   23dd0:	ldr	r1, [sp]
   23dd4:	movw	r2, #1
   23dd8:	bl	23de4 <__assert_fail@plt+0x127dc>
   23ddc:	mov	sp, fp
   23de0:	pop	{fp, pc}
   23de4:	push	{fp, lr}
   23de8:	mov	fp, sp
   23dec:	sub	sp, sp, #16
   23df0:	str	r0, [fp, #-4]
   23df4:	str	r1, [sp, #8]
   23df8:	str	r2, [sp, #4]
   23dfc:	ldr	r0, [sp, #8]
   23e00:	ldr	r0, [r0]
   23e04:	str	r0, [sp]
   23e08:	ldr	r0, [fp, #-4]
   23e0c:	movw	r1, #0
   23e10:	cmp	r0, r1
   23e14:	bne	23e60 <__assert_fail@plt+0x12858>
   23e18:	ldr	r0, [sp]
   23e1c:	cmp	r0, #0
   23e20:	bne	23e5c <__assert_fail@plt+0x12854>
   23e24:	ldr	r0, [sp, #4]
   23e28:	movw	r1, #64	; 0x40
   23e2c:	udiv	r0, r1, r0
   23e30:	str	r0, [sp]
   23e34:	ldr	r0, [sp]
   23e38:	cmp	r0, #0
   23e3c:	movw	r0, #0
   23e40:	movne	r0, #1
   23e44:	mvn	r1, #0
   23e48:	eor	r0, r0, r1
   23e4c:	and	r0, r0, #1
   23e50:	ldr	r1, [sp]
   23e54:	add	r0, r1, r0
   23e58:	str	r0, [sp]
   23e5c:	b	23e90 <__assert_fail@plt+0x12888>
   23e60:	ldr	r0, [sp]
   23e64:	ldr	r1, [sp]
   23e68:	lsr	r1, r1, #1
   23e6c:	add	r1, r1, #1
   23e70:	adds	r0, r0, r1
   23e74:	mov	r1, #0
   23e78:	adc	r1, r1, #0
   23e7c:	str	r0, [sp]
   23e80:	tst	r1, #1
   23e84:	beq	23e8c <__assert_fail@plt+0x12884>
   23e88:	bl	26940 <__assert_fail@plt+0x15338>
   23e8c:	b	23e90 <__assert_fail@plt+0x12888>
   23e90:	ldr	r0, [fp, #-4]
   23e94:	ldr	r1, [sp]
   23e98:	ldr	r2, [sp, #4]
   23e9c:	bl	23b94 <__assert_fail@plt+0x1258c>
   23ea0:	str	r0, [fp, #-4]
   23ea4:	ldr	r0, [sp]
   23ea8:	ldr	r1, [sp, #8]
   23eac:	str	r0, [r1]
   23eb0:	ldr	r0, [fp, #-4]
   23eb4:	mov	sp, fp
   23eb8:	pop	{fp, pc}
   23ebc:	push	{fp, lr}
   23ec0:	mov	fp, sp
   23ec4:	sub	sp, sp, #216	; 0xd8
   23ec8:	ldr	ip, [fp, #8]
   23ecc:	str	r0, [fp, #-4]
   23ed0:	str	r1, [fp, #-8]
   23ed4:	str	r2, [fp, #-12]
   23ed8:	str	r3, [fp, #-16]
   23edc:	ldr	r0, [fp, #-8]
   23ee0:	ldr	r0, [r0]
   23ee4:	str	r0, [fp, #-20]	; 0xffffffec
   23ee8:	ldr	r0, [fp, #-20]	; 0xffffffec
   23eec:	ldr	r1, [fp, #-20]	; 0xffffffec
   23ef0:	asr	r1, r1, #1
   23ef4:	add	r1, r0, r1
   23ef8:	mov	r2, #1
   23efc:	cmp	r1, r0
   23f00:	movwvc	r2, #0
   23f04:	str	r1, [fp, #-24]	; 0xffffffe8
   23f08:	tst	r2, #1
   23f0c:	beq	23f18 <__assert_fail@plt+0x12910>
   23f10:	ldr	r0, [pc, #4036]	; 24edc <__assert_fail@plt+0x138d4>
   23f14:	str	r0, [fp, #-24]	; 0xffffffe8
   23f18:	ldr	r0, [fp, #-16]
   23f1c:	movw	r1, #0
   23f20:	cmp	r1, r0
   23f24:	bgt	23f40 <__assert_fail@plt+0x12938>
   23f28:	ldr	r0, [fp, #-16]
   23f2c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   23f30:	cmp	r0, r1
   23f34:	bge	23f40 <__assert_fail@plt+0x12938>
   23f38:	ldr	r0, [fp, #-16]
   23f3c:	str	r0, [fp, #-24]	; 0xffffffe8
   23f40:	b	24318 <__assert_fail@plt+0x12d10>
   23f44:	b	23f48 <__assert_fail@plt+0x12940>
   23f48:	ldr	r0, [fp, #8]
   23f4c:	cmp	r0, #0
   23f50:	bge	24064 <__assert_fail@plt+0x12a5c>
   23f54:	ldr	r0, [fp, #-24]	; 0xffffffe8
   23f58:	cmp	r0, #0
   23f5c:	bge	23fe8 <__assert_fail@plt+0x129e0>
   23f60:	b	23f64 <__assert_fail@plt+0x1295c>
   23f64:	ldr	r0, [fp, #-24]	; 0xffffffe8
   23f68:	ldr	r1, [fp, #8]
   23f6c:	movw	r2, #127	; 0x7f
   23f70:	sdiv	r1, r2, r1
   23f74:	cmp	r0, r1
   23f78:	blt	24104 <__assert_fail@plt+0x12afc>
   23f7c:	b	2411c <__assert_fail@plt+0x12b14>
   23f80:	b	23f84 <__assert_fail@plt+0x1297c>
   23f84:	ldr	r0, [pc, #4084]	; 24f80 <__assert_fail@plt+0x13978>
   23f88:	ldr	r1, [fp, #8]
   23f8c:	cmp	r1, r0
   23f90:	blt	23fa8 <__assert_fail@plt+0x129a0>
   23f94:	b	23fb4 <__assert_fail@plt+0x129ac>
   23f98:	ldr	r0, [fp, #8]
   23f9c:	movw	r1, #0
   23fa0:	cmp	r1, r0
   23fa4:	bge	23fb4 <__assert_fail@plt+0x129ac>
   23fa8:	movw	r0, #0
   23fac:	str	r0, [fp, #-36]	; 0xffffffdc
   23fb0:	b	23fcc <__assert_fail@plt+0x129c4>
   23fb4:	ldr	r0, [fp, #8]
   23fb8:	movw	r1, #0
   23fbc:	sub	r0, r1, r0
   23fc0:	movw	r1, #127	; 0x7f
   23fc4:	sdiv	r0, r1, r0
   23fc8:	str	r0, [fp, #-36]	; 0xffffffdc
   23fcc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   23fd0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   23fd4:	mvn	r2, #0
   23fd8:	sub	r1, r2, r1
   23fdc:	cmp	r0, r1
   23fe0:	ble	24104 <__assert_fail@plt+0x12afc>
   23fe4:	b	2411c <__assert_fail@plt+0x12b14>
   23fe8:	b	23fec <__assert_fail@plt+0x129e4>
   23fec:	b	24048 <__assert_fail@plt+0x12a40>
   23ff0:	b	24048 <__assert_fail@plt+0x12a40>
   23ff4:	ldr	r0, [fp, #8]
   23ff8:	cmn	r0, #1
   23ffc:	bne	24048 <__assert_fail@plt+0x12a40>
   24000:	b	24004 <__assert_fail@plt+0x129fc>
   24004:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24008:	mvn	r1, #127	; 0x7f
   2400c:	add	r0, r0, r1
   24010:	movw	r1, #0
   24014:	cmp	r1, r0
   24018:	blt	24104 <__assert_fail@plt+0x12afc>
   2401c:	b	2411c <__assert_fail@plt+0x12b14>
   24020:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24024:	movw	r1, #0
   24028:	cmp	r1, r0
   2402c:	bge	2411c <__assert_fail@plt+0x12b14>
   24030:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24034:	sub	r0, r0, #1
   24038:	movw	r1, #127	; 0x7f
   2403c:	cmp	r1, r0
   24040:	blt	24104 <__assert_fail@plt+0x12afc>
   24044:	b	2411c <__assert_fail@plt+0x12b14>
   24048:	ldr	r0, [fp, #8]
   2404c:	mvn	r1, #127	; 0x7f
   24050:	sdiv	r0, r1, r0
   24054:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24058:	cmp	r0, r1
   2405c:	blt	24104 <__assert_fail@plt+0x12afc>
   24060:	b	2411c <__assert_fail@plt+0x12b14>
   24064:	ldr	r0, [fp, #8]
   24068:	cmp	r0, #0
   2406c:	bne	24074 <__assert_fail@plt+0x12a6c>
   24070:	b	2411c <__assert_fail@plt+0x12b14>
   24074:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24078:	cmp	r0, #0
   2407c:	bge	240ec <__assert_fail@plt+0x12ae4>
   24080:	b	24084 <__assert_fail@plt+0x12a7c>
   24084:	b	240d0 <__assert_fail@plt+0x12ac8>
   24088:	b	240d0 <__assert_fail@plt+0x12ac8>
   2408c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24090:	cmn	r0, #1
   24094:	bne	240d0 <__assert_fail@plt+0x12ac8>
   24098:	b	2409c <__assert_fail@plt+0x12a94>
   2409c:	ldr	r0, [fp, #8]
   240a0:	mvn	r1, #127	; 0x7f
   240a4:	add	r0, r0, r1
   240a8:	movw	r1, #0
   240ac:	cmp	r1, r0
   240b0:	blt	24104 <__assert_fail@plt+0x12afc>
   240b4:	b	2411c <__assert_fail@plt+0x12b14>
   240b8:	ldr	r0, [fp, #8]
   240bc:	sub	r0, r0, #1
   240c0:	movw	r1, #127	; 0x7f
   240c4:	cmp	r1, r0
   240c8:	blt	24104 <__assert_fail@plt+0x12afc>
   240cc:	b	2411c <__assert_fail@plt+0x12b14>
   240d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   240d4:	mvn	r1, #127	; 0x7f
   240d8:	sdiv	r0, r1, r0
   240dc:	ldr	r1, [fp, #8]
   240e0:	cmp	r0, r1
   240e4:	blt	24104 <__assert_fail@plt+0x12afc>
   240e8:	b	2411c <__assert_fail@plt+0x12b14>
   240ec:	ldr	r0, [fp, #8]
   240f0:	movw	r1, #127	; 0x7f
   240f4:	sdiv	r0, r1, r0
   240f8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   240fc:	cmp	r0, r1
   24100:	bge	2411c <__assert_fail@plt+0x12b14>
   24104:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24108:	ldr	r1, [fp, #8]
   2410c:	mul	r0, r0, r1
   24110:	sxtb	r0, r0
   24114:	str	r0, [fp, #-28]	; 0xffffffe4
   24118:	b	252e0 <__assert_fail@plt+0x13cd8>
   2411c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24120:	ldr	r1, [fp, #8]
   24124:	mul	r0, r0, r1
   24128:	sxtb	r0, r0
   2412c:	str	r0, [fp, #-28]	; 0xffffffe4
   24130:	b	252ec <__assert_fail@plt+0x13ce4>
   24134:	ldr	r0, [fp, #8]
   24138:	cmp	r0, #0
   2413c:	bge	2424c <__assert_fail@plt+0x12c44>
   24140:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24144:	cmp	r0, #0
   24148:	bge	241d4 <__assert_fail@plt+0x12bcc>
   2414c:	b	24150 <__assert_fail@plt+0x12b48>
   24150:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24154:	ldr	r1, [fp, #8]
   24158:	movw	r2, #255	; 0xff
   2415c:	sdiv	r1, r2, r1
   24160:	cmp	r0, r1
   24164:	blt	242e8 <__assert_fail@plt+0x12ce0>
   24168:	b	24300 <__assert_fail@plt+0x12cf8>
   2416c:	b	24170 <__assert_fail@plt+0x12b68>
   24170:	ldr	r0, [pc, #3592]	; 24f80 <__assert_fail@plt+0x13978>
   24174:	ldr	r1, [fp, #8]
   24178:	cmp	r1, r0
   2417c:	blt	24194 <__assert_fail@plt+0x12b8c>
   24180:	b	241a0 <__assert_fail@plt+0x12b98>
   24184:	ldr	r0, [fp, #8]
   24188:	movw	r1, #0
   2418c:	cmp	r1, r0
   24190:	bge	241a0 <__assert_fail@plt+0x12b98>
   24194:	movw	r0, #0
   24198:	str	r0, [fp, #-40]	; 0xffffffd8
   2419c:	b	241b8 <__assert_fail@plt+0x12bb0>
   241a0:	ldr	r0, [fp, #8]
   241a4:	movw	r1, #0
   241a8:	sub	r0, r1, r0
   241ac:	movw	r1, #255	; 0xff
   241b0:	sdiv	r0, r1, r0
   241b4:	str	r0, [fp, #-40]	; 0xffffffd8
   241b8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   241bc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   241c0:	mvn	r2, #0
   241c4:	sub	r1, r2, r1
   241c8:	cmp	r0, r1
   241cc:	ble	242e8 <__assert_fail@plt+0x12ce0>
   241d0:	b	24300 <__assert_fail@plt+0x12cf8>
   241d4:	b	241d8 <__assert_fail@plt+0x12bd0>
   241d8:	b	24230 <__assert_fail@plt+0x12c28>
   241dc:	b	24230 <__assert_fail@plt+0x12c28>
   241e0:	ldr	r0, [fp, #8]
   241e4:	cmn	r0, #1
   241e8:	bne	24230 <__assert_fail@plt+0x12c28>
   241ec:	b	241f0 <__assert_fail@plt+0x12be8>
   241f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   241f4:	add	r0, r0, #0
   241f8:	movw	r1, #0
   241fc:	cmp	r1, r0
   24200:	blt	242e8 <__assert_fail@plt+0x12ce0>
   24204:	b	24300 <__assert_fail@plt+0x12cf8>
   24208:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2420c:	movw	r1, #0
   24210:	cmp	r1, r0
   24214:	bge	24300 <__assert_fail@plt+0x12cf8>
   24218:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2421c:	sub	r0, r0, #1
   24220:	mvn	r1, #0
   24224:	cmp	r1, r0
   24228:	blt	242e8 <__assert_fail@plt+0x12ce0>
   2422c:	b	24300 <__assert_fail@plt+0x12cf8>
   24230:	ldr	r0, [fp, #8]
   24234:	movw	r1, #0
   24238:	sdiv	r0, r1, r0
   2423c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24240:	cmp	r0, r1
   24244:	blt	242e8 <__assert_fail@plt+0x12ce0>
   24248:	b	24300 <__assert_fail@plt+0x12cf8>
   2424c:	ldr	r0, [fp, #8]
   24250:	cmp	r0, #0
   24254:	bne	2425c <__assert_fail@plt+0x12c54>
   24258:	b	24300 <__assert_fail@plt+0x12cf8>
   2425c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24260:	cmp	r0, #0
   24264:	bge	242d0 <__assert_fail@plt+0x12cc8>
   24268:	b	2426c <__assert_fail@plt+0x12c64>
   2426c:	b	242b4 <__assert_fail@plt+0x12cac>
   24270:	b	242b4 <__assert_fail@plt+0x12cac>
   24274:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24278:	cmn	r0, #1
   2427c:	bne	242b4 <__assert_fail@plt+0x12cac>
   24280:	b	24284 <__assert_fail@plt+0x12c7c>
   24284:	ldr	r0, [fp, #8]
   24288:	add	r0, r0, #0
   2428c:	movw	r1, #0
   24290:	cmp	r1, r0
   24294:	blt	242e8 <__assert_fail@plt+0x12ce0>
   24298:	b	24300 <__assert_fail@plt+0x12cf8>
   2429c:	ldr	r0, [fp, #8]
   242a0:	sub	r0, r0, #1
   242a4:	mvn	r1, #0
   242a8:	cmp	r1, r0
   242ac:	blt	242e8 <__assert_fail@plt+0x12ce0>
   242b0:	b	24300 <__assert_fail@plt+0x12cf8>
   242b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   242b8:	movw	r1, #0
   242bc:	sdiv	r0, r1, r0
   242c0:	ldr	r1, [fp, #8]
   242c4:	cmp	r0, r1
   242c8:	blt	242e8 <__assert_fail@plt+0x12ce0>
   242cc:	b	24300 <__assert_fail@plt+0x12cf8>
   242d0:	ldr	r0, [fp, #8]
   242d4:	movw	r1, #255	; 0xff
   242d8:	sdiv	r0, r1, r0
   242dc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   242e0:	cmp	r0, r1
   242e4:	bge	24300 <__assert_fail@plt+0x12cf8>
   242e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   242ec:	ldr	r1, [fp, #8]
   242f0:	mul	r0, r0, r1
   242f4:	and	r0, r0, #255	; 0xff
   242f8:	str	r0, [fp, #-28]	; 0xffffffe4
   242fc:	b	252e0 <__assert_fail@plt+0x13cd8>
   24300:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24304:	ldr	r1, [fp, #8]
   24308:	mul	r0, r0, r1
   2430c:	and	r0, r0, #255	; 0xff
   24310:	str	r0, [fp, #-28]	; 0xffffffe4
   24314:	b	252ec <__assert_fail@plt+0x13ce4>
   24318:	b	246f0 <__assert_fail@plt+0x130e8>
   2431c:	b	24320 <__assert_fail@plt+0x12d18>
   24320:	ldr	r0, [fp, #8]
   24324:	cmp	r0, #0
   24328:	bge	2443c <__assert_fail@plt+0x12e34>
   2432c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24330:	cmp	r0, #0
   24334:	bge	243c0 <__assert_fail@plt+0x12db8>
   24338:	b	2433c <__assert_fail@plt+0x12d34>
   2433c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24340:	ldr	r1, [fp, #8]
   24344:	movw	r2, #32767	; 0x7fff
   24348:	sdiv	r1, r2, r1
   2434c:	cmp	r0, r1
   24350:	blt	244dc <__assert_fail@plt+0x12ed4>
   24354:	b	244f4 <__assert_fail@plt+0x12eec>
   24358:	b	2435c <__assert_fail@plt+0x12d54>
   2435c:	ldr	r0, [pc, #3100]	; 24f80 <__assert_fail@plt+0x13978>
   24360:	ldr	r1, [fp, #8]
   24364:	cmp	r1, r0
   24368:	blt	24380 <__assert_fail@plt+0x12d78>
   2436c:	b	2438c <__assert_fail@plt+0x12d84>
   24370:	ldr	r0, [fp, #8]
   24374:	movw	r1, #0
   24378:	cmp	r1, r0
   2437c:	bge	2438c <__assert_fail@plt+0x12d84>
   24380:	movw	r0, #0
   24384:	str	r0, [fp, #-44]	; 0xffffffd4
   24388:	b	243a4 <__assert_fail@plt+0x12d9c>
   2438c:	ldr	r0, [fp, #8]
   24390:	movw	r1, #0
   24394:	sub	r0, r1, r0
   24398:	movw	r1, #32767	; 0x7fff
   2439c:	sdiv	r0, r1, r0
   243a0:	str	r0, [fp, #-44]	; 0xffffffd4
   243a4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   243a8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   243ac:	mvn	r2, #0
   243b0:	sub	r1, r2, r1
   243b4:	cmp	r0, r1
   243b8:	ble	244dc <__assert_fail@plt+0x12ed4>
   243bc:	b	244f4 <__assert_fail@plt+0x12eec>
   243c0:	b	243c4 <__assert_fail@plt+0x12dbc>
   243c4:	b	24420 <__assert_fail@plt+0x12e18>
   243c8:	b	24420 <__assert_fail@plt+0x12e18>
   243cc:	ldr	r0, [fp, #8]
   243d0:	cmn	r0, #1
   243d4:	bne	24420 <__assert_fail@plt+0x12e18>
   243d8:	b	243dc <__assert_fail@plt+0x12dd4>
   243dc:	ldr	r0, [pc, #4068]	; 253c8 <__assert_fail@plt+0x13dc0>
   243e0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   243e4:	add	r0, r1, r0
   243e8:	movw	r1, #0
   243ec:	cmp	r1, r0
   243f0:	blt	244dc <__assert_fail@plt+0x12ed4>
   243f4:	b	244f4 <__assert_fail@plt+0x12eec>
   243f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   243fc:	movw	r1, #0
   24400:	cmp	r1, r0
   24404:	bge	244f4 <__assert_fail@plt+0x12eec>
   24408:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2440c:	sub	r0, r0, #1
   24410:	movw	r1, #32767	; 0x7fff
   24414:	cmp	r1, r0
   24418:	blt	244dc <__assert_fail@plt+0x12ed4>
   2441c:	b	244f4 <__assert_fail@plt+0x12eec>
   24420:	ldr	r0, [pc, #4000]	; 253c8 <__assert_fail@plt+0x13dc0>
   24424:	ldr	r1, [fp, #8]
   24428:	sdiv	r0, r0, r1
   2442c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24430:	cmp	r0, r1
   24434:	blt	244dc <__assert_fail@plt+0x12ed4>
   24438:	b	244f4 <__assert_fail@plt+0x12eec>
   2443c:	ldr	r0, [fp, #8]
   24440:	cmp	r0, #0
   24444:	bne	2444c <__assert_fail@plt+0x12e44>
   24448:	b	244f4 <__assert_fail@plt+0x12eec>
   2444c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24450:	cmp	r0, #0
   24454:	bge	244c4 <__assert_fail@plt+0x12ebc>
   24458:	b	2445c <__assert_fail@plt+0x12e54>
   2445c:	b	244a8 <__assert_fail@plt+0x12ea0>
   24460:	b	244a8 <__assert_fail@plt+0x12ea0>
   24464:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24468:	cmn	r0, #1
   2446c:	bne	244a8 <__assert_fail@plt+0x12ea0>
   24470:	b	24474 <__assert_fail@plt+0x12e6c>
   24474:	ldr	r0, [pc, #3916]	; 253c8 <__assert_fail@plt+0x13dc0>
   24478:	ldr	r1, [fp, #8]
   2447c:	add	r0, r1, r0
   24480:	movw	r1, #0
   24484:	cmp	r1, r0
   24488:	blt	244dc <__assert_fail@plt+0x12ed4>
   2448c:	b	244f4 <__assert_fail@plt+0x12eec>
   24490:	ldr	r0, [fp, #8]
   24494:	sub	r0, r0, #1
   24498:	movw	r1, #32767	; 0x7fff
   2449c:	cmp	r1, r0
   244a0:	blt	244dc <__assert_fail@plt+0x12ed4>
   244a4:	b	244f4 <__assert_fail@plt+0x12eec>
   244a8:	ldr	r0, [pc, #3864]	; 253c8 <__assert_fail@plt+0x13dc0>
   244ac:	ldr	r1, [fp, #-24]	; 0xffffffe8
   244b0:	sdiv	r0, r0, r1
   244b4:	ldr	r1, [fp, #8]
   244b8:	cmp	r0, r1
   244bc:	blt	244dc <__assert_fail@plt+0x12ed4>
   244c0:	b	244f4 <__assert_fail@plt+0x12eec>
   244c4:	ldr	r0, [fp, #8]
   244c8:	movw	r1, #32767	; 0x7fff
   244cc:	sdiv	r0, r1, r0
   244d0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   244d4:	cmp	r0, r1
   244d8:	bge	244f4 <__assert_fail@plt+0x12eec>
   244dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   244e0:	ldr	r1, [fp, #8]
   244e4:	mul	r0, r0, r1
   244e8:	sxth	r0, r0
   244ec:	str	r0, [fp, #-28]	; 0xffffffe4
   244f0:	b	252e0 <__assert_fail@plt+0x13cd8>
   244f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   244f8:	ldr	r1, [fp, #8]
   244fc:	mul	r0, r0, r1
   24500:	sxth	r0, r0
   24504:	str	r0, [fp, #-28]	; 0xffffffe4
   24508:	b	252ec <__assert_fail@plt+0x13ce4>
   2450c:	ldr	r0, [fp, #8]
   24510:	cmp	r0, #0
   24514:	bge	24624 <__assert_fail@plt+0x1301c>
   24518:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2451c:	cmp	r0, #0
   24520:	bge	245ac <__assert_fail@plt+0x12fa4>
   24524:	b	24528 <__assert_fail@plt+0x12f20>
   24528:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2452c:	ldr	r1, [fp, #8]
   24530:	movw	r2, #65535	; 0xffff
   24534:	sdiv	r1, r2, r1
   24538:	cmp	r0, r1
   2453c:	blt	246c0 <__assert_fail@plt+0x130b8>
   24540:	b	246d8 <__assert_fail@plt+0x130d0>
   24544:	b	24548 <__assert_fail@plt+0x12f40>
   24548:	ldr	r0, [pc, #2608]	; 24f80 <__assert_fail@plt+0x13978>
   2454c:	ldr	r1, [fp, #8]
   24550:	cmp	r1, r0
   24554:	blt	2456c <__assert_fail@plt+0x12f64>
   24558:	b	24578 <__assert_fail@plt+0x12f70>
   2455c:	ldr	r0, [fp, #8]
   24560:	movw	r1, #0
   24564:	cmp	r1, r0
   24568:	bge	24578 <__assert_fail@plt+0x12f70>
   2456c:	movw	r0, #0
   24570:	str	r0, [fp, #-48]	; 0xffffffd0
   24574:	b	24590 <__assert_fail@plt+0x12f88>
   24578:	ldr	r0, [fp, #8]
   2457c:	movw	r1, #0
   24580:	sub	r0, r1, r0
   24584:	movw	r1, #65535	; 0xffff
   24588:	sdiv	r0, r1, r0
   2458c:	str	r0, [fp, #-48]	; 0xffffffd0
   24590:	ldr	r0, [fp, #-48]	; 0xffffffd0
   24594:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24598:	mvn	r2, #0
   2459c:	sub	r1, r2, r1
   245a0:	cmp	r0, r1
   245a4:	ble	246c0 <__assert_fail@plt+0x130b8>
   245a8:	b	246d8 <__assert_fail@plt+0x130d0>
   245ac:	b	245b0 <__assert_fail@plt+0x12fa8>
   245b0:	b	24608 <__assert_fail@plt+0x13000>
   245b4:	b	24608 <__assert_fail@plt+0x13000>
   245b8:	ldr	r0, [fp, #8]
   245bc:	cmn	r0, #1
   245c0:	bne	24608 <__assert_fail@plt+0x13000>
   245c4:	b	245c8 <__assert_fail@plt+0x12fc0>
   245c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   245cc:	add	r0, r0, #0
   245d0:	movw	r1, #0
   245d4:	cmp	r1, r0
   245d8:	blt	246c0 <__assert_fail@plt+0x130b8>
   245dc:	b	246d8 <__assert_fail@plt+0x130d0>
   245e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   245e4:	movw	r1, #0
   245e8:	cmp	r1, r0
   245ec:	bge	246d8 <__assert_fail@plt+0x130d0>
   245f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   245f4:	sub	r0, r0, #1
   245f8:	mvn	r1, #0
   245fc:	cmp	r1, r0
   24600:	blt	246c0 <__assert_fail@plt+0x130b8>
   24604:	b	246d8 <__assert_fail@plt+0x130d0>
   24608:	ldr	r0, [fp, #8]
   2460c:	movw	r1, #0
   24610:	sdiv	r0, r1, r0
   24614:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24618:	cmp	r0, r1
   2461c:	blt	246c0 <__assert_fail@plt+0x130b8>
   24620:	b	246d8 <__assert_fail@plt+0x130d0>
   24624:	ldr	r0, [fp, #8]
   24628:	cmp	r0, #0
   2462c:	bne	24634 <__assert_fail@plt+0x1302c>
   24630:	b	246d8 <__assert_fail@plt+0x130d0>
   24634:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24638:	cmp	r0, #0
   2463c:	bge	246a8 <__assert_fail@plt+0x130a0>
   24640:	b	24644 <__assert_fail@plt+0x1303c>
   24644:	b	2468c <__assert_fail@plt+0x13084>
   24648:	b	2468c <__assert_fail@plt+0x13084>
   2464c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24650:	cmn	r0, #1
   24654:	bne	2468c <__assert_fail@plt+0x13084>
   24658:	b	2465c <__assert_fail@plt+0x13054>
   2465c:	ldr	r0, [fp, #8]
   24660:	add	r0, r0, #0
   24664:	movw	r1, #0
   24668:	cmp	r1, r0
   2466c:	blt	246c0 <__assert_fail@plt+0x130b8>
   24670:	b	246d8 <__assert_fail@plt+0x130d0>
   24674:	ldr	r0, [fp, #8]
   24678:	sub	r0, r0, #1
   2467c:	mvn	r1, #0
   24680:	cmp	r1, r0
   24684:	blt	246c0 <__assert_fail@plt+0x130b8>
   24688:	b	246d8 <__assert_fail@plt+0x130d0>
   2468c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24690:	movw	r1, #0
   24694:	sdiv	r0, r1, r0
   24698:	ldr	r1, [fp, #8]
   2469c:	cmp	r0, r1
   246a0:	blt	246c0 <__assert_fail@plt+0x130b8>
   246a4:	b	246d8 <__assert_fail@plt+0x130d0>
   246a8:	ldr	r0, [fp, #8]
   246ac:	movw	r1, #65535	; 0xffff
   246b0:	sdiv	r0, r1, r0
   246b4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   246b8:	cmp	r0, r1
   246bc:	bge	246d8 <__assert_fail@plt+0x130d0>
   246c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   246c4:	ldr	r1, [fp, #8]
   246c8:	mul	r0, r0, r1
   246cc:	uxth	r0, r0
   246d0:	str	r0, [fp, #-28]	; 0xffffffe4
   246d4:	b	252e0 <__assert_fail@plt+0x13cd8>
   246d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   246dc:	ldr	r1, [fp, #8]
   246e0:	mul	r0, r0, r1
   246e4:	uxth	r0, r0
   246e8:	str	r0, [fp, #-28]	; 0xffffffe4
   246ec:	b	252ec <__assert_fail@plt+0x13ce4>
   246f0:	b	246f4 <__assert_fail@plt+0x130ec>
   246f4:	b	246f8 <__assert_fail@plt+0x130f0>
   246f8:	ldr	r0, [fp, #8]
   246fc:	cmp	r0, #0
   24700:	bge	24804 <__assert_fail@plt+0x131fc>
   24704:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24708:	cmp	r0, #0
   2470c:	bge	24798 <__assert_fail@plt+0x13190>
   24710:	b	24714 <__assert_fail@plt+0x1310c>
   24714:	ldr	r0, [pc, #1984]	; 24edc <__assert_fail@plt+0x138d4>
   24718:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2471c:	ldr	r2, [fp, #8]
   24720:	sdiv	r0, r0, r2
   24724:	cmp	r1, r0
   24728:	blt	24894 <__assert_fail@plt+0x1328c>
   2472c:	b	248a8 <__assert_fail@plt+0x132a0>
   24730:	b	24734 <__assert_fail@plt+0x1312c>
   24734:	ldr	r0, [pc, #2116]	; 24f80 <__assert_fail@plt+0x13978>
   24738:	ldr	r1, [fp, #8]
   2473c:	cmp	r1, r0
   24740:	blt	24758 <__assert_fail@plt+0x13150>
   24744:	b	24764 <__assert_fail@plt+0x1315c>
   24748:	ldr	r0, [fp, #8]
   2474c:	movw	r1, #0
   24750:	cmp	r1, r0
   24754:	bge	24764 <__assert_fail@plt+0x1315c>
   24758:	movw	r0, #0
   2475c:	str	r0, [fp, #-52]	; 0xffffffcc
   24760:	b	2477c <__assert_fail@plt+0x13174>
   24764:	ldr	r0, [pc, #1904]	; 24edc <__assert_fail@plt+0x138d4>
   24768:	ldr	r1, [fp, #8]
   2476c:	movw	r2, #0
   24770:	sub	r1, r2, r1
   24774:	sdiv	r0, r0, r1
   24778:	str	r0, [fp, #-52]	; 0xffffffcc
   2477c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   24780:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24784:	mvn	r2, #0
   24788:	sub	r1, r2, r1
   2478c:	cmp	r0, r1
   24790:	ble	24894 <__assert_fail@plt+0x1328c>
   24794:	b	248a8 <__assert_fail@plt+0x132a0>
   24798:	ldr	r0, [fp, #8]
   2479c:	cmn	r0, #1
   247a0:	bne	247e8 <__assert_fail@plt+0x131e0>
   247a4:	b	247a8 <__assert_fail@plt+0x131a0>
   247a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   247ac:	add	r0, r0, #-2147483648	; 0x80000000
   247b0:	movw	r1, #0
   247b4:	cmp	r1, r0
   247b8:	blt	24894 <__assert_fail@plt+0x1328c>
   247bc:	b	248a8 <__assert_fail@plt+0x132a0>
   247c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   247c4:	movw	r1, #0
   247c8:	cmp	r1, r0
   247cc:	bge	248a8 <__assert_fail@plt+0x132a0>
   247d0:	ldr	r0, [pc, #1796]	; 24edc <__assert_fail@plt+0x138d4>
   247d4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   247d8:	sub	r1, r1, #1
   247dc:	cmp	r0, r1
   247e0:	blt	24894 <__assert_fail@plt+0x1328c>
   247e4:	b	248a8 <__assert_fail@plt+0x132a0>
   247e8:	ldr	r0, [pc, #4080]	; 257e0 <__assert_fail@plt+0x141d8>
   247ec:	ldr	r1, [fp, #8]
   247f0:	sdiv	r0, r0, r1
   247f4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   247f8:	cmp	r0, r1
   247fc:	blt	24894 <__assert_fail@plt+0x1328c>
   24800:	b	248a8 <__assert_fail@plt+0x132a0>
   24804:	ldr	r0, [fp, #8]
   24808:	cmp	r0, #0
   2480c:	bne	24814 <__assert_fail@plt+0x1320c>
   24810:	b	248a8 <__assert_fail@plt+0x132a0>
   24814:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24818:	cmp	r0, #0
   2481c:	bge	2487c <__assert_fail@plt+0x13274>
   24820:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24824:	cmn	r0, #1
   24828:	bne	24860 <__assert_fail@plt+0x13258>
   2482c:	b	24830 <__assert_fail@plt+0x13228>
   24830:	ldr	r0, [fp, #8]
   24834:	add	r0, r0, #-2147483648	; 0x80000000
   24838:	movw	r1, #0
   2483c:	cmp	r1, r0
   24840:	blt	24894 <__assert_fail@plt+0x1328c>
   24844:	b	248a8 <__assert_fail@plt+0x132a0>
   24848:	ldr	r0, [pc, #1676]	; 24edc <__assert_fail@plt+0x138d4>
   2484c:	ldr	r1, [fp, #8]
   24850:	sub	r1, r1, #1
   24854:	cmp	r0, r1
   24858:	blt	24894 <__assert_fail@plt+0x1328c>
   2485c:	b	248a8 <__assert_fail@plt+0x132a0>
   24860:	ldr	r0, [pc, #3960]	; 257e0 <__assert_fail@plt+0x141d8>
   24864:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24868:	sdiv	r0, r0, r1
   2486c:	ldr	r1, [fp, #8]
   24870:	cmp	r0, r1
   24874:	blt	24894 <__assert_fail@plt+0x1328c>
   24878:	b	248a8 <__assert_fail@plt+0x132a0>
   2487c:	ldr	r0, [pc, #1624]	; 24edc <__assert_fail@plt+0x138d4>
   24880:	ldr	r1, [fp, #8]
   24884:	sdiv	r0, r0, r1
   24888:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2488c:	cmp	r0, r1
   24890:	bge	248a8 <__assert_fail@plt+0x132a0>
   24894:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24898:	ldr	r1, [fp, #8]
   2489c:	mul	r0, r0, r1
   248a0:	str	r0, [fp, #-28]	; 0xffffffe4
   248a4:	b	252e0 <__assert_fail@plt+0x13cd8>
   248a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   248ac:	ldr	r1, [fp, #8]
   248b0:	mul	r0, r0, r1
   248b4:	str	r0, [fp, #-28]	; 0xffffffe4
   248b8:	b	252ec <__assert_fail@plt+0x13ce4>
   248bc:	ldr	r0, [fp, #8]
   248c0:	cmp	r0, #0
   248c4:	bge	249d4 <__assert_fail@plt+0x133cc>
   248c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   248cc:	cmp	r0, #0
   248d0:	bge	2495c <__assert_fail@plt+0x13354>
   248d4:	b	248f4 <__assert_fail@plt+0x132ec>
   248d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   248dc:	ldr	r1, [fp, #8]
   248e0:	mvn	r2, #0
   248e4:	udiv	r1, r2, r1
   248e8:	cmp	r0, r1
   248ec:	bcc	24a70 <__assert_fail@plt+0x13468>
   248f0:	b	24a84 <__assert_fail@plt+0x1347c>
   248f4:	b	248f8 <__assert_fail@plt+0x132f0>
   248f8:	ldr	r0, [pc, #1664]	; 24f80 <__assert_fail@plt+0x13978>
   248fc:	ldr	r1, [fp, #8]
   24900:	cmp	r1, r0
   24904:	blt	2491c <__assert_fail@plt+0x13314>
   24908:	b	24928 <__assert_fail@plt+0x13320>
   2490c:	ldr	r0, [fp, #8]
   24910:	movw	r1, #0
   24914:	cmp	r1, r0
   24918:	bge	24928 <__assert_fail@plt+0x13320>
   2491c:	movw	r0, #1
   24920:	str	r0, [fp, #-56]	; 0xffffffc8
   24924:	b	24940 <__assert_fail@plt+0x13338>
   24928:	ldr	r0, [fp, #8]
   2492c:	movw	r1, #0
   24930:	sub	r0, r1, r0
   24934:	mvn	r1, #0
   24938:	udiv	r0, r1, r0
   2493c:	str	r0, [fp, #-56]	; 0xffffffc8
   24940:	ldr	r0, [fp, #-56]	; 0xffffffc8
   24944:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24948:	mvn	r2, #0
   2494c:	sub	r1, r2, r1
   24950:	cmp	r0, r1
   24954:	bls	24a70 <__assert_fail@plt+0x13468>
   24958:	b	24a84 <__assert_fail@plt+0x1347c>
   2495c:	b	24960 <__assert_fail@plt+0x13358>
   24960:	b	249b8 <__assert_fail@plt+0x133b0>
   24964:	b	249b8 <__assert_fail@plt+0x133b0>
   24968:	ldr	r0, [fp, #8]
   2496c:	cmn	r0, #1
   24970:	bne	249b8 <__assert_fail@plt+0x133b0>
   24974:	b	24978 <__assert_fail@plt+0x13370>
   24978:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2497c:	add	r0, r0, #0
   24980:	movw	r1, #0
   24984:	cmp	r1, r0
   24988:	blt	24a70 <__assert_fail@plt+0x13468>
   2498c:	b	24a84 <__assert_fail@plt+0x1347c>
   24990:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24994:	movw	r1, #0
   24998:	cmp	r1, r0
   2499c:	bge	24a84 <__assert_fail@plt+0x1347c>
   249a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   249a4:	sub	r0, r0, #1
   249a8:	mvn	r1, #0
   249ac:	cmp	r1, r0
   249b0:	blt	24a70 <__assert_fail@plt+0x13468>
   249b4:	b	24a84 <__assert_fail@plt+0x1347c>
   249b8:	ldr	r0, [fp, #8]
   249bc:	movw	r1, #0
   249c0:	sdiv	r0, r1, r0
   249c4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   249c8:	cmp	r0, r1
   249cc:	blt	24a70 <__assert_fail@plt+0x13468>
   249d0:	b	24a84 <__assert_fail@plt+0x1347c>
   249d4:	ldr	r0, [fp, #8]
   249d8:	cmp	r0, #0
   249dc:	bne	249e4 <__assert_fail@plt+0x133dc>
   249e0:	b	24a84 <__assert_fail@plt+0x1347c>
   249e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   249e8:	cmp	r0, #0
   249ec:	bge	24a58 <__assert_fail@plt+0x13450>
   249f0:	b	249f4 <__assert_fail@plt+0x133ec>
   249f4:	b	24a3c <__assert_fail@plt+0x13434>
   249f8:	b	24a3c <__assert_fail@plt+0x13434>
   249fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24a00:	cmn	r0, #1
   24a04:	bne	24a3c <__assert_fail@plt+0x13434>
   24a08:	b	24a0c <__assert_fail@plt+0x13404>
   24a0c:	ldr	r0, [fp, #8]
   24a10:	add	r0, r0, #0
   24a14:	movw	r1, #0
   24a18:	cmp	r1, r0
   24a1c:	blt	24a70 <__assert_fail@plt+0x13468>
   24a20:	b	24a84 <__assert_fail@plt+0x1347c>
   24a24:	ldr	r0, [fp, #8]
   24a28:	sub	r0, r0, #1
   24a2c:	mvn	r1, #0
   24a30:	cmp	r1, r0
   24a34:	blt	24a70 <__assert_fail@plt+0x13468>
   24a38:	b	24a84 <__assert_fail@plt+0x1347c>
   24a3c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24a40:	movw	r1, #0
   24a44:	sdiv	r0, r1, r0
   24a48:	ldr	r1, [fp, #8]
   24a4c:	cmp	r0, r1
   24a50:	blt	24a70 <__assert_fail@plt+0x13468>
   24a54:	b	24a84 <__assert_fail@plt+0x1347c>
   24a58:	ldr	r0, [fp, #8]
   24a5c:	mvn	r1, #0
   24a60:	udiv	r0, r1, r0
   24a64:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24a68:	cmp	r0, r1
   24a6c:	bcs	24a84 <__assert_fail@plt+0x1347c>
   24a70:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24a74:	ldr	r1, [fp, #8]
   24a78:	mul	r0, r0, r1
   24a7c:	str	r0, [fp, #-28]	; 0xffffffe4
   24a80:	b	252e0 <__assert_fail@plt+0x13cd8>
   24a84:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24a88:	ldr	r1, [fp, #8]
   24a8c:	mul	r0, r0, r1
   24a90:	str	r0, [fp, #-28]	; 0xffffffe4
   24a94:	b	252ec <__assert_fail@plt+0x13ce4>
   24a98:	b	24a9c <__assert_fail@plt+0x13494>
   24a9c:	b	24aa0 <__assert_fail@plt+0x13498>
   24aa0:	ldr	r0, [fp, #8]
   24aa4:	cmp	r0, #0
   24aa8:	bge	24bac <__assert_fail@plt+0x135a4>
   24aac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24ab0:	cmp	r0, #0
   24ab4:	bge	24b40 <__assert_fail@plt+0x13538>
   24ab8:	b	24abc <__assert_fail@plt+0x134b4>
   24abc:	ldr	r0, [pc, #1048]	; 24edc <__assert_fail@plt+0x138d4>
   24ac0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24ac4:	ldr	r2, [fp, #8]
   24ac8:	sdiv	r0, r0, r2
   24acc:	cmp	r1, r0
   24ad0:	blt	24c3c <__assert_fail@plt+0x13634>
   24ad4:	b	24c50 <__assert_fail@plt+0x13648>
   24ad8:	b	24adc <__assert_fail@plt+0x134d4>
   24adc:	ldr	r0, [pc, #1180]	; 24f80 <__assert_fail@plt+0x13978>
   24ae0:	ldr	r1, [fp, #8]
   24ae4:	cmp	r1, r0
   24ae8:	blt	24b00 <__assert_fail@plt+0x134f8>
   24aec:	b	24b0c <__assert_fail@plt+0x13504>
   24af0:	ldr	r0, [fp, #8]
   24af4:	movw	r1, #0
   24af8:	cmp	r1, r0
   24afc:	bge	24b0c <__assert_fail@plt+0x13504>
   24b00:	movw	r0, #0
   24b04:	str	r0, [fp, #-60]	; 0xffffffc4
   24b08:	b	24b24 <__assert_fail@plt+0x1351c>
   24b0c:	ldr	r0, [pc, #968]	; 24edc <__assert_fail@plt+0x138d4>
   24b10:	ldr	r1, [fp, #8]
   24b14:	movw	r2, #0
   24b18:	sub	r1, r2, r1
   24b1c:	sdiv	r0, r0, r1
   24b20:	str	r0, [fp, #-60]	; 0xffffffc4
   24b24:	ldr	r0, [fp, #-60]	; 0xffffffc4
   24b28:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24b2c:	mvn	r2, #0
   24b30:	sub	r1, r2, r1
   24b34:	cmp	r0, r1
   24b38:	ble	24c3c <__assert_fail@plt+0x13634>
   24b3c:	b	24c50 <__assert_fail@plt+0x13648>
   24b40:	ldr	r0, [fp, #8]
   24b44:	cmn	r0, #1
   24b48:	bne	24b90 <__assert_fail@plt+0x13588>
   24b4c:	b	24b50 <__assert_fail@plt+0x13548>
   24b50:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24b54:	add	r0, r0, #-2147483648	; 0x80000000
   24b58:	movw	r1, #0
   24b5c:	cmp	r1, r0
   24b60:	blt	24c3c <__assert_fail@plt+0x13634>
   24b64:	b	24c50 <__assert_fail@plt+0x13648>
   24b68:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24b6c:	movw	r1, #0
   24b70:	cmp	r1, r0
   24b74:	bge	24c50 <__assert_fail@plt+0x13648>
   24b78:	ldr	r0, [pc, #860]	; 24edc <__assert_fail@plt+0x138d4>
   24b7c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24b80:	sub	r1, r1, #1
   24b84:	cmp	r0, r1
   24b88:	blt	24c3c <__assert_fail@plt+0x13634>
   24b8c:	b	24c50 <__assert_fail@plt+0x13648>
   24b90:	ldr	r0, [pc, #3144]	; 257e0 <__assert_fail@plt+0x141d8>
   24b94:	ldr	r1, [fp, #8]
   24b98:	sdiv	r0, r0, r1
   24b9c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24ba0:	cmp	r0, r1
   24ba4:	blt	24c3c <__assert_fail@plt+0x13634>
   24ba8:	b	24c50 <__assert_fail@plt+0x13648>
   24bac:	ldr	r0, [fp, #8]
   24bb0:	cmp	r0, #0
   24bb4:	bne	24bbc <__assert_fail@plt+0x135b4>
   24bb8:	b	24c50 <__assert_fail@plt+0x13648>
   24bbc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24bc0:	cmp	r0, #0
   24bc4:	bge	24c24 <__assert_fail@plt+0x1361c>
   24bc8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24bcc:	cmn	r0, #1
   24bd0:	bne	24c08 <__assert_fail@plt+0x13600>
   24bd4:	b	24bd8 <__assert_fail@plt+0x135d0>
   24bd8:	ldr	r0, [fp, #8]
   24bdc:	add	r0, r0, #-2147483648	; 0x80000000
   24be0:	movw	r1, #0
   24be4:	cmp	r1, r0
   24be8:	blt	24c3c <__assert_fail@plt+0x13634>
   24bec:	b	24c50 <__assert_fail@plt+0x13648>
   24bf0:	ldr	r0, [pc, #740]	; 24edc <__assert_fail@plt+0x138d4>
   24bf4:	ldr	r1, [fp, #8]
   24bf8:	sub	r1, r1, #1
   24bfc:	cmp	r0, r1
   24c00:	blt	24c3c <__assert_fail@plt+0x13634>
   24c04:	b	24c50 <__assert_fail@plt+0x13648>
   24c08:	ldr	r0, [pc, #3024]	; 257e0 <__assert_fail@plt+0x141d8>
   24c0c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24c10:	sdiv	r0, r0, r1
   24c14:	ldr	r1, [fp, #8]
   24c18:	cmp	r0, r1
   24c1c:	blt	24c3c <__assert_fail@plt+0x13634>
   24c20:	b	24c50 <__assert_fail@plt+0x13648>
   24c24:	ldr	r0, [pc, #688]	; 24edc <__assert_fail@plt+0x138d4>
   24c28:	ldr	r1, [fp, #8]
   24c2c:	sdiv	r0, r0, r1
   24c30:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24c34:	cmp	r0, r1
   24c38:	bge	24c50 <__assert_fail@plt+0x13648>
   24c3c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24c40:	ldr	r1, [fp, #8]
   24c44:	mul	r0, r0, r1
   24c48:	str	r0, [fp, #-28]	; 0xffffffe4
   24c4c:	b	252e0 <__assert_fail@plt+0x13cd8>
   24c50:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24c54:	ldr	r1, [fp, #8]
   24c58:	mul	r0, r0, r1
   24c5c:	str	r0, [fp, #-28]	; 0xffffffe4
   24c60:	b	252ec <__assert_fail@plt+0x13ce4>
   24c64:	ldr	r0, [fp, #8]
   24c68:	cmp	r0, #0
   24c6c:	bge	24d7c <__assert_fail@plt+0x13774>
   24c70:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24c74:	cmp	r0, #0
   24c78:	bge	24d04 <__assert_fail@plt+0x136fc>
   24c7c:	b	24c9c <__assert_fail@plt+0x13694>
   24c80:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24c84:	ldr	r1, [fp, #8]
   24c88:	mvn	r2, #0
   24c8c:	udiv	r1, r2, r1
   24c90:	cmp	r0, r1
   24c94:	bcc	24e18 <__assert_fail@plt+0x13810>
   24c98:	b	24e2c <__assert_fail@plt+0x13824>
   24c9c:	b	24ca0 <__assert_fail@plt+0x13698>
   24ca0:	ldr	r0, [pc, #728]	; 24f80 <__assert_fail@plt+0x13978>
   24ca4:	ldr	r1, [fp, #8]
   24ca8:	cmp	r1, r0
   24cac:	blt	24cc4 <__assert_fail@plt+0x136bc>
   24cb0:	b	24cd0 <__assert_fail@plt+0x136c8>
   24cb4:	ldr	r0, [fp, #8]
   24cb8:	movw	r1, #0
   24cbc:	cmp	r1, r0
   24cc0:	bge	24cd0 <__assert_fail@plt+0x136c8>
   24cc4:	movw	r0, #1
   24cc8:	str	r0, [fp, #-64]	; 0xffffffc0
   24ccc:	b	24ce8 <__assert_fail@plt+0x136e0>
   24cd0:	ldr	r0, [fp, #8]
   24cd4:	movw	r1, #0
   24cd8:	sub	r0, r1, r0
   24cdc:	mvn	r1, #0
   24ce0:	udiv	r0, r1, r0
   24ce4:	str	r0, [fp, #-64]	; 0xffffffc0
   24ce8:	ldr	r0, [fp, #-64]	; 0xffffffc0
   24cec:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24cf0:	mvn	r2, #0
   24cf4:	sub	r1, r2, r1
   24cf8:	cmp	r0, r1
   24cfc:	bls	24e18 <__assert_fail@plt+0x13810>
   24d00:	b	24e2c <__assert_fail@plt+0x13824>
   24d04:	b	24d08 <__assert_fail@plt+0x13700>
   24d08:	b	24d60 <__assert_fail@plt+0x13758>
   24d0c:	b	24d60 <__assert_fail@plt+0x13758>
   24d10:	ldr	r0, [fp, #8]
   24d14:	cmn	r0, #1
   24d18:	bne	24d60 <__assert_fail@plt+0x13758>
   24d1c:	b	24d20 <__assert_fail@plt+0x13718>
   24d20:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24d24:	add	r0, r0, #0
   24d28:	movw	r1, #0
   24d2c:	cmp	r1, r0
   24d30:	blt	24e18 <__assert_fail@plt+0x13810>
   24d34:	b	24e2c <__assert_fail@plt+0x13824>
   24d38:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24d3c:	movw	r1, #0
   24d40:	cmp	r1, r0
   24d44:	bge	24e2c <__assert_fail@plt+0x13824>
   24d48:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24d4c:	sub	r0, r0, #1
   24d50:	mvn	r1, #0
   24d54:	cmp	r1, r0
   24d58:	blt	24e18 <__assert_fail@plt+0x13810>
   24d5c:	b	24e2c <__assert_fail@plt+0x13824>
   24d60:	ldr	r0, [fp, #8]
   24d64:	movw	r1, #0
   24d68:	sdiv	r0, r1, r0
   24d6c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24d70:	cmp	r0, r1
   24d74:	blt	24e18 <__assert_fail@plt+0x13810>
   24d78:	b	24e2c <__assert_fail@plt+0x13824>
   24d7c:	ldr	r0, [fp, #8]
   24d80:	cmp	r0, #0
   24d84:	bne	24d8c <__assert_fail@plt+0x13784>
   24d88:	b	24e2c <__assert_fail@plt+0x13824>
   24d8c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24d90:	cmp	r0, #0
   24d94:	bge	24e00 <__assert_fail@plt+0x137f8>
   24d98:	b	24d9c <__assert_fail@plt+0x13794>
   24d9c:	b	24de4 <__assert_fail@plt+0x137dc>
   24da0:	b	24de4 <__assert_fail@plt+0x137dc>
   24da4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24da8:	cmn	r0, #1
   24dac:	bne	24de4 <__assert_fail@plt+0x137dc>
   24db0:	b	24db4 <__assert_fail@plt+0x137ac>
   24db4:	ldr	r0, [fp, #8]
   24db8:	add	r0, r0, #0
   24dbc:	movw	r1, #0
   24dc0:	cmp	r1, r0
   24dc4:	blt	24e18 <__assert_fail@plt+0x13810>
   24dc8:	b	24e2c <__assert_fail@plt+0x13824>
   24dcc:	ldr	r0, [fp, #8]
   24dd0:	sub	r0, r0, #1
   24dd4:	mvn	r1, #0
   24dd8:	cmp	r1, r0
   24ddc:	blt	24e18 <__assert_fail@plt+0x13810>
   24de0:	b	24e2c <__assert_fail@plt+0x13824>
   24de4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24de8:	movw	r1, #0
   24dec:	sdiv	r0, r1, r0
   24df0:	ldr	r1, [fp, #8]
   24df4:	cmp	r0, r1
   24df8:	blt	24e18 <__assert_fail@plt+0x13810>
   24dfc:	b	24e2c <__assert_fail@plt+0x13824>
   24e00:	ldr	r0, [fp, #8]
   24e04:	mvn	r1, #0
   24e08:	udiv	r0, r1, r0
   24e0c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24e10:	cmp	r0, r1
   24e14:	bcs	24e2c <__assert_fail@plt+0x13824>
   24e18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24e1c:	ldr	r1, [fp, #8]
   24e20:	mul	r0, r0, r1
   24e24:	str	r0, [fp, #-28]	; 0xffffffe4
   24e28:	b	252e0 <__assert_fail@plt+0x13cd8>
   24e2c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24e30:	ldr	r1, [fp, #8]
   24e34:	mul	r0, r0, r1
   24e38:	str	r0, [fp, #-28]	; 0xffffffe4
   24e3c:	b	252ec <__assert_fail@plt+0x13ce4>
   24e40:	b	24e44 <__assert_fail@plt+0x1383c>
   24e44:	ldr	r0, [fp, #8]
   24e48:	cmp	r0, #0
   24e4c:	bge	24fbc <__assert_fail@plt+0x139b4>
   24e50:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24e54:	cmp	r0, #0
   24e58:	bge	24f34 <__assert_fail@plt+0x1392c>
   24e5c:	b	24e60 <__assert_fail@plt+0x13858>
   24e60:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24e64:	ldr	r1, [fp, #8]
   24e68:	asr	r3, r1, #31
   24e6c:	mvn	r2, #0
   24e70:	mvn	ip, #-2147483648	; 0x80000000
   24e74:	str	r0, [fp, #-68]	; 0xffffffbc
   24e78:	mov	r0, r2
   24e7c:	str	r1, [fp, #-72]	; 0xffffffb8
   24e80:	mov	r1, ip
   24e84:	ldr	r2, [fp, #-72]	; 0xffffffb8
   24e88:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   24e8c:	ldr	r2, [fp, #-68]	; 0xffffffbc
   24e90:	subs	r0, r2, r0
   24e94:	rscs	r1, r1, r2, asr #31
   24e98:	blt	25084 <__assert_fail@plt+0x13a7c>
   24e9c:	b	25098 <__assert_fail@plt+0x13a90>
   24ea0:	b	24ea4 <__assert_fail@plt+0x1389c>
   24ea4:	ldr	r0, [pc, #212]	; 24f80 <__assert_fail@plt+0x13978>
   24ea8:	ldr	r1, [fp, #8]
   24eac:	cmp	r1, r0
   24eb0:	blt	24ec8 <__assert_fail@plt+0x138c0>
   24eb4:	b	24ee0 <__assert_fail@plt+0x138d8>
   24eb8:	ldr	r0, [fp, #8]
   24ebc:	movw	r1, #0
   24ec0:	cmp	r1, r0
   24ec4:	bge	24ee0 <__assert_fail@plt+0x138d8>
   24ec8:	mov	r0, #0
   24ecc:	mvn	r1, #0
   24ed0:	str	r1, [fp, #-76]	; 0xffffffb4
   24ed4:	str	r0, [fp, #-80]	; 0xffffffb0
   24ed8:	b	24f14 <__assert_fail@plt+0x1390c>
   24edc:	svcvc	0x00ffffff
   24ee0:	ldr	r0, [fp, #8]
   24ee4:	rsb	r0, r0, #0
   24ee8:	asr	r3, r0, #31
   24eec:	mvn	r1, #0
   24ef0:	mvn	r2, #-2147483648	; 0x80000000
   24ef4:	str	r0, [fp, #-84]	; 0xffffffac
   24ef8:	mov	r0, r1
   24efc:	mov	r1, r2
   24f00:	ldr	r2, [fp, #-84]	; 0xffffffac
   24f04:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   24f08:	str	r0, [fp, #-76]	; 0xffffffb4
   24f0c:	str	r1, [fp, #-80]	; 0xffffffb0
   24f10:	b	24f14 <__assert_fail@plt+0x1390c>
   24f14:	ldr	r0, [fp, #-80]	; 0xffffffb0
   24f18:	ldr	r1, [fp, #-76]	; 0xffffffb4
   24f1c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   24f20:	mvn	r2, r2
   24f24:	subs	r1, r2, r1
   24f28:	rscs	r0, r0, r2, asr #31
   24f2c:	bge	25084 <__assert_fail@plt+0x13a7c>
   24f30:	b	25098 <__assert_fail@plt+0x13a90>
   24f34:	ldr	r0, [fp, #8]
   24f38:	cmn	r0, #1
   24f3c:	bne	24f84 <__assert_fail@plt+0x1397c>
   24f40:	b	24f44 <__assert_fail@plt+0x1393c>
   24f44:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24f48:	mov	r1, #-2147483648	; 0x80000000
   24f4c:	add	r1, r1, r0, asr #31
   24f50:	rsbs	r0, r0, #0
   24f54:	rscs	r1, r1, #0
   24f58:	blt	25084 <__assert_fail@plt+0x13a7c>
   24f5c:	b	25098 <__assert_fail@plt+0x13a90>
   24f60:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24f64:	movw	r1, #0
   24f68:	cmp	r1, r0
   24f6c:	bge	25098 <__assert_fail@plt+0x13a90>
   24f70:	mov	r0, #0
   24f74:	cmp	r0, #0
   24f78:	bne	25084 <__assert_fail@plt+0x13a7c>
   24f7c:	b	25098 <__assert_fail@plt+0x13a90>
   24f80:	andhi	r0, r0, r1
   24f84:	ldr	r0, [fp, #8]
   24f88:	asr	r3, r0, #31
   24f8c:	mov	r1, #0
   24f90:	mov	r2, #-2147483648	; 0x80000000
   24f94:	str	r0, [fp, #-88]	; 0xffffffa8
   24f98:	mov	r0, r1
   24f9c:	mov	r1, r2
   24fa0:	ldr	r2, [fp, #-88]	; 0xffffffa8
   24fa4:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   24fa8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   24fac:	subs	r0, r0, r2
   24fb0:	sbcs	r1, r1, r2, asr #31
   24fb4:	blt	25084 <__assert_fail@plt+0x13a7c>
   24fb8:	b	25098 <__assert_fail@plt+0x13a90>
   24fbc:	ldr	r0, [fp, #8]
   24fc0:	cmp	r0, #0
   24fc4:	bne	24fcc <__assert_fail@plt+0x139c4>
   24fc8:	b	25098 <__assert_fail@plt+0x13a90>
   24fcc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24fd0:	cmp	r0, #0
   24fd4:	bge	2504c <__assert_fail@plt+0x13a44>
   24fd8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24fdc:	cmn	r0, #1
   24fe0:	bne	25014 <__assert_fail@plt+0x13a0c>
   24fe4:	b	24fe8 <__assert_fail@plt+0x139e0>
   24fe8:	ldr	r0, [fp, #8]
   24fec:	mov	r1, #-2147483648	; 0x80000000
   24ff0:	add	r1, r1, r0, asr #31
   24ff4:	rsbs	r0, r0, #0
   24ff8:	rscs	r1, r1, #0
   24ffc:	blt	25084 <__assert_fail@plt+0x13a7c>
   25000:	b	25098 <__assert_fail@plt+0x13a90>
   25004:	mov	r0, #0
   25008:	cmp	r0, #0
   2500c:	bne	25084 <__assert_fail@plt+0x13a7c>
   25010:	b	25098 <__assert_fail@plt+0x13a90>
   25014:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25018:	asr	r3, r0, #31
   2501c:	mov	r1, #0
   25020:	mov	r2, #-2147483648	; 0x80000000
   25024:	str	r0, [fp, #-92]	; 0xffffffa4
   25028:	mov	r0, r1
   2502c:	mov	r1, r2
   25030:	ldr	r2, [fp, #-92]	; 0xffffffa4
   25034:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   25038:	ldr	r2, [fp, #8]
   2503c:	subs	r0, r0, r2
   25040:	sbcs	r1, r1, r2, asr #31
   25044:	blt	25084 <__assert_fail@plt+0x13a7c>
   25048:	b	25098 <__assert_fail@plt+0x13a90>
   2504c:	ldr	r0, [fp, #8]
   25050:	asr	r3, r0, #31
   25054:	mvn	r1, #0
   25058:	mvn	r2, #-2147483648	; 0x80000000
   2505c:	str	r0, [fp, #-96]	; 0xffffffa0
   25060:	mov	r0, r1
   25064:	mov	r1, r2
   25068:	ldr	r2, [fp, #-96]	; 0xffffffa0
   2506c:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   25070:	ldr	r2, [fp, #-24]	; 0xffffffe8
   25074:	subs	r0, r0, r2
   25078:	sbcs	r1, r1, r2, asr #31
   2507c:	bge	25098 <__assert_fail@plt+0x13a90>
   25080:	b	25084 <__assert_fail@plt+0x13a7c>
   25084:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25088:	ldr	r1, [fp, #8]
   2508c:	mul	r0, r0, r1
   25090:	str	r0, [fp, #-28]	; 0xffffffe4
   25094:	b	252e0 <__assert_fail@plt+0x13cd8>
   25098:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2509c:	ldr	r1, [fp, #8]
   250a0:	mul	r0, r0, r1
   250a4:	str	r0, [fp, #-28]	; 0xffffffe4
   250a8:	b	252ec <__assert_fail@plt+0x13ce4>
   250ac:	ldr	r0, [fp, #8]
   250b0:	cmp	r0, #0
   250b4:	bge	25204 <__assert_fail@plt+0x13bfc>
   250b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   250bc:	cmp	r0, #0
   250c0:	bge	2518c <__assert_fail@plt+0x13b84>
   250c4:	b	25104 <__assert_fail@plt+0x13afc>
   250c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   250cc:	ldr	r1, [fp, #8]
   250d0:	asr	r3, r1, #31
   250d4:	mvn	r2, #0
   250d8:	str	r0, [fp, #-100]	; 0xffffff9c
   250dc:	mov	r0, r2
   250e0:	str	r1, [fp, #-104]	; 0xffffff98
   250e4:	mov	r1, r2
   250e8:	ldr	r2, [fp, #-104]	; 0xffffff98
   250ec:	bl	2ee18 <__assert_fail@plt+0x1d810>
   250f0:	ldr	r2, [fp, #-100]	; 0xffffff9c
   250f4:	subs	r0, r2, r0
   250f8:	rscs	r1, r1, r2, asr #31
   250fc:	bcc	252b8 <__assert_fail@plt+0x13cb0>
   25100:	b	252cc <__assert_fail@plt+0x13cc4>
   25104:	b	25108 <__assert_fail@plt+0x13b00>
   25108:	ldr	r0, [pc, #-400]	; 24f80 <__assert_fail@plt+0x13978>
   2510c:	ldr	r1, [fp, #8]
   25110:	cmp	r1, r0
   25114:	blt	2512c <__assert_fail@plt+0x13b24>
   25118:	b	25140 <__assert_fail@plt+0x13b38>
   2511c:	ldr	r0, [fp, #8]
   25120:	movw	r1, #0
   25124:	cmp	r1, r0
   25128:	bge	25140 <__assert_fail@plt+0x13b38>
   2512c:	mov	r0, #1
   25130:	mvn	r1, #0
   25134:	str	r1, [sp, #108]	; 0x6c
   25138:	str	r0, [sp, #104]	; 0x68
   2513c:	b	2516c <__assert_fail@plt+0x13b64>
   25140:	ldr	r0, [fp, #8]
   25144:	rsb	r0, r0, #0
   25148:	asr	r3, r0, #31
   2514c:	mvn	r1, #0
   25150:	str	r0, [sp, #100]	; 0x64
   25154:	mov	r0, r1
   25158:	ldr	r2, [sp, #100]	; 0x64
   2515c:	bl	2ee18 <__assert_fail@plt+0x1d810>
   25160:	str	r0, [sp, #108]	; 0x6c
   25164:	str	r1, [sp, #104]	; 0x68
   25168:	b	2516c <__assert_fail@plt+0x13b64>
   2516c:	ldr	r0, [sp, #104]	; 0x68
   25170:	ldr	r1, [sp, #108]	; 0x6c
   25174:	ldr	r2, [fp, #-24]	; 0xffffffe8
   25178:	mvn	r2, r2
   2517c:	subs	r1, r2, r1
   25180:	rscs	r0, r0, r2, asr #31
   25184:	bcs	252b8 <__assert_fail@plt+0x13cb0>
   25188:	b	252cc <__assert_fail@plt+0x13cc4>
   2518c:	b	25190 <__assert_fail@plt+0x13b88>
   25190:	b	251e8 <__assert_fail@plt+0x13be0>
   25194:	b	251e8 <__assert_fail@plt+0x13be0>
   25198:	ldr	r0, [fp, #8]
   2519c:	cmn	r0, #1
   251a0:	bne	251e8 <__assert_fail@plt+0x13be0>
   251a4:	b	251a8 <__assert_fail@plt+0x13ba0>
   251a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   251ac:	add	r0, r0, #0
   251b0:	movw	r1, #0
   251b4:	cmp	r1, r0
   251b8:	blt	252b8 <__assert_fail@plt+0x13cb0>
   251bc:	b	252cc <__assert_fail@plt+0x13cc4>
   251c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   251c4:	movw	r1, #0
   251c8:	cmp	r1, r0
   251cc:	bge	252cc <__assert_fail@plt+0x13cc4>
   251d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   251d4:	sub	r0, r0, #1
   251d8:	mvn	r1, #0
   251dc:	cmp	r1, r0
   251e0:	blt	252b8 <__assert_fail@plt+0x13cb0>
   251e4:	b	252cc <__assert_fail@plt+0x13cc4>
   251e8:	ldr	r0, [fp, #8]
   251ec:	movw	r1, #0
   251f0:	sdiv	r0, r1, r0
   251f4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   251f8:	cmp	r0, r1
   251fc:	blt	252b8 <__assert_fail@plt+0x13cb0>
   25200:	b	252cc <__assert_fail@plt+0x13cc4>
   25204:	ldr	r0, [fp, #8]
   25208:	cmp	r0, #0
   2520c:	bne	25214 <__assert_fail@plt+0x13c0c>
   25210:	b	252cc <__assert_fail@plt+0x13cc4>
   25214:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25218:	cmp	r0, #0
   2521c:	bge	25288 <__assert_fail@plt+0x13c80>
   25220:	b	25224 <__assert_fail@plt+0x13c1c>
   25224:	b	2526c <__assert_fail@plt+0x13c64>
   25228:	b	2526c <__assert_fail@plt+0x13c64>
   2522c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25230:	cmn	r0, #1
   25234:	bne	2526c <__assert_fail@plt+0x13c64>
   25238:	b	2523c <__assert_fail@plt+0x13c34>
   2523c:	ldr	r0, [fp, #8]
   25240:	add	r0, r0, #0
   25244:	movw	r1, #0
   25248:	cmp	r1, r0
   2524c:	blt	252b8 <__assert_fail@plt+0x13cb0>
   25250:	b	252cc <__assert_fail@plt+0x13cc4>
   25254:	ldr	r0, [fp, #8]
   25258:	sub	r0, r0, #1
   2525c:	mvn	r1, #0
   25260:	cmp	r1, r0
   25264:	blt	252b8 <__assert_fail@plt+0x13cb0>
   25268:	b	252cc <__assert_fail@plt+0x13cc4>
   2526c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25270:	movw	r1, #0
   25274:	sdiv	r0, r1, r0
   25278:	ldr	r1, [fp, #8]
   2527c:	cmp	r0, r1
   25280:	blt	252b8 <__assert_fail@plt+0x13cb0>
   25284:	b	252cc <__assert_fail@plt+0x13cc4>
   25288:	ldr	r0, [fp, #8]
   2528c:	asr	r3, r0, #31
   25290:	mvn	r1, #0
   25294:	str	r0, [sp, #96]	; 0x60
   25298:	mov	r0, r1
   2529c:	ldr	r2, [sp, #96]	; 0x60
   252a0:	bl	2ee18 <__assert_fail@plt+0x1d810>
   252a4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   252a8:	subs	r0, r0, r2
   252ac:	sbcs	r1, r1, r2, asr #31
   252b0:	bcs	252cc <__assert_fail@plt+0x13cc4>
   252b4:	b	252b8 <__assert_fail@plt+0x13cb0>
   252b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   252bc:	ldr	r1, [fp, #8]
   252c0:	mul	r0, r0, r1
   252c4:	str	r0, [fp, #-28]	; 0xffffffe4
   252c8:	b	252e0 <__assert_fail@plt+0x13cd8>
   252cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   252d0:	ldr	r1, [fp, #8]
   252d4:	mul	r0, r0, r1
   252d8:	str	r0, [fp, #-28]	; 0xffffffe4
   252dc:	b	252ec <__assert_fail@plt+0x13ce4>
   252e0:	ldr	r0, [pc, #-1036]	; 24edc <__assert_fail@plt+0x138d4>
   252e4:	str	r0, [sp, #92]	; 0x5c
   252e8:	b	2530c <__assert_fail@plt+0x13d04>
   252ec:	ldr	r0, [fp, #-28]	; 0xffffffe4
   252f0:	cmp	r0, #64	; 0x40
   252f4:	movw	r0, #0
   252f8:	movlt	r0, #1
   252fc:	tst	r0, #1
   25300:	movw	r0, #64	; 0x40
   25304:	moveq	r0, #0
   25308:	str	r0, [sp, #92]	; 0x5c
   2530c:	ldr	r0, [sp, #92]	; 0x5c
   25310:	str	r0, [fp, #-32]	; 0xffffffe0
   25314:	ldr	r0, [fp, #-32]	; 0xffffffe0
   25318:	cmp	r0, #0
   2531c:	beq	2534c <__assert_fail@plt+0x13d44>
   25320:	ldr	r0, [fp, #-32]	; 0xffffffe0
   25324:	ldr	r1, [fp, #8]
   25328:	sdiv	r0, r0, r1
   2532c:	str	r0, [fp, #-24]	; 0xffffffe8
   25330:	ldr	r0, [fp, #-32]	; 0xffffffe0
   25334:	mov	r1, r0
   25338:	ldr	r2, [fp, #8]
   2533c:	sdiv	r3, r0, r2
   25340:	mls	r0, r3, r2, r0
   25344:	sub	r0, r1, r0
   25348:	str	r0, [fp, #-28]	; 0xffffffe4
   2534c:	ldr	r0, [fp, #-4]
   25350:	movw	r1, #0
   25354:	cmp	r0, r1
   25358:	bne	25368 <__assert_fail@plt+0x13d60>
   2535c:	ldr	r0, [fp, #-8]
   25360:	movw	r1, #0
   25364:	str	r1, [r0]
   25368:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2536c:	ldr	r1, [fp, #-20]	; 0xffffffec
   25370:	sub	r0, r0, r1
   25374:	ldr	r1, [fp, #-12]
   25378:	cmp	r0, r1
   2537c:	bge	26768 <__assert_fail@plt+0x15160>
   25380:	ldr	r0, [fp, #-20]	; 0xffffffec
   25384:	ldr	r1, [fp, #-12]
   25388:	add	r1, r0, r1
   2538c:	mov	r2, #1
   25390:	cmp	r1, r0
   25394:	movwvc	r2, #0
   25398:	str	r1, [fp, #-24]	; 0xffffffe8
   2539c:	tst	r2, #1
   253a0:	bne	26764 <__assert_fail@plt+0x1515c>
   253a4:	ldr	r0, [fp, #-16]
   253a8:	movw	r1, #0
   253ac:	cmp	r1, r0
   253b0:	bgt	253c4 <__assert_fail@plt+0x13dbc>
   253b4:	ldr	r0, [fp, #-16]
   253b8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   253bc:	cmp	r0, r1
   253c0:	blt	26764 <__assert_fail@plt+0x1515c>
   253c4:	b	257a0 <__assert_fail@plt+0x14198>
   253c8:			; <UNDEFINED> instruction: 0xffff8000
   253cc:	b	253d0 <__assert_fail@plt+0x13dc8>
   253d0:	ldr	r0, [fp, #8]
   253d4:	cmp	r0, #0
   253d8:	bge	254ec <__assert_fail@plt+0x13ee4>
   253dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   253e0:	cmp	r0, #0
   253e4:	bge	25470 <__assert_fail@plt+0x13e68>
   253e8:	b	253ec <__assert_fail@plt+0x13de4>
   253ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   253f0:	ldr	r1, [fp, #8]
   253f4:	movw	r2, #127	; 0x7f
   253f8:	sdiv	r1, r2, r1
   253fc:	cmp	r0, r1
   25400:	blt	2558c <__assert_fail@plt+0x13f84>
   25404:	b	255a4 <__assert_fail@plt+0x13f9c>
   25408:	b	2540c <__assert_fail@plt+0x13e04>
   2540c:	ldr	r0, [pc, #-1172]	; 24f80 <__assert_fail@plt+0x13978>
   25410:	ldr	r1, [fp, #8]
   25414:	cmp	r1, r0
   25418:	blt	25430 <__assert_fail@plt+0x13e28>
   2541c:	b	2543c <__assert_fail@plt+0x13e34>
   25420:	ldr	r0, [fp, #8]
   25424:	movw	r1, #0
   25428:	cmp	r1, r0
   2542c:	bge	2543c <__assert_fail@plt+0x13e34>
   25430:	movw	r0, #0
   25434:	str	r0, [sp, #88]	; 0x58
   25438:	b	25454 <__assert_fail@plt+0x13e4c>
   2543c:	ldr	r0, [fp, #8]
   25440:	movw	r1, #0
   25444:	sub	r0, r1, r0
   25448:	movw	r1, #127	; 0x7f
   2544c:	sdiv	r0, r1, r0
   25450:	str	r0, [sp, #88]	; 0x58
   25454:	ldr	r0, [sp, #88]	; 0x58
   25458:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2545c:	mvn	r2, #0
   25460:	sub	r1, r2, r1
   25464:	cmp	r0, r1
   25468:	ble	2558c <__assert_fail@plt+0x13f84>
   2546c:	b	255a4 <__assert_fail@plt+0x13f9c>
   25470:	b	25474 <__assert_fail@plt+0x13e6c>
   25474:	b	254d0 <__assert_fail@plt+0x13ec8>
   25478:	b	254d0 <__assert_fail@plt+0x13ec8>
   2547c:	ldr	r0, [fp, #8]
   25480:	cmn	r0, #1
   25484:	bne	254d0 <__assert_fail@plt+0x13ec8>
   25488:	b	2548c <__assert_fail@plt+0x13e84>
   2548c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25490:	mvn	r1, #127	; 0x7f
   25494:	add	r0, r0, r1
   25498:	movw	r1, #0
   2549c:	cmp	r1, r0
   254a0:	blt	2558c <__assert_fail@plt+0x13f84>
   254a4:	b	255a4 <__assert_fail@plt+0x13f9c>
   254a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   254ac:	movw	r1, #0
   254b0:	cmp	r1, r0
   254b4:	bge	255a4 <__assert_fail@plt+0x13f9c>
   254b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   254bc:	sub	r0, r0, #1
   254c0:	movw	r1, #127	; 0x7f
   254c4:	cmp	r1, r0
   254c8:	blt	2558c <__assert_fail@plt+0x13f84>
   254cc:	b	255a4 <__assert_fail@plt+0x13f9c>
   254d0:	ldr	r0, [fp, #8]
   254d4:	mvn	r1, #127	; 0x7f
   254d8:	sdiv	r0, r1, r0
   254dc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   254e0:	cmp	r0, r1
   254e4:	blt	2558c <__assert_fail@plt+0x13f84>
   254e8:	b	255a4 <__assert_fail@plt+0x13f9c>
   254ec:	ldr	r0, [fp, #8]
   254f0:	cmp	r0, #0
   254f4:	bne	254fc <__assert_fail@plt+0x13ef4>
   254f8:	b	255a4 <__assert_fail@plt+0x13f9c>
   254fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25500:	cmp	r0, #0
   25504:	bge	25574 <__assert_fail@plt+0x13f6c>
   25508:	b	2550c <__assert_fail@plt+0x13f04>
   2550c:	b	25558 <__assert_fail@plt+0x13f50>
   25510:	b	25558 <__assert_fail@plt+0x13f50>
   25514:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25518:	cmn	r0, #1
   2551c:	bne	25558 <__assert_fail@plt+0x13f50>
   25520:	b	25524 <__assert_fail@plt+0x13f1c>
   25524:	ldr	r0, [fp, #8]
   25528:	mvn	r1, #127	; 0x7f
   2552c:	add	r0, r0, r1
   25530:	movw	r1, #0
   25534:	cmp	r1, r0
   25538:	blt	2558c <__assert_fail@plt+0x13f84>
   2553c:	b	255a4 <__assert_fail@plt+0x13f9c>
   25540:	ldr	r0, [fp, #8]
   25544:	sub	r0, r0, #1
   25548:	movw	r1, #127	; 0x7f
   2554c:	cmp	r1, r0
   25550:	blt	2558c <__assert_fail@plt+0x13f84>
   25554:	b	255a4 <__assert_fail@plt+0x13f9c>
   25558:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2555c:	mvn	r1, #127	; 0x7f
   25560:	sdiv	r0, r1, r0
   25564:	ldr	r1, [fp, #8]
   25568:	cmp	r0, r1
   2556c:	blt	2558c <__assert_fail@plt+0x13f84>
   25570:	b	255a4 <__assert_fail@plt+0x13f9c>
   25574:	ldr	r0, [fp, #8]
   25578:	movw	r1, #127	; 0x7f
   2557c:	sdiv	r0, r1, r0
   25580:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25584:	cmp	r0, r1
   25588:	bge	255a4 <__assert_fail@plt+0x13f9c>
   2558c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25590:	ldr	r1, [fp, #8]
   25594:	mul	r0, r0, r1
   25598:	sxtb	r0, r0
   2559c:	str	r0, [fp, #-28]	; 0xffffffe4
   255a0:	b	26764 <__assert_fail@plt+0x1515c>
   255a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   255a8:	ldr	r1, [fp, #8]
   255ac:	mul	r0, r0, r1
   255b0:	sxtb	r0, r0
   255b4:	str	r0, [fp, #-28]	; 0xffffffe4
   255b8:	b	26768 <__assert_fail@plt+0x15160>
   255bc:	ldr	r0, [fp, #8]
   255c0:	cmp	r0, #0
   255c4:	bge	256d4 <__assert_fail@plt+0x140cc>
   255c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   255cc:	cmp	r0, #0
   255d0:	bge	2565c <__assert_fail@plt+0x14054>
   255d4:	b	255d8 <__assert_fail@plt+0x13fd0>
   255d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   255dc:	ldr	r1, [fp, #8]
   255e0:	movw	r2, #255	; 0xff
   255e4:	sdiv	r1, r2, r1
   255e8:	cmp	r0, r1
   255ec:	blt	25770 <__assert_fail@plt+0x14168>
   255f0:	b	25788 <__assert_fail@plt+0x14180>
   255f4:	b	255f8 <__assert_fail@plt+0x13ff0>
   255f8:	ldr	r0, [pc, #-1664]	; 24f80 <__assert_fail@plt+0x13978>
   255fc:	ldr	r1, [fp, #8]
   25600:	cmp	r1, r0
   25604:	blt	2561c <__assert_fail@plt+0x14014>
   25608:	b	25628 <__assert_fail@plt+0x14020>
   2560c:	ldr	r0, [fp, #8]
   25610:	movw	r1, #0
   25614:	cmp	r1, r0
   25618:	bge	25628 <__assert_fail@plt+0x14020>
   2561c:	movw	r0, #0
   25620:	str	r0, [sp, #84]	; 0x54
   25624:	b	25640 <__assert_fail@plt+0x14038>
   25628:	ldr	r0, [fp, #8]
   2562c:	movw	r1, #0
   25630:	sub	r0, r1, r0
   25634:	movw	r1, #255	; 0xff
   25638:	sdiv	r0, r1, r0
   2563c:	str	r0, [sp, #84]	; 0x54
   25640:	ldr	r0, [sp, #84]	; 0x54
   25644:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25648:	mvn	r2, #0
   2564c:	sub	r1, r2, r1
   25650:	cmp	r0, r1
   25654:	ble	25770 <__assert_fail@plt+0x14168>
   25658:	b	25788 <__assert_fail@plt+0x14180>
   2565c:	b	25660 <__assert_fail@plt+0x14058>
   25660:	b	256b8 <__assert_fail@plt+0x140b0>
   25664:	b	256b8 <__assert_fail@plt+0x140b0>
   25668:	ldr	r0, [fp, #8]
   2566c:	cmn	r0, #1
   25670:	bne	256b8 <__assert_fail@plt+0x140b0>
   25674:	b	25678 <__assert_fail@plt+0x14070>
   25678:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2567c:	add	r0, r0, #0
   25680:	movw	r1, #0
   25684:	cmp	r1, r0
   25688:	blt	25770 <__assert_fail@plt+0x14168>
   2568c:	b	25788 <__assert_fail@plt+0x14180>
   25690:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25694:	movw	r1, #0
   25698:	cmp	r1, r0
   2569c:	bge	25788 <__assert_fail@plt+0x14180>
   256a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   256a4:	sub	r0, r0, #1
   256a8:	mvn	r1, #0
   256ac:	cmp	r1, r0
   256b0:	blt	25770 <__assert_fail@plt+0x14168>
   256b4:	b	25788 <__assert_fail@plt+0x14180>
   256b8:	ldr	r0, [fp, #8]
   256bc:	movw	r1, #0
   256c0:	sdiv	r0, r1, r0
   256c4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   256c8:	cmp	r0, r1
   256cc:	blt	25770 <__assert_fail@plt+0x14168>
   256d0:	b	25788 <__assert_fail@plt+0x14180>
   256d4:	ldr	r0, [fp, #8]
   256d8:	cmp	r0, #0
   256dc:	bne	256e4 <__assert_fail@plt+0x140dc>
   256e0:	b	25788 <__assert_fail@plt+0x14180>
   256e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   256e8:	cmp	r0, #0
   256ec:	bge	25758 <__assert_fail@plt+0x14150>
   256f0:	b	256f4 <__assert_fail@plt+0x140ec>
   256f4:	b	2573c <__assert_fail@plt+0x14134>
   256f8:	b	2573c <__assert_fail@plt+0x14134>
   256fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25700:	cmn	r0, #1
   25704:	bne	2573c <__assert_fail@plt+0x14134>
   25708:	b	2570c <__assert_fail@plt+0x14104>
   2570c:	ldr	r0, [fp, #8]
   25710:	add	r0, r0, #0
   25714:	movw	r1, #0
   25718:	cmp	r1, r0
   2571c:	blt	25770 <__assert_fail@plt+0x14168>
   25720:	b	25788 <__assert_fail@plt+0x14180>
   25724:	ldr	r0, [fp, #8]
   25728:	sub	r0, r0, #1
   2572c:	mvn	r1, #0
   25730:	cmp	r1, r0
   25734:	blt	25770 <__assert_fail@plt+0x14168>
   25738:	b	25788 <__assert_fail@plt+0x14180>
   2573c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25740:	movw	r1, #0
   25744:	sdiv	r0, r1, r0
   25748:	ldr	r1, [fp, #8]
   2574c:	cmp	r0, r1
   25750:	blt	25770 <__assert_fail@plt+0x14168>
   25754:	b	25788 <__assert_fail@plt+0x14180>
   25758:	ldr	r0, [fp, #8]
   2575c:	movw	r1, #255	; 0xff
   25760:	sdiv	r0, r1, r0
   25764:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25768:	cmp	r0, r1
   2576c:	bge	25788 <__assert_fail@plt+0x14180>
   25770:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25774:	ldr	r1, [fp, #8]
   25778:	mul	r0, r0, r1
   2577c:	and	r0, r0, #255	; 0xff
   25780:	str	r0, [fp, #-28]	; 0xffffffe4
   25784:	b	26764 <__assert_fail@plt+0x1515c>
   25788:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2578c:	ldr	r1, [fp, #8]
   25790:	mul	r0, r0, r1
   25794:	and	r0, r0, #255	; 0xff
   25798:	str	r0, [fp, #-28]	; 0xffffffe4
   2579c:	b	26768 <__assert_fail@plt+0x15160>
   257a0:	b	25b7c <__assert_fail@plt+0x14574>
   257a4:	b	257a8 <__assert_fail@plt+0x141a0>
   257a8:	ldr	r0, [fp, #8]
   257ac:	cmp	r0, #0
   257b0:	bge	258c8 <__assert_fail@plt+0x142c0>
   257b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   257b8:	cmp	r0, #0
   257bc:	bge	2584c <__assert_fail@plt+0x14244>
   257c0:	b	257c4 <__assert_fail@plt+0x141bc>
   257c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   257c8:	ldr	r1, [fp, #8]
   257cc:	movw	r2, #32767	; 0x7fff
   257d0:	sdiv	r1, r2, r1
   257d4:	cmp	r0, r1
   257d8:	blt	25968 <__assert_fail@plt+0x14360>
   257dc:	b	25980 <__assert_fail@plt+0x14378>
   257e0:	andhi	r0, r0, r0
   257e4:	b	257e8 <__assert_fail@plt+0x141e0>
   257e8:	ldr	r0, [pc, #4004]	; 26794 <__assert_fail@plt+0x1518c>
   257ec:	ldr	r1, [fp, #8]
   257f0:	cmp	r1, r0
   257f4:	blt	2580c <__assert_fail@plt+0x14204>
   257f8:	b	25818 <__assert_fail@plt+0x14210>
   257fc:	ldr	r0, [fp, #8]
   25800:	movw	r1, #0
   25804:	cmp	r1, r0
   25808:	bge	25818 <__assert_fail@plt+0x14210>
   2580c:	movw	r0, #0
   25810:	str	r0, [sp, #80]	; 0x50
   25814:	b	25830 <__assert_fail@plt+0x14228>
   25818:	ldr	r0, [fp, #8]
   2581c:	movw	r1, #0
   25820:	sub	r0, r1, r0
   25824:	movw	r1, #32767	; 0x7fff
   25828:	sdiv	r0, r1, r0
   2582c:	str	r0, [sp, #80]	; 0x50
   25830:	ldr	r0, [sp, #80]	; 0x50
   25834:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25838:	mvn	r2, #0
   2583c:	sub	r1, r2, r1
   25840:	cmp	r0, r1
   25844:	ble	25968 <__assert_fail@plt+0x14360>
   25848:	b	25980 <__assert_fail@plt+0x14378>
   2584c:	b	25850 <__assert_fail@plt+0x14248>
   25850:	b	258ac <__assert_fail@plt+0x142a4>
   25854:	b	258ac <__assert_fail@plt+0x142a4>
   25858:	ldr	r0, [fp, #8]
   2585c:	cmn	r0, #1
   25860:	bne	258ac <__assert_fail@plt+0x142a4>
   25864:	b	25868 <__assert_fail@plt+0x14260>
   25868:	ldr	r0, [pc, #3884]	; 2679c <__assert_fail@plt+0x15194>
   2586c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25870:	add	r0, r1, r0
   25874:	movw	r1, #0
   25878:	cmp	r1, r0
   2587c:	blt	25968 <__assert_fail@plt+0x14360>
   25880:	b	25980 <__assert_fail@plt+0x14378>
   25884:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25888:	movw	r1, #0
   2588c:	cmp	r1, r0
   25890:	bge	25980 <__assert_fail@plt+0x14378>
   25894:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25898:	sub	r0, r0, #1
   2589c:	movw	r1, #32767	; 0x7fff
   258a0:	cmp	r1, r0
   258a4:	blt	25968 <__assert_fail@plt+0x14360>
   258a8:	b	25980 <__assert_fail@plt+0x14378>
   258ac:	ldr	r0, [pc, #3816]	; 2679c <__assert_fail@plt+0x15194>
   258b0:	ldr	r1, [fp, #8]
   258b4:	sdiv	r0, r0, r1
   258b8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   258bc:	cmp	r0, r1
   258c0:	blt	25968 <__assert_fail@plt+0x14360>
   258c4:	b	25980 <__assert_fail@plt+0x14378>
   258c8:	ldr	r0, [fp, #8]
   258cc:	cmp	r0, #0
   258d0:	bne	258d8 <__assert_fail@plt+0x142d0>
   258d4:	b	25980 <__assert_fail@plt+0x14378>
   258d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   258dc:	cmp	r0, #0
   258e0:	bge	25950 <__assert_fail@plt+0x14348>
   258e4:	b	258e8 <__assert_fail@plt+0x142e0>
   258e8:	b	25934 <__assert_fail@plt+0x1432c>
   258ec:	b	25934 <__assert_fail@plt+0x1432c>
   258f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   258f4:	cmn	r0, #1
   258f8:	bne	25934 <__assert_fail@plt+0x1432c>
   258fc:	b	25900 <__assert_fail@plt+0x142f8>
   25900:	ldr	r0, [pc, #3732]	; 2679c <__assert_fail@plt+0x15194>
   25904:	ldr	r1, [fp, #8]
   25908:	add	r0, r1, r0
   2590c:	movw	r1, #0
   25910:	cmp	r1, r0
   25914:	blt	25968 <__assert_fail@plt+0x14360>
   25918:	b	25980 <__assert_fail@plt+0x14378>
   2591c:	ldr	r0, [fp, #8]
   25920:	sub	r0, r0, #1
   25924:	movw	r1, #32767	; 0x7fff
   25928:	cmp	r1, r0
   2592c:	blt	25968 <__assert_fail@plt+0x14360>
   25930:	b	25980 <__assert_fail@plt+0x14378>
   25934:	ldr	r0, [pc, #3680]	; 2679c <__assert_fail@plt+0x15194>
   25938:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2593c:	sdiv	r0, r0, r1
   25940:	ldr	r1, [fp, #8]
   25944:	cmp	r0, r1
   25948:	blt	25968 <__assert_fail@plt+0x14360>
   2594c:	b	25980 <__assert_fail@plt+0x14378>
   25950:	ldr	r0, [fp, #8]
   25954:	movw	r1, #32767	; 0x7fff
   25958:	sdiv	r0, r1, r0
   2595c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25960:	cmp	r0, r1
   25964:	bge	25980 <__assert_fail@plt+0x14378>
   25968:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2596c:	ldr	r1, [fp, #8]
   25970:	mul	r0, r0, r1
   25974:	sxth	r0, r0
   25978:	str	r0, [fp, #-28]	; 0xffffffe4
   2597c:	b	26764 <__assert_fail@plt+0x1515c>
   25980:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25984:	ldr	r1, [fp, #8]
   25988:	mul	r0, r0, r1
   2598c:	sxth	r0, r0
   25990:	str	r0, [fp, #-28]	; 0xffffffe4
   25994:	b	26768 <__assert_fail@plt+0x15160>
   25998:	ldr	r0, [fp, #8]
   2599c:	cmp	r0, #0
   259a0:	bge	25ab0 <__assert_fail@plt+0x144a8>
   259a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   259a8:	cmp	r0, #0
   259ac:	bge	25a38 <__assert_fail@plt+0x14430>
   259b0:	b	259b4 <__assert_fail@plt+0x143ac>
   259b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   259b8:	ldr	r1, [fp, #8]
   259bc:	movw	r2, #65535	; 0xffff
   259c0:	sdiv	r1, r2, r1
   259c4:	cmp	r0, r1
   259c8:	blt	25b4c <__assert_fail@plt+0x14544>
   259cc:	b	25b64 <__assert_fail@plt+0x1455c>
   259d0:	b	259d4 <__assert_fail@plt+0x143cc>
   259d4:	ldr	r0, [pc, #3512]	; 26794 <__assert_fail@plt+0x1518c>
   259d8:	ldr	r1, [fp, #8]
   259dc:	cmp	r1, r0
   259e0:	blt	259f8 <__assert_fail@plt+0x143f0>
   259e4:	b	25a04 <__assert_fail@plt+0x143fc>
   259e8:	ldr	r0, [fp, #8]
   259ec:	movw	r1, #0
   259f0:	cmp	r1, r0
   259f4:	bge	25a04 <__assert_fail@plt+0x143fc>
   259f8:	movw	r0, #0
   259fc:	str	r0, [sp, #76]	; 0x4c
   25a00:	b	25a1c <__assert_fail@plt+0x14414>
   25a04:	ldr	r0, [fp, #8]
   25a08:	movw	r1, #0
   25a0c:	sub	r0, r1, r0
   25a10:	movw	r1, #65535	; 0xffff
   25a14:	sdiv	r0, r1, r0
   25a18:	str	r0, [sp, #76]	; 0x4c
   25a1c:	ldr	r0, [sp, #76]	; 0x4c
   25a20:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25a24:	mvn	r2, #0
   25a28:	sub	r1, r2, r1
   25a2c:	cmp	r0, r1
   25a30:	ble	25b4c <__assert_fail@plt+0x14544>
   25a34:	b	25b64 <__assert_fail@plt+0x1455c>
   25a38:	b	25a3c <__assert_fail@plt+0x14434>
   25a3c:	b	25a94 <__assert_fail@plt+0x1448c>
   25a40:	b	25a94 <__assert_fail@plt+0x1448c>
   25a44:	ldr	r0, [fp, #8]
   25a48:	cmn	r0, #1
   25a4c:	bne	25a94 <__assert_fail@plt+0x1448c>
   25a50:	b	25a54 <__assert_fail@plt+0x1444c>
   25a54:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25a58:	add	r0, r0, #0
   25a5c:	movw	r1, #0
   25a60:	cmp	r1, r0
   25a64:	blt	25b4c <__assert_fail@plt+0x14544>
   25a68:	b	25b64 <__assert_fail@plt+0x1455c>
   25a6c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25a70:	movw	r1, #0
   25a74:	cmp	r1, r0
   25a78:	bge	25b64 <__assert_fail@plt+0x1455c>
   25a7c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25a80:	sub	r0, r0, #1
   25a84:	mvn	r1, #0
   25a88:	cmp	r1, r0
   25a8c:	blt	25b4c <__assert_fail@plt+0x14544>
   25a90:	b	25b64 <__assert_fail@plt+0x1455c>
   25a94:	ldr	r0, [fp, #8]
   25a98:	movw	r1, #0
   25a9c:	sdiv	r0, r1, r0
   25aa0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25aa4:	cmp	r0, r1
   25aa8:	blt	25b4c <__assert_fail@plt+0x14544>
   25aac:	b	25b64 <__assert_fail@plt+0x1455c>
   25ab0:	ldr	r0, [fp, #8]
   25ab4:	cmp	r0, #0
   25ab8:	bne	25ac0 <__assert_fail@plt+0x144b8>
   25abc:	b	25b64 <__assert_fail@plt+0x1455c>
   25ac0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25ac4:	cmp	r0, #0
   25ac8:	bge	25b34 <__assert_fail@plt+0x1452c>
   25acc:	b	25ad0 <__assert_fail@plt+0x144c8>
   25ad0:	b	25b18 <__assert_fail@plt+0x14510>
   25ad4:	b	25b18 <__assert_fail@plt+0x14510>
   25ad8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25adc:	cmn	r0, #1
   25ae0:	bne	25b18 <__assert_fail@plt+0x14510>
   25ae4:	b	25ae8 <__assert_fail@plt+0x144e0>
   25ae8:	ldr	r0, [fp, #8]
   25aec:	add	r0, r0, #0
   25af0:	movw	r1, #0
   25af4:	cmp	r1, r0
   25af8:	blt	25b4c <__assert_fail@plt+0x14544>
   25afc:	b	25b64 <__assert_fail@plt+0x1455c>
   25b00:	ldr	r0, [fp, #8]
   25b04:	sub	r0, r0, #1
   25b08:	mvn	r1, #0
   25b0c:	cmp	r1, r0
   25b10:	blt	25b4c <__assert_fail@plt+0x14544>
   25b14:	b	25b64 <__assert_fail@plt+0x1455c>
   25b18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25b1c:	movw	r1, #0
   25b20:	sdiv	r0, r1, r0
   25b24:	ldr	r1, [fp, #8]
   25b28:	cmp	r0, r1
   25b2c:	blt	25b4c <__assert_fail@plt+0x14544>
   25b30:	b	25b64 <__assert_fail@plt+0x1455c>
   25b34:	ldr	r0, [fp, #8]
   25b38:	movw	r1, #65535	; 0xffff
   25b3c:	sdiv	r0, r1, r0
   25b40:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25b44:	cmp	r0, r1
   25b48:	bge	25b64 <__assert_fail@plt+0x1455c>
   25b4c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25b50:	ldr	r1, [fp, #8]
   25b54:	mul	r0, r0, r1
   25b58:	uxth	r0, r0
   25b5c:	str	r0, [fp, #-28]	; 0xffffffe4
   25b60:	b	26764 <__assert_fail@plt+0x1515c>
   25b64:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25b68:	ldr	r1, [fp, #8]
   25b6c:	mul	r0, r0, r1
   25b70:	uxth	r0, r0
   25b74:	str	r0, [fp, #-28]	; 0xffffffe4
   25b78:	b	26768 <__assert_fail@plt+0x15160>
   25b7c:	b	25b80 <__assert_fail@plt+0x14578>
   25b80:	b	25b84 <__assert_fail@plt+0x1457c>
   25b84:	ldr	r0, [fp, #8]
   25b88:	cmp	r0, #0
   25b8c:	bge	25c90 <__assert_fail@plt+0x14688>
   25b90:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25b94:	cmp	r0, #0
   25b98:	bge	25c24 <__assert_fail@plt+0x1461c>
   25b9c:	b	25ba0 <__assert_fail@plt+0x14598>
   25ba0:	ldr	r0, [pc, #3048]	; 26790 <__assert_fail@plt+0x15188>
   25ba4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25ba8:	ldr	r2, [fp, #8]
   25bac:	sdiv	r0, r0, r2
   25bb0:	cmp	r1, r0
   25bb4:	blt	25d20 <__assert_fail@plt+0x14718>
   25bb8:	b	25d34 <__assert_fail@plt+0x1472c>
   25bbc:	b	25bc0 <__assert_fail@plt+0x145b8>
   25bc0:	ldr	r0, [pc, #3020]	; 26794 <__assert_fail@plt+0x1518c>
   25bc4:	ldr	r1, [fp, #8]
   25bc8:	cmp	r1, r0
   25bcc:	blt	25be4 <__assert_fail@plt+0x145dc>
   25bd0:	b	25bf0 <__assert_fail@plt+0x145e8>
   25bd4:	ldr	r0, [fp, #8]
   25bd8:	movw	r1, #0
   25bdc:	cmp	r1, r0
   25be0:	bge	25bf0 <__assert_fail@plt+0x145e8>
   25be4:	movw	r0, #0
   25be8:	str	r0, [sp, #72]	; 0x48
   25bec:	b	25c08 <__assert_fail@plt+0x14600>
   25bf0:	ldr	r0, [pc, #2968]	; 26790 <__assert_fail@plt+0x15188>
   25bf4:	ldr	r1, [fp, #8]
   25bf8:	movw	r2, #0
   25bfc:	sub	r1, r2, r1
   25c00:	sdiv	r0, r0, r1
   25c04:	str	r0, [sp, #72]	; 0x48
   25c08:	ldr	r0, [sp, #72]	; 0x48
   25c0c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25c10:	mvn	r2, #0
   25c14:	sub	r1, r2, r1
   25c18:	cmp	r0, r1
   25c1c:	ble	25d20 <__assert_fail@plt+0x14718>
   25c20:	b	25d34 <__assert_fail@plt+0x1472c>
   25c24:	ldr	r0, [fp, #8]
   25c28:	cmn	r0, #1
   25c2c:	bne	25c74 <__assert_fail@plt+0x1466c>
   25c30:	b	25c34 <__assert_fail@plt+0x1462c>
   25c34:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25c38:	add	r0, r0, #-2147483648	; 0x80000000
   25c3c:	movw	r1, #0
   25c40:	cmp	r1, r0
   25c44:	blt	25d20 <__assert_fail@plt+0x14718>
   25c48:	b	25d34 <__assert_fail@plt+0x1472c>
   25c4c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25c50:	movw	r1, #0
   25c54:	cmp	r1, r0
   25c58:	bge	25d34 <__assert_fail@plt+0x1472c>
   25c5c:	ldr	r0, [pc, #2860]	; 26790 <__assert_fail@plt+0x15188>
   25c60:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25c64:	sub	r1, r1, #1
   25c68:	cmp	r0, r1
   25c6c:	blt	25d20 <__assert_fail@plt+0x14718>
   25c70:	b	25d34 <__assert_fail@plt+0x1472c>
   25c74:	ldr	r0, [pc, #2844]	; 26798 <__assert_fail@plt+0x15190>
   25c78:	ldr	r1, [fp, #8]
   25c7c:	sdiv	r0, r0, r1
   25c80:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25c84:	cmp	r0, r1
   25c88:	blt	25d20 <__assert_fail@plt+0x14718>
   25c8c:	b	25d34 <__assert_fail@plt+0x1472c>
   25c90:	ldr	r0, [fp, #8]
   25c94:	cmp	r0, #0
   25c98:	bne	25ca0 <__assert_fail@plt+0x14698>
   25c9c:	b	25d34 <__assert_fail@plt+0x1472c>
   25ca0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25ca4:	cmp	r0, #0
   25ca8:	bge	25d08 <__assert_fail@plt+0x14700>
   25cac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25cb0:	cmn	r0, #1
   25cb4:	bne	25cec <__assert_fail@plt+0x146e4>
   25cb8:	b	25cbc <__assert_fail@plt+0x146b4>
   25cbc:	ldr	r0, [fp, #8]
   25cc0:	add	r0, r0, #-2147483648	; 0x80000000
   25cc4:	movw	r1, #0
   25cc8:	cmp	r1, r0
   25ccc:	blt	25d20 <__assert_fail@plt+0x14718>
   25cd0:	b	25d34 <__assert_fail@plt+0x1472c>
   25cd4:	ldr	r0, [pc, #2740]	; 26790 <__assert_fail@plt+0x15188>
   25cd8:	ldr	r1, [fp, #8]
   25cdc:	sub	r1, r1, #1
   25ce0:	cmp	r0, r1
   25ce4:	blt	25d20 <__assert_fail@plt+0x14718>
   25ce8:	b	25d34 <__assert_fail@plt+0x1472c>
   25cec:	ldr	r0, [pc, #2724]	; 26798 <__assert_fail@plt+0x15190>
   25cf0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25cf4:	sdiv	r0, r0, r1
   25cf8:	ldr	r1, [fp, #8]
   25cfc:	cmp	r0, r1
   25d00:	blt	25d20 <__assert_fail@plt+0x14718>
   25d04:	b	25d34 <__assert_fail@plt+0x1472c>
   25d08:	ldr	r0, [pc, #2688]	; 26790 <__assert_fail@plt+0x15188>
   25d0c:	ldr	r1, [fp, #8]
   25d10:	sdiv	r0, r0, r1
   25d14:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25d18:	cmp	r0, r1
   25d1c:	bge	25d34 <__assert_fail@plt+0x1472c>
   25d20:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25d24:	ldr	r1, [fp, #8]
   25d28:	mul	r0, r0, r1
   25d2c:	str	r0, [fp, #-28]	; 0xffffffe4
   25d30:	b	26764 <__assert_fail@plt+0x1515c>
   25d34:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25d38:	ldr	r1, [fp, #8]
   25d3c:	mul	r0, r0, r1
   25d40:	str	r0, [fp, #-28]	; 0xffffffe4
   25d44:	b	26768 <__assert_fail@plt+0x15160>
   25d48:	ldr	r0, [fp, #8]
   25d4c:	cmp	r0, #0
   25d50:	bge	25e60 <__assert_fail@plt+0x14858>
   25d54:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25d58:	cmp	r0, #0
   25d5c:	bge	25de8 <__assert_fail@plt+0x147e0>
   25d60:	b	25d80 <__assert_fail@plt+0x14778>
   25d64:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25d68:	ldr	r1, [fp, #8]
   25d6c:	mvn	r2, #0
   25d70:	udiv	r1, r2, r1
   25d74:	cmp	r0, r1
   25d78:	bcc	25efc <__assert_fail@plt+0x148f4>
   25d7c:	b	25f10 <__assert_fail@plt+0x14908>
   25d80:	b	25d84 <__assert_fail@plt+0x1477c>
   25d84:	ldr	r0, [pc, #2568]	; 26794 <__assert_fail@plt+0x1518c>
   25d88:	ldr	r1, [fp, #8]
   25d8c:	cmp	r1, r0
   25d90:	blt	25da8 <__assert_fail@plt+0x147a0>
   25d94:	b	25db4 <__assert_fail@plt+0x147ac>
   25d98:	ldr	r0, [fp, #8]
   25d9c:	movw	r1, #0
   25da0:	cmp	r1, r0
   25da4:	bge	25db4 <__assert_fail@plt+0x147ac>
   25da8:	movw	r0, #1
   25dac:	str	r0, [sp, #68]	; 0x44
   25db0:	b	25dcc <__assert_fail@plt+0x147c4>
   25db4:	ldr	r0, [fp, #8]
   25db8:	movw	r1, #0
   25dbc:	sub	r0, r1, r0
   25dc0:	mvn	r1, #0
   25dc4:	udiv	r0, r1, r0
   25dc8:	str	r0, [sp, #68]	; 0x44
   25dcc:	ldr	r0, [sp, #68]	; 0x44
   25dd0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25dd4:	mvn	r2, #0
   25dd8:	sub	r1, r2, r1
   25ddc:	cmp	r0, r1
   25de0:	bls	25efc <__assert_fail@plt+0x148f4>
   25de4:	b	25f10 <__assert_fail@plt+0x14908>
   25de8:	b	25dec <__assert_fail@plt+0x147e4>
   25dec:	b	25e44 <__assert_fail@plt+0x1483c>
   25df0:	b	25e44 <__assert_fail@plt+0x1483c>
   25df4:	ldr	r0, [fp, #8]
   25df8:	cmn	r0, #1
   25dfc:	bne	25e44 <__assert_fail@plt+0x1483c>
   25e00:	b	25e04 <__assert_fail@plt+0x147fc>
   25e04:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25e08:	add	r0, r0, #0
   25e0c:	movw	r1, #0
   25e10:	cmp	r1, r0
   25e14:	blt	25efc <__assert_fail@plt+0x148f4>
   25e18:	b	25f10 <__assert_fail@plt+0x14908>
   25e1c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25e20:	movw	r1, #0
   25e24:	cmp	r1, r0
   25e28:	bge	25f10 <__assert_fail@plt+0x14908>
   25e2c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25e30:	sub	r0, r0, #1
   25e34:	mvn	r1, #0
   25e38:	cmp	r1, r0
   25e3c:	blt	25efc <__assert_fail@plt+0x148f4>
   25e40:	b	25f10 <__assert_fail@plt+0x14908>
   25e44:	ldr	r0, [fp, #8]
   25e48:	movw	r1, #0
   25e4c:	sdiv	r0, r1, r0
   25e50:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25e54:	cmp	r0, r1
   25e58:	blt	25efc <__assert_fail@plt+0x148f4>
   25e5c:	b	25f10 <__assert_fail@plt+0x14908>
   25e60:	ldr	r0, [fp, #8]
   25e64:	cmp	r0, #0
   25e68:	bne	25e70 <__assert_fail@plt+0x14868>
   25e6c:	b	25f10 <__assert_fail@plt+0x14908>
   25e70:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25e74:	cmp	r0, #0
   25e78:	bge	25ee4 <__assert_fail@plt+0x148dc>
   25e7c:	b	25e80 <__assert_fail@plt+0x14878>
   25e80:	b	25ec8 <__assert_fail@plt+0x148c0>
   25e84:	b	25ec8 <__assert_fail@plt+0x148c0>
   25e88:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25e8c:	cmn	r0, #1
   25e90:	bne	25ec8 <__assert_fail@plt+0x148c0>
   25e94:	b	25e98 <__assert_fail@plt+0x14890>
   25e98:	ldr	r0, [fp, #8]
   25e9c:	add	r0, r0, #0
   25ea0:	movw	r1, #0
   25ea4:	cmp	r1, r0
   25ea8:	blt	25efc <__assert_fail@plt+0x148f4>
   25eac:	b	25f10 <__assert_fail@plt+0x14908>
   25eb0:	ldr	r0, [fp, #8]
   25eb4:	sub	r0, r0, #1
   25eb8:	mvn	r1, #0
   25ebc:	cmp	r1, r0
   25ec0:	blt	25efc <__assert_fail@plt+0x148f4>
   25ec4:	b	25f10 <__assert_fail@plt+0x14908>
   25ec8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25ecc:	movw	r1, #0
   25ed0:	sdiv	r0, r1, r0
   25ed4:	ldr	r1, [fp, #8]
   25ed8:	cmp	r0, r1
   25edc:	blt	25efc <__assert_fail@plt+0x148f4>
   25ee0:	b	25f10 <__assert_fail@plt+0x14908>
   25ee4:	ldr	r0, [fp, #8]
   25ee8:	mvn	r1, #0
   25eec:	udiv	r0, r1, r0
   25ef0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25ef4:	cmp	r0, r1
   25ef8:	bcs	25f10 <__assert_fail@plt+0x14908>
   25efc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25f00:	ldr	r1, [fp, #8]
   25f04:	mul	r0, r0, r1
   25f08:	str	r0, [fp, #-28]	; 0xffffffe4
   25f0c:	b	26764 <__assert_fail@plt+0x1515c>
   25f10:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25f14:	ldr	r1, [fp, #8]
   25f18:	mul	r0, r0, r1
   25f1c:	str	r0, [fp, #-28]	; 0xffffffe4
   25f20:	b	26768 <__assert_fail@plt+0x15160>
   25f24:	b	25f28 <__assert_fail@plt+0x14920>
   25f28:	b	25f2c <__assert_fail@plt+0x14924>
   25f2c:	ldr	r0, [fp, #8]
   25f30:	cmp	r0, #0
   25f34:	bge	26038 <__assert_fail@plt+0x14a30>
   25f38:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25f3c:	cmp	r0, #0
   25f40:	bge	25fcc <__assert_fail@plt+0x149c4>
   25f44:	b	25f48 <__assert_fail@plt+0x14940>
   25f48:	ldr	r0, [pc, #2112]	; 26790 <__assert_fail@plt+0x15188>
   25f4c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25f50:	ldr	r2, [fp, #8]
   25f54:	sdiv	r0, r0, r2
   25f58:	cmp	r1, r0
   25f5c:	blt	260c8 <__assert_fail@plt+0x14ac0>
   25f60:	b	260dc <__assert_fail@plt+0x14ad4>
   25f64:	b	25f68 <__assert_fail@plt+0x14960>
   25f68:	ldr	r0, [pc, #2084]	; 26794 <__assert_fail@plt+0x1518c>
   25f6c:	ldr	r1, [fp, #8]
   25f70:	cmp	r1, r0
   25f74:	blt	25f8c <__assert_fail@plt+0x14984>
   25f78:	b	25f98 <__assert_fail@plt+0x14990>
   25f7c:	ldr	r0, [fp, #8]
   25f80:	movw	r1, #0
   25f84:	cmp	r1, r0
   25f88:	bge	25f98 <__assert_fail@plt+0x14990>
   25f8c:	movw	r0, #0
   25f90:	str	r0, [sp, #64]	; 0x40
   25f94:	b	25fb0 <__assert_fail@plt+0x149a8>
   25f98:	ldr	r0, [pc, #2032]	; 26790 <__assert_fail@plt+0x15188>
   25f9c:	ldr	r1, [fp, #8]
   25fa0:	movw	r2, #0
   25fa4:	sub	r1, r2, r1
   25fa8:	sdiv	r0, r0, r1
   25fac:	str	r0, [sp, #64]	; 0x40
   25fb0:	ldr	r0, [sp, #64]	; 0x40
   25fb4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25fb8:	mvn	r2, #0
   25fbc:	sub	r1, r2, r1
   25fc0:	cmp	r0, r1
   25fc4:	ble	260c8 <__assert_fail@plt+0x14ac0>
   25fc8:	b	260dc <__assert_fail@plt+0x14ad4>
   25fcc:	ldr	r0, [fp, #8]
   25fd0:	cmn	r0, #1
   25fd4:	bne	2601c <__assert_fail@plt+0x14a14>
   25fd8:	b	25fdc <__assert_fail@plt+0x149d4>
   25fdc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25fe0:	add	r0, r0, #-2147483648	; 0x80000000
   25fe4:	movw	r1, #0
   25fe8:	cmp	r1, r0
   25fec:	blt	260c8 <__assert_fail@plt+0x14ac0>
   25ff0:	b	260dc <__assert_fail@plt+0x14ad4>
   25ff4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25ff8:	movw	r1, #0
   25ffc:	cmp	r1, r0
   26000:	bge	260dc <__assert_fail@plt+0x14ad4>
   26004:	ldr	r0, [pc, #1924]	; 26790 <__assert_fail@plt+0x15188>
   26008:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2600c:	sub	r1, r1, #1
   26010:	cmp	r0, r1
   26014:	blt	260c8 <__assert_fail@plt+0x14ac0>
   26018:	b	260dc <__assert_fail@plt+0x14ad4>
   2601c:	ldr	r0, [pc, #1908]	; 26798 <__assert_fail@plt+0x15190>
   26020:	ldr	r1, [fp, #8]
   26024:	sdiv	r0, r0, r1
   26028:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2602c:	cmp	r0, r1
   26030:	blt	260c8 <__assert_fail@plt+0x14ac0>
   26034:	b	260dc <__assert_fail@plt+0x14ad4>
   26038:	ldr	r0, [fp, #8]
   2603c:	cmp	r0, #0
   26040:	bne	26048 <__assert_fail@plt+0x14a40>
   26044:	b	260dc <__assert_fail@plt+0x14ad4>
   26048:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2604c:	cmp	r0, #0
   26050:	bge	260b0 <__assert_fail@plt+0x14aa8>
   26054:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26058:	cmn	r0, #1
   2605c:	bne	26094 <__assert_fail@plt+0x14a8c>
   26060:	b	26064 <__assert_fail@plt+0x14a5c>
   26064:	ldr	r0, [fp, #8]
   26068:	add	r0, r0, #-2147483648	; 0x80000000
   2606c:	movw	r1, #0
   26070:	cmp	r1, r0
   26074:	blt	260c8 <__assert_fail@plt+0x14ac0>
   26078:	b	260dc <__assert_fail@plt+0x14ad4>
   2607c:	ldr	r0, [pc, #1804]	; 26790 <__assert_fail@plt+0x15188>
   26080:	ldr	r1, [fp, #8]
   26084:	sub	r1, r1, #1
   26088:	cmp	r0, r1
   2608c:	blt	260c8 <__assert_fail@plt+0x14ac0>
   26090:	b	260dc <__assert_fail@plt+0x14ad4>
   26094:	ldr	r0, [pc, #1788]	; 26798 <__assert_fail@plt+0x15190>
   26098:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2609c:	sdiv	r0, r0, r1
   260a0:	ldr	r1, [fp, #8]
   260a4:	cmp	r0, r1
   260a8:	blt	260c8 <__assert_fail@plt+0x14ac0>
   260ac:	b	260dc <__assert_fail@plt+0x14ad4>
   260b0:	ldr	r0, [pc, #1752]	; 26790 <__assert_fail@plt+0x15188>
   260b4:	ldr	r1, [fp, #8]
   260b8:	sdiv	r0, r0, r1
   260bc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   260c0:	cmp	r0, r1
   260c4:	bge	260dc <__assert_fail@plt+0x14ad4>
   260c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   260cc:	ldr	r1, [fp, #8]
   260d0:	mul	r0, r0, r1
   260d4:	str	r0, [fp, #-28]	; 0xffffffe4
   260d8:	b	26764 <__assert_fail@plt+0x1515c>
   260dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   260e0:	ldr	r1, [fp, #8]
   260e4:	mul	r0, r0, r1
   260e8:	str	r0, [fp, #-28]	; 0xffffffe4
   260ec:	b	26768 <__assert_fail@plt+0x15160>
   260f0:	ldr	r0, [fp, #8]
   260f4:	cmp	r0, #0
   260f8:	bge	26208 <__assert_fail@plt+0x14c00>
   260fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26100:	cmp	r0, #0
   26104:	bge	26190 <__assert_fail@plt+0x14b88>
   26108:	b	26128 <__assert_fail@plt+0x14b20>
   2610c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26110:	ldr	r1, [fp, #8]
   26114:	mvn	r2, #0
   26118:	udiv	r1, r2, r1
   2611c:	cmp	r0, r1
   26120:	bcc	262a4 <__assert_fail@plt+0x14c9c>
   26124:	b	262b8 <__assert_fail@plt+0x14cb0>
   26128:	b	2612c <__assert_fail@plt+0x14b24>
   2612c:	ldr	r0, [pc, #1632]	; 26794 <__assert_fail@plt+0x1518c>
   26130:	ldr	r1, [fp, #8]
   26134:	cmp	r1, r0
   26138:	blt	26150 <__assert_fail@plt+0x14b48>
   2613c:	b	2615c <__assert_fail@plt+0x14b54>
   26140:	ldr	r0, [fp, #8]
   26144:	movw	r1, #0
   26148:	cmp	r1, r0
   2614c:	bge	2615c <__assert_fail@plt+0x14b54>
   26150:	movw	r0, #1
   26154:	str	r0, [sp, #60]	; 0x3c
   26158:	b	26174 <__assert_fail@plt+0x14b6c>
   2615c:	ldr	r0, [fp, #8]
   26160:	movw	r1, #0
   26164:	sub	r0, r1, r0
   26168:	mvn	r1, #0
   2616c:	udiv	r0, r1, r0
   26170:	str	r0, [sp, #60]	; 0x3c
   26174:	ldr	r0, [sp, #60]	; 0x3c
   26178:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2617c:	mvn	r2, #0
   26180:	sub	r1, r2, r1
   26184:	cmp	r0, r1
   26188:	bls	262a4 <__assert_fail@plt+0x14c9c>
   2618c:	b	262b8 <__assert_fail@plt+0x14cb0>
   26190:	b	26194 <__assert_fail@plt+0x14b8c>
   26194:	b	261ec <__assert_fail@plt+0x14be4>
   26198:	b	261ec <__assert_fail@plt+0x14be4>
   2619c:	ldr	r0, [fp, #8]
   261a0:	cmn	r0, #1
   261a4:	bne	261ec <__assert_fail@plt+0x14be4>
   261a8:	b	261ac <__assert_fail@plt+0x14ba4>
   261ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   261b0:	add	r0, r0, #0
   261b4:	movw	r1, #0
   261b8:	cmp	r1, r0
   261bc:	blt	262a4 <__assert_fail@plt+0x14c9c>
   261c0:	b	262b8 <__assert_fail@plt+0x14cb0>
   261c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   261c8:	movw	r1, #0
   261cc:	cmp	r1, r0
   261d0:	bge	262b8 <__assert_fail@plt+0x14cb0>
   261d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   261d8:	sub	r0, r0, #1
   261dc:	mvn	r1, #0
   261e0:	cmp	r1, r0
   261e4:	blt	262a4 <__assert_fail@plt+0x14c9c>
   261e8:	b	262b8 <__assert_fail@plt+0x14cb0>
   261ec:	ldr	r0, [fp, #8]
   261f0:	movw	r1, #0
   261f4:	sdiv	r0, r1, r0
   261f8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   261fc:	cmp	r0, r1
   26200:	blt	262a4 <__assert_fail@plt+0x14c9c>
   26204:	b	262b8 <__assert_fail@plt+0x14cb0>
   26208:	ldr	r0, [fp, #8]
   2620c:	cmp	r0, #0
   26210:	bne	26218 <__assert_fail@plt+0x14c10>
   26214:	b	262b8 <__assert_fail@plt+0x14cb0>
   26218:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2621c:	cmp	r0, #0
   26220:	bge	2628c <__assert_fail@plt+0x14c84>
   26224:	b	26228 <__assert_fail@plt+0x14c20>
   26228:	b	26270 <__assert_fail@plt+0x14c68>
   2622c:	b	26270 <__assert_fail@plt+0x14c68>
   26230:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26234:	cmn	r0, #1
   26238:	bne	26270 <__assert_fail@plt+0x14c68>
   2623c:	b	26240 <__assert_fail@plt+0x14c38>
   26240:	ldr	r0, [fp, #8]
   26244:	add	r0, r0, #0
   26248:	movw	r1, #0
   2624c:	cmp	r1, r0
   26250:	blt	262a4 <__assert_fail@plt+0x14c9c>
   26254:	b	262b8 <__assert_fail@plt+0x14cb0>
   26258:	ldr	r0, [fp, #8]
   2625c:	sub	r0, r0, #1
   26260:	mvn	r1, #0
   26264:	cmp	r1, r0
   26268:	blt	262a4 <__assert_fail@plt+0x14c9c>
   2626c:	b	262b8 <__assert_fail@plt+0x14cb0>
   26270:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26274:	movw	r1, #0
   26278:	sdiv	r0, r1, r0
   2627c:	ldr	r1, [fp, #8]
   26280:	cmp	r0, r1
   26284:	blt	262a4 <__assert_fail@plt+0x14c9c>
   26288:	b	262b8 <__assert_fail@plt+0x14cb0>
   2628c:	ldr	r0, [fp, #8]
   26290:	mvn	r1, #0
   26294:	udiv	r0, r1, r0
   26298:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2629c:	cmp	r0, r1
   262a0:	bcs	262b8 <__assert_fail@plt+0x14cb0>
   262a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   262a8:	ldr	r1, [fp, #8]
   262ac:	mul	r0, r0, r1
   262b0:	str	r0, [fp, #-28]	; 0xffffffe4
   262b4:	b	26764 <__assert_fail@plt+0x1515c>
   262b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   262bc:	ldr	r1, [fp, #8]
   262c0:	mul	r0, r0, r1
   262c4:	str	r0, [fp, #-28]	; 0xffffffe4
   262c8:	b	26768 <__assert_fail@plt+0x15160>
   262cc:	b	262d0 <__assert_fail@plt+0x14cc8>
   262d0:	ldr	r0, [fp, #8]
   262d4:	cmp	r0, #0
   262d8:	bge	26440 <__assert_fail@plt+0x14e38>
   262dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   262e0:	cmp	r0, #0
   262e4:	bge	263bc <__assert_fail@plt+0x14db4>
   262e8:	b	262ec <__assert_fail@plt+0x14ce4>
   262ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   262f0:	ldr	r1, [fp, #8]
   262f4:	asr	r3, r1, #31
   262f8:	mvn	r2, #0
   262fc:	mvn	ip, #-2147483648	; 0x80000000
   26300:	str	r0, [sp, #56]	; 0x38
   26304:	mov	r0, r2
   26308:	str	r1, [sp, #52]	; 0x34
   2630c:	mov	r1, ip
   26310:	ldr	r2, [sp, #52]	; 0x34
   26314:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   26318:	ldr	r2, [sp, #56]	; 0x38
   2631c:	subs	r0, r2, r0
   26320:	rscs	r1, r1, r2, asr #31
   26324:	blt	26508 <__assert_fail@plt+0x14f00>
   26328:	b	2651c <__assert_fail@plt+0x14f14>
   2632c:	b	26330 <__assert_fail@plt+0x14d28>
   26330:	ldr	r0, [pc, #1116]	; 26794 <__assert_fail@plt+0x1518c>
   26334:	ldr	r1, [fp, #8]
   26338:	cmp	r1, r0
   2633c:	blt	26354 <__assert_fail@plt+0x14d4c>
   26340:	b	26368 <__assert_fail@plt+0x14d60>
   26344:	ldr	r0, [fp, #8]
   26348:	movw	r1, #0
   2634c:	cmp	r1, r0
   26350:	bge	26368 <__assert_fail@plt+0x14d60>
   26354:	mov	r0, #0
   26358:	mvn	r1, #0
   2635c:	str	r1, [sp, #48]	; 0x30
   26360:	str	r0, [sp, #44]	; 0x2c
   26364:	b	2639c <__assert_fail@plt+0x14d94>
   26368:	ldr	r0, [fp, #8]
   2636c:	rsb	r0, r0, #0
   26370:	asr	r3, r0, #31
   26374:	mvn	r1, #0
   26378:	mvn	r2, #-2147483648	; 0x80000000
   2637c:	str	r0, [sp, #40]	; 0x28
   26380:	mov	r0, r1
   26384:	mov	r1, r2
   26388:	ldr	r2, [sp, #40]	; 0x28
   2638c:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   26390:	str	r0, [sp, #48]	; 0x30
   26394:	str	r1, [sp, #44]	; 0x2c
   26398:	b	2639c <__assert_fail@plt+0x14d94>
   2639c:	ldr	r0, [sp, #44]	; 0x2c
   263a0:	ldr	r1, [sp, #48]	; 0x30
   263a4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   263a8:	mvn	r2, r2
   263ac:	subs	r1, r2, r1
   263b0:	rscs	r0, r0, r2, asr #31
   263b4:	bge	26508 <__assert_fail@plt+0x14f00>
   263b8:	b	2651c <__assert_fail@plt+0x14f14>
   263bc:	ldr	r0, [fp, #8]
   263c0:	cmn	r0, #1
   263c4:	bne	26408 <__assert_fail@plt+0x14e00>
   263c8:	b	263cc <__assert_fail@plt+0x14dc4>
   263cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   263d0:	mov	r1, #-2147483648	; 0x80000000
   263d4:	add	r1, r1, r0, asr #31
   263d8:	rsbs	r0, r0, #0
   263dc:	rscs	r1, r1, #0
   263e0:	blt	26508 <__assert_fail@plt+0x14f00>
   263e4:	b	2651c <__assert_fail@plt+0x14f14>
   263e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   263ec:	movw	r1, #0
   263f0:	cmp	r1, r0
   263f4:	bge	2651c <__assert_fail@plt+0x14f14>
   263f8:	mov	r0, #0
   263fc:	cmp	r0, #0
   26400:	bne	26508 <__assert_fail@plt+0x14f00>
   26404:	b	2651c <__assert_fail@plt+0x14f14>
   26408:	ldr	r0, [fp, #8]
   2640c:	asr	r3, r0, #31
   26410:	mov	r1, #0
   26414:	mov	r2, #-2147483648	; 0x80000000
   26418:	str	r0, [sp, #36]	; 0x24
   2641c:	mov	r0, r1
   26420:	mov	r1, r2
   26424:	ldr	r2, [sp, #36]	; 0x24
   26428:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   2642c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   26430:	subs	r0, r0, r2
   26434:	sbcs	r1, r1, r2, asr #31
   26438:	blt	26508 <__assert_fail@plt+0x14f00>
   2643c:	b	2651c <__assert_fail@plt+0x14f14>
   26440:	ldr	r0, [fp, #8]
   26444:	cmp	r0, #0
   26448:	bne	26450 <__assert_fail@plt+0x14e48>
   2644c:	b	2651c <__assert_fail@plt+0x14f14>
   26450:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26454:	cmp	r0, #0
   26458:	bge	264d0 <__assert_fail@plt+0x14ec8>
   2645c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26460:	cmn	r0, #1
   26464:	bne	26498 <__assert_fail@plt+0x14e90>
   26468:	b	2646c <__assert_fail@plt+0x14e64>
   2646c:	ldr	r0, [fp, #8]
   26470:	mov	r1, #-2147483648	; 0x80000000
   26474:	add	r1, r1, r0, asr #31
   26478:	rsbs	r0, r0, #0
   2647c:	rscs	r1, r1, #0
   26480:	blt	26508 <__assert_fail@plt+0x14f00>
   26484:	b	2651c <__assert_fail@plt+0x14f14>
   26488:	mov	r0, #0
   2648c:	cmp	r0, #0
   26490:	bne	26508 <__assert_fail@plt+0x14f00>
   26494:	b	2651c <__assert_fail@plt+0x14f14>
   26498:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2649c:	asr	r3, r0, #31
   264a0:	mov	r1, #0
   264a4:	mov	r2, #-2147483648	; 0x80000000
   264a8:	str	r0, [sp, #32]
   264ac:	mov	r0, r1
   264b0:	mov	r1, r2
   264b4:	ldr	r2, [sp, #32]
   264b8:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   264bc:	ldr	r2, [fp, #8]
   264c0:	subs	r0, r0, r2
   264c4:	sbcs	r1, r1, r2, asr #31
   264c8:	blt	26508 <__assert_fail@plt+0x14f00>
   264cc:	b	2651c <__assert_fail@plt+0x14f14>
   264d0:	ldr	r0, [fp, #8]
   264d4:	asr	r3, r0, #31
   264d8:	mvn	r1, #0
   264dc:	mvn	r2, #-2147483648	; 0x80000000
   264e0:	str	r0, [sp, #28]
   264e4:	mov	r0, r1
   264e8:	mov	r1, r2
   264ec:	ldr	r2, [sp, #28]
   264f0:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   264f4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   264f8:	subs	r0, r0, r2
   264fc:	sbcs	r1, r1, r2, asr #31
   26500:	bge	2651c <__assert_fail@plt+0x14f14>
   26504:	b	26508 <__assert_fail@plt+0x14f00>
   26508:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2650c:	ldr	r1, [fp, #8]
   26510:	mul	r0, r0, r1
   26514:	str	r0, [fp, #-28]	; 0xffffffe4
   26518:	b	26764 <__assert_fail@plt+0x1515c>
   2651c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26520:	ldr	r1, [fp, #8]
   26524:	mul	r0, r0, r1
   26528:	str	r0, [fp, #-28]	; 0xffffffe4
   2652c:	b	26768 <__assert_fail@plt+0x15160>
   26530:	ldr	r0, [fp, #8]
   26534:	cmp	r0, #0
   26538:	bge	26688 <__assert_fail@plt+0x15080>
   2653c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26540:	cmp	r0, #0
   26544:	bge	26610 <__assert_fail@plt+0x15008>
   26548:	b	26588 <__assert_fail@plt+0x14f80>
   2654c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26550:	ldr	r1, [fp, #8]
   26554:	asr	r3, r1, #31
   26558:	mvn	r2, #0
   2655c:	str	r0, [sp, #24]
   26560:	mov	r0, r2
   26564:	str	r1, [sp, #20]
   26568:	mov	r1, r2
   2656c:	ldr	r2, [sp, #20]
   26570:	bl	2ee18 <__assert_fail@plt+0x1d810>
   26574:	ldr	r2, [sp, #24]
   26578:	subs	r0, r2, r0
   2657c:	rscs	r1, r1, r2, asr #31
   26580:	bcc	2673c <__assert_fail@plt+0x15134>
   26584:	b	26750 <__assert_fail@plt+0x15148>
   26588:	b	2658c <__assert_fail@plt+0x14f84>
   2658c:	ldr	r0, [pc, #512]	; 26794 <__assert_fail@plt+0x1518c>
   26590:	ldr	r1, [fp, #8]
   26594:	cmp	r1, r0
   26598:	blt	265b0 <__assert_fail@plt+0x14fa8>
   2659c:	b	265c4 <__assert_fail@plt+0x14fbc>
   265a0:	ldr	r0, [fp, #8]
   265a4:	movw	r1, #0
   265a8:	cmp	r1, r0
   265ac:	bge	265c4 <__assert_fail@plt+0x14fbc>
   265b0:	mov	r0, #1
   265b4:	mvn	r1, #0
   265b8:	str	r1, [sp, #16]
   265bc:	str	r0, [sp, #12]
   265c0:	b	265f0 <__assert_fail@plt+0x14fe8>
   265c4:	ldr	r0, [fp, #8]
   265c8:	rsb	r0, r0, #0
   265cc:	asr	r3, r0, #31
   265d0:	mvn	r1, #0
   265d4:	str	r0, [sp, #8]
   265d8:	mov	r0, r1
   265dc:	ldr	r2, [sp, #8]
   265e0:	bl	2ee18 <__assert_fail@plt+0x1d810>
   265e4:	str	r0, [sp, #16]
   265e8:	str	r1, [sp, #12]
   265ec:	b	265f0 <__assert_fail@plt+0x14fe8>
   265f0:	ldr	r0, [sp, #12]
   265f4:	ldr	r1, [sp, #16]
   265f8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   265fc:	mvn	r2, r2
   26600:	subs	r1, r2, r1
   26604:	rscs	r0, r0, r2, asr #31
   26608:	bcs	2673c <__assert_fail@plt+0x15134>
   2660c:	b	26750 <__assert_fail@plt+0x15148>
   26610:	b	26614 <__assert_fail@plt+0x1500c>
   26614:	b	2666c <__assert_fail@plt+0x15064>
   26618:	b	2666c <__assert_fail@plt+0x15064>
   2661c:	ldr	r0, [fp, #8]
   26620:	cmn	r0, #1
   26624:	bne	2666c <__assert_fail@plt+0x15064>
   26628:	b	2662c <__assert_fail@plt+0x15024>
   2662c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26630:	add	r0, r0, #0
   26634:	movw	r1, #0
   26638:	cmp	r1, r0
   2663c:	blt	2673c <__assert_fail@plt+0x15134>
   26640:	b	26750 <__assert_fail@plt+0x15148>
   26644:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26648:	movw	r1, #0
   2664c:	cmp	r1, r0
   26650:	bge	26750 <__assert_fail@plt+0x15148>
   26654:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26658:	sub	r0, r0, #1
   2665c:	mvn	r1, #0
   26660:	cmp	r1, r0
   26664:	blt	2673c <__assert_fail@plt+0x15134>
   26668:	b	26750 <__assert_fail@plt+0x15148>
   2666c:	ldr	r0, [fp, #8]
   26670:	movw	r1, #0
   26674:	sdiv	r0, r1, r0
   26678:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2667c:	cmp	r0, r1
   26680:	blt	2673c <__assert_fail@plt+0x15134>
   26684:	b	26750 <__assert_fail@plt+0x15148>
   26688:	ldr	r0, [fp, #8]
   2668c:	cmp	r0, #0
   26690:	bne	26698 <__assert_fail@plt+0x15090>
   26694:	b	26750 <__assert_fail@plt+0x15148>
   26698:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2669c:	cmp	r0, #0
   266a0:	bge	2670c <__assert_fail@plt+0x15104>
   266a4:	b	266a8 <__assert_fail@plt+0x150a0>
   266a8:	b	266f0 <__assert_fail@plt+0x150e8>
   266ac:	b	266f0 <__assert_fail@plt+0x150e8>
   266b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   266b4:	cmn	r0, #1
   266b8:	bne	266f0 <__assert_fail@plt+0x150e8>
   266bc:	b	266c0 <__assert_fail@plt+0x150b8>
   266c0:	ldr	r0, [fp, #8]
   266c4:	add	r0, r0, #0
   266c8:	movw	r1, #0
   266cc:	cmp	r1, r0
   266d0:	blt	2673c <__assert_fail@plt+0x15134>
   266d4:	b	26750 <__assert_fail@plt+0x15148>
   266d8:	ldr	r0, [fp, #8]
   266dc:	sub	r0, r0, #1
   266e0:	mvn	r1, #0
   266e4:	cmp	r1, r0
   266e8:	blt	2673c <__assert_fail@plt+0x15134>
   266ec:	b	26750 <__assert_fail@plt+0x15148>
   266f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   266f4:	movw	r1, #0
   266f8:	sdiv	r0, r1, r0
   266fc:	ldr	r1, [fp, #8]
   26700:	cmp	r0, r1
   26704:	blt	2673c <__assert_fail@plt+0x15134>
   26708:	b	26750 <__assert_fail@plt+0x15148>
   2670c:	ldr	r0, [fp, #8]
   26710:	asr	r3, r0, #31
   26714:	mvn	r1, #0
   26718:	str	r0, [sp, #4]
   2671c:	mov	r0, r1
   26720:	ldr	r2, [sp, #4]
   26724:	bl	2ee18 <__assert_fail@plt+0x1d810>
   26728:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2672c:	subs	r0, r0, r2
   26730:	sbcs	r1, r1, r2, asr #31
   26734:	bcs	26750 <__assert_fail@plt+0x15148>
   26738:	b	2673c <__assert_fail@plt+0x15134>
   2673c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26740:	ldr	r1, [fp, #8]
   26744:	mul	r0, r0, r1
   26748:	str	r0, [fp, #-28]	; 0xffffffe4
   2674c:	b	26764 <__assert_fail@plt+0x1515c>
   26750:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26754:	ldr	r1, [fp, #8]
   26758:	mul	r0, r0, r1
   2675c:	str	r0, [fp, #-28]	; 0xffffffe4
   26760:	b	26768 <__assert_fail@plt+0x15160>
   26764:	bl	26940 <__assert_fail@plt+0x15338>
   26768:	ldr	r0, [fp, #-4]
   2676c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   26770:	bl	23ca0 <__assert_fail@plt+0x12698>
   26774:	str	r0, [fp, #-4]
   26778:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2677c:	ldr	r1, [fp, #-8]
   26780:	str	r0, [r1]
   26784:	ldr	r0, [fp, #-4]
   26788:	mov	sp, fp
   2678c:	pop	{fp, pc}
   26790:	svcvc	0x00ffffff
   26794:	andhi	r0, r0, r1
   26798:	andhi	r0, r0, r0
   2679c:			; <UNDEFINED> instruction: 0xffff8000
   267a0:	push	{fp, lr}
   267a4:	mov	fp, sp
   267a8:	sub	sp, sp, #8
   267ac:	str	r0, [sp, #4]
   267b0:	ldr	r0, [sp, #4]
   267b4:	movw	r1, #1
   267b8:	bl	267c4 <__assert_fail@plt+0x151bc>
   267bc:	mov	sp, fp
   267c0:	pop	{fp, pc}
   267c4:	push	{fp, lr}
   267c8:	mov	fp, sp
   267cc:	sub	sp, sp, #8
   267d0:	str	r0, [sp, #4]
   267d4:	str	r1, [sp]
   267d8:	ldr	r0, [sp, #4]
   267dc:	ldr	r1, [sp]
   267e0:	bl	2c9cc <__assert_fail@plt+0x1b3c4>
   267e4:	bl	23c2c <__assert_fail@plt+0x12624>
   267e8:	mov	sp, fp
   267ec:	pop	{fp, pc}
   267f0:	push	{fp, lr}
   267f4:	mov	fp, sp
   267f8:	sub	sp, sp, #8
   267fc:	str	r0, [sp, #4]
   26800:	ldr	r0, [sp, #4]
   26804:	movw	r1, #1
   26808:	bl	26814 <__assert_fail@plt+0x1520c>
   2680c:	mov	sp, fp
   26810:	pop	{fp, pc}
   26814:	push	{fp, lr}
   26818:	mov	fp, sp
   2681c:	sub	sp, sp, #8
   26820:	str	r0, [sp, #4]
   26824:	str	r1, [sp]
   26828:	ldr	r0, [sp, #4]
   2682c:	ldr	r1, [sp]
   26830:	bl	2d1a8 <__assert_fail@plt+0x1bba0>
   26834:	bl	23c2c <__assert_fail@plt+0x12624>
   26838:	mov	sp, fp
   2683c:	pop	{fp, pc}
   26840:	push	{fp, lr}
   26844:	mov	fp, sp
   26848:	sub	sp, sp, #16
   2684c:	str	r0, [fp, #-4]
   26850:	str	r1, [sp, #8]
   26854:	ldr	r0, [sp, #8]
   26858:	bl	23c08 <__assert_fail@plt+0x12600>
   2685c:	ldr	r1, [fp, #-4]
   26860:	ldr	r2, [sp, #8]
   26864:	str	r0, [sp, #4]
   26868:	bl	1135c <memcpy@plt>
   2686c:	ldr	r0, [sp, #4]
   26870:	mov	sp, fp
   26874:	pop	{fp, pc}
   26878:	push	{fp, lr}
   2687c:	mov	fp, sp
   26880:	sub	sp, sp, #16
   26884:	str	r0, [fp, #-4]
   26888:	str	r1, [sp, #8]
   2688c:	ldr	r0, [sp, #8]
   26890:	bl	23c5c <__assert_fail@plt+0x12654>
   26894:	ldr	r1, [fp, #-4]
   26898:	ldr	r2, [sp, #8]
   2689c:	str	r0, [sp, #4]
   268a0:	bl	1135c <memcpy@plt>
   268a4:	ldr	r0, [sp, #4]
   268a8:	mov	sp, fp
   268ac:	pop	{fp, pc}
   268b0:	push	{fp, lr}
   268b4:	mov	fp, sp
   268b8:	sub	sp, sp, #16
   268bc:	str	r0, [fp, #-4]
   268c0:	str	r1, [sp, #8]
   268c4:	ldr	r0, [sp, #8]
   268c8:	add	r0, r0, #1
   268cc:	bl	23c5c <__assert_fail@plt+0x12654>
   268d0:	str	r0, [sp, #4]
   268d4:	ldr	r0, [sp, #4]
   268d8:	ldr	r1, [sp, #8]
   268dc:	add	r0, r0, r1
   268e0:	movw	r1, #0
   268e4:	strb	r1, [r0]
   268e8:	ldr	r0, [sp, #4]
   268ec:	ldr	r1, [fp, #-4]
   268f0:	ldr	r2, [sp, #8]
   268f4:	str	r0, [sp]
   268f8:	bl	1135c <memcpy@plt>
   268fc:	ldr	r0, [sp]
   26900:	mov	sp, fp
   26904:	pop	{fp, pc}
   26908:	push	{fp, lr}
   2690c:	mov	fp, sp
   26910:	sub	sp, sp, #8
   26914:	str	r0, [sp, #4]
   26918:	ldr	r0, [sp, #4]
   2691c:	ldr	r1, [sp, #4]
   26920:	str	r0, [sp]
   26924:	mov	r0, r1
   26928:	bl	114ac <strlen@plt>
   2692c:	add	r1, r0, #1
   26930:	ldr	r0, [sp]
   26934:	bl	26840 <__assert_fail@plt+0x15238>
   26938:	mov	sp, fp
   2693c:	pop	{fp, pc}
   26940:	push	{fp, lr}
   26944:	mov	fp, sp
   26948:	sub	sp, sp, #8
   2694c:	movw	r0, #4492	; 0x118c
   26950:	movt	r0, #4
   26954:	ldr	r0, [r0]
   26958:	movw	r1, #2972	; 0xb9c
   2695c:	movt	r1, #3
   26960:	str	r0, [sp, #4]
   26964:	mov	r0, r1
   26968:	bl	114a0 <gettext@plt>
   2696c:	ldr	r1, [sp, #4]
   26970:	str	r0, [sp]
   26974:	mov	r0, r1
   26978:	movw	r1, #0
   2697c:	movw	r2, #1887	; 0x75f
   26980:	movt	r2, #3
   26984:	ldr	r3, [sp]
   26988:	bl	11428 <error@plt>
   2698c:	bl	115e4 <abort@plt>
   26990:	push	{r4, r5, r6, sl, fp, lr}
   26994:	add	fp, sp, #16
   26998:	sub	sp, sp, #88	; 0x58
   2699c:	ldr	ip, [fp, #12]
   269a0:	ldr	lr, [fp, #8]
   269a4:	ldr	r4, [fp, #24]
   269a8:	ldr	r5, [fp, #20]
   269ac:	ldr	r6, [fp, #16]
   269b0:	str	r0, [fp, #-20]	; 0xffffffec
   269b4:	str	r1, [fp, #-24]	; 0xffffffe8
   269b8:	str	r3, [fp, #-28]	; 0xffffffe4
   269bc:	str	r2, [fp, #-32]	; 0xffffffe0
   269c0:	str	ip, [fp, #-36]	; 0xffffffdc
   269c4:	str	lr, [fp, #-40]	; 0xffffffd8
   269c8:	ldr	r0, [fp, #-20]	; 0xffffffec
   269cc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   269d0:	ldr	r1, [fp, #16]
   269d4:	movw	r3, #0
   269d8:	str	r1, [sp, #44]	; 0x2c
   269dc:	mov	r1, r3
   269e0:	add	r3, sp, #48	; 0x30
   269e4:	ldr	ip, [sp, #44]	; 0x2c
   269e8:	str	ip, [sp]
   269ec:	str	r4, [sp, #40]	; 0x28
   269f0:	str	r5, [sp, #36]	; 0x24
   269f4:	str	r6, [sp, #32]
   269f8:	bl	26c3c <__assert_fail@plt+0x15634>
   269fc:	str	r0, [fp, #-44]	; 0xffffffd4
   26a00:	ldr	r0, [fp, #-44]	; 0xffffffd4
   26a04:	cmp	r0, #0
   26a08:	bne	26ac4 <__assert_fail@plt+0x154bc>
   26a0c:	ldr	r0, [sp, #48]	; 0x30
   26a10:	ldr	r1, [sp, #52]	; 0x34
   26a14:	ldr	r2, [fp, #-32]	; 0xffffffe0
   26a18:	ldr	r3, [fp, #-28]	; 0xffffffe4
   26a1c:	subs	r0, r0, r2
   26a20:	sbcs	r1, r1, r3
   26a24:	blt	26a4c <__assert_fail@plt+0x15444>
   26a28:	b	26a2c <__assert_fail@plt+0x15424>
   26a2c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   26a30:	ldr	r1, [fp, #-36]	; 0xffffffdc
   26a34:	ldr	r2, [sp, #48]	; 0x30
   26a38:	ldr	r3, [sp, #52]	; 0x34
   26a3c:	subs	r0, r0, r2
   26a40:	sbcs	r1, r1, r3
   26a44:	bge	26ac0 <__assert_fail@plt+0x154b8>
   26a48:	b	26a4c <__assert_fail@plt+0x15444>
   26a4c:	mov	r0, #1
   26a50:	str	r0, [fp, #-44]	; 0xffffffd4
   26a54:	ldr	r0, [sp, #48]	; 0x30
   26a58:	ldr	r1, [sp, #52]	; 0x34
   26a5c:	subs	r0, r0, #1073741824	; 0x40000000
   26a60:	sbcs	r1, r1, #0
   26a64:	blt	26a7c <__assert_fail@plt+0x15474>
   26a68:	b	26a6c <__assert_fail@plt+0x15464>
   26a6c:	bl	114e8 <__errno_location@plt>
   26a70:	movw	r1, #75	; 0x4b
   26a74:	str	r1, [r0]
   26a78:	b	26abc <__assert_fail@plt+0x154b4>
   26a7c:	ldr	r0, [sp, #48]	; 0x30
   26a80:	ldr	r1, [sp, #52]	; 0x34
   26a84:	mvn	r2, #1073741824	; 0x40000000
   26a88:	subs	r0, r2, r0
   26a8c:	mvn	r2, #0
   26a90:	sbcs	r1, r2, r1
   26a94:	blt	26aac <__assert_fail@plt+0x154a4>
   26a98:	b	26a9c <__assert_fail@plt+0x15494>
   26a9c:	bl	114e8 <__errno_location@plt>
   26aa0:	movw	r1, #75	; 0x4b
   26aa4:	str	r1, [r0]
   26aa8:	b	26ab8 <__assert_fail@plt+0x154b0>
   26aac:	bl	114e8 <__errno_location@plt>
   26ab0:	movw	r1, #34	; 0x22
   26ab4:	str	r1, [r0]
   26ab8:	b	26abc <__assert_fail@plt+0x154b4>
   26abc:	b	26ac0 <__assert_fail@plt+0x154b8>
   26ac0:	b	26b00 <__assert_fail@plt+0x154f8>
   26ac4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   26ac8:	cmp	r0, #1
   26acc:	bne	26ae0 <__assert_fail@plt+0x154d8>
   26ad0:	bl	114e8 <__errno_location@plt>
   26ad4:	movw	r1, #75	; 0x4b
   26ad8:	str	r1, [r0]
   26adc:	b	26afc <__assert_fail@plt+0x154f4>
   26ae0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   26ae4:	cmp	r0, #3
   26ae8:	bne	26af8 <__assert_fail@plt+0x154f0>
   26aec:	bl	114e8 <__errno_location@plt>
   26af0:	movw	r1, #0
   26af4:	str	r1, [r0]
   26af8:	b	26afc <__assert_fail@plt+0x154f4>
   26afc:	b	26b00 <__assert_fail@plt+0x154f8>
   26b00:	ldr	r0, [fp, #-44]	; 0xffffffd4
   26b04:	cmp	r0, #0
   26b08:	beq	26ba4 <__assert_fail@plt+0x1559c>
   26b0c:	ldr	r0, [fp, #24]
   26b10:	cmp	r0, #0
   26b14:	beq	26b24 <__assert_fail@plt+0x1551c>
   26b18:	ldr	r0, [fp, #24]
   26b1c:	str	r0, [sp, #28]
   26b20:	b	26b30 <__assert_fail@plt+0x15528>
   26b24:	movw	r0, #1
   26b28:	str	r0, [sp, #28]
   26b2c:	b	26b30 <__assert_fail@plt+0x15528>
   26b30:	ldr	r0, [sp, #28]
   26b34:	str	r0, [sp, #24]
   26b38:	bl	114e8 <__errno_location@plt>
   26b3c:	ldr	r0, [r0]
   26b40:	cmp	r0, #22
   26b44:	bne	26b54 <__assert_fail@plt+0x1554c>
   26b48:	movw	r0, #0
   26b4c:	str	r0, [sp, #20]
   26b50:	b	26b60 <__assert_fail@plt+0x15558>
   26b54:	bl	114e8 <__errno_location@plt>
   26b58:	ldr	r0, [r0]
   26b5c:	str	r0, [sp, #20]
   26b60:	ldr	r0, [sp, #20]
   26b64:	ldr	r3, [fp, #20]
   26b68:	ldr	r1, [fp, #-20]	; 0xffffffec
   26b6c:	str	r0, [sp, #16]
   26b70:	mov	r0, r1
   26b74:	str	r3, [sp, #12]
   26b78:	bl	22744 <__assert_fail@plt+0x1113c>
   26b7c:	ldr	r1, [sp, #24]
   26b80:	str	r0, [sp, #8]
   26b84:	mov	r0, r1
   26b88:	ldr	r1, [sp, #16]
   26b8c:	movw	r2, #1883	; 0x75b
   26b90:	movt	r2, #3
   26b94:	ldr	r3, [sp, #12]
   26b98:	ldr	ip, [sp, #8]
   26b9c:	str	ip, [sp]
   26ba0:	bl	11428 <error@plt>
   26ba4:	ldr	r0, [sp, #48]	; 0x30
   26ba8:	ldr	r1, [sp, #52]	; 0x34
   26bac:	sub	sp, fp, #16
   26bb0:	pop	{r4, r5, r6, sl, fp, pc}
   26bb4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   26bb8:	add	fp, sp, #24
   26bbc:	sub	sp, sp, #56	; 0x38
   26bc0:	ldr	r1, [fp, #12]
   26bc4:	ldr	ip, [fp, #8]
   26bc8:	ldr	lr, [fp, #24]
   26bcc:	ldr	r4, [fp, #20]
   26bd0:	ldr	r5, [fp, #16]
   26bd4:	str	r0, [fp, #-28]	; 0xffffffe4
   26bd8:	str	r3, [sp, #44]	; 0x2c
   26bdc:	str	r2, [sp, #40]	; 0x28
   26be0:	str	r1, [sp, #36]	; 0x24
   26be4:	str	ip, [sp, #32]
   26be8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   26bec:	ldr	r2, [sp, #40]	; 0x28
   26bf0:	ldr	r3, [sp, #44]	; 0x2c
   26bf4:	ldr	r1, [sp, #32]
   26bf8:	ldr	ip, [sp, #36]	; 0x24
   26bfc:	ldr	r6, [fp, #16]
   26c00:	ldr	r7, [fp, #20]
   26c04:	ldr	r8, [fp, #24]
   26c08:	mov	r9, sp
   26c0c:	str	r8, [r9, #16]
   26c10:	str	r7, [r9, #12]
   26c14:	str	r6, [r9, #8]
   26c18:	str	ip, [r9, #4]
   26c1c:	str	r1, [r9]
   26c20:	mov	r1, #10
   26c24:	str	lr, [sp, #28]
   26c28:	str	r4, [sp, #24]
   26c2c:	str	r5, [sp, #20]
   26c30:	bl	26990 <__assert_fail@plt+0x15388>
   26c34:	sub	sp, fp, #24
   26c38:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   26c3c:	push	{fp, lr}
   26c40:	mov	fp, sp
   26c44:	sub	sp, sp, #72	; 0x48
   26c48:	ldr	ip, [fp, #8]
   26c4c:	str	r0, [fp, #-8]
   26c50:	str	r1, [fp, #-12]
   26c54:	str	r2, [fp, #-16]
   26c58:	str	r3, [fp, #-20]	; 0xffffffec
   26c5c:	movw	r0, #0
   26c60:	str	r0, [sp, #28]
   26c64:	ldr	r1, [fp, #-16]
   26c68:	cmp	r0, r1
   26c6c:	bgt	26c80 <__assert_fail@plt+0x15678>
   26c70:	ldr	r0, [fp, #-16]
   26c74:	cmp	r0, #36	; 0x24
   26c78:	bgt	26c80 <__assert_fail@plt+0x15678>
   26c7c:	b	26ca0 <__assert_fail@plt+0x15698>
   26c80:	movw	r0, #2989	; 0xbad
   26c84:	movt	r0, #3
   26c88:	movw	r1, #3027	; 0xbd3
   26c8c:	movt	r1, #3
   26c90:	movw	r2, #85	; 0x55
   26c94:	movw	r3, #3043	; 0xbe3
   26c98:	movt	r3, #3
   26c9c:	bl	11608 <__assert_fail@plt>
   26ca0:	ldr	r0, [fp, #-12]
   26ca4:	movw	r1, #0
   26ca8:	cmp	r0, r1
   26cac:	beq	26cbc <__assert_fail@plt+0x156b4>
   26cb0:	ldr	r0, [fp, #-12]
   26cb4:	str	r0, [sp, #12]
   26cb8:	b	26cc8 <__assert_fail@plt+0x156c0>
   26cbc:	sub	r0, fp, #24
   26cc0:	str	r0, [sp, #12]
   26cc4:	b	26cc8 <__assert_fail@plt+0x156c0>
   26cc8:	ldr	r0, [sp, #12]
   26ccc:	str	r0, [fp, #-28]	; 0xffffffe4
   26cd0:	bl	114e8 <__errno_location@plt>
   26cd4:	mov	r1, #0
   26cd8:	str	r1, [r0]
   26cdc:	ldr	r0, [fp, #-8]
   26ce0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   26ce4:	ldr	r2, [fp, #-16]
   26ce8:	bl	11524 <strtoimax@plt>
   26cec:	str	r1, [sp, #36]	; 0x24
   26cf0:	str	r0, [sp, #32]
   26cf4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   26cf8:	ldr	r0, [r0]
   26cfc:	ldr	r1, [fp, #-8]
   26d00:	cmp	r0, r1
   26d04:	bne	26d70 <__assert_fail@plt+0x15768>
   26d08:	ldr	r0, [fp, #8]
   26d0c:	movw	r1, #0
   26d10:	cmp	r0, r1
   26d14:	beq	26d60 <__assert_fail@plt+0x15758>
   26d18:	ldr	r0, [fp, #-28]	; 0xffffffe4
   26d1c:	ldr	r0, [r0]
   26d20:	ldrb	r0, [r0]
   26d24:	cmp	r0, #0
   26d28:	beq	26d60 <__assert_fail@plt+0x15758>
   26d2c:	ldr	r0, [fp, #8]
   26d30:	ldr	r1, [fp, #-28]	; 0xffffffe4
   26d34:	ldr	r1, [r1]
   26d38:	ldrb	r1, [r1]
   26d3c:	bl	114b8 <strchr@plt>
   26d40:	movw	r1, #0
   26d44:	cmp	r0, r1
   26d48:	beq	26d60 <__assert_fail@plt+0x15758>
   26d4c:	mov	r0, #0
   26d50:	str	r0, [sp, #36]	; 0x24
   26d54:	mov	r0, #1
   26d58:	str	r0, [sp, #32]
   26d5c:	b	26d6c <__assert_fail@plt+0x15764>
   26d60:	movw	r0, #4
   26d64:	str	r0, [fp, #-4]
   26d68:	b	27258 <__assert_fail@plt+0x15c50>
   26d6c:	b	26da8 <__assert_fail@plt+0x157a0>
   26d70:	bl	114e8 <__errno_location@plt>
   26d74:	ldr	r0, [r0]
   26d78:	cmp	r0, #0
   26d7c:	beq	26da4 <__assert_fail@plt+0x1579c>
   26d80:	bl	114e8 <__errno_location@plt>
   26d84:	ldr	r0, [r0]
   26d88:	cmp	r0, #34	; 0x22
   26d8c:	beq	26d9c <__assert_fail@plt+0x15794>
   26d90:	movw	r0, #4
   26d94:	str	r0, [fp, #-4]
   26d98:	b	27258 <__assert_fail@plt+0x15c50>
   26d9c:	movw	r0, #1
   26da0:	str	r0, [sp, #28]
   26da4:	b	26da8 <__assert_fail@plt+0x157a0>
   26da8:	ldr	r0, [fp, #8]
   26dac:	movw	r1, #0
   26db0:	cmp	r0, r1
   26db4:	bne	26dd8 <__assert_fail@plt+0x157d0>
   26db8:	ldr	r0, [sp, #32]
   26dbc:	ldr	r1, [sp, #36]	; 0x24
   26dc0:	ldr	r2, [fp, #-20]	; 0xffffffec
   26dc4:	str	r1, [r2, #4]
   26dc8:	str	r0, [r2]
   26dcc:	ldr	r0, [sp, #28]
   26dd0:	str	r0, [fp, #-4]
   26dd4:	b	27258 <__assert_fail@plt+0x15c50>
   26dd8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   26ddc:	ldr	r0, [r0]
   26de0:	ldrb	r0, [r0]
   26de4:	cmp	r0, #0
   26de8:	beq	2723c <__assert_fail@plt+0x15c34>
   26dec:	movw	r0, #1024	; 0x400
   26df0:	str	r0, [sp, #24]
   26df4:	movw	r0, #1
   26df8:	str	r0, [sp, #20]
   26dfc:	ldr	r0, [fp, #8]
   26e00:	ldr	r1, [fp, #-28]	; 0xffffffe4
   26e04:	ldr	r1, [r1]
   26e08:	ldrb	r1, [r1]
   26e0c:	bl	114b8 <strchr@plt>
   26e10:	movw	r1, #0
   26e14:	cmp	r0, r1
   26e18:	bne	26e40 <__assert_fail@plt+0x15838>
   26e1c:	ldr	r0, [sp, #32]
   26e20:	ldr	r1, [sp, #36]	; 0x24
   26e24:	ldr	r2, [fp, #-20]	; 0xffffffec
   26e28:	str	r1, [r2, #4]
   26e2c:	str	r0, [r2]
   26e30:	ldr	r0, [sp, #28]
   26e34:	orr	r0, r0, #2
   26e38:	str	r0, [fp, #-4]
   26e3c:	b	27258 <__assert_fail@plt+0x15c50>
   26e40:	ldr	r0, [fp, #-28]	; 0xffffffe4
   26e44:	ldr	r0, [r0]
   26e48:	ldrb	r0, [r0]
   26e4c:	sub	r0, r0, #69	; 0x45
   26e50:	cmp	r0, #47	; 0x2f
   26e54:	str	r0, [sp, #8]
   26e58:	bhi	26fc4 <__assert_fail@plt+0x159bc>
   26e5c:	add	r0, pc, #8
   26e60:	ldr	r1, [sp, #8]
   26e64:	ldr	r0, [r0, r1, lsl #2]
   26e68:	mov	pc, r0
   26e6c:	andeq	r6, r2, ip, lsr #30
   26e70:	andeq	r6, r2, r4, asr #31
   26e74:	andeq	r6, r2, ip, lsr #30
   26e78:	andeq	r6, r2, r4, asr #31
   26e7c:	andeq	r6, r2, r4, asr #31
   26e80:	andeq	r6, r2, r4, asr #31
   26e84:	andeq	r6, r2, ip, lsr #30
   26e88:	andeq	r6, r2, r4, asr #31
   26e8c:	andeq	r6, r2, ip, lsr #30
   26e90:	andeq	r6, r2, r4, asr #31
   26e94:	andeq	r6, r2, r4, asr #31
   26e98:	andeq	r6, r2, ip, lsr #30
   26e9c:	andeq	r6, r2, r4, asr #31
   26ea0:	andeq	r6, r2, r4, asr #31
   26ea4:	andeq	r6, r2, r4, asr #31
   26ea8:	andeq	r6, r2, ip, lsr #30
   26eac:	andeq	r6, r2, r4, asr #31
   26eb0:	andeq	r6, r2, r4, asr #31
   26eb4:	andeq	r6, r2, r4, asr #31
   26eb8:	andeq	r6, r2, r4, asr #31
   26ebc:	andeq	r6, r2, ip, lsr #30
   26ec0:	andeq	r6, r2, ip, lsr #30
   26ec4:	andeq	r6, r2, r4, asr #31
   26ec8:	andeq	r6, r2, r4, asr #31
   26ecc:	andeq	r6, r2, r4, asr #31
   26ed0:	andeq	r6, r2, r4, asr #31
   26ed4:	andeq	r6, r2, r4, asr #31
   26ed8:	andeq	r6, r2, r4, asr #31
   26edc:	andeq	r6, r2, r4, asr #31
   26ee0:	andeq	r6, r2, r4, asr #31
   26ee4:	andeq	r6, r2, r4, asr #31
   26ee8:	andeq	r6, r2, r4, asr #31
   26eec:	andeq	r6, r2, r4, asr #31
   26ef0:	andeq	r6, r2, r4, asr #31
   26ef4:	andeq	r6, r2, ip, lsr #30
   26ef8:	andeq	r6, r2, r4, asr #31
   26efc:	andeq	r6, r2, r4, asr #31
   26f00:	andeq	r6, r2, r4, asr #31
   26f04:	andeq	r6, r2, ip, lsr #30
   26f08:	andeq	r6, r2, r4, asr #31
   26f0c:	andeq	r6, r2, ip, lsr #30
   26f10:	andeq	r6, r2, r4, asr #31
   26f14:	andeq	r6, r2, r4, asr #31
   26f18:	andeq	r6, r2, r4, asr #31
   26f1c:	andeq	r6, r2, r4, asr #31
   26f20:	andeq	r6, r2, r4, asr #31
   26f24:	andeq	r6, r2, r4, asr #31
   26f28:	andeq	r6, r2, ip, lsr #30
   26f2c:	ldr	r0, [fp, #8]
   26f30:	movw	r1, #48	; 0x30
   26f34:	bl	114b8 <strchr@plt>
   26f38:	movw	r1, #0
   26f3c:	cmp	r0, r1
   26f40:	beq	26fc0 <__assert_fail@plt+0x159b8>
   26f44:	ldr	r0, [fp, #-28]	; 0xffffffe4
   26f48:	ldr	r0, [r0]
   26f4c:	ldrb	r0, [r0, #1]
   26f50:	mov	r1, r0
   26f54:	cmp	r0, #66	; 0x42
   26f58:	str	r1, [sp, #4]
   26f5c:	beq	26fa8 <__assert_fail@plt+0x159a0>
   26f60:	b	26f64 <__assert_fail@plt+0x1595c>
   26f64:	ldr	r0, [sp, #4]
   26f68:	cmp	r0, #68	; 0x44
   26f6c:	beq	26fa8 <__assert_fail@plt+0x159a0>
   26f70:	b	26f74 <__assert_fail@plt+0x1596c>
   26f74:	ldr	r0, [sp, #4]
   26f78:	cmp	r0, #105	; 0x69
   26f7c:	bne	26fbc <__assert_fail@plt+0x159b4>
   26f80:	b	26f84 <__assert_fail@plt+0x1597c>
   26f84:	ldr	r0, [fp, #-28]	; 0xffffffe4
   26f88:	ldr	r0, [r0]
   26f8c:	ldrb	r0, [r0, #2]
   26f90:	cmp	r0, #66	; 0x42
   26f94:	bne	26fa4 <__assert_fail@plt+0x1599c>
   26f98:	ldr	r0, [sp, #20]
   26f9c:	add	r0, r0, #2
   26fa0:	str	r0, [sp, #20]
   26fa4:	b	26fbc <__assert_fail@plt+0x159b4>
   26fa8:	movw	r0, #1000	; 0x3e8
   26fac:	str	r0, [sp, #24]
   26fb0:	ldr	r0, [sp, #20]
   26fb4:	add	r0, r0, #1
   26fb8:	str	r0, [sp, #20]
   26fbc:	b	26fc0 <__assert_fail@plt+0x159b8>
   26fc0:	b	26fc4 <__assert_fail@plt+0x159bc>
   26fc4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   26fc8:	ldr	r0, [r0]
   26fcc:	ldrb	r0, [r0]
   26fd0:	sub	r0, r0, #66	; 0x42
   26fd4:	cmp	r0, #53	; 0x35
   26fd8:	str	r0, [sp]
   26fdc:	bhi	271d0 <__assert_fail@plt+0x15bc8>
   26fe0:	add	r0, pc, #8
   26fe4:	ldr	r1, [sp]
   26fe8:	ldr	r0, [r0, r1, lsl #2]
   26fec:	mov	pc, r0
   26ff0:	ldrdeq	r7, [r2], -ip
   26ff4:	ldrdeq	r7, [r2], -r0
   26ff8:	ldrdeq	r7, [r2], -r0
   26ffc:	strdeq	r7, [r2], -ip
   27000:	ldrdeq	r7, [r2], -r0
   27004:	andeq	r7, r2, r4, lsl r1
   27008:	ldrdeq	r7, [r2], -r0
   2700c:	ldrdeq	r7, [r2], -r0
   27010:	ldrdeq	r7, [r2], -r0
   27014:	andeq	r7, r2, ip, lsr #2
   27018:	ldrdeq	r7, [r2], -r0
   2701c:	andeq	r7, r2, r4, asr #2
   27020:	ldrdeq	r7, [r2], -r0
   27024:	ldrdeq	r7, [r2], -r0
   27028:	andeq	r7, r2, ip, asr r1
   2702c:	ldrdeq	r7, [r2], -r0
   27030:	ldrdeq	r7, [r2], -r0
   27034:	ldrdeq	r7, [r2], -r0
   27038:	andeq	r7, r2, r4, ror r1
   2703c:	ldrdeq	r7, [r2], -r0
   27040:	ldrdeq	r7, [r2], -r0
   27044:	ldrdeq	r7, [r2], -r0
   27048:	ldrdeq	r7, [r2], -r0
   2704c:	andeq	r7, r2, r0, lsr #3
   27050:			; <UNDEFINED> instruction: 0x000271b8
   27054:	ldrdeq	r7, [r2], -r0
   27058:	ldrdeq	r7, [r2], -r0
   2705c:	ldrdeq	r7, [r2], -r0
   27060:	ldrdeq	r7, [r2], -r0
   27064:	ldrdeq	r7, [r2], -r0
   27068:	ldrdeq	r7, [r2], -r0
   2706c:	ldrdeq	r7, [r2], -r0
   27070:	andeq	r7, r2, r8, asr #1
   27074:	strdeq	r7, [r2], -r0
   27078:	ldrdeq	r7, [r2], -r0
   2707c:	ldrdeq	r7, [r2], -r0
   27080:	ldrdeq	r7, [r2], -r0
   27084:	andeq	r7, r2, r4, lsl r1
   27088:	ldrdeq	r7, [r2], -r0
   2708c:	ldrdeq	r7, [r2], -r0
   27090:	ldrdeq	r7, [r2], -r0
   27094:	andeq	r7, r2, ip, lsr #2
   27098:	ldrdeq	r7, [r2], -r0
   2709c:	andeq	r7, r2, r4, asr #2
   270a0:	ldrdeq	r7, [r2], -r0
   270a4:	ldrdeq	r7, [r2], -r0
   270a8:	ldrdeq	r7, [r2], -r0
   270ac:	ldrdeq	r7, [r2], -r0
   270b0:	ldrdeq	r7, [r2], -r0
   270b4:	ldrdeq	r7, [r2], -r0
   270b8:	andeq	r7, r2, r4, ror r1
   270bc:	ldrdeq	r7, [r2], -r0
   270c0:	ldrdeq	r7, [r2], -r0
   270c4:	andeq	r7, r2, ip, lsl #3
   270c8:	add	r0, sp, #32
   270cc:	movw	r1, #512	; 0x200
   270d0:	bl	27264 <__assert_fail@plt+0x15c5c>
   270d4:	str	r0, [sp, #16]
   270d8:	b	271f4 <__assert_fail@plt+0x15bec>
   270dc:	add	r0, sp, #32
   270e0:	movw	r1, #1024	; 0x400
   270e4:	bl	27264 <__assert_fail@plt+0x15c5c>
   270e8:	str	r0, [sp, #16]
   270ec:	b	271f4 <__assert_fail@plt+0x15bec>
   270f0:	movw	r0, #0
   270f4:	str	r0, [sp, #16]
   270f8:	b	271f4 <__assert_fail@plt+0x15bec>
   270fc:	ldr	r1, [sp, #24]
   27100:	add	r0, sp, #32
   27104:	movw	r2, #6
   27108:	bl	28be8 <__assert_fail@plt+0x175e0>
   2710c:	str	r0, [sp, #16]
   27110:	b	271f4 <__assert_fail@plt+0x15bec>
   27114:	ldr	r1, [sp, #24]
   27118:	add	r0, sp, #32
   2711c:	movw	r2, #3
   27120:	bl	28be8 <__assert_fail@plt+0x175e0>
   27124:	str	r0, [sp, #16]
   27128:	b	271f4 <__assert_fail@plt+0x15bec>
   2712c:	ldr	r1, [sp, #24]
   27130:	add	r0, sp, #32
   27134:	movw	r2, #1
   27138:	bl	28be8 <__assert_fail@plt+0x175e0>
   2713c:	str	r0, [sp, #16]
   27140:	b	271f4 <__assert_fail@plt+0x15bec>
   27144:	ldr	r1, [sp, #24]
   27148:	add	r0, sp, #32
   2714c:	movw	r2, #2
   27150:	bl	28be8 <__assert_fail@plt+0x175e0>
   27154:	str	r0, [sp, #16]
   27158:	b	271f4 <__assert_fail@plt+0x15bec>
   2715c:	ldr	r1, [sp, #24]
   27160:	add	r0, sp, #32
   27164:	movw	r2, #5
   27168:	bl	28be8 <__assert_fail@plt+0x175e0>
   2716c:	str	r0, [sp, #16]
   27170:	b	271f4 <__assert_fail@plt+0x15bec>
   27174:	ldr	r1, [sp, #24]
   27178:	add	r0, sp, #32
   2717c:	movw	r2, #4
   27180:	bl	28be8 <__assert_fail@plt+0x175e0>
   27184:	str	r0, [sp, #16]
   27188:	b	271f4 <__assert_fail@plt+0x15bec>
   2718c:	add	r0, sp, #32
   27190:	movw	r1, #2
   27194:	bl	27264 <__assert_fail@plt+0x15c5c>
   27198:	str	r0, [sp, #16]
   2719c:	b	271f4 <__assert_fail@plt+0x15bec>
   271a0:	ldr	r1, [sp, #24]
   271a4:	add	r0, sp, #32
   271a8:	movw	r2, #8
   271ac:	bl	28be8 <__assert_fail@plt+0x175e0>
   271b0:	str	r0, [sp, #16]
   271b4:	b	271f4 <__assert_fail@plt+0x15bec>
   271b8:	ldr	r1, [sp, #24]
   271bc:	add	r0, sp, #32
   271c0:	movw	r2, #7
   271c4:	bl	28be8 <__assert_fail@plt+0x175e0>
   271c8:	str	r0, [sp, #16]
   271cc:	b	271f4 <__assert_fail@plt+0x15bec>
   271d0:	ldr	r0, [sp, #32]
   271d4:	ldr	r1, [sp, #36]	; 0x24
   271d8:	ldr	r2, [fp, #-20]	; 0xffffffec
   271dc:	str	r1, [r2, #4]
   271e0:	str	r0, [r2]
   271e4:	ldr	r0, [sp, #28]
   271e8:	orr	r0, r0, #2
   271ec:	str	r0, [fp, #-4]
   271f0:	b	27258 <__assert_fail@plt+0x15c50>
   271f4:	ldr	r0, [sp, #16]
   271f8:	ldr	r1, [sp, #28]
   271fc:	orr	r0, r1, r0
   27200:	str	r0, [sp, #28]
   27204:	ldr	r0, [sp, #20]
   27208:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2720c:	ldr	r2, [r1]
   27210:	add	r0, r2, r0
   27214:	str	r0, [r1]
   27218:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2721c:	ldr	r0, [r0]
   27220:	ldrsb	r0, [r0]
   27224:	cmp	r0, #0
   27228:	beq	27238 <__assert_fail@plt+0x15c30>
   2722c:	ldr	r0, [sp, #28]
   27230:	orr	r0, r0, #2
   27234:	str	r0, [sp, #28]
   27238:	b	2723c <__assert_fail@plt+0x15c34>
   2723c:	ldr	r0, [sp, #32]
   27240:	ldr	r1, [sp, #36]	; 0x24
   27244:	ldr	r2, [fp, #-20]	; 0xffffffec
   27248:	str	r1, [r2, #4]
   2724c:	str	r0, [r2]
   27250:	ldr	r0, [sp, #28]
   27254:	str	r0, [fp, #-4]
   27258:	ldr	r0, [fp, #-4]
   2725c:	mov	sp, fp
   27260:	pop	{fp, pc}
   27264:	push	{fp, lr}
   27268:	mov	fp, sp
   2726c:	sub	sp, sp, #112	; 0x70
   27270:	str	r0, [fp, #-8]
   27274:	str	r1, [fp, #-12]
   27278:	b	27760 <__assert_fail@plt+0x16158>
   2727c:	b	27280 <__assert_fail@plt+0x15c78>
   27280:	ldr	r0, [fp, #-12]
   27284:	cmp	r0, #0
   27288:	bge	273e8 <__assert_fail@plt+0x15de0>
   2728c:	ldr	r0, [fp, #-8]
   27290:	ldr	r0, [r0, #4]
   27294:	cmn	r0, #1
   27298:	bgt	27340 <__assert_fail@plt+0x15d38>
   2729c:	b	272a0 <__assert_fail@plt+0x15c98>
   272a0:	b	272a4 <__assert_fail@plt+0x15c9c>
   272a4:	ldr	r0, [fp, #-8]
   272a8:	ldr	r1, [r0]
   272ac:	ldr	r0, [r0, #4]
   272b0:	ldr	r2, [fp, #-12]
   272b4:	mov	r3, #127	; 0x7f
   272b8:	sdiv	r2, r3, r2
   272bc:	subs	r1, r1, r2
   272c0:	sbcs	r0, r0, r2, asr #31
   272c4:	blt	274c0 <__assert_fail@plt+0x15eb8>
   272c8:	b	274e4 <__assert_fail@plt+0x15edc>
   272cc:	b	272d0 <__assert_fail@plt+0x15cc8>
   272d0:	ldr	r0, [pc, #4092]	; 282d4 <__assert_fail@plt+0x16ccc>
   272d4:	ldr	r1, [fp, #-12]
   272d8:	cmp	r1, r0
   272dc:	blt	272f4 <__assert_fail@plt+0x15cec>
   272e0:	b	27300 <__assert_fail@plt+0x15cf8>
   272e4:	ldr	r0, [fp, #-12]
   272e8:	movw	r1, #0
   272ec:	cmp	r1, r0
   272f0:	bge	27300 <__assert_fail@plt+0x15cf8>
   272f4:	movw	r0, #0
   272f8:	str	r0, [fp, #-28]	; 0xffffffe4
   272fc:	b	27318 <__assert_fail@plt+0x15d10>
   27300:	ldr	r0, [fp, #-12]
   27304:	movw	r1, #0
   27308:	sub	r0, r1, r0
   2730c:	movw	r1, #127	; 0x7f
   27310:	sdiv	r0, r1, r0
   27314:	str	r0, [fp, #-28]	; 0xffffffe4
   27318:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2731c:	ldr	r1, [fp, #-8]
   27320:	ldr	r2, [r1]
   27324:	ldr	r1, [r1, #4]
   27328:	mvn	r1, r1
   2732c:	mvn	r2, r2
   27330:	subs	r2, r2, r0
   27334:	sbcs	r0, r1, r0, asr #31
   27338:	bge	274c0 <__assert_fail@plt+0x15eb8>
   2733c:	b	274e4 <__assert_fail@plt+0x15edc>
   27340:	b	27344 <__assert_fail@plt+0x15d3c>
   27344:	b	273c0 <__assert_fail@plt+0x15db8>
   27348:	b	273c0 <__assert_fail@plt+0x15db8>
   2734c:	ldr	r0, [fp, #-12]
   27350:	cmn	r0, #1
   27354:	bne	273c0 <__assert_fail@plt+0x15db8>
   27358:	b	2735c <__assert_fail@plt+0x15d54>
   2735c:	ldr	r0, [fp, #-8]
   27360:	ldr	r1, [r0]
   27364:	ldr	r0, [r0, #4]
   27368:	subs	r1, r1, #128	; 0x80
   2736c:	sbc	r0, r0, #0
   27370:	rsbs	r1, r1, #0
   27374:	rscs	r0, r0, #0
   27378:	blt	274c0 <__assert_fail@plt+0x15eb8>
   2737c:	b	274e4 <__assert_fail@plt+0x15edc>
   27380:	ldr	r0, [fp, #-8]
   27384:	ldr	r1, [r0]
   27388:	ldr	r0, [r0, #4]
   2738c:	subs	r1, r1, #1
   27390:	sbcs	r0, r0, #0
   27394:	blt	274e4 <__assert_fail@plt+0x15edc>
   27398:	b	2739c <__assert_fail@plt+0x15d94>
   2739c:	ldr	r0, [fp, #-8]
   273a0:	ldr	r1, [r0]
   273a4:	ldr	r0, [r0, #4]
   273a8:	subs	r1, r1, #1
   273ac:	sbc	r0, r0, #0
   273b0:	rsbs	r1, r1, #127	; 0x7f
   273b4:	rscs	r0, r0, #0
   273b8:	blt	274c0 <__assert_fail@plt+0x15eb8>
   273bc:	b	274e4 <__assert_fail@plt+0x15edc>
   273c0:	ldr	r0, [fp, #-12]
   273c4:	mvn	r1, #127	; 0x7f
   273c8:	sdiv	r0, r1, r0
   273cc:	ldr	r1, [fp, #-8]
   273d0:	ldr	r2, [r1]
   273d4:	ldr	r1, [r1, #4]
   273d8:	subs	r2, r0, r2
   273dc:	rscs	r0, r1, r0, asr #31
   273e0:	blt	274c0 <__assert_fail@plt+0x15eb8>
   273e4:	b	274e4 <__assert_fail@plt+0x15edc>
   273e8:	ldr	r0, [fp, #-12]
   273ec:	cmp	r0, #0
   273f0:	bne	273f8 <__assert_fail@plt+0x15df0>
   273f4:	b	274e4 <__assert_fail@plt+0x15edc>
   273f8:	ldr	r0, [fp, #-8]
   273fc:	ldr	r0, [r0, #4]
   27400:	cmn	r0, #1
   27404:	bgt	27498 <__assert_fail@plt+0x15e90>
   27408:	b	2740c <__assert_fail@plt+0x15e04>
   2740c:	b	27410 <__assert_fail@plt+0x15e08>
   27410:	b	2746c <__assert_fail@plt+0x15e64>
   27414:	b	2746c <__assert_fail@plt+0x15e64>
   27418:	ldr	r0, [fp, #-8]
   2741c:	ldr	r1, [r0]
   27420:	ldr	r0, [r0, #4]
   27424:	and	r0, r1, r0
   27428:	cmn	r0, #1
   2742c:	bne	2746c <__assert_fail@plt+0x15e64>
   27430:	b	27434 <__assert_fail@plt+0x15e2c>
   27434:	b	27438 <__assert_fail@plt+0x15e30>
   27438:	ldr	r0, [fp, #-12]
   2743c:	mvn	r1, #127	; 0x7f
   27440:	add	r0, r0, r1
   27444:	movw	r1, #0
   27448:	cmp	r1, r0
   2744c:	blt	274c0 <__assert_fail@plt+0x15eb8>
   27450:	b	274e4 <__assert_fail@plt+0x15edc>
   27454:	ldr	r0, [fp, #-12]
   27458:	sub	r0, r0, #1
   2745c:	movw	r1, #127	; 0x7f
   27460:	cmp	r1, r0
   27464:	blt	274c0 <__assert_fail@plt+0x15eb8>
   27468:	b	274e4 <__assert_fail@plt+0x15edc>
   2746c:	ldr	r0, [fp, #-8]
   27470:	ldr	r2, [r0]
   27474:	ldr	r3, [r0, #4]
   27478:	mvn	r0, #127	; 0x7f
   2747c:	mvn	r1, #0
   27480:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   27484:	ldr	r2, [fp, #-12]
   27488:	subs	r0, r0, r2
   2748c:	sbcs	r1, r1, r2, asr #31
   27490:	blt	274c0 <__assert_fail@plt+0x15eb8>
   27494:	b	274e4 <__assert_fail@plt+0x15edc>
   27498:	ldr	r0, [fp, #-12]
   2749c:	mov	r1, #127	; 0x7f
   274a0:	sdiv	r0, r1, r0
   274a4:	ldr	r1, [fp, #-8]
   274a8:	ldr	r2, [r1]
   274ac:	ldr	r1, [r1, #4]
   274b0:	subs	r2, r0, r2
   274b4:	rscs	r0, r1, r0, asr #31
   274b8:	bge	274e4 <__assert_fail@plt+0x15edc>
   274bc:	b	274c0 <__assert_fail@plt+0x15eb8>
   274c0:	ldr	r0, [fp, #-8]
   274c4:	ldr	r0, [r0]
   274c8:	ldr	r1, [fp, #-12]
   274cc:	mul	r0, r0, r1
   274d0:	sxtb	r0, r0
   274d4:	asr	r1, r0, #31
   274d8:	str	r0, [fp, #-24]	; 0xffffffe8
   274dc:	str	r1, [fp, #-20]	; 0xffffffec
   274e0:	b	28b84 <__assert_fail@plt+0x1757c>
   274e4:	ldr	r0, [fp, #-8]
   274e8:	ldr	r0, [r0]
   274ec:	ldr	r1, [fp, #-12]
   274f0:	mul	r0, r0, r1
   274f4:	sxtb	r0, r0
   274f8:	asr	r1, r0, #31
   274fc:	str	r0, [fp, #-24]	; 0xffffffe8
   27500:	str	r1, [fp, #-20]	; 0xffffffec
   27504:	b	28bb8 <__assert_fail@plt+0x175b0>
   27508:	ldr	r0, [fp, #-12]
   2750c:	cmp	r0, #0
   27510:	bge	27658 <__assert_fail@plt+0x16050>
   27514:	ldr	r0, [fp, #-8]
   27518:	ldr	r0, [r0, #4]
   2751c:	cmn	r0, #1
   27520:	bgt	275c8 <__assert_fail@plt+0x15fc0>
   27524:	b	27528 <__assert_fail@plt+0x15f20>
   27528:	b	2752c <__assert_fail@plt+0x15f24>
   2752c:	ldr	r0, [fp, #-8]
   27530:	ldr	r1, [r0]
   27534:	ldr	r0, [r0, #4]
   27538:	ldr	r2, [fp, #-12]
   2753c:	mov	r3, #255	; 0xff
   27540:	sdiv	r2, r3, r2
   27544:	subs	r1, r1, r2
   27548:	sbcs	r0, r0, r2, asr #31
   2754c:	blt	27718 <__assert_fail@plt+0x16110>
   27550:	b	2773c <__assert_fail@plt+0x16134>
   27554:	b	27558 <__assert_fail@plt+0x15f50>
   27558:	ldr	r0, [pc, #3444]	; 282d4 <__assert_fail@plt+0x16ccc>
   2755c:	ldr	r1, [fp, #-12]
   27560:	cmp	r1, r0
   27564:	blt	2757c <__assert_fail@plt+0x15f74>
   27568:	b	27588 <__assert_fail@plt+0x15f80>
   2756c:	ldr	r0, [fp, #-12]
   27570:	movw	r1, #0
   27574:	cmp	r1, r0
   27578:	bge	27588 <__assert_fail@plt+0x15f80>
   2757c:	movw	r0, #0
   27580:	str	r0, [fp, #-32]	; 0xffffffe0
   27584:	b	275a0 <__assert_fail@plt+0x15f98>
   27588:	ldr	r0, [fp, #-12]
   2758c:	movw	r1, #0
   27590:	sub	r0, r1, r0
   27594:	movw	r1, #255	; 0xff
   27598:	sdiv	r0, r1, r0
   2759c:	str	r0, [fp, #-32]	; 0xffffffe0
   275a0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   275a4:	ldr	r1, [fp, #-8]
   275a8:	ldr	r2, [r1]
   275ac:	ldr	r1, [r1, #4]
   275b0:	mvn	r1, r1
   275b4:	mvn	r2, r2
   275b8:	subs	r2, r2, r0
   275bc:	sbcs	r0, r1, r0, asr #31
   275c0:	bge	27718 <__assert_fail@plt+0x16110>
   275c4:	b	2773c <__assert_fail@plt+0x16134>
   275c8:	b	275cc <__assert_fail@plt+0x15fc4>
   275cc:	b	2763c <__assert_fail@plt+0x16034>
   275d0:	b	2763c <__assert_fail@plt+0x16034>
   275d4:	ldr	r0, [fp, #-12]
   275d8:	cmn	r0, #1
   275dc:	bne	2763c <__assert_fail@plt+0x16034>
   275e0:	b	275e4 <__assert_fail@plt+0x15fdc>
   275e4:	ldr	r0, [fp, #-8]
   275e8:	ldr	r1, [r0]
   275ec:	ldr	r0, [r0, #4]
   275f0:	rsbs	r1, r1, #0
   275f4:	rscs	r0, r0, #0
   275f8:	blt	27718 <__assert_fail@plt+0x16110>
   275fc:	b	2773c <__assert_fail@plt+0x16134>
   27600:	ldr	r0, [fp, #-8]
   27604:	ldr	r1, [r0]
   27608:	ldr	r0, [r0, #4]
   2760c:	subs	r1, r1, #1
   27610:	sbcs	r0, r0, #0
   27614:	blt	2773c <__assert_fail@plt+0x16134>
   27618:	b	2761c <__assert_fail@plt+0x16014>
   2761c:	ldr	r0, [fp, #-8]
   27620:	ldr	r1, [r0]
   27624:	ldr	r0, [r0, #4]
   27628:	subs	r1, r1, #1
   2762c:	sbc	r0, r0, #0
   27630:	cmn	r0, #1
   27634:	bgt	27718 <__assert_fail@plt+0x16110>
   27638:	b	2773c <__assert_fail@plt+0x16134>
   2763c:	ldr	r0, [fp, #-8]
   27640:	ldr	r1, [r0]
   27644:	ldr	r0, [r0, #4]
   27648:	rsbs	r1, r1, #0
   2764c:	rscs	r0, r0, #0
   27650:	blt	27718 <__assert_fail@plt+0x16110>
   27654:	b	2773c <__assert_fail@plt+0x16134>
   27658:	ldr	r0, [fp, #-12]
   2765c:	cmp	r0, #0
   27660:	bne	27668 <__assert_fail@plt+0x16060>
   27664:	b	2773c <__assert_fail@plt+0x16134>
   27668:	ldr	r0, [fp, #-8]
   2766c:	ldr	r0, [r0, #4]
   27670:	cmn	r0, #1
   27674:	bgt	276f0 <__assert_fail@plt+0x160e8>
   27678:	b	2767c <__assert_fail@plt+0x16074>
   2767c:	b	27680 <__assert_fail@plt+0x16078>
   27680:	b	276d8 <__assert_fail@plt+0x160d0>
   27684:	b	276d8 <__assert_fail@plt+0x160d0>
   27688:	ldr	r0, [fp, #-8]
   2768c:	ldr	r1, [r0]
   27690:	ldr	r0, [r0, #4]
   27694:	and	r0, r1, r0
   27698:	cmn	r0, #1
   2769c:	bne	276d8 <__assert_fail@plt+0x160d0>
   276a0:	b	276a4 <__assert_fail@plt+0x1609c>
   276a4:	b	276a8 <__assert_fail@plt+0x160a0>
   276a8:	ldr	r0, [fp, #-12]
   276ac:	add	r0, r0, #0
   276b0:	movw	r1, #0
   276b4:	cmp	r1, r0
   276b8:	blt	27718 <__assert_fail@plt+0x16110>
   276bc:	b	2773c <__assert_fail@plt+0x16134>
   276c0:	ldr	r0, [fp, #-12]
   276c4:	sub	r0, r0, #1
   276c8:	mvn	r1, #0
   276cc:	cmp	r1, r0
   276d0:	blt	27718 <__assert_fail@plt+0x16110>
   276d4:	b	2773c <__assert_fail@plt+0x16134>
   276d8:	ldr	r0, [fp, #-12]
   276dc:	rsbs	r1, r0, #0
   276e0:	mov	r2, #0
   276e4:	sbcs	r0, r2, r0, asr #31
   276e8:	blt	27718 <__assert_fail@plt+0x16110>
   276ec:	b	2773c <__assert_fail@plt+0x16134>
   276f0:	ldr	r0, [fp, #-12]
   276f4:	mov	r1, #255	; 0xff
   276f8:	sdiv	r0, r1, r0
   276fc:	ldr	r1, [fp, #-8]
   27700:	ldr	r2, [r1]
   27704:	ldr	r1, [r1, #4]
   27708:	subs	r2, r0, r2
   2770c:	rscs	r0, r1, r0, asr #31
   27710:	bge	2773c <__assert_fail@plt+0x16134>
   27714:	b	27718 <__assert_fail@plt+0x16110>
   27718:	ldr	r0, [fp, #-8]
   2771c:	ldr	r0, [r0]
   27720:	ldr	r1, [fp, #-12]
   27724:	mul	r0, r0, r1
   27728:	uxtb	r0, r0
   2772c:	mov	r1, #0
   27730:	str	r1, [fp, #-20]	; 0xffffffec
   27734:	str	r0, [fp, #-24]	; 0xffffffe8
   27738:	b	28b84 <__assert_fail@plt+0x1757c>
   2773c:	ldr	r0, [fp, #-8]
   27740:	ldr	r0, [r0]
   27744:	ldr	r1, [fp, #-12]
   27748:	mul	r0, r0, r1
   2774c:	uxtb	r0, r0
   27750:	mov	r1, #0
   27754:	str	r1, [fp, #-20]	; 0xffffffec
   27758:	str	r0, [fp, #-24]	; 0xffffffe8
   2775c:	b	28bb8 <__assert_fail@plt+0x175b0>
   27760:	b	27c54 <__assert_fail@plt+0x1664c>
   27764:	b	27768 <__assert_fail@plt+0x16160>
   27768:	ldr	r0, [fp, #-12]
   2776c:	cmp	r0, #0
   27770:	bge	278d8 <__assert_fail@plt+0x162d0>
   27774:	ldr	r0, [fp, #-8]
   27778:	ldr	r0, [r0, #4]
   2777c:	cmn	r0, #1
   27780:	bgt	27828 <__assert_fail@plt+0x16220>
   27784:	b	27788 <__assert_fail@plt+0x16180>
   27788:	b	2778c <__assert_fail@plt+0x16184>
   2778c:	ldr	r0, [fp, #-8]
   27790:	ldr	r1, [r0]
   27794:	ldr	r0, [r0, #4]
   27798:	ldr	r2, [fp, #-12]
   2779c:	movw	r3, #32767	; 0x7fff
   277a0:	sdiv	r2, r3, r2
   277a4:	subs	r1, r1, r2
   277a8:	sbcs	r0, r0, r2, asr #31
   277ac:	blt	279b4 <__assert_fail@plt+0x163ac>
   277b0:	b	279d8 <__assert_fail@plt+0x163d0>
   277b4:	b	277b8 <__assert_fail@plt+0x161b0>
   277b8:	ldr	r0, [pc, #2836]	; 282d4 <__assert_fail@plt+0x16ccc>
   277bc:	ldr	r1, [fp, #-12]
   277c0:	cmp	r1, r0
   277c4:	blt	277dc <__assert_fail@plt+0x161d4>
   277c8:	b	277e8 <__assert_fail@plt+0x161e0>
   277cc:	ldr	r0, [fp, #-12]
   277d0:	movw	r1, #0
   277d4:	cmp	r1, r0
   277d8:	bge	277e8 <__assert_fail@plt+0x161e0>
   277dc:	movw	r0, #0
   277e0:	str	r0, [fp, #-36]	; 0xffffffdc
   277e4:	b	27800 <__assert_fail@plt+0x161f8>
   277e8:	ldr	r0, [fp, #-12]
   277ec:	movw	r1, #0
   277f0:	sub	r0, r1, r0
   277f4:	movw	r1, #32767	; 0x7fff
   277f8:	sdiv	r0, r1, r0
   277fc:	str	r0, [fp, #-36]	; 0xffffffdc
   27800:	ldr	r0, [fp, #-36]	; 0xffffffdc
   27804:	ldr	r1, [fp, #-8]
   27808:	ldr	r2, [r1]
   2780c:	ldr	r1, [r1, #4]
   27810:	mvn	r1, r1
   27814:	mvn	r2, r2
   27818:	subs	r2, r2, r0
   2781c:	sbcs	r0, r1, r0, asr #31
   27820:	bge	279b4 <__assert_fail@plt+0x163ac>
   27824:	b	279d8 <__assert_fail@plt+0x163d0>
   27828:	b	2782c <__assert_fail@plt+0x16224>
   2782c:	b	278ac <__assert_fail@plt+0x162a4>
   27830:	b	278ac <__assert_fail@plt+0x162a4>
   27834:	ldr	r0, [fp, #-12]
   27838:	cmn	r0, #1
   2783c:	bne	278ac <__assert_fail@plt+0x162a4>
   27840:	b	27844 <__assert_fail@plt+0x1623c>
   27844:	ldr	r0, [fp, #-8]
   27848:	ldr	r1, [r0]
   2784c:	ldr	r0, [r0, #4]
   27850:	subs	r1, r1, #32768	; 0x8000
   27854:	sbc	r0, r0, #0
   27858:	rsbs	r1, r1, #0
   2785c:	rscs	r0, r0, #0
   27860:	blt	279b4 <__assert_fail@plt+0x163ac>
   27864:	b	279d8 <__assert_fail@plt+0x163d0>
   27868:	ldr	r0, [fp, #-8]
   2786c:	ldr	r1, [r0]
   27870:	ldr	r0, [r0, #4]
   27874:	subs	r1, r1, #1
   27878:	sbcs	r0, r0, #0
   2787c:	blt	279d8 <__assert_fail@plt+0x163d0>
   27880:	b	27884 <__assert_fail@plt+0x1627c>
   27884:	ldr	r0, [fp, #-8]
   27888:	ldr	r1, [r0]
   2788c:	ldr	r0, [r0, #4]
   27890:	subs	r1, r1, #1
   27894:	sbc	r0, r0, #0
   27898:	movw	r2, #32767	; 0x7fff
   2789c:	subs	r1, r2, r1
   278a0:	rscs	r0, r0, #0
   278a4:	blt	279b4 <__assert_fail@plt+0x163ac>
   278a8:	b	279d8 <__assert_fail@plt+0x163d0>
   278ac:	ldr	r0, [fp, #-12]
   278b0:	movw	r1, #32768	; 0x8000
   278b4:	movt	r1, #65535	; 0xffff
   278b8:	sdiv	r0, r1, r0
   278bc:	ldr	r1, [fp, #-8]
   278c0:	ldr	r2, [r1]
   278c4:	ldr	r1, [r1, #4]
   278c8:	subs	r2, r0, r2
   278cc:	rscs	r0, r1, r0, asr #31
   278d0:	blt	279b4 <__assert_fail@plt+0x163ac>
   278d4:	b	279d8 <__assert_fail@plt+0x163d0>
   278d8:	ldr	r0, [fp, #-12]
   278dc:	cmp	r0, #0
   278e0:	bne	278e8 <__assert_fail@plt+0x162e0>
   278e4:	b	279d8 <__assert_fail@plt+0x163d0>
   278e8:	ldr	r0, [fp, #-8]
   278ec:	ldr	r0, [r0, #4]
   278f0:	cmn	r0, #1
   278f4:	bgt	2798c <__assert_fail@plt+0x16384>
   278f8:	b	278fc <__assert_fail@plt+0x162f4>
   278fc:	b	27900 <__assert_fail@plt+0x162f8>
   27900:	b	2795c <__assert_fail@plt+0x16354>
   27904:	b	2795c <__assert_fail@plt+0x16354>
   27908:	ldr	r0, [fp, #-8]
   2790c:	ldr	r1, [r0]
   27910:	ldr	r0, [r0, #4]
   27914:	and	r0, r1, r0
   27918:	cmn	r0, #1
   2791c:	bne	2795c <__assert_fail@plt+0x16354>
   27920:	b	27924 <__assert_fail@plt+0x1631c>
   27924:	b	27928 <__assert_fail@plt+0x16320>
   27928:	ldr	r0, [pc, #4032]	; 288f0 <__assert_fail@plt+0x172e8>
   2792c:	ldr	r1, [fp, #-12]
   27930:	add	r0, r1, r0
   27934:	movw	r1, #0
   27938:	cmp	r1, r0
   2793c:	blt	279b4 <__assert_fail@plt+0x163ac>
   27940:	b	279d8 <__assert_fail@plt+0x163d0>
   27944:	ldr	r0, [fp, #-12]
   27948:	sub	r0, r0, #1
   2794c:	movw	r1, #32767	; 0x7fff
   27950:	cmp	r1, r0
   27954:	blt	279b4 <__assert_fail@plt+0x163ac>
   27958:	b	279d8 <__assert_fail@plt+0x163d0>
   2795c:	ldr	r0, [fp, #-8]
   27960:	ldr	r2, [r0]
   27964:	ldr	r3, [r0, #4]
   27968:	movw	r0, #32768	; 0x8000
   2796c:	movt	r0, #65535	; 0xffff
   27970:	mvn	r1, #0
   27974:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   27978:	ldr	r2, [fp, #-12]
   2797c:	subs	r0, r0, r2
   27980:	sbcs	r1, r1, r2, asr #31
   27984:	blt	279b4 <__assert_fail@plt+0x163ac>
   27988:	b	279d8 <__assert_fail@plt+0x163d0>
   2798c:	ldr	r0, [fp, #-12]
   27990:	movw	r1, #32767	; 0x7fff
   27994:	sdiv	r0, r1, r0
   27998:	ldr	r1, [fp, #-8]
   2799c:	ldr	r2, [r1]
   279a0:	ldr	r1, [r1, #4]
   279a4:	subs	r2, r0, r2
   279a8:	rscs	r0, r1, r0, asr #31
   279ac:	bge	279d8 <__assert_fail@plt+0x163d0>
   279b0:	b	279b4 <__assert_fail@plt+0x163ac>
   279b4:	ldr	r0, [fp, #-8]
   279b8:	ldr	r0, [r0]
   279bc:	ldr	r1, [fp, #-12]
   279c0:	mul	r0, r0, r1
   279c4:	sxth	r0, r0
   279c8:	asr	r1, r0, #31
   279cc:	str	r0, [fp, #-24]	; 0xffffffe8
   279d0:	str	r1, [fp, #-20]	; 0xffffffec
   279d4:	b	28b84 <__assert_fail@plt+0x1757c>
   279d8:	ldr	r0, [fp, #-8]
   279dc:	ldr	r0, [r0]
   279e0:	ldr	r1, [fp, #-12]
   279e4:	mul	r0, r0, r1
   279e8:	sxth	r0, r0
   279ec:	asr	r1, r0, #31
   279f0:	str	r0, [fp, #-24]	; 0xffffffe8
   279f4:	str	r1, [fp, #-20]	; 0xffffffec
   279f8:	b	28bb8 <__assert_fail@plt+0x175b0>
   279fc:	ldr	r0, [fp, #-12]
   27a00:	cmp	r0, #0
   27a04:	bge	27b4c <__assert_fail@plt+0x16544>
   27a08:	ldr	r0, [fp, #-8]
   27a0c:	ldr	r0, [r0, #4]
   27a10:	cmn	r0, #1
   27a14:	bgt	27abc <__assert_fail@plt+0x164b4>
   27a18:	b	27a1c <__assert_fail@plt+0x16414>
   27a1c:	b	27a20 <__assert_fail@plt+0x16418>
   27a20:	ldr	r0, [fp, #-8]
   27a24:	ldr	r1, [r0]
   27a28:	ldr	r0, [r0, #4]
   27a2c:	ldr	r2, [fp, #-12]
   27a30:	movw	r3, #65535	; 0xffff
   27a34:	sdiv	r2, r3, r2
   27a38:	subs	r1, r1, r2
   27a3c:	sbcs	r0, r0, r2, asr #31
   27a40:	blt	27c0c <__assert_fail@plt+0x16604>
   27a44:	b	27c30 <__assert_fail@plt+0x16628>
   27a48:	b	27a4c <__assert_fail@plt+0x16444>
   27a4c:	ldr	r0, [pc, #2176]	; 282d4 <__assert_fail@plt+0x16ccc>
   27a50:	ldr	r1, [fp, #-12]
   27a54:	cmp	r1, r0
   27a58:	blt	27a70 <__assert_fail@plt+0x16468>
   27a5c:	b	27a7c <__assert_fail@plt+0x16474>
   27a60:	ldr	r0, [fp, #-12]
   27a64:	movw	r1, #0
   27a68:	cmp	r1, r0
   27a6c:	bge	27a7c <__assert_fail@plt+0x16474>
   27a70:	movw	r0, #0
   27a74:	str	r0, [fp, #-40]	; 0xffffffd8
   27a78:	b	27a94 <__assert_fail@plt+0x1648c>
   27a7c:	ldr	r0, [fp, #-12]
   27a80:	movw	r1, #0
   27a84:	sub	r0, r1, r0
   27a88:	movw	r1, #65535	; 0xffff
   27a8c:	sdiv	r0, r1, r0
   27a90:	str	r0, [fp, #-40]	; 0xffffffd8
   27a94:	ldr	r0, [fp, #-40]	; 0xffffffd8
   27a98:	ldr	r1, [fp, #-8]
   27a9c:	ldr	r2, [r1]
   27aa0:	ldr	r1, [r1, #4]
   27aa4:	mvn	r1, r1
   27aa8:	mvn	r2, r2
   27aac:	subs	r2, r2, r0
   27ab0:	sbcs	r0, r1, r0, asr #31
   27ab4:	bge	27c0c <__assert_fail@plt+0x16604>
   27ab8:	b	27c30 <__assert_fail@plt+0x16628>
   27abc:	b	27ac0 <__assert_fail@plt+0x164b8>
   27ac0:	b	27b30 <__assert_fail@plt+0x16528>
   27ac4:	b	27b30 <__assert_fail@plt+0x16528>
   27ac8:	ldr	r0, [fp, #-12]
   27acc:	cmn	r0, #1
   27ad0:	bne	27b30 <__assert_fail@plt+0x16528>
   27ad4:	b	27ad8 <__assert_fail@plt+0x164d0>
   27ad8:	ldr	r0, [fp, #-8]
   27adc:	ldr	r1, [r0]
   27ae0:	ldr	r0, [r0, #4]
   27ae4:	rsbs	r1, r1, #0
   27ae8:	rscs	r0, r0, #0
   27aec:	blt	27c0c <__assert_fail@plt+0x16604>
   27af0:	b	27c30 <__assert_fail@plt+0x16628>
   27af4:	ldr	r0, [fp, #-8]
   27af8:	ldr	r1, [r0]
   27afc:	ldr	r0, [r0, #4]
   27b00:	subs	r1, r1, #1
   27b04:	sbcs	r0, r0, #0
   27b08:	blt	27c30 <__assert_fail@plt+0x16628>
   27b0c:	b	27b10 <__assert_fail@plt+0x16508>
   27b10:	ldr	r0, [fp, #-8]
   27b14:	ldr	r1, [r0]
   27b18:	ldr	r0, [r0, #4]
   27b1c:	subs	r1, r1, #1
   27b20:	sbc	r0, r0, #0
   27b24:	cmn	r0, #1
   27b28:	bgt	27c0c <__assert_fail@plt+0x16604>
   27b2c:	b	27c30 <__assert_fail@plt+0x16628>
   27b30:	ldr	r0, [fp, #-8]
   27b34:	ldr	r1, [r0]
   27b38:	ldr	r0, [r0, #4]
   27b3c:	rsbs	r1, r1, #0
   27b40:	rscs	r0, r0, #0
   27b44:	blt	27c0c <__assert_fail@plt+0x16604>
   27b48:	b	27c30 <__assert_fail@plt+0x16628>
   27b4c:	ldr	r0, [fp, #-12]
   27b50:	cmp	r0, #0
   27b54:	bne	27b5c <__assert_fail@plt+0x16554>
   27b58:	b	27c30 <__assert_fail@plt+0x16628>
   27b5c:	ldr	r0, [fp, #-8]
   27b60:	ldr	r0, [r0, #4]
   27b64:	cmn	r0, #1
   27b68:	bgt	27be4 <__assert_fail@plt+0x165dc>
   27b6c:	b	27b70 <__assert_fail@plt+0x16568>
   27b70:	b	27b74 <__assert_fail@plt+0x1656c>
   27b74:	b	27bcc <__assert_fail@plt+0x165c4>
   27b78:	b	27bcc <__assert_fail@plt+0x165c4>
   27b7c:	ldr	r0, [fp, #-8]
   27b80:	ldr	r1, [r0]
   27b84:	ldr	r0, [r0, #4]
   27b88:	and	r0, r1, r0
   27b8c:	cmn	r0, #1
   27b90:	bne	27bcc <__assert_fail@plt+0x165c4>
   27b94:	b	27b98 <__assert_fail@plt+0x16590>
   27b98:	b	27b9c <__assert_fail@plt+0x16594>
   27b9c:	ldr	r0, [fp, #-12]
   27ba0:	add	r0, r0, #0
   27ba4:	movw	r1, #0
   27ba8:	cmp	r1, r0
   27bac:	blt	27c0c <__assert_fail@plt+0x16604>
   27bb0:	b	27c30 <__assert_fail@plt+0x16628>
   27bb4:	ldr	r0, [fp, #-12]
   27bb8:	sub	r0, r0, #1
   27bbc:	mvn	r1, #0
   27bc0:	cmp	r1, r0
   27bc4:	blt	27c0c <__assert_fail@plt+0x16604>
   27bc8:	b	27c30 <__assert_fail@plt+0x16628>
   27bcc:	ldr	r0, [fp, #-12]
   27bd0:	rsbs	r1, r0, #0
   27bd4:	mov	r2, #0
   27bd8:	sbcs	r0, r2, r0, asr #31
   27bdc:	blt	27c0c <__assert_fail@plt+0x16604>
   27be0:	b	27c30 <__assert_fail@plt+0x16628>
   27be4:	ldr	r0, [fp, #-12]
   27be8:	movw	r1, #65535	; 0xffff
   27bec:	sdiv	r0, r1, r0
   27bf0:	ldr	r1, [fp, #-8]
   27bf4:	ldr	r2, [r1]
   27bf8:	ldr	r1, [r1, #4]
   27bfc:	subs	r2, r0, r2
   27c00:	rscs	r0, r1, r0, asr #31
   27c04:	bge	27c30 <__assert_fail@plt+0x16628>
   27c08:	b	27c0c <__assert_fail@plt+0x16604>
   27c0c:	ldr	r0, [fp, #-8]
   27c10:	ldr	r0, [r0]
   27c14:	ldr	r1, [fp, #-12]
   27c18:	mul	r0, r0, r1
   27c1c:	uxth	r0, r0
   27c20:	mov	r1, #0
   27c24:	str	r1, [fp, #-20]	; 0xffffffec
   27c28:	str	r0, [fp, #-24]	; 0xffffffe8
   27c2c:	b	28b84 <__assert_fail@plt+0x1757c>
   27c30:	ldr	r0, [fp, #-8]
   27c34:	ldr	r0, [r0]
   27c38:	ldr	r1, [fp, #-12]
   27c3c:	mul	r0, r0, r1
   27c40:	uxth	r0, r0
   27c44:	mov	r1, #0
   27c48:	str	r1, [fp, #-20]	; 0xffffffec
   27c4c:	str	r0, [fp, #-24]	; 0xffffffe8
   27c50:	b	28bb8 <__assert_fail@plt+0x175b0>
   27c54:	b	28120 <__assert_fail@plt+0x16b18>
   27c58:	b	27c5c <__assert_fail@plt+0x16654>
   27c5c:	ldr	r0, [fp, #-12]
   27c60:	cmp	r0, #0
   27c64:	bge	27dbc <__assert_fail@plt+0x167b4>
   27c68:	ldr	r0, [fp, #-8]
   27c6c:	ldr	r0, [r0, #4]
   27c70:	cmn	r0, #1
   27c74:	bgt	27d1c <__assert_fail@plt+0x16714>
   27c78:	b	27c7c <__assert_fail@plt+0x16674>
   27c7c:	b	27c80 <__assert_fail@plt+0x16678>
   27c80:	ldr	r0, [fp, #-8]
   27c84:	ldr	r1, [r0]
   27c88:	ldr	r0, [r0, #4]
   27c8c:	ldr	r2, [fp, #-12]
   27c90:	mvn	r3, #-2147483648	; 0x80000000
   27c94:	sdiv	r2, r3, r2
   27c98:	subs	r1, r1, r2
   27c9c:	sbcs	r0, r0, r2, asr #31
   27ca0:	blt	27e90 <__assert_fail@plt+0x16888>
   27ca4:	b	27eb0 <__assert_fail@plt+0x168a8>
   27ca8:	b	27cac <__assert_fail@plt+0x166a4>
   27cac:	ldr	r0, [pc, #3884]	; 28be0 <__assert_fail@plt+0x175d8>
   27cb0:	ldr	r1, [fp, #-12]
   27cb4:	cmp	r1, r0
   27cb8:	blt	27cd0 <__assert_fail@plt+0x166c8>
   27cbc:	b	27cdc <__assert_fail@plt+0x166d4>
   27cc0:	ldr	r0, [fp, #-12]
   27cc4:	movw	r1, #0
   27cc8:	cmp	r1, r0
   27ccc:	bge	27cdc <__assert_fail@plt+0x166d4>
   27cd0:	movw	r0, #0
   27cd4:	str	r0, [fp, #-44]	; 0xffffffd4
   27cd8:	b	27cf4 <__assert_fail@plt+0x166ec>
   27cdc:	ldr	r0, [pc, #3840]	; 28be4 <__assert_fail@plt+0x175dc>
   27ce0:	ldr	r1, [fp, #-12]
   27ce4:	movw	r2, #0
   27ce8:	sub	r1, r2, r1
   27cec:	sdiv	r0, r0, r1
   27cf0:	str	r0, [fp, #-44]	; 0xffffffd4
   27cf4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   27cf8:	ldr	r1, [fp, #-8]
   27cfc:	ldr	r2, [r1]
   27d00:	ldr	r1, [r1, #4]
   27d04:	mvn	r1, r1
   27d08:	mvn	r2, r2
   27d0c:	subs	r2, r2, r0
   27d10:	sbcs	r0, r1, r0, asr #31
   27d14:	bge	27e90 <__assert_fail@plt+0x16888>
   27d18:	b	27eb0 <__assert_fail@plt+0x168a8>
   27d1c:	ldr	r0, [fp, #-12]
   27d20:	cmn	r0, #1
   27d24:	bne	27d94 <__assert_fail@plt+0x1678c>
   27d28:	b	27d2c <__assert_fail@plt+0x16724>
   27d2c:	ldr	r0, [fp, #-8]
   27d30:	ldr	r1, [r0]
   27d34:	ldr	r0, [r0, #4]
   27d38:	adds	r1, r1, #-2147483648	; 0x80000000
   27d3c:	sbc	r0, r0, #0
   27d40:	rsbs	r1, r1, #0
   27d44:	rscs	r0, r0, #0
   27d48:	blt	27e90 <__assert_fail@plt+0x16888>
   27d4c:	b	27eb0 <__assert_fail@plt+0x168a8>
   27d50:	ldr	r0, [fp, #-8]
   27d54:	ldr	r1, [r0]
   27d58:	ldr	r0, [r0, #4]
   27d5c:	subs	r1, r1, #1
   27d60:	sbcs	r0, r0, #0
   27d64:	blt	27eb0 <__assert_fail@plt+0x168a8>
   27d68:	b	27d6c <__assert_fail@plt+0x16764>
   27d6c:	ldr	r0, [fp, #-8]
   27d70:	ldr	r1, [r0]
   27d74:	ldr	r0, [r0, #4]
   27d78:	subs	r1, r1, #1
   27d7c:	sbc	r0, r0, #0
   27d80:	mvn	r2, #-2147483648	; 0x80000000
   27d84:	subs	r1, r2, r1
   27d88:	rscs	r0, r0, #0
   27d8c:	blt	27e90 <__assert_fail@plt+0x16888>
   27d90:	b	27eb0 <__assert_fail@plt+0x168a8>
   27d94:	ldr	r0, [fp, #-12]
   27d98:	mov	r1, #-2147483648	; 0x80000000
   27d9c:	sdiv	r0, r1, r0
   27da0:	ldr	r1, [fp, #-8]
   27da4:	ldr	r2, [r1]
   27da8:	ldr	r1, [r1, #4]
   27dac:	subs	r2, r0, r2
   27db0:	rscs	r0, r1, r0, asr #31
   27db4:	blt	27e90 <__assert_fail@plt+0x16888>
   27db8:	b	27eb0 <__assert_fail@plt+0x168a8>
   27dbc:	ldr	r0, [fp, #-12]
   27dc0:	cmp	r0, #0
   27dc4:	bne	27dcc <__assert_fail@plt+0x167c4>
   27dc8:	b	27eb0 <__assert_fail@plt+0x168a8>
   27dcc:	ldr	r0, [fp, #-8]
   27dd0:	ldr	r0, [r0, #4]
   27dd4:	cmn	r0, #1
   27dd8:	bgt	27e68 <__assert_fail@plt+0x16860>
   27ddc:	b	27de0 <__assert_fail@plt+0x167d8>
   27de0:	b	27de4 <__assert_fail@plt+0x167dc>
   27de4:	b	27e3c <__assert_fail@plt+0x16834>
   27de8:	b	27e3c <__assert_fail@plt+0x16834>
   27dec:	ldr	r0, [fp, #-8]
   27df0:	ldr	r1, [r0]
   27df4:	ldr	r0, [r0, #4]
   27df8:	and	r0, r1, r0
   27dfc:	cmn	r0, #1
   27e00:	bne	27e3c <__assert_fail@plt+0x16834>
   27e04:	b	27e08 <__assert_fail@plt+0x16800>
   27e08:	b	27e0c <__assert_fail@plt+0x16804>
   27e0c:	ldr	r0, [fp, #-12]
   27e10:	add	r0, r0, #-2147483648	; 0x80000000
   27e14:	movw	r1, #0
   27e18:	cmp	r1, r0
   27e1c:	blt	27e90 <__assert_fail@plt+0x16888>
   27e20:	b	27eb0 <__assert_fail@plt+0x168a8>
   27e24:	ldr	r0, [pc, #3512]	; 28be4 <__assert_fail@plt+0x175dc>
   27e28:	ldr	r1, [fp, #-12]
   27e2c:	sub	r1, r1, #1
   27e30:	cmp	r0, r1
   27e34:	blt	27e90 <__assert_fail@plt+0x16888>
   27e38:	b	27eb0 <__assert_fail@plt+0x168a8>
   27e3c:	ldr	r0, [fp, #-8]
   27e40:	ldr	r2, [r0]
   27e44:	ldr	r3, [r0, #4]
   27e48:	mov	r0, #-2147483648	; 0x80000000
   27e4c:	mvn	r1, #0
   27e50:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   27e54:	ldr	r2, [fp, #-12]
   27e58:	subs	r0, r0, r2
   27e5c:	sbcs	r1, r1, r2, asr #31
   27e60:	blt	27e90 <__assert_fail@plt+0x16888>
   27e64:	b	27eb0 <__assert_fail@plt+0x168a8>
   27e68:	ldr	r0, [fp, #-12]
   27e6c:	mvn	r1, #-2147483648	; 0x80000000
   27e70:	sdiv	r0, r1, r0
   27e74:	ldr	r1, [fp, #-8]
   27e78:	ldr	r2, [r1]
   27e7c:	ldr	r1, [r1, #4]
   27e80:	subs	r2, r0, r2
   27e84:	rscs	r0, r1, r0, asr #31
   27e88:	bge	27eb0 <__assert_fail@plt+0x168a8>
   27e8c:	b	27e90 <__assert_fail@plt+0x16888>
   27e90:	ldr	r0, [fp, #-8]
   27e94:	ldr	r0, [r0]
   27e98:	ldr	r1, [fp, #-12]
   27e9c:	mul	r0, r0, r1
   27ea0:	asr	r1, r0, #31
   27ea4:	str	r0, [fp, #-24]	; 0xffffffe8
   27ea8:	str	r1, [fp, #-20]	; 0xffffffec
   27eac:	b	28b84 <__assert_fail@plt+0x1757c>
   27eb0:	ldr	r0, [fp, #-8]
   27eb4:	ldr	r0, [r0]
   27eb8:	ldr	r1, [fp, #-12]
   27ebc:	mul	r0, r0, r1
   27ec0:	asr	r1, r0, #31
   27ec4:	str	r0, [fp, #-24]	; 0xffffffe8
   27ec8:	str	r1, [fp, #-20]	; 0xffffffec
   27ecc:	b	28bb8 <__assert_fail@plt+0x175b0>
   27ed0:	ldr	r0, [fp, #-12]
   27ed4:	cmp	r0, #0
   27ed8:	bge	28020 <__assert_fail@plt+0x16a18>
   27edc:	ldr	r0, [fp, #-8]
   27ee0:	ldr	r0, [r0, #4]
   27ee4:	cmn	r0, #1
   27ee8:	bgt	27f90 <__assert_fail@plt+0x16988>
   27eec:	b	27ef0 <__assert_fail@plt+0x168e8>
   27ef0:	b	27f1c <__assert_fail@plt+0x16914>
   27ef4:	ldr	r0, [fp, #-8]
   27ef8:	ldr	r1, [r0]
   27efc:	ldr	r0, [r0, #4]
   27f00:	ldr	r2, [fp, #-12]
   27f04:	mvn	r3, #0
   27f08:	udiv	r2, r3, r2
   27f0c:	subs	r1, r1, r2
   27f10:	sbcs	r0, r0, #0
   27f14:	blt	280e0 <__assert_fail@plt+0x16ad8>
   27f18:	b	28100 <__assert_fail@plt+0x16af8>
   27f1c:	b	27f20 <__assert_fail@plt+0x16918>
   27f20:	ldr	r0, [pc, #3256]	; 28be0 <__assert_fail@plt+0x175d8>
   27f24:	ldr	r1, [fp, #-12]
   27f28:	cmp	r1, r0
   27f2c:	blt	27f44 <__assert_fail@plt+0x1693c>
   27f30:	b	27f50 <__assert_fail@plt+0x16948>
   27f34:	ldr	r0, [fp, #-12]
   27f38:	movw	r1, #0
   27f3c:	cmp	r1, r0
   27f40:	bge	27f50 <__assert_fail@plt+0x16948>
   27f44:	movw	r0, #1
   27f48:	str	r0, [fp, #-48]	; 0xffffffd0
   27f4c:	b	27f68 <__assert_fail@plt+0x16960>
   27f50:	ldr	r0, [fp, #-12]
   27f54:	movw	r1, #0
   27f58:	sub	r0, r1, r0
   27f5c:	mvn	r1, #0
   27f60:	udiv	r0, r1, r0
   27f64:	str	r0, [fp, #-48]	; 0xffffffd0
   27f68:	ldr	r0, [fp, #-48]	; 0xffffffd0
   27f6c:	ldr	r1, [fp, #-8]
   27f70:	ldr	r2, [r1]
   27f74:	ldr	r1, [r1, #4]
   27f78:	mvn	r1, r1
   27f7c:	mvn	r2, r2
   27f80:	subs	r0, r2, r0
   27f84:	sbcs	r1, r1, #0
   27f88:	bge	280e0 <__assert_fail@plt+0x16ad8>
   27f8c:	b	28100 <__assert_fail@plt+0x16af8>
   27f90:	b	27f94 <__assert_fail@plt+0x1698c>
   27f94:	b	28004 <__assert_fail@plt+0x169fc>
   27f98:	b	28004 <__assert_fail@plt+0x169fc>
   27f9c:	ldr	r0, [fp, #-12]
   27fa0:	cmn	r0, #1
   27fa4:	bne	28004 <__assert_fail@plt+0x169fc>
   27fa8:	b	27fac <__assert_fail@plt+0x169a4>
   27fac:	ldr	r0, [fp, #-8]
   27fb0:	ldr	r1, [r0]
   27fb4:	ldr	r0, [r0, #4]
   27fb8:	rsbs	r1, r1, #0
   27fbc:	rscs	r0, r0, #0
   27fc0:	blt	280e0 <__assert_fail@plt+0x16ad8>
   27fc4:	b	28100 <__assert_fail@plt+0x16af8>
   27fc8:	ldr	r0, [fp, #-8]
   27fcc:	ldr	r1, [r0]
   27fd0:	ldr	r0, [r0, #4]
   27fd4:	subs	r1, r1, #1
   27fd8:	sbcs	r0, r0, #0
   27fdc:	blt	28100 <__assert_fail@plt+0x16af8>
   27fe0:	b	27fe4 <__assert_fail@plt+0x169dc>
   27fe4:	ldr	r0, [fp, #-8]
   27fe8:	ldr	r1, [r0]
   27fec:	ldr	r0, [r0, #4]
   27ff0:	subs	r1, r1, #1
   27ff4:	sbc	r0, r0, #0
   27ff8:	cmn	r0, #1
   27ffc:	bgt	280e0 <__assert_fail@plt+0x16ad8>
   28000:	b	28100 <__assert_fail@plt+0x16af8>
   28004:	ldr	r0, [fp, #-8]
   28008:	ldr	r1, [r0]
   2800c:	ldr	r0, [r0, #4]
   28010:	rsbs	r1, r1, #0
   28014:	rscs	r0, r0, #0
   28018:	blt	280e0 <__assert_fail@plt+0x16ad8>
   2801c:	b	28100 <__assert_fail@plt+0x16af8>
   28020:	ldr	r0, [fp, #-12]
   28024:	cmp	r0, #0
   28028:	bne	28030 <__assert_fail@plt+0x16a28>
   2802c:	b	28100 <__assert_fail@plt+0x16af8>
   28030:	ldr	r0, [fp, #-8]
   28034:	ldr	r0, [r0, #4]
   28038:	cmn	r0, #1
   2803c:	bgt	280b8 <__assert_fail@plt+0x16ab0>
   28040:	b	28044 <__assert_fail@plt+0x16a3c>
   28044:	b	28048 <__assert_fail@plt+0x16a40>
   28048:	b	280a0 <__assert_fail@plt+0x16a98>
   2804c:	b	280a0 <__assert_fail@plt+0x16a98>
   28050:	ldr	r0, [fp, #-8]
   28054:	ldr	r1, [r0]
   28058:	ldr	r0, [r0, #4]
   2805c:	and	r0, r1, r0
   28060:	cmn	r0, #1
   28064:	bne	280a0 <__assert_fail@plt+0x16a98>
   28068:	b	2806c <__assert_fail@plt+0x16a64>
   2806c:	b	28070 <__assert_fail@plt+0x16a68>
   28070:	ldr	r0, [fp, #-12]
   28074:	add	r0, r0, #0
   28078:	movw	r1, #0
   2807c:	cmp	r1, r0
   28080:	blt	280e0 <__assert_fail@plt+0x16ad8>
   28084:	b	28100 <__assert_fail@plt+0x16af8>
   28088:	ldr	r0, [fp, #-12]
   2808c:	sub	r0, r0, #1
   28090:	mvn	r1, #0
   28094:	cmp	r1, r0
   28098:	blt	280e0 <__assert_fail@plt+0x16ad8>
   2809c:	b	28100 <__assert_fail@plt+0x16af8>
   280a0:	ldr	r0, [fp, #-12]
   280a4:	rsbs	r1, r0, #0
   280a8:	mov	r2, #0
   280ac:	sbcs	r0, r2, r0, asr #31
   280b0:	blt	280e0 <__assert_fail@plt+0x16ad8>
   280b4:	b	28100 <__assert_fail@plt+0x16af8>
   280b8:	ldr	r0, [fp, #-12]
   280bc:	mvn	r1, #0
   280c0:	udiv	r0, r1, r0
   280c4:	ldr	r1, [fp, #-8]
   280c8:	ldr	r2, [r1]
   280cc:	ldr	r1, [r1, #4]
   280d0:	subs	r0, r0, r2
   280d4:	rscs	r1, r1, #0
   280d8:	bge	28100 <__assert_fail@plt+0x16af8>
   280dc:	b	280e0 <__assert_fail@plt+0x16ad8>
   280e0:	ldr	r0, [fp, #-8]
   280e4:	ldr	r0, [r0]
   280e8:	ldr	r1, [fp, #-12]
   280ec:	mul	r0, r0, r1
   280f0:	mov	r1, #0
   280f4:	str	r1, [fp, #-20]	; 0xffffffec
   280f8:	str	r0, [fp, #-24]	; 0xffffffe8
   280fc:	b	28b84 <__assert_fail@plt+0x1757c>
   28100:	ldr	r0, [fp, #-8]
   28104:	ldr	r0, [r0]
   28108:	ldr	r1, [fp, #-12]
   2810c:	mul	r0, r0, r1
   28110:	mov	r1, #0
   28114:	str	r1, [fp, #-20]	; 0xffffffec
   28118:	str	r0, [fp, #-24]	; 0xffffffe8
   2811c:	b	28bb8 <__assert_fail@plt+0x175b0>
   28120:	b	285f0 <__assert_fail@plt+0x16fe8>
   28124:	b	28128 <__assert_fail@plt+0x16b20>
   28128:	ldr	r0, [fp, #-12]
   2812c:	cmp	r0, #0
   28130:	bge	28288 <__assert_fail@plt+0x16c80>
   28134:	ldr	r0, [fp, #-8]
   28138:	ldr	r0, [r0, #4]
   2813c:	cmn	r0, #1
   28140:	bgt	281e8 <__assert_fail@plt+0x16be0>
   28144:	b	28148 <__assert_fail@plt+0x16b40>
   28148:	b	2814c <__assert_fail@plt+0x16b44>
   2814c:	ldr	r0, [fp, #-8]
   28150:	ldr	r1, [r0]
   28154:	ldr	r0, [r0, #4]
   28158:	ldr	r2, [fp, #-12]
   2815c:	mvn	r3, #-2147483648	; 0x80000000
   28160:	sdiv	r2, r3, r2
   28164:	subs	r1, r1, r2
   28168:	sbcs	r0, r0, r2, asr #31
   2816c:	blt	28360 <__assert_fail@plt+0x16d58>
   28170:	b	28380 <__assert_fail@plt+0x16d78>
   28174:	b	28178 <__assert_fail@plt+0x16b70>
   28178:	ldr	r0, [pc, #2656]	; 28be0 <__assert_fail@plt+0x175d8>
   2817c:	ldr	r1, [fp, #-12]
   28180:	cmp	r1, r0
   28184:	blt	2819c <__assert_fail@plt+0x16b94>
   28188:	b	281a8 <__assert_fail@plt+0x16ba0>
   2818c:	ldr	r0, [fp, #-12]
   28190:	movw	r1, #0
   28194:	cmp	r1, r0
   28198:	bge	281a8 <__assert_fail@plt+0x16ba0>
   2819c:	movw	r0, #0
   281a0:	str	r0, [fp, #-52]	; 0xffffffcc
   281a4:	b	281c0 <__assert_fail@plt+0x16bb8>
   281a8:	ldr	r0, [pc, #2612]	; 28be4 <__assert_fail@plt+0x175dc>
   281ac:	ldr	r1, [fp, #-12]
   281b0:	movw	r2, #0
   281b4:	sub	r1, r2, r1
   281b8:	sdiv	r0, r0, r1
   281bc:	str	r0, [fp, #-52]	; 0xffffffcc
   281c0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   281c4:	ldr	r1, [fp, #-8]
   281c8:	ldr	r2, [r1]
   281cc:	ldr	r1, [r1, #4]
   281d0:	mvn	r1, r1
   281d4:	mvn	r2, r2
   281d8:	subs	r2, r2, r0
   281dc:	sbcs	r0, r1, r0, asr #31
   281e0:	bge	28360 <__assert_fail@plt+0x16d58>
   281e4:	b	28380 <__assert_fail@plt+0x16d78>
   281e8:	ldr	r0, [fp, #-12]
   281ec:	cmn	r0, #1
   281f0:	bne	28260 <__assert_fail@plt+0x16c58>
   281f4:	b	281f8 <__assert_fail@plt+0x16bf0>
   281f8:	ldr	r0, [fp, #-8]
   281fc:	ldr	r1, [r0]
   28200:	ldr	r0, [r0, #4]
   28204:	adds	r1, r1, #-2147483648	; 0x80000000
   28208:	sbc	r0, r0, #0
   2820c:	rsbs	r1, r1, #0
   28210:	rscs	r0, r0, #0
   28214:	blt	28360 <__assert_fail@plt+0x16d58>
   28218:	b	28380 <__assert_fail@plt+0x16d78>
   2821c:	ldr	r0, [fp, #-8]
   28220:	ldr	r1, [r0]
   28224:	ldr	r0, [r0, #4]
   28228:	subs	r1, r1, #1
   2822c:	sbcs	r0, r0, #0
   28230:	blt	28380 <__assert_fail@plt+0x16d78>
   28234:	b	28238 <__assert_fail@plt+0x16c30>
   28238:	ldr	r0, [fp, #-8]
   2823c:	ldr	r1, [r0]
   28240:	ldr	r0, [r0, #4]
   28244:	subs	r1, r1, #1
   28248:	sbc	r0, r0, #0
   2824c:	mvn	r2, #-2147483648	; 0x80000000
   28250:	subs	r1, r2, r1
   28254:	rscs	r0, r0, #0
   28258:	blt	28360 <__assert_fail@plt+0x16d58>
   2825c:	b	28380 <__assert_fail@plt+0x16d78>
   28260:	ldr	r0, [fp, #-12]
   28264:	mov	r1, #-2147483648	; 0x80000000
   28268:	sdiv	r0, r1, r0
   2826c:	ldr	r1, [fp, #-8]
   28270:	ldr	r2, [r1]
   28274:	ldr	r1, [r1, #4]
   28278:	subs	r2, r0, r2
   2827c:	rscs	r0, r1, r0, asr #31
   28280:	blt	28360 <__assert_fail@plt+0x16d58>
   28284:	b	28380 <__assert_fail@plt+0x16d78>
   28288:	ldr	r0, [fp, #-12]
   2828c:	cmp	r0, #0
   28290:	bne	28298 <__assert_fail@plt+0x16c90>
   28294:	b	28380 <__assert_fail@plt+0x16d78>
   28298:	ldr	r0, [fp, #-8]
   2829c:	ldr	r0, [r0, #4]
   282a0:	cmn	r0, #1
   282a4:	bgt	28338 <__assert_fail@plt+0x16d30>
   282a8:	b	282ac <__assert_fail@plt+0x16ca4>
   282ac:	b	282b0 <__assert_fail@plt+0x16ca8>
   282b0:	b	2830c <__assert_fail@plt+0x16d04>
   282b4:	b	2830c <__assert_fail@plt+0x16d04>
   282b8:	ldr	r0, [fp, #-8]
   282bc:	ldr	r1, [r0]
   282c0:	ldr	r0, [r0, #4]
   282c4:	and	r0, r1, r0
   282c8:	cmn	r0, #1
   282cc:	bne	2830c <__assert_fail@plt+0x16d04>
   282d0:	b	282d8 <__assert_fail@plt+0x16cd0>
   282d4:	andhi	r0, r0, r1
   282d8:	b	282dc <__assert_fail@plt+0x16cd4>
   282dc:	ldr	r0, [fp, #-12]
   282e0:	add	r0, r0, #-2147483648	; 0x80000000
   282e4:	movw	r1, #0
   282e8:	cmp	r1, r0
   282ec:	blt	28360 <__assert_fail@plt+0x16d58>
   282f0:	b	28380 <__assert_fail@plt+0x16d78>
   282f4:	ldr	r0, [pc, #2280]	; 28be4 <__assert_fail@plt+0x175dc>
   282f8:	ldr	r1, [fp, #-12]
   282fc:	sub	r1, r1, #1
   28300:	cmp	r0, r1
   28304:	blt	28360 <__assert_fail@plt+0x16d58>
   28308:	b	28380 <__assert_fail@plt+0x16d78>
   2830c:	ldr	r0, [fp, #-8]
   28310:	ldr	r2, [r0]
   28314:	ldr	r3, [r0, #4]
   28318:	mov	r0, #-2147483648	; 0x80000000
   2831c:	mvn	r1, #0
   28320:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   28324:	ldr	r2, [fp, #-12]
   28328:	subs	r0, r0, r2
   2832c:	sbcs	r1, r1, r2, asr #31
   28330:	blt	28360 <__assert_fail@plt+0x16d58>
   28334:	b	28380 <__assert_fail@plt+0x16d78>
   28338:	ldr	r0, [fp, #-12]
   2833c:	mvn	r1, #-2147483648	; 0x80000000
   28340:	sdiv	r0, r1, r0
   28344:	ldr	r1, [fp, #-8]
   28348:	ldr	r2, [r1]
   2834c:	ldr	r1, [r1, #4]
   28350:	subs	r2, r0, r2
   28354:	rscs	r0, r1, r0, asr #31
   28358:	bge	28380 <__assert_fail@plt+0x16d78>
   2835c:	b	28360 <__assert_fail@plt+0x16d58>
   28360:	ldr	r0, [fp, #-8]
   28364:	ldr	r0, [r0]
   28368:	ldr	r1, [fp, #-12]
   2836c:	mul	r0, r0, r1
   28370:	asr	r1, r0, #31
   28374:	str	r0, [fp, #-24]	; 0xffffffe8
   28378:	str	r1, [fp, #-20]	; 0xffffffec
   2837c:	b	28b84 <__assert_fail@plt+0x1757c>
   28380:	ldr	r0, [fp, #-8]
   28384:	ldr	r0, [r0]
   28388:	ldr	r1, [fp, #-12]
   2838c:	mul	r0, r0, r1
   28390:	asr	r1, r0, #31
   28394:	str	r0, [fp, #-24]	; 0xffffffe8
   28398:	str	r1, [fp, #-20]	; 0xffffffec
   2839c:	b	28bb8 <__assert_fail@plt+0x175b0>
   283a0:	ldr	r0, [fp, #-12]
   283a4:	cmp	r0, #0
   283a8:	bge	284f0 <__assert_fail@plt+0x16ee8>
   283ac:	ldr	r0, [fp, #-8]
   283b0:	ldr	r0, [r0, #4]
   283b4:	cmn	r0, #1
   283b8:	bgt	28460 <__assert_fail@plt+0x16e58>
   283bc:	b	283c0 <__assert_fail@plt+0x16db8>
   283c0:	b	283ec <__assert_fail@plt+0x16de4>
   283c4:	ldr	r0, [fp, #-8]
   283c8:	ldr	r1, [r0]
   283cc:	ldr	r0, [r0, #4]
   283d0:	ldr	r2, [fp, #-12]
   283d4:	mvn	r3, #0
   283d8:	udiv	r2, r3, r2
   283dc:	subs	r1, r1, r2
   283e0:	sbcs	r0, r0, #0
   283e4:	blt	285b0 <__assert_fail@plt+0x16fa8>
   283e8:	b	285d0 <__assert_fail@plt+0x16fc8>
   283ec:	b	283f0 <__assert_fail@plt+0x16de8>
   283f0:	ldr	r0, [pc, #2024]	; 28be0 <__assert_fail@plt+0x175d8>
   283f4:	ldr	r1, [fp, #-12]
   283f8:	cmp	r1, r0
   283fc:	blt	28414 <__assert_fail@plt+0x16e0c>
   28400:	b	28420 <__assert_fail@plt+0x16e18>
   28404:	ldr	r0, [fp, #-12]
   28408:	movw	r1, #0
   2840c:	cmp	r1, r0
   28410:	bge	28420 <__assert_fail@plt+0x16e18>
   28414:	movw	r0, #1
   28418:	str	r0, [sp, #56]	; 0x38
   2841c:	b	28438 <__assert_fail@plt+0x16e30>
   28420:	ldr	r0, [fp, #-12]
   28424:	movw	r1, #0
   28428:	sub	r0, r1, r0
   2842c:	mvn	r1, #0
   28430:	udiv	r0, r1, r0
   28434:	str	r0, [sp, #56]	; 0x38
   28438:	ldr	r0, [sp, #56]	; 0x38
   2843c:	ldr	r1, [fp, #-8]
   28440:	ldr	r2, [r1]
   28444:	ldr	r1, [r1, #4]
   28448:	mvn	r1, r1
   2844c:	mvn	r2, r2
   28450:	subs	r0, r2, r0
   28454:	sbcs	r1, r1, #0
   28458:	bge	285b0 <__assert_fail@plt+0x16fa8>
   2845c:	b	285d0 <__assert_fail@plt+0x16fc8>
   28460:	b	28464 <__assert_fail@plt+0x16e5c>
   28464:	b	284d4 <__assert_fail@plt+0x16ecc>
   28468:	b	284d4 <__assert_fail@plt+0x16ecc>
   2846c:	ldr	r0, [fp, #-12]
   28470:	cmn	r0, #1
   28474:	bne	284d4 <__assert_fail@plt+0x16ecc>
   28478:	b	2847c <__assert_fail@plt+0x16e74>
   2847c:	ldr	r0, [fp, #-8]
   28480:	ldr	r1, [r0]
   28484:	ldr	r0, [r0, #4]
   28488:	rsbs	r1, r1, #0
   2848c:	rscs	r0, r0, #0
   28490:	blt	285b0 <__assert_fail@plt+0x16fa8>
   28494:	b	285d0 <__assert_fail@plt+0x16fc8>
   28498:	ldr	r0, [fp, #-8]
   2849c:	ldr	r1, [r0]
   284a0:	ldr	r0, [r0, #4]
   284a4:	subs	r1, r1, #1
   284a8:	sbcs	r0, r0, #0
   284ac:	blt	285d0 <__assert_fail@plt+0x16fc8>
   284b0:	b	284b4 <__assert_fail@plt+0x16eac>
   284b4:	ldr	r0, [fp, #-8]
   284b8:	ldr	r1, [r0]
   284bc:	ldr	r0, [r0, #4]
   284c0:	subs	r1, r1, #1
   284c4:	sbc	r0, r0, #0
   284c8:	cmn	r0, #1
   284cc:	bgt	285b0 <__assert_fail@plt+0x16fa8>
   284d0:	b	285d0 <__assert_fail@plt+0x16fc8>
   284d4:	ldr	r0, [fp, #-8]
   284d8:	ldr	r1, [r0]
   284dc:	ldr	r0, [r0, #4]
   284e0:	rsbs	r1, r1, #0
   284e4:	rscs	r0, r0, #0
   284e8:	blt	285b0 <__assert_fail@plt+0x16fa8>
   284ec:	b	285d0 <__assert_fail@plt+0x16fc8>
   284f0:	ldr	r0, [fp, #-12]
   284f4:	cmp	r0, #0
   284f8:	bne	28500 <__assert_fail@plt+0x16ef8>
   284fc:	b	285d0 <__assert_fail@plt+0x16fc8>
   28500:	ldr	r0, [fp, #-8]
   28504:	ldr	r0, [r0, #4]
   28508:	cmn	r0, #1
   2850c:	bgt	28588 <__assert_fail@plt+0x16f80>
   28510:	b	28514 <__assert_fail@plt+0x16f0c>
   28514:	b	28518 <__assert_fail@plt+0x16f10>
   28518:	b	28570 <__assert_fail@plt+0x16f68>
   2851c:	b	28570 <__assert_fail@plt+0x16f68>
   28520:	ldr	r0, [fp, #-8]
   28524:	ldr	r1, [r0]
   28528:	ldr	r0, [r0, #4]
   2852c:	and	r0, r1, r0
   28530:	cmn	r0, #1
   28534:	bne	28570 <__assert_fail@plt+0x16f68>
   28538:	b	2853c <__assert_fail@plt+0x16f34>
   2853c:	b	28540 <__assert_fail@plt+0x16f38>
   28540:	ldr	r0, [fp, #-12]
   28544:	add	r0, r0, #0
   28548:	movw	r1, #0
   2854c:	cmp	r1, r0
   28550:	blt	285b0 <__assert_fail@plt+0x16fa8>
   28554:	b	285d0 <__assert_fail@plt+0x16fc8>
   28558:	ldr	r0, [fp, #-12]
   2855c:	sub	r0, r0, #1
   28560:	mvn	r1, #0
   28564:	cmp	r1, r0
   28568:	blt	285b0 <__assert_fail@plt+0x16fa8>
   2856c:	b	285d0 <__assert_fail@plt+0x16fc8>
   28570:	ldr	r0, [fp, #-12]
   28574:	rsbs	r1, r0, #0
   28578:	mov	r2, #0
   2857c:	sbcs	r0, r2, r0, asr #31
   28580:	blt	285b0 <__assert_fail@plt+0x16fa8>
   28584:	b	285d0 <__assert_fail@plt+0x16fc8>
   28588:	ldr	r0, [fp, #-12]
   2858c:	mvn	r1, #0
   28590:	udiv	r0, r1, r0
   28594:	ldr	r1, [fp, #-8]
   28598:	ldr	r2, [r1]
   2859c:	ldr	r1, [r1, #4]
   285a0:	subs	r0, r0, r2
   285a4:	rscs	r1, r1, #0
   285a8:	bge	285d0 <__assert_fail@plt+0x16fc8>
   285ac:	b	285b0 <__assert_fail@plt+0x16fa8>
   285b0:	ldr	r0, [fp, #-8]
   285b4:	ldr	r0, [r0]
   285b8:	ldr	r1, [fp, #-12]
   285bc:	mul	r0, r0, r1
   285c0:	mov	r1, #0
   285c4:	str	r1, [fp, #-20]	; 0xffffffec
   285c8:	str	r0, [fp, #-24]	; 0xffffffe8
   285cc:	b	28b84 <__assert_fail@plt+0x1757c>
   285d0:	ldr	r0, [fp, #-8]
   285d4:	ldr	r0, [r0]
   285d8:	ldr	r1, [fp, #-12]
   285dc:	mul	r0, r0, r1
   285e0:	mov	r1, #0
   285e4:	str	r1, [fp, #-20]	; 0xffffffec
   285e8:	str	r0, [fp, #-24]	; 0xffffffe8
   285ec:	b	28bb8 <__assert_fail@plt+0x175b0>
   285f0:	b	285f4 <__assert_fail@plt+0x16fec>
   285f4:	ldr	r0, [fp, #-12]
   285f8:	cmp	r0, #0
   285fc:	bge	28798 <__assert_fail@plt+0x17190>
   28600:	ldr	r0, [fp, #-8]
   28604:	ldr	r0, [r0, #4]
   28608:	cmn	r0, #1
   2860c:	bgt	286fc <__assert_fail@plt+0x170f4>
   28610:	b	28614 <__assert_fail@plt+0x1700c>
   28614:	b	28618 <__assert_fail@plt+0x17010>
   28618:	ldr	r0, [fp, #-8]
   2861c:	ldr	r1, [r0]
   28620:	ldr	r0, [r0, #4]
   28624:	ldr	r2, [fp, #-12]
   28628:	asr	r3, r2, #31
   2862c:	mvn	ip, #0
   28630:	mvn	lr, #-2147483648	; 0x80000000
   28634:	str	r0, [sp, #52]	; 0x34
   28638:	mov	r0, ip
   2863c:	str	r1, [sp, #48]	; 0x30
   28640:	mov	r1, lr
   28644:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   28648:	ldr	r2, [sp, #48]	; 0x30
   2864c:	subs	r0, r2, r0
   28650:	ldr	r2, [sp, #52]	; 0x34
   28654:	sbcs	r1, r2, r1
   28658:	blt	28874 <__assert_fail@plt+0x1726c>
   2865c:	b	288a0 <__assert_fail@plt+0x17298>
   28660:	b	28664 <__assert_fail@plt+0x1705c>
   28664:	ldr	r0, [pc, #1396]	; 28be0 <__assert_fail@plt+0x175d8>
   28668:	ldr	r1, [fp, #-12]
   2866c:	cmp	r1, r0
   28670:	blt	28688 <__assert_fail@plt+0x17080>
   28674:	b	2869c <__assert_fail@plt+0x17094>
   28678:	ldr	r0, [fp, #-12]
   2867c:	movw	r1, #0
   28680:	cmp	r1, r0
   28684:	bge	2869c <__assert_fail@plt+0x17094>
   28688:	mov	r0, #0
   2868c:	mvn	r1, #0
   28690:	str	r1, [sp, #44]	; 0x2c
   28694:	str	r0, [sp, #40]	; 0x28
   28698:	b	286d0 <__assert_fail@plt+0x170c8>
   2869c:	ldr	r0, [fp, #-12]
   286a0:	rsb	r0, r0, #0
   286a4:	asr	r3, r0, #31
   286a8:	mvn	r1, #0
   286ac:	mvn	r2, #-2147483648	; 0x80000000
   286b0:	str	r0, [sp, #36]	; 0x24
   286b4:	mov	r0, r1
   286b8:	mov	r1, r2
   286bc:	ldr	r2, [sp, #36]	; 0x24
   286c0:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   286c4:	str	r0, [sp, #44]	; 0x2c
   286c8:	str	r1, [sp, #40]	; 0x28
   286cc:	b	286d0 <__assert_fail@plt+0x170c8>
   286d0:	ldr	r0, [sp, #40]	; 0x28
   286d4:	ldr	r1, [sp, #44]	; 0x2c
   286d8:	ldr	r2, [fp, #-8]
   286dc:	ldr	r3, [r2]
   286e0:	ldr	r2, [r2, #4]
   286e4:	mvn	r2, r2
   286e8:	mvn	r3, r3
   286ec:	subs	r1, r3, r1
   286f0:	sbcs	r0, r2, r0
   286f4:	bge	28874 <__assert_fail@plt+0x1726c>
   286f8:	b	288a0 <__assert_fail@plt+0x17298>
   286fc:	ldr	r0, [fp, #-12]
   28700:	cmn	r0, #1
   28704:	bne	28758 <__assert_fail@plt+0x17150>
   28708:	b	2870c <__assert_fail@plt+0x17104>
   2870c:	ldr	r0, [fp, #-8]
   28710:	ldr	r1, [r0]
   28714:	ldr	r0, [r0, #4]
   28718:	add	r0, r0, #-2147483648	; 0x80000000
   2871c:	rsbs	r1, r1, #0
   28720:	rscs	r0, r0, #0
   28724:	blt	28874 <__assert_fail@plt+0x1726c>
   28728:	b	288a0 <__assert_fail@plt+0x17298>
   2872c:	ldr	r0, [fp, #-8]
   28730:	ldr	r1, [r0]
   28734:	ldr	r0, [r0, #4]
   28738:	subs	r1, r1, #1
   2873c:	sbcs	r0, r0, #0
   28740:	blt	288a0 <__assert_fail@plt+0x17298>
   28744:	b	28748 <__assert_fail@plt+0x17140>
   28748:	mov	r0, #0
   2874c:	cmp	r0, #0
   28750:	bne	28874 <__assert_fail@plt+0x1726c>
   28754:	b	288a0 <__assert_fail@plt+0x17298>
   28758:	ldr	r0, [fp, #-12]
   2875c:	asr	r3, r0, #31
   28760:	mov	r1, #0
   28764:	mov	r2, #-2147483648	; 0x80000000
   28768:	str	r0, [sp, #32]
   2876c:	mov	r0, r1
   28770:	mov	r1, r2
   28774:	ldr	r2, [sp, #32]
   28778:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   2877c:	ldr	r2, [fp, #-8]
   28780:	ldr	r3, [r2]
   28784:	ldr	r2, [r2, #4]
   28788:	subs	r0, r0, r3
   2878c:	sbcs	r1, r1, r2
   28790:	blt	28874 <__assert_fail@plt+0x1726c>
   28794:	b	288a0 <__assert_fail@plt+0x17298>
   28798:	ldr	r0, [fp, #-12]
   2879c:	cmp	r0, #0
   287a0:	bne	287a8 <__assert_fail@plt+0x171a0>
   287a4:	b	288a0 <__assert_fail@plt+0x17298>
   287a8:	ldr	r0, [fp, #-8]
   287ac:	ldr	r0, [r0, #4]
   287b0:	cmn	r0, #1
   287b4:	bgt	28834 <__assert_fail@plt+0x1722c>
   287b8:	b	287bc <__assert_fail@plt+0x171b4>
   287bc:	ldr	r0, [fp, #-8]
   287c0:	ldr	r1, [r0]
   287c4:	ldr	r0, [r0, #4]
   287c8:	and	r0, r1, r0
   287cc:	cmn	r0, #1
   287d0:	bne	28808 <__assert_fail@plt+0x17200>
   287d4:	b	287d8 <__assert_fail@plt+0x171d0>
   287d8:	b	287dc <__assert_fail@plt+0x171d4>
   287dc:	ldr	r0, [fp, #-12]
   287e0:	mov	r1, #-2147483648	; 0x80000000
   287e4:	add	r1, r1, r0, asr #31
   287e8:	rsbs	r0, r0, #0
   287ec:	rscs	r1, r1, #0
   287f0:	blt	28874 <__assert_fail@plt+0x1726c>
   287f4:	b	288a0 <__assert_fail@plt+0x17298>
   287f8:	mov	r0, #0
   287fc:	cmp	r0, #0
   28800:	bne	28874 <__assert_fail@plt+0x1726c>
   28804:	b	288a0 <__assert_fail@plt+0x17298>
   28808:	ldr	r0, [fp, #-8]
   2880c:	ldr	r2, [r0]
   28810:	ldr	r3, [r0, #4]
   28814:	mov	r0, #0
   28818:	mov	r1, #-2147483648	; 0x80000000
   2881c:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   28820:	ldr	r2, [fp, #-12]
   28824:	subs	r0, r0, r2
   28828:	sbcs	r1, r1, r2, asr #31
   2882c:	blt	28874 <__assert_fail@plt+0x1726c>
   28830:	b	288a0 <__assert_fail@plt+0x17298>
   28834:	ldr	r0, [fp, #-12]
   28838:	asr	r3, r0, #31
   2883c:	mvn	r1, #0
   28840:	mvn	r2, #-2147483648	; 0x80000000
   28844:	str	r0, [sp, #28]
   28848:	mov	r0, r1
   2884c:	mov	r1, r2
   28850:	ldr	r2, [sp, #28]
   28854:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   28858:	ldr	r2, [fp, #-8]
   2885c:	ldr	r3, [r2]
   28860:	ldr	r2, [r2, #4]
   28864:	subs	r0, r0, r3
   28868:	sbcs	r1, r1, r2
   2886c:	bge	288a0 <__assert_fail@plt+0x17298>
   28870:	b	28874 <__assert_fail@plt+0x1726c>
   28874:	ldr	r0, [fp, #-8]
   28878:	ldr	r1, [r0]
   2887c:	ldr	r0, [r0, #4]
   28880:	ldr	r2, [fp, #-12]
   28884:	asr	r3, r2, #31
   28888:	umull	ip, lr, r1, r2
   2888c:	mla	r1, r1, r3, lr
   28890:	mla	r0, r0, r2, r1
   28894:	str	ip, [fp, #-24]	; 0xffffffe8
   28898:	str	r0, [fp, #-20]	; 0xffffffec
   2889c:	b	28b84 <__assert_fail@plt+0x1757c>
   288a0:	ldr	r0, [fp, #-8]
   288a4:	ldr	r1, [r0]
   288a8:	ldr	r0, [r0, #4]
   288ac:	ldr	r2, [fp, #-12]
   288b0:	asr	r3, r2, #31
   288b4:	umull	ip, lr, r1, r2
   288b8:	mla	r1, r1, r3, lr
   288bc:	mla	r0, r0, r2, r1
   288c0:	str	ip, [fp, #-24]	; 0xffffffe8
   288c4:	str	r0, [fp, #-20]	; 0xffffffec
   288c8:	b	28bb8 <__assert_fail@plt+0x175b0>
   288cc:	ldr	r0, [fp, #-12]
   288d0:	cmp	r0, #0
   288d4:	bge	28a5c <__assert_fail@plt+0x17454>
   288d8:	ldr	r0, [fp, #-8]
   288dc:	ldr	r0, [r0, #4]
   288e0:	cmn	r0, #1
   288e4:	bgt	289cc <__assert_fail@plt+0x173c4>
   288e8:	b	288ec <__assert_fail@plt+0x172e4>
   288ec:	b	28938 <__assert_fail@plt+0x17330>
   288f0:			; <UNDEFINED> instruction: 0xffff8000
   288f4:	ldr	r0, [fp, #-8]
   288f8:	ldr	r1, [r0]
   288fc:	ldr	r0, [r0, #4]
   28900:	ldr	r2, [fp, #-12]
   28904:	asr	r3, r2, #31
   28908:	mvn	ip, #0
   2890c:	str	r0, [sp, #24]
   28910:	mov	r0, ip
   28914:	str	r1, [sp, #20]
   28918:	mov	r1, ip
   2891c:	bl	2ee18 <__assert_fail@plt+0x1d810>
   28920:	ldr	r2, [sp, #20]
   28924:	subs	r0, r2, r0
   28928:	ldr	r2, [sp, #24]
   2892c:	sbcs	r1, r2, r1
   28930:	bcc	28b2c <__assert_fail@plt+0x17524>
   28934:	b	28b58 <__assert_fail@plt+0x17550>
   28938:	b	2893c <__assert_fail@plt+0x17334>
   2893c:	ldr	r0, [pc, #668]	; 28be0 <__assert_fail@plt+0x175d8>
   28940:	ldr	r1, [fp, #-12]
   28944:	cmp	r1, r0
   28948:	blt	28960 <__assert_fail@plt+0x17358>
   2894c:	b	28974 <__assert_fail@plt+0x1736c>
   28950:	ldr	r0, [fp, #-12]
   28954:	movw	r1, #0
   28958:	cmp	r1, r0
   2895c:	bge	28974 <__assert_fail@plt+0x1736c>
   28960:	mov	r0, #1
   28964:	mvn	r1, #0
   28968:	str	r1, [sp, #16]
   2896c:	str	r0, [sp, #12]
   28970:	b	289a0 <__assert_fail@plt+0x17398>
   28974:	ldr	r0, [fp, #-12]
   28978:	rsb	r0, r0, #0
   2897c:	asr	r3, r0, #31
   28980:	mvn	r1, #0
   28984:	str	r0, [sp, #8]
   28988:	mov	r0, r1
   2898c:	ldr	r2, [sp, #8]
   28990:	bl	2ee18 <__assert_fail@plt+0x1d810>
   28994:	str	r0, [sp, #16]
   28998:	str	r1, [sp, #12]
   2899c:	b	289a0 <__assert_fail@plt+0x17398>
   289a0:	ldr	r0, [sp, #12]
   289a4:	ldr	r1, [sp, #16]
   289a8:	ldr	r2, [fp, #-8]
   289ac:	ldr	r3, [r2]
   289b0:	ldr	r2, [r2, #4]
   289b4:	mvn	r2, r2
   289b8:	mvn	r3, r3
   289bc:	subs	r1, r3, r1
   289c0:	sbcs	r0, r2, r0
   289c4:	bcs	28b2c <__assert_fail@plt+0x17524>
   289c8:	b	28b58 <__assert_fail@plt+0x17550>
   289cc:	b	289d0 <__assert_fail@plt+0x173c8>
   289d0:	b	28a40 <__assert_fail@plt+0x17438>
   289d4:	b	28a40 <__assert_fail@plt+0x17438>
   289d8:	ldr	r0, [fp, #-12]
   289dc:	cmn	r0, #1
   289e0:	bne	28a40 <__assert_fail@plt+0x17438>
   289e4:	b	289e8 <__assert_fail@plt+0x173e0>
   289e8:	ldr	r0, [fp, #-8]
   289ec:	ldr	r1, [r0]
   289f0:	ldr	r0, [r0, #4]
   289f4:	rsbs	r1, r1, #0
   289f8:	rscs	r0, r0, #0
   289fc:	blt	28b2c <__assert_fail@plt+0x17524>
   28a00:	b	28b58 <__assert_fail@plt+0x17550>
   28a04:	ldr	r0, [fp, #-8]
   28a08:	ldr	r1, [r0]
   28a0c:	ldr	r0, [r0, #4]
   28a10:	subs	r1, r1, #1
   28a14:	sbcs	r0, r0, #0
   28a18:	blt	28b58 <__assert_fail@plt+0x17550>
   28a1c:	b	28a20 <__assert_fail@plt+0x17418>
   28a20:	ldr	r0, [fp, #-8]
   28a24:	ldr	r1, [r0]
   28a28:	ldr	r0, [r0, #4]
   28a2c:	subs	r1, r1, #1
   28a30:	sbc	r0, r0, #0
   28a34:	cmn	r0, #1
   28a38:	bgt	28b2c <__assert_fail@plt+0x17524>
   28a3c:	b	28b58 <__assert_fail@plt+0x17550>
   28a40:	ldr	r0, [fp, #-8]
   28a44:	ldr	r1, [r0]
   28a48:	ldr	r0, [r0, #4]
   28a4c:	rsbs	r1, r1, #0
   28a50:	rscs	r0, r0, #0
   28a54:	blt	28b2c <__assert_fail@plt+0x17524>
   28a58:	b	28b58 <__assert_fail@plt+0x17550>
   28a5c:	ldr	r0, [fp, #-12]
   28a60:	cmp	r0, #0
   28a64:	bne	28a6c <__assert_fail@plt+0x17464>
   28a68:	b	28b58 <__assert_fail@plt+0x17550>
   28a6c:	ldr	r0, [fp, #-8]
   28a70:	ldr	r0, [r0, #4]
   28a74:	cmn	r0, #1
   28a78:	bgt	28af4 <__assert_fail@plt+0x174ec>
   28a7c:	b	28a80 <__assert_fail@plt+0x17478>
   28a80:	b	28a84 <__assert_fail@plt+0x1747c>
   28a84:	b	28adc <__assert_fail@plt+0x174d4>
   28a88:	b	28adc <__assert_fail@plt+0x174d4>
   28a8c:	ldr	r0, [fp, #-8]
   28a90:	ldr	r1, [r0]
   28a94:	ldr	r0, [r0, #4]
   28a98:	and	r0, r1, r0
   28a9c:	cmn	r0, #1
   28aa0:	bne	28adc <__assert_fail@plt+0x174d4>
   28aa4:	b	28aa8 <__assert_fail@plt+0x174a0>
   28aa8:	b	28aac <__assert_fail@plt+0x174a4>
   28aac:	ldr	r0, [fp, #-12]
   28ab0:	add	r0, r0, #0
   28ab4:	movw	r1, #0
   28ab8:	cmp	r1, r0
   28abc:	blt	28b2c <__assert_fail@plt+0x17524>
   28ac0:	b	28b58 <__assert_fail@plt+0x17550>
   28ac4:	ldr	r0, [fp, #-12]
   28ac8:	sub	r0, r0, #1
   28acc:	mvn	r1, #0
   28ad0:	cmp	r1, r0
   28ad4:	blt	28b2c <__assert_fail@plt+0x17524>
   28ad8:	b	28b58 <__assert_fail@plt+0x17550>
   28adc:	ldr	r0, [fp, #-12]
   28ae0:	rsbs	r1, r0, #0
   28ae4:	mov	r2, #0
   28ae8:	sbcs	r0, r2, r0, asr #31
   28aec:	blt	28b2c <__assert_fail@plt+0x17524>
   28af0:	b	28b58 <__assert_fail@plt+0x17550>
   28af4:	ldr	r0, [fp, #-12]
   28af8:	asr	r3, r0, #31
   28afc:	mvn	r1, #0
   28b00:	str	r0, [sp, #4]
   28b04:	mov	r0, r1
   28b08:	ldr	r2, [sp, #4]
   28b0c:	bl	2ee18 <__assert_fail@plt+0x1d810>
   28b10:	ldr	r2, [fp, #-8]
   28b14:	ldr	r3, [r2]
   28b18:	ldr	r2, [r2, #4]
   28b1c:	subs	r0, r0, r3
   28b20:	sbcs	r1, r1, r2
   28b24:	bcs	28b58 <__assert_fail@plt+0x17550>
   28b28:	b	28b2c <__assert_fail@plt+0x17524>
   28b2c:	ldr	r0, [fp, #-8]
   28b30:	ldr	r1, [r0]
   28b34:	ldr	r0, [r0, #4]
   28b38:	ldr	r2, [fp, #-12]
   28b3c:	asr	r3, r2, #31
   28b40:	umull	ip, lr, r1, r2
   28b44:	mla	r1, r1, r3, lr
   28b48:	mla	r0, r0, r2, r1
   28b4c:	str	ip, [fp, #-24]	; 0xffffffe8
   28b50:	str	r0, [fp, #-20]	; 0xffffffec
   28b54:	b	28b84 <__assert_fail@plt+0x1757c>
   28b58:	ldr	r0, [fp, #-8]
   28b5c:	ldr	r1, [r0]
   28b60:	ldr	r0, [r0, #4]
   28b64:	ldr	r2, [fp, #-12]
   28b68:	asr	r3, r2, #31
   28b6c:	umull	ip, lr, r1, r2
   28b70:	mla	r1, r1, r3, lr
   28b74:	mla	r0, r0, r2, r1
   28b78:	str	ip, [fp, #-24]	; 0xffffffe8
   28b7c:	str	r0, [fp, #-20]	; 0xffffffec
   28b80:	b	28bb8 <__assert_fail@plt+0x175b0>
   28b84:	ldr	r0, [fp, #-8]
   28b88:	ldr	r1, [r0, #4]
   28b8c:	mvn	r2, #0
   28b90:	cmp	r1, #0
   28b94:	movwmi	r2, #0
   28b98:	mvn	r3, #-2147483648	; 0x80000000
   28b9c:	cmp	r1, #0
   28ba0:	movmi	r3, #-2147483648	; 0x80000000
   28ba4:	str	r3, [r0, #4]
   28ba8:	str	r2, [r0]
   28bac:	movw	r0, #1
   28bb0:	str	r0, [fp, #-4]
   28bb4:	b	28bd4 <__assert_fail@plt+0x175cc>
   28bb8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   28bbc:	ldr	r1, [fp, #-20]	; 0xffffffec
   28bc0:	ldr	r2, [fp, #-8]
   28bc4:	str	r1, [r2, #4]
   28bc8:	str	r0, [r2]
   28bcc:	movw	r0, #0
   28bd0:	str	r0, [fp, #-4]
   28bd4:	ldr	r0, [fp, #-4]
   28bd8:	mov	sp, fp
   28bdc:	pop	{fp, pc}
   28be0:	andhi	r0, r0, r1
   28be4:	svcvc	0x00ffffff
   28be8:	push	{fp, lr}
   28bec:	mov	fp, sp
   28bf0:	sub	sp, sp, #16
   28bf4:	str	r0, [fp, #-4]
   28bf8:	str	r1, [sp, #8]
   28bfc:	str	r2, [sp, #4]
   28c00:	movw	r0, #0
   28c04:	str	r0, [sp]
   28c08:	ldr	r0, [sp, #4]
   28c0c:	mvn	r1, #0
   28c10:	add	r1, r0, r1
   28c14:	str	r1, [sp, #4]
   28c18:	cmp	r0, #0
   28c1c:	beq	28c3c <__assert_fail@plt+0x17634>
   28c20:	ldr	r0, [fp, #-4]
   28c24:	ldr	r1, [sp, #8]
   28c28:	bl	27264 <__assert_fail@plt+0x15c5c>
   28c2c:	ldr	r1, [sp]
   28c30:	orr	r0, r1, r0
   28c34:	str	r0, [sp]
   28c38:	b	28c08 <__assert_fail@plt+0x17600>
   28c3c:	ldr	r0, [sp]
   28c40:	mov	sp, fp
   28c44:	pop	{fp, pc}
   28c48:	push	{fp, lr}
   28c4c:	mov	fp, sp
   28c50:	sub	sp, sp, #64	; 0x40
   28c54:	ldr	ip, [fp, #8]
   28c58:	str	r0, [fp, #-8]
   28c5c:	str	r1, [fp, #-12]
   28c60:	str	r2, [fp, #-16]
   28c64:	str	r3, [fp, #-20]	; 0xffffffec
   28c68:	movw	r0, #0
   28c6c:	str	r0, [sp, #28]
   28c70:	ldr	r1, [fp, #-16]
   28c74:	cmp	r0, r1
   28c78:	bgt	28c8c <__assert_fail@plt+0x17684>
   28c7c:	ldr	r0, [fp, #-16]
   28c80:	cmp	r0, #36	; 0x24
   28c84:	bgt	28c8c <__assert_fail@plt+0x17684>
   28c88:	b	28cac <__assert_fail@plt+0x176a4>
   28c8c:	movw	r0, #2989	; 0xbad
   28c90:	movt	r0, #3
   28c94:	movw	r1, #3029	; 0xbd5
   28c98:	movt	r1, #3
   28c9c:	movw	r2, #85	; 0x55
   28ca0:	movw	r3, #3121	; 0xc31
   28ca4:	movt	r3, #3
   28ca8:	bl	11608 <__assert_fail@plt>
   28cac:	ldr	r0, [fp, #-12]
   28cb0:	movw	r1, #0
   28cb4:	cmp	r0, r1
   28cb8:	beq	28cc8 <__assert_fail@plt+0x176c0>
   28cbc:	ldr	r0, [fp, #-12]
   28cc0:	str	r0, [sp, #12]
   28cc4:	b	28cd4 <__assert_fail@plt+0x176cc>
   28cc8:	sub	r0, fp, #24
   28ccc:	str	r0, [sp, #12]
   28cd0:	b	28cd4 <__assert_fail@plt+0x176cc>
   28cd4:	ldr	r0, [sp, #12]
   28cd8:	str	r0, [fp, #-28]	; 0xffffffe4
   28cdc:	bl	114e8 <__errno_location@plt>
   28ce0:	movw	r1, #0
   28ce4:	str	r1, [r0]
   28ce8:	ldr	r0, [fp, #-8]
   28cec:	ldr	r1, [fp, #-28]	; 0xffffffe4
   28cf0:	ldr	r2, [fp, #-16]
   28cf4:	bl	112f0 <strtol@plt>
   28cf8:	str	r0, [sp, #32]
   28cfc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   28d00:	ldr	r0, [r0]
   28d04:	ldr	r1, [fp, #-8]
   28d08:	cmp	r0, r1
   28d0c:	bne	28d70 <__assert_fail@plt+0x17768>
   28d10:	ldr	r0, [fp, #8]
   28d14:	movw	r1, #0
   28d18:	cmp	r0, r1
   28d1c:	beq	28d60 <__assert_fail@plt+0x17758>
   28d20:	ldr	r0, [fp, #-28]	; 0xffffffe4
   28d24:	ldr	r0, [r0]
   28d28:	ldrb	r0, [r0]
   28d2c:	cmp	r0, #0
   28d30:	beq	28d60 <__assert_fail@plt+0x17758>
   28d34:	ldr	r0, [fp, #8]
   28d38:	ldr	r1, [fp, #-28]	; 0xffffffe4
   28d3c:	ldr	r1, [r1]
   28d40:	ldrb	r1, [r1]
   28d44:	bl	114b8 <strchr@plt>
   28d48:	movw	r1, #0
   28d4c:	cmp	r0, r1
   28d50:	beq	28d60 <__assert_fail@plt+0x17758>
   28d54:	movw	r0, #1
   28d58:	str	r0, [sp, #32]
   28d5c:	b	28d6c <__assert_fail@plt+0x17764>
   28d60:	movw	r0, #4
   28d64:	str	r0, [fp, #-4]
   28d68:	b	29238 <__assert_fail@plt+0x17c30>
   28d6c:	b	28da8 <__assert_fail@plt+0x177a0>
   28d70:	bl	114e8 <__errno_location@plt>
   28d74:	ldr	r0, [r0]
   28d78:	cmp	r0, #0
   28d7c:	beq	28da4 <__assert_fail@plt+0x1779c>
   28d80:	bl	114e8 <__errno_location@plt>
   28d84:	ldr	r0, [r0]
   28d88:	cmp	r0, #34	; 0x22
   28d8c:	beq	28d9c <__assert_fail@plt+0x17794>
   28d90:	movw	r0, #4
   28d94:	str	r0, [fp, #-4]
   28d98:	b	29238 <__assert_fail@plt+0x17c30>
   28d9c:	movw	r0, #1
   28da0:	str	r0, [sp, #28]
   28da4:	b	28da8 <__assert_fail@plt+0x177a0>
   28da8:	ldr	r0, [fp, #8]
   28dac:	movw	r1, #0
   28db0:	cmp	r0, r1
   28db4:	bne	28dd0 <__assert_fail@plt+0x177c8>
   28db8:	ldr	r0, [sp, #32]
   28dbc:	ldr	r1, [fp, #-20]	; 0xffffffec
   28dc0:	str	r0, [r1]
   28dc4:	ldr	r0, [sp, #28]
   28dc8:	str	r0, [fp, #-4]
   28dcc:	b	29238 <__assert_fail@plt+0x17c30>
   28dd0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   28dd4:	ldr	r0, [r0]
   28dd8:	ldrb	r0, [r0]
   28ddc:	cmp	r0, #0
   28de0:	beq	29224 <__assert_fail@plt+0x17c1c>
   28de4:	movw	r0, #1024	; 0x400
   28de8:	str	r0, [sp, #24]
   28dec:	movw	r0, #1
   28df0:	str	r0, [sp, #20]
   28df4:	ldr	r0, [fp, #8]
   28df8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   28dfc:	ldr	r1, [r1]
   28e00:	ldrb	r1, [r1]
   28e04:	bl	114b8 <strchr@plt>
   28e08:	movw	r1, #0
   28e0c:	cmp	r0, r1
   28e10:	bne	28e30 <__assert_fail@plt+0x17828>
   28e14:	ldr	r0, [sp, #32]
   28e18:	ldr	r1, [fp, #-20]	; 0xffffffec
   28e1c:	str	r0, [r1]
   28e20:	ldr	r0, [sp, #28]
   28e24:	orr	r0, r0, #2
   28e28:	str	r0, [fp, #-4]
   28e2c:	b	29238 <__assert_fail@plt+0x17c30>
   28e30:	ldr	r0, [fp, #-28]	; 0xffffffe4
   28e34:	ldr	r0, [r0]
   28e38:	ldrb	r0, [r0]
   28e3c:	sub	r0, r0, #69	; 0x45
   28e40:	cmp	r0, #47	; 0x2f
   28e44:	str	r0, [sp, #8]
   28e48:	bhi	28fb4 <__assert_fail@plt+0x179ac>
   28e4c:	add	r0, pc, #8
   28e50:	ldr	r1, [sp, #8]
   28e54:	ldr	r0, [r0, r1, lsl #2]
   28e58:	mov	pc, r0
   28e5c:	andeq	r8, r2, ip, lsl pc
   28e60:			; <UNDEFINED> instruction: 0x00028fb4
   28e64:	andeq	r8, r2, ip, lsl pc
   28e68:			; <UNDEFINED> instruction: 0x00028fb4
   28e6c:			; <UNDEFINED> instruction: 0x00028fb4
   28e70:			; <UNDEFINED> instruction: 0x00028fb4
   28e74:	andeq	r8, r2, ip, lsl pc
   28e78:			; <UNDEFINED> instruction: 0x00028fb4
   28e7c:	andeq	r8, r2, ip, lsl pc
   28e80:			; <UNDEFINED> instruction: 0x00028fb4
   28e84:			; <UNDEFINED> instruction: 0x00028fb4
   28e88:	andeq	r8, r2, ip, lsl pc
   28e8c:			; <UNDEFINED> instruction: 0x00028fb4
   28e90:			; <UNDEFINED> instruction: 0x00028fb4
   28e94:			; <UNDEFINED> instruction: 0x00028fb4
   28e98:	andeq	r8, r2, ip, lsl pc
   28e9c:			; <UNDEFINED> instruction: 0x00028fb4
   28ea0:			; <UNDEFINED> instruction: 0x00028fb4
   28ea4:			; <UNDEFINED> instruction: 0x00028fb4
   28ea8:			; <UNDEFINED> instruction: 0x00028fb4
   28eac:	andeq	r8, r2, ip, lsl pc
   28eb0:	andeq	r8, r2, ip, lsl pc
   28eb4:			; <UNDEFINED> instruction: 0x00028fb4
   28eb8:			; <UNDEFINED> instruction: 0x00028fb4
   28ebc:			; <UNDEFINED> instruction: 0x00028fb4
   28ec0:			; <UNDEFINED> instruction: 0x00028fb4
   28ec4:			; <UNDEFINED> instruction: 0x00028fb4
   28ec8:			; <UNDEFINED> instruction: 0x00028fb4
   28ecc:			; <UNDEFINED> instruction: 0x00028fb4
   28ed0:			; <UNDEFINED> instruction: 0x00028fb4
   28ed4:			; <UNDEFINED> instruction: 0x00028fb4
   28ed8:			; <UNDEFINED> instruction: 0x00028fb4
   28edc:			; <UNDEFINED> instruction: 0x00028fb4
   28ee0:			; <UNDEFINED> instruction: 0x00028fb4
   28ee4:	andeq	r8, r2, ip, lsl pc
   28ee8:			; <UNDEFINED> instruction: 0x00028fb4
   28eec:			; <UNDEFINED> instruction: 0x00028fb4
   28ef0:			; <UNDEFINED> instruction: 0x00028fb4
   28ef4:	andeq	r8, r2, ip, lsl pc
   28ef8:			; <UNDEFINED> instruction: 0x00028fb4
   28efc:	andeq	r8, r2, ip, lsl pc
   28f00:			; <UNDEFINED> instruction: 0x00028fb4
   28f04:			; <UNDEFINED> instruction: 0x00028fb4
   28f08:			; <UNDEFINED> instruction: 0x00028fb4
   28f0c:			; <UNDEFINED> instruction: 0x00028fb4
   28f10:			; <UNDEFINED> instruction: 0x00028fb4
   28f14:			; <UNDEFINED> instruction: 0x00028fb4
   28f18:	andeq	r8, r2, ip, lsl pc
   28f1c:	ldr	r0, [fp, #8]
   28f20:	movw	r1, #48	; 0x30
   28f24:	bl	114b8 <strchr@plt>
   28f28:	movw	r1, #0
   28f2c:	cmp	r0, r1
   28f30:	beq	28fb0 <__assert_fail@plt+0x179a8>
   28f34:	ldr	r0, [fp, #-28]	; 0xffffffe4
   28f38:	ldr	r0, [r0]
   28f3c:	ldrb	r0, [r0, #1]
   28f40:	mov	r1, r0
   28f44:	cmp	r0, #66	; 0x42
   28f48:	str	r1, [sp, #4]
   28f4c:	beq	28f98 <__assert_fail@plt+0x17990>
   28f50:	b	28f54 <__assert_fail@plt+0x1794c>
   28f54:	ldr	r0, [sp, #4]
   28f58:	cmp	r0, #68	; 0x44
   28f5c:	beq	28f98 <__assert_fail@plt+0x17990>
   28f60:	b	28f64 <__assert_fail@plt+0x1795c>
   28f64:	ldr	r0, [sp, #4]
   28f68:	cmp	r0, #105	; 0x69
   28f6c:	bne	28fac <__assert_fail@plt+0x179a4>
   28f70:	b	28f74 <__assert_fail@plt+0x1796c>
   28f74:	ldr	r0, [fp, #-28]	; 0xffffffe4
   28f78:	ldr	r0, [r0]
   28f7c:	ldrb	r0, [r0, #2]
   28f80:	cmp	r0, #66	; 0x42
   28f84:	bne	28f94 <__assert_fail@plt+0x1798c>
   28f88:	ldr	r0, [sp, #20]
   28f8c:	add	r0, r0, #2
   28f90:	str	r0, [sp, #20]
   28f94:	b	28fac <__assert_fail@plt+0x179a4>
   28f98:	movw	r0, #1000	; 0x3e8
   28f9c:	str	r0, [sp, #24]
   28fa0:	ldr	r0, [sp, #20]
   28fa4:	add	r0, r0, #1
   28fa8:	str	r0, [sp, #20]
   28fac:	b	28fb0 <__assert_fail@plt+0x179a8>
   28fb0:	b	28fb4 <__assert_fail@plt+0x179ac>
   28fb4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   28fb8:	ldr	r0, [r0]
   28fbc:	ldrb	r0, [r0]
   28fc0:	sub	r0, r0, #66	; 0x42
   28fc4:	cmp	r0, #53	; 0x35
   28fc8:	str	r0, [sp]
   28fcc:	bhi	291c0 <__assert_fail@plt+0x17bb8>
   28fd0:	add	r0, pc, #8
   28fd4:	ldr	r1, [sp]
   28fd8:	ldr	r0, [r0, r1, lsl #2]
   28fdc:	mov	pc, r0
   28fe0:	andeq	r9, r2, ip, asr #1
   28fe4:	andeq	r9, r2, r0, asr #3
   28fe8:	andeq	r9, r2, r0, asr #3
   28fec:	andeq	r9, r2, ip, ror #1
   28ff0:	andeq	r9, r2, r0, asr #3
   28ff4:	andeq	r9, r2, r4, lsl #2
   28ff8:	andeq	r9, r2, r0, asr #3
   28ffc:	andeq	r9, r2, r0, asr #3
   29000:	andeq	r9, r2, r0, asr #3
   29004:	andeq	r9, r2, ip, lsl r1
   29008:	andeq	r9, r2, r0, asr #3
   2900c:	andeq	r9, r2, r4, lsr r1
   29010:	andeq	r9, r2, r0, asr #3
   29014:	andeq	r9, r2, r0, asr #3
   29018:	andeq	r9, r2, ip, asr #2
   2901c:	andeq	r9, r2, r0, asr #3
   29020:	andeq	r9, r2, r0, asr #3
   29024:	andeq	r9, r2, r0, asr #3
   29028:	andeq	r9, r2, r4, ror #2
   2902c:	andeq	r9, r2, r0, asr #3
   29030:	andeq	r9, r2, r0, asr #3
   29034:	andeq	r9, r2, r0, asr #3
   29038:	andeq	r9, r2, r0, asr #3
   2903c:	muleq	r2, r0, r1
   29040:	andeq	r9, r2, r8, lsr #3
   29044:	andeq	r9, r2, r0, asr #3
   29048:	andeq	r9, r2, r0, asr #3
   2904c:	andeq	r9, r2, r0, asr #3
   29050:	andeq	r9, r2, r0, asr #3
   29054:	andeq	r9, r2, r0, asr #3
   29058:	andeq	r9, r2, r0, asr #3
   2905c:	andeq	r9, r2, r0, asr #3
   29060:	strheq	r9, [r2], -r8
   29064:	andeq	r9, r2, r0, ror #1
   29068:	andeq	r9, r2, r0, asr #3
   2906c:	andeq	r9, r2, r0, asr #3
   29070:	andeq	r9, r2, r0, asr #3
   29074:	andeq	r9, r2, r4, lsl #2
   29078:	andeq	r9, r2, r0, asr #3
   2907c:	andeq	r9, r2, r0, asr #3
   29080:	andeq	r9, r2, r0, asr #3
   29084:	andeq	r9, r2, ip, lsl r1
   29088:	andeq	r9, r2, r0, asr #3
   2908c:	andeq	r9, r2, r4, lsr r1
   29090:	andeq	r9, r2, r0, asr #3
   29094:	andeq	r9, r2, r0, asr #3
   29098:	andeq	r9, r2, r0, asr #3
   2909c:	andeq	r9, r2, r0, asr #3
   290a0:	andeq	r9, r2, r0, asr #3
   290a4:	andeq	r9, r2, r0, asr #3
   290a8:	andeq	r9, r2, r4, ror #2
   290ac:	andeq	r9, r2, r0, asr #3
   290b0:	andeq	r9, r2, r0, asr #3
   290b4:	andeq	r9, r2, ip, ror r1
   290b8:	add	r0, sp, #32
   290bc:	movw	r1, #512	; 0x200
   290c0:	bl	29244 <__assert_fail@plt+0x17c3c>
   290c4:	str	r0, [sp, #16]
   290c8:	b	291dc <__assert_fail@plt+0x17bd4>
   290cc:	add	r0, sp, #32
   290d0:	movw	r1, #1024	; 0x400
   290d4:	bl	29244 <__assert_fail@plt+0x17c3c>
   290d8:	str	r0, [sp, #16]
   290dc:	b	291dc <__assert_fail@plt+0x17bd4>
   290e0:	movw	r0, #0
   290e4:	str	r0, [sp, #16]
   290e8:	b	291dc <__assert_fail@plt+0x17bd4>
   290ec:	ldr	r1, [sp, #24]
   290f0:	add	r0, sp, #32
   290f4:	movw	r2, #6
   290f8:	bl	2a860 <__assert_fail@plt+0x19258>
   290fc:	str	r0, [sp, #16]
   29100:	b	291dc <__assert_fail@plt+0x17bd4>
   29104:	ldr	r1, [sp, #24]
   29108:	add	r0, sp, #32
   2910c:	movw	r2, #3
   29110:	bl	2a860 <__assert_fail@plt+0x19258>
   29114:	str	r0, [sp, #16]
   29118:	b	291dc <__assert_fail@plt+0x17bd4>
   2911c:	ldr	r1, [sp, #24]
   29120:	add	r0, sp, #32
   29124:	movw	r2, #1
   29128:	bl	2a860 <__assert_fail@plt+0x19258>
   2912c:	str	r0, [sp, #16]
   29130:	b	291dc <__assert_fail@plt+0x17bd4>
   29134:	ldr	r1, [sp, #24]
   29138:	add	r0, sp, #32
   2913c:	movw	r2, #2
   29140:	bl	2a860 <__assert_fail@plt+0x19258>
   29144:	str	r0, [sp, #16]
   29148:	b	291dc <__assert_fail@plt+0x17bd4>
   2914c:	ldr	r1, [sp, #24]
   29150:	add	r0, sp, #32
   29154:	movw	r2, #5
   29158:	bl	2a860 <__assert_fail@plt+0x19258>
   2915c:	str	r0, [sp, #16]
   29160:	b	291dc <__assert_fail@plt+0x17bd4>
   29164:	ldr	r1, [sp, #24]
   29168:	add	r0, sp, #32
   2916c:	movw	r2, #4
   29170:	bl	2a860 <__assert_fail@plt+0x19258>
   29174:	str	r0, [sp, #16]
   29178:	b	291dc <__assert_fail@plt+0x17bd4>
   2917c:	add	r0, sp, #32
   29180:	movw	r1, #2
   29184:	bl	29244 <__assert_fail@plt+0x17c3c>
   29188:	str	r0, [sp, #16]
   2918c:	b	291dc <__assert_fail@plt+0x17bd4>
   29190:	ldr	r1, [sp, #24]
   29194:	add	r0, sp, #32
   29198:	movw	r2, #8
   2919c:	bl	2a860 <__assert_fail@plt+0x19258>
   291a0:	str	r0, [sp, #16]
   291a4:	b	291dc <__assert_fail@plt+0x17bd4>
   291a8:	ldr	r1, [sp, #24]
   291ac:	add	r0, sp, #32
   291b0:	movw	r2, #7
   291b4:	bl	2a860 <__assert_fail@plt+0x19258>
   291b8:	str	r0, [sp, #16]
   291bc:	b	291dc <__assert_fail@plt+0x17bd4>
   291c0:	ldr	r0, [sp, #32]
   291c4:	ldr	r1, [fp, #-20]	; 0xffffffec
   291c8:	str	r0, [r1]
   291cc:	ldr	r0, [sp, #28]
   291d0:	orr	r0, r0, #2
   291d4:	str	r0, [fp, #-4]
   291d8:	b	29238 <__assert_fail@plt+0x17c30>
   291dc:	ldr	r0, [sp, #16]
   291e0:	ldr	r1, [sp, #28]
   291e4:	orr	r0, r1, r0
   291e8:	str	r0, [sp, #28]
   291ec:	ldr	r0, [sp, #20]
   291f0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   291f4:	ldr	r2, [r1]
   291f8:	add	r0, r2, r0
   291fc:	str	r0, [r1]
   29200:	ldr	r0, [fp, #-28]	; 0xffffffe4
   29204:	ldr	r0, [r0]
   29208:	ldrsb	r0, [r0]
   2920c:	cmp	r0, #0
   29210:	beq	29220 <__assert_fail@plt+0x17c18>
   29214:	ldr	r0, [sp, #28]
   29218:	orr	r0, r0, #2
   2921c:	str	r0, [sp, #28]
   29220:	b	29224 <__assert_fail@plt+0x17c1c>
   29224:	ldr	r0, [sp, #32]
   29228:	ldr	r1, [fp, #-20]	; 0xffffffec
   2922c:	str	r0, [r1]
   29230:	ldr	r0, [sp, #28]
   29234:	str	r0, [fp, #-4]
   29238:	ldr	r0, [fp, #-4]
   2923c:	mov	sp, fp
   29240:	pop	{fp, pc}
   29244:	push	{fp, lr}
   29248:	mov	fp, sp
   2924c:	sub	sp, sp, #104	; 0x68
   29250:	str	r0, [fp, #-8]
   29254:	str	r1, [fp, #-12]
   29258:	b	29698 <__assert_fail@plt+0x18090>
   2925c:	b	29260 <__assert_fail@plt+0x17c58>
   29260:	ldr	r0, [fp, #-12]
   29264:	cmp	r0, #0
   29268:	bge	29398 <__assert_fail@plt+0x17d90>
   2926c:	ldr	r0, [fp, #-8]
   29270:	ldr	r0, [r0]
   29274:	cmp	r0, #0
   29278:	bge	2930c <__assert_fail@plt+0x17d04>
   2927c:	b	29280 <__assert_fail@plt+0x17c78>
   29280:	ldr	r0, [fp, #-8]
   29284:	ldr	r0, [r0]
   29288:	ldr	r1, [fp, #-12]
   2928c:	movw	r2, #127	; 0x7f
   29290:	sdiv	r1, r2, r1
   29294:	cmp	r0, r1
   29298:	blt	29448 <__assert_fail@plt+0x17e40>
   2929c:	b	29464 <__assert_fail@plt+0x17e5c>
   292a0:	b	292a4 <__assert_fail@plt+0x17c9c>
   292a4:	ldr	r0, [pc, #4064]	; 2a28c <__assert_fail@plt+0x18c84>
   292a8:	ldr	r1, [fp, #-12]
   292ac:	cmp	r1, r0
   292b0:	blt	292c8 <__assert_fail@plt+0x17cc0>
   292b4:	b	292d4 <__assert_fail@plt+0x17ccc>
   292b8:	ldr	r0, [fp, #-12]
   292bc:	movw	r1, #0
   292c0:	cmp	r1, r0
   292c4:	bge	292d4 <__assert_fail@plt+0x17ccc>
   292c8:	movw	r0, #0
   292cc:	str	r0, [fp, #-20]	; 0xffffffec
   292d0:	b	292ec <__assert_fail@plt+0x17ce4>
   292d4:	ldr	r0, [fp, #-12]
   292d8:	movw	r1, #0
   292dc:	sub	r0, r1, r0
   292e0:	movw	r1, #127	; 0x7f
   292e4:	sdiv	r0, r1, r0
   292e8:	str	r0, [fp, #-20]	; 0xffffffec
   292ec:	ldr	r0, [fp, #-20]	; 0xffffffec
   292f0:	ldr	r1, [fp, #-8]
   292f4:	ldr	r1, [r1]
   292f8:	mvn	r2, #0
   292fc:	sub	r1, r2, r1
   29300:	cmp	r0, r1
   29304:	ble	29448 <__assert_fail@plt+0x17e40>
   29308:	b	29464 <__assert_fail@plt+0x17e5c>
   2930c:	b	29310 <__assert_fail@plt+0x17d08>
   29310:	b	29378 <__assert_fail@plt+0x17d70>
   29314:	b	29378 <__assert_fail@plt+0x17d70>
   29318:	ldr	r0, [fp, #-12]
   2931c:	cmn	r0, #1
   29320:	bne	29378 <__assert_fail@plt+0x17d70>
   29324:	b	29328 <__assert_fail@plt+0x17d20>
   29328:	ldr	r0, [fp, #-8]
   2932c:	ldr	r0, [r0]
   29330:	mvn	r1, #127	; 0x7f
   29334:	add	r0, r0, r1
   29338:	movw	r1, #0
   2933c:	cmp	r1, r0
   29340:	blt	29448 <__assert_fail@plt+0x17e40>
   29344:	b	29464 <__assert_fail@plt+0x17e5c>
   29348:	ldr	r0, [fp, #-8]
   2934c:	ldr	r0, [r0]
   29350:	movw	r1, #0
   29354:	cmp	r1, r0
   29358:	bge	29464 <__assert_fail@plt+0x17e5c>
   2935c:	ldr	r0, [fp, #-8]
   29360:	ldr	r0, [r0]
   29364:	sub	r0, r0, #1
   29368:	movw	r1, #127	; 0x7f
   2936c:	cmp	r1, r0
   29370:	blt	29448 <__assert_fail@plt+0x17e40>
   29374:	b	29464 <__assert_fail@plt+0x17e5c>
   29378:	ldr	r0, [fp, #-12]
   2937c:	mvn	r1, #127	; 0x7f
   29380:	sdiv	r0, r1, r0
   29384:	ldr	r1, [fp, #-8]
   29388:	ldr	r1, [r1]
   2938c:	cmp	r0, r1
   29390:	blt	29448 <__assert_fail@plt+0x17e40>
   29394:	b	29464 <__assert_fail@plt+0x17e5c>
   29398:	ldr	r0, [fp, #-12]
   2939c:	cmp	r0, #0
   293a0:	bne	293a8 <__assert_fail@plt+0x17da0>
   293a4:	b	29464 <__assert_fail@plt+0x17e5c>
   293a8:	ldr	r0, [fp, #-8]
   293ac:	ldr	r0, [r0]
   293b0:	cmp	r0, #0
   293b4:	bge	2942c <__assert_fail@plt+0x17e24>
   293b8:	b	293bc <__assert_fail@plt+0x17db4>
   293bc:	b	2940c <__assert_fail@plt+0x17e04>
   293c0:	b	2940c <__assert_fail@plt+0x17e04>
   293c4:	ldr	r0, [fp, #-8]
   293c8:	ldr	r0, [r0]
   293cc:	cmn	r0, #1
   293d0:	bne	2940c <__assert_fail@plt+0x17e04>
   293d4:	b	293d8 <__assert_fail@plt+0x17dd0>
   293d8:	ldr	r0, [fp, #-12]
   293dc:	mvn	r1, #127	; 0x7f
   293e0:	add	r0, r0, r1
   293e4:	movw	r1, #0
   293e8:	cmp	r1, r0
   293ec:	blt	29448 <__assert_fail@plt+0x17e40>
   293f0:	b	29464 <__assert_fail@plt+0x17e5c>
   293f4:	ldr	r0, [fp, #-12]
   293f8:	sub	r0, r0, #1
   293fc:	movw	r1, #127	; 0x7f
   29400:	cmp	r1, r0
   29404:	blt	29448 <__assert_fail@plt+0x17e40>
   29408:	b	29464 <__assert_fail@plt+0x17e5c>
   2940c:	ldr	r0, [fp, #-8]
   29410:	ldr	r0, [r0]
   29414:	mvn	r1, #127	; 0x7f
   29418:	sdiv	r0, r1, r0
   2941c:	ldr	r1, [fp, #-12]
   29420:	cmp	r0, r1
   29424:	blt	29448 <__assert_fail@plt+0x17e40>
   29428:	b	29464 <__assert_fail@plt+0x17e5c>
   2942c:	ldr	r0, [fp, #-12]
   29430:	movw	r1, #127	; 0x7f
   29434:	sdiv	r0, r1, r0
   29438:	ldr	r1, [fp, #-8]
   2943c:	ldr	r1, [r1]
   29440:	cmp	r0, r1
   29444:	bge	29464 <__assert_fail@plt+0x17e5c>
   29448:	ldr	r0, [fp, #-8]
   2944c:	ldr	r0, [r0]
   29450:	ldr	r1, [fp, #-12]
   29454:	mul	r0, r0, r1
   29458:	sxtb	r0, r0
   2945c:	str	r0, [fp, #-16]
   29460:	b	2a7fc <__assert_fail@plt+0x191f4>
   29464:	ldr	r0, [fp, #-8]
   29468:	ldr	r0, [r0]
   2946c:	ldr	r1, [fp, #-12]
   29470:	mul	r0, r0, r1
   29474:	sxtb	r0, r0
   29478:	str	r0, [fp, #-16]
   2947c:	b	2a834 <__assert_fail@plt+0x1922c>
   29480:	ldr	r0, [fp, #-12]
   29484:	cmp	r0, #0
   29488:	bge	295b4 <__assert_fail@plt+0x17fac>
   2948c:	ldr	r0, [fp, #-8]
   29490:	ldr	r0, [r0]
   29494:	cmp	r0, #0
   29498:	bge	2952c <__assert_fail@plt+0x17f24>
   2949c:	b	294a0 <__assert_fail@plt+0x17e98>
   294a0:	ldr	r0, [fp, #-8]
   294a4:	ldr	r0, [r0]
   294a8:	ldr	r1, [fp, #-12]
   294ac:	movw	r2, #255	; 0xff
   294b0:	sdiv	r1, r2, r1
   294b4:	cmp	r0, r1
   294b8:	blt	29660 <__assert_fail@plt+0x18058>
   294bc:	b	2967c <__assert_fail@plt+0x18074>
   294c0:	b	294c4 <__assert_fail@plt+0x17ebc>
   294c4:	ldr	r0, [pc, #3520]	; 2a28c <__assert_fail@plt+0x18c84>
   294c8:	ldr	r1, [fp, #-12]
   294cc:	cmp	r1, r0
   294d0:	blt	294e8 <__assert_fail@plt+0x17ee0>
   294d4:	b	294f4 <__assert_fail@plt+0x17eec>
   294d8:	ldr	r0, [fp, #-12]
   294dc:	movw	r1, #0
   294e0:	cmp	r1, r0
   294e4:	bge	294f4 <__assert_fail@plt+0x17eec>
   294e8:	movw	r0, #0
   294ec:	str	r0, [fp, #-24]	; 0xffffffe8
   294f0:	b	2950c <__assert_fail@plt+0x17f04>
   294f4:	ldr	r0, [fp, #-12]
   294f8:	movw	r1, #0
   294fc:	sub	r0, r1, r0
   29500:	movw	r1, #255	; 0xff
   29504:	sdiv	r0, r1, r0
   29508:	str	r0, [fp, #-24]	; 0xffffffe8
   2950c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   29510:	ldr	r1, [fp, #-8]
   29514:	ldr	r1, [r1]
   29518:	mvn	r2, #0
   2951c:	sub	r1, r2, r1
   29520:	cmp	r0, r1
   29524:	ble	29660 <__assert_fail@plt+0x18058>
   29528:	b	2967c <__assert_fail@plt+0x18074>
   2952c:	b	29530 <__assert_fail@plt+0x17f28>
   29530:	b	29594 <__assert_fail@plt+0x17f8c>
   29534:	b	29594 <__assert_fail@plt+0x17f8c>
   29538:	ldr	r0, [fp, #-12]
   2953c:	cmn	r0, #1
   29540:	bne	29594 <__assert_fail@plt+0x17f8c>
   29544:	b	29548 <__assert_fail@plt+0x17f40>
   29548:	ldr	r0, [fp, #-8]
   2954c:	ldr	r0, [r0]
   29550:	add	r0, r0, #0
   29554:	movw	r1, #0
   29558:	cmp	r1, r0
   2955c:	blt	29660 <__assert_fail@plt+0x18058>
   29560:	b	2967c <__assert_fail@plt+0x18074>
   29564:	ldr	r0, [fp, #-8]
   29568:	ldr	r0, [r0]
   2956c:	movw	r1, #0
   29570:	cmp	r1, r0
   29574:	bge	2967c <__assert_fail@plt+0x18074>
   29578:	ldr	r0, [fp, #-8]
   2957c:	ldr	r0, [r0]
   29580:	sub	r0, r0, #1
   29584:	mvn	r1, #0
   29588:	cmp	r1, r0
   2958c:	blt	29660 <__assert_fail@plt+0x18058>
   29590:	b	2967c <__assert_fail@plt+0x18074>
   29594:	ldr	r0, [fp, #-12]
   29598:	movw	r1, #0
   2959c:	sdiv	r0, r1, r0
   295a0:	ldr	r1, [fp, #-8]
   295a4:	ldr	r1, [r1]
   295a8:	cmp	r0, r1
   295ac:	blt	29660 <__assert_fail@plt+0x18058>
   295b0:	b	2967c <__assert_fail@plt+0x18074>
   295b4:	ldr	r0, [fp, #-12]
   295b8:	cmp	r0, #0
   295bc:	bne	295c4 <__assert_fail@plt+0x17fbc>
   295c0:	b	2967c <__assert_fail@plt+0x18074>
   295c4:	ldr	r0, [fp, #-8]
   295c8:	ldr	r0, [r0]
   295cc:	cmp	r0, #0
   295d0:	bge	29644 <__assert_fail@plt+0x1803c>
   295d4:	b	295d8 <__assert_fail@plt+0x17fd0>
   295d8:	b	29624 <__assert_fail@plt+0x1801c>
   295dc:	b	29624 <__assert_fail@plt+0x1801c>
   295e0:	ldr	r0, [fp, #-8]
   295e4:	ldr	r0, [r0]
   295e8:	cmn	r0, #1
   295ec:	bne	29624 <__assert_fail@plt+0x1801c>
   295f0:	b	295f4 <__assert_fail@plt+0x17fec>
   295f4:	ldr	r0, [fp, #-12]
   295f8:	add	r0, r0, #0
   295fc:	movw	r1, #0
   29600:	cmp	r1, r0
   29604:	blt	29660 <__assert_fail@plt+0x18058>
   29608:	b	2967c <__assert_fail@plt+0x18074>
   2960c:	ldr	r0, [fp, #-12]
   29610:	sub	r0, r0, #1
   29614:	mvn	r1, #0
   29618:	cmp	r1, r0
   2961c:	blt	29660 <__assert_fail@plt+0x18058>
   29620:	b	2967c <__assert_fail@plt+0x18074>
   29624:	ldr	r0, [fp, #-8]
   29628:	ldr	r0, [r0]
   2962c:	movw	r1, #0
   29630:	sdiv	r0, r1, r0
   29634:	ldr	r1, [fp, #-12]
   29638:	cmp	r0, r1
   2963c:	blt	29660 <__assert_fail@plt+0x18058>
   29640:	b	2967c <__assert_fail@plt+0x18074>
   29644:	ldr	r0, [fp, #-12]
   29648:	movw	r1, #255	; 0xff
   2964c:	sdiv	r0, r1, r0
   29650:	ldr	r1, [fp, #-8]
   29654:	ldr	r1, [r1]
   29658:	cmp	r0, r1
   2965c:	bge	2967c <__assert_fail@plt+0x18074>
   29660:	ldr	r0, [fp, #-8]
   29664:	ldr	r0, [r0]
   29668:	ldr	r1, [fp, #-12]
   2966c:	mul	r0, r0, r1
   29670:	and	r0, r0, #255	; 0xff
   29674:	str	r0, [fp, #-16]
   29678:	b	2a7fc <__assert_fail@plt+0x191f4>
   2967c:	ldr	r0, [fp, #-8]
   29680:	ldr	r0, [r0]
   29684:	ldr	r1, [fp, #-12]
   29688:	mul	r0, r0, r1
   2968c:	and	r0, r0, #255	; 0xff
   29690:	str	r0, [fp, #-16]
   29694:	b	2a834 <__assert_fail@plt+0x1922c>
   29698:	b	29ad8 <__assert_fail@plt+0x184d0>
   2969c:	b	296a0 <__assert_fail@plt+0x18098>
   296a0:	ldr	r0, [fp, #-12]
   296a4:	cmp	r0, #0
   296a8:	bge	297d8 <__assert_fail@plt+0x181d0>
   296ac:	ldr	r0, [fp, #-8]
   296b0:	ldr	r0, [r0]
   296b4:	cmp	r0, #0
   296b8:	bge	2974c <__assert_fail@plt+0x18144>
   296bc:	b	296c0 <__assert_fail@plt+0x180b8>
   296c0:	ldr	r0, [fp, #-8]
   296c4:	ldr	r0, [r0]
   296c8:	ldr	r1, [fp, #-12]
   296cc:	movw	r2, #32767	; 0x7fff
   296d0:	sdiv	r1, r2, r1
   296d4:	cmp	r0, r1
   296d8:	blt	29888 <__assert_fail@plt+0x18280>
   296dc:	b	298a4 <__assert_fail@plt+0x1829c>
   296e0:	b	296e4 <__assert_fail@plt+0x180dc>
   296e4:	ldr	r0, [pc, #2976]	; 2a28c <__assert_fail@plt+0x18c84>
   296e8:	ldr	r1, [fp, #-12]
   296ec:	cmp	r1, r0
   296f0:	blt	29708 <__assert_fail@plt+0x18100>
   296f4:	b	29714 <__assert_fail@plt+0x1810c>
   296f8:	ldr	r0, [fp, #-12]
   296fc:	movw	r1, #0
   29700:	cmp	r1, r0
   29704:	bge	29714 <__assert_fail@plt+0x1810c>
   29708:	movw	r0, #0
   2970c:	str	r0, [fp, #-28]	; 0xffffffe4
   29710:	b	2972c <__assert_fail@plt+0x18124>
   29714:	ldr	r0, [fp, #-12]
   29718:	movw	r1, #0
   2971c:	sub	r0, r1, r0
   29720:	movw	r1, #32767	; 0x7fff
   29724:	sdiv	r0, r1, r0
   29728:	str	r0, [fp, #-28]	; 0xffffffe4
   2972c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   29730:	ldr	r1, [fp, #-8]
   29734:	ldr	r1, [r1]
   29738:	mvn	r2, #0
   2973c:	sub	r1, r2, r1
   29740:	cmp	r0, r1
   29744:	ble	29888 <__assert_fail@plt+0x18280>
   29748:	b	298a4 <__assert_fail@plt+0x1829c>
   2974c:	b	29750 <__assert_fail@plt+0x18148>
   29750:	b	297b8 <__assert_fail@plt+0x181b0>
   29754:	b	297b8 <__assert_fail@plt+0x181b0>
   29758:	ldr	r0, [fp, #-12]
   2975c:	cmn	r0, #1
   29760:	bne	297b8 <__assert_fail@plt+0x181b0>
   29764:	b	29768 <__assert_fail@plt+0x18160>
   29768:	ldr	r0, [pc, #4076]	; 2a75c <__assert_fail@plt+0x19154>
   2976c:	ldr	r1, [fp, #-8]
   29770:	ldr	r1, [r1]
   29774:	add	r0, r1, r0
   29778:	movw	r1, #0
   2977c:	cmp	r1, r0
   29780:	blt	29888 <__assert_fail@plt+0x18280>
   29784:	b	298a4 <__assert_fail@plt+0x1829c>
   29788:	ldr	r0, [fp, #-8]
   2978c:	ldr	r0, [r0]
   29790:	movw	r1, #0
   29794:	cmp	r1, r0
   29798:	bge	298a4 <__assert_fail@plt+0x1829c>
   2979c:	ldr	r0, [fp, #-8]
   297a0:	ldr	r0, [r0]
   297a4:	sub	r0, r0, #1
   297a8:	movw	r1, #32767	; 0x7fff
   297ac:	cmp	r1, r0
   297b0:	blt	29888 <__assert_fail@plt+0x18280>
   297b4:	b	298a4 <__assert_fail@plt+0x1829c>
   297b8:	ldr	r0, [pc, #3996]	; 2a75c <__assert_fail@plt+0x19154>
   297bc:	ldr	r1, [fp, #-12]
   297c0:	sdiv	r0, r0, r1
   297c4:	ldr	r1, [fp, #-8]
   297c8:	ldr	r1, [r1]
   297cc:	cmp	r0, r1
   297d0:	blt	29888 <__assert_fail@plt+0x18280>
   297d4:	b	298a4 <__assert_fail@plt+0x1829c>
   297d8:	ldr	r0, [fp, #-12]
   297dc:	cmp	r0, #0
   297e0:	bne	297e8 <__assert_fail@plt+0x181e0>
   297e4:	b	298a4 <__assert_fail@plt+0x1829c>
   297e8:	ldr	r0, [fp, #-8]
   297ec:	ldr	r0, [r0]
   297f0:	cmp	r0, #0
   297f4:	bge	2986c <__assert_fail@plt+0x18264>
   297f8:	b	297fc <__assert_fail@plt+0x181f4>
   297fc:	b	2984c <__assert_fail@plt+0x18244>
   29800:	b	2984c <__assert_fail@plt+0x18244>
   29804:	ldr	r0, [fp, #-8]
   29808:	ldr	r0, [r0]
   2980c:	cmn	r0, #1
   29810:	bne	2984c <__assert_fail@plt+0x18244>
   29814:	b	29818 <__assert_fail@plt+0x18210>
   29818:	ldr	r0, [pc, #3900]	; 2a75c <__assert_fail@plt+0x19154>
   2981c:	ldr	r1, [fp, #-12]
   29820:	add	r0, r1, r0
   29824:	movw	r1, #0
   29828:	cmp	r1, r0
   2982c:	blt	29888 <__assert_fail@plt+0x18280>
   29830:	b	298a4 <__assert_fail@plt+0x1829c>
   29834:	ldr	r0, [fp, #-12]
   29838:	sub	r0, r0, #1
   2983c:	movw	r1, #32767	; 0x7fff
   29840:	cmp	r1, r0
   29844:	blt	29888 <__assert_fail@plt+0x18280>
   29848:	b	298a4 <__assert_fail@plt+0x1829c>
   2984c:	ldr	r0, [pc, #3848]	; 2a75c <__assert_fail@plt+0x19154>
   29850:	ldr	r1, [fp, #-8]
   29854:	ldr	r1, [r1]
   29858:	sdiv	r0, r0, r1
   2985c:	ldr	r1, [fp, #-12]
   29860:	cmp	r0, r1
   29864:	blt	29888 <__assert_fail@plt+0x18280>
   29868:	b	298a4 <__assert_fail@plt+0x1829c>
   2986c:	ldr	r0, [fp, #-12]
   29870:	movw	r1, #32767	; 0x7fff
   29874:	sdiv	r0, r1, r0
   29878:	ldr	r1, [fp, #-8]
   2987c:	ldr	r1, [r1]
   29880:	cmp	r0, r1
   29884:	bge	298a4 <__assert_fail@plt+0x1829c>
   29888:	ldr	r0, [fp, #-8]
   2988c:	ldr	r0, [r0]
   29890:	ldr	r1, [fp, #-12]
   29894:	mul	r0, r0, r1
   29898:	sxth	r0, r0
   2989c:	str	r0, [fp, #-16]
   298a0:	b	2a7fc <__assert_fail@plt+0x191f4>
   298a4:	ldr	r0, [fp, #-8]
   298a8:	ldr	r0, [r0]
   298ac:	ldr	r1, [fp, #-12]
   298b0:	mul	r0, r0, r1
   298b4:	sxth	r0, r0
   298b8:	str	r0, [fp, #-16]
   298bc:	b	2a834 <__assert_fail@plt+0x1922c>
   298c0:	ldr	r0, [fp, #-12]
   298c4:	cmp	r0, #0
   298c8:	bge	299f4 <__assert_fail@plt+0x183ec>
   298cc:	ldr	r0, [fp, #-8]
   298d0:	ldr	r0, [r0]
   298d4:	cmp	r0, #0
   298d8:	bge	2996c <__assert_fail@plt+0x18364>
   298dc:	b	298e0 <__assert_fail@plt+0x182d8>
   298e0:	ldr	r0, [fp, #-8]
   298e4:	ldr	r0, [r0]
   298e8:	ldr	r1, [fp, #-12]
   298ec:	movw	r2, #65535	; 0xffff
   298f0:	sdiv	r1, r2, r1
   298f4:	cmp	r0, r1
   298f8:	blt	29aa0 <__assert_fail@plt+0x18498>
   298fc:	b	29abc <__assert_fail@plt+0x184b4>
   29900:	b	29904 <__assert_fail@plt+0x182fc>
   29904:	ldr	r0, [pc, #3912]	; 2a854 <__assert_fail@plt+0x1924c>
   29908:	ldr	r1, [fp, #-12]
   2990c:	cmp	r1, r0
   29910:	blt	29928 <__assert_fail@plt+0x18320>
   29914:	b	29934 <__assert_fail@plt+0x1832c>
   29918:	ldr	r0, [fp, #-12]
   2991c:	movw	r1, #0
   29920:	cmp	r1, r0
   29924:	bge	29934 <__assert_fail@plt+0x1832c>
   29928:	movw	r0, #0
   2992c:	str	r0, [fp, #-32]	; 0xffffffe0
   29930:	b	2994c <__assert_fail@plt+0x18344>
   29934:	ldr	r0, [fp, #-12]
   29938:	movw	r1, #0
   2993c:	sub	r0, r1, r0
   29940:	movw	r1, #65535	; 0xffff
   29944:	sdiv	r0, r1, r0
   29948:	str	r0, [fp, #-32]	; 0xffffffe0
   2994c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29950:	ldr	r1, [fp, #-8]
   29954:	ldr	r1, [r1]
   29958:	mvn	r2, #0
   2995c:	sub	r1, r2, r1
   29960:	cmp	r0, r1
   29964:	ble	29aa0 <__assert_fail@plt+0x18498>
   29968:	b	29abc <__assert_fail@plt+0x184b4>
   2996c:	b	29970 <__assert_fail@plt+0x18368>
   29970:	b	299d4 <__assert_fail@plt+0x183cc>
   29974:	b	299d4 <__assert_fail@plt+0x183cc>
   29978:	ldr	r0, [fp, #-12]
   2997c:	cmn	r0, #1
   29980:	bne	299d4 <__assert_fail@plt+0x183cc>
   29984:	b	29988 <__assert_fail@plt+0x18380>
   29988:	ldr	r0, [fp, #-8]
   2998c:	ldr	r0, [r0]
   29990:	add	r0, r0, #0
   29994:	movw	r1, #0
   29998:	cmp	r1, r0
   2999c:	blt	29aa0 <__assert_fail@plt+0x18498>
   299a0:	b	29abc <__assert_fail@plt+0x184b4>
   299a4:	ldr	r0, [fp, #-8]
   299a8:	ldr	r0, [r0]
   299ac:	movw	r1, #0
   299b0:	cmp	r1, r0
   299b4:	bge	29abc <__assert_fail@plt+0x184b4>
   299b8:	ldr	r0, [fp, #-8]
   299bc:	ldr	r0, [r0]
   299c0:	sub	r0, r0, #1
   299c4:	mvn	r1, #0
   299c8:	cmp	r1, r0
   299cc:	blt	29aa0 <__assert_fail@plt+0x18498>
   299d0:	b	29abc <__assert_fail@plt+0x184b4>
   299d4:	ldr	r0, [fp, #-12]
   299d8:	movw	r1, #0
   299dc:	sdiv	r0, r1, r0
   299e0:	ldr	r1, [fp, #-8]
   299e4:	ldr	r1, [r1]
   299e8:	cmp	r0, r1
   299ec:	blt	29aa0 <__assert_fail@plt+0x18498>
   299f0:	b	29abc <__assert_fail@plt+0x184b4>
   299f4:	ldr	r0, [fp, #-12]
   299f8:	cmp	r0, #0
   299fc:	bne	29a04 <__assert_fail@plt+0x183fc>
   29a00:	b	29abc <__assert_fail@plt+0x184b4>
   29a04:	ldr	r0, [fp, #-8]
   29a08:	ldr	r0, [r0]
   29a0c:	cmp	r0, #0
   29a10:	bge	29a84 <__assert_fail@plt+0x1847c>
   29a14:	b	29a18 <__assert_fail@plt+0x18410>
   29a18:	b	29a64 <__assert_fail@plt+0x1845c>
   29a1c:	b	29a64 <__assert_fail@plt+0x1845c>
   29a20:	ldr	r0, [fp, #-8]
   29a24:	ldr	r0, [r0]
   29a28:	cmn	r0, #1
   29a2c:	bne	29a64 <__assert_fail@plt+0x1845c>
   29a30:	b	29a34 <__assert_fail@plt+0x1842c>
   29a34:	ldr	r0, [fp, #-12]
   29a38:	add	r0, r0, #0
   29a3c:	movw	r1, #0
   29a40:	cmp	r1, r0
   29a44:	blt	29aa0 <__assert_fail@plt+0x18498>
   29a48:	b	29abc <__assert_fail@plt+0x184b4>
   29a4c:	ldr	r0, [fp, #-12]
   29a50:	sub	r0, r0, #1
   29a54:	mvn	r1, #0
   29a58:	cmp	r1, r0
   29a5c:	blt	29aa0 <__assert_fail@plt+0x18498>
   29a60:	b	29abc <__assert_fail@plt+0x184b4>
   29a64:	ldr	r0, [fp, #-8]
   29a68:	ldr	r0, [r0]
   29a6c:	movw	r1, #0
   29a70:	sdiv	r0, r1, r0
   29a74:	ldr	r1, [fp, #-12]
   29a78:	cmp	r0, r1
   29a7c:	blt	29aa0 <__assert_fail@plt+0x18498>
   29a80:	b	29abc <__assert_fail@plt+0x184b4>
   29a84:	ldr	r0, [fp, #-12]
   29a88:	movw	r1, #65535	; 0xffff
   29a8c:	sdiv	r0, r1, r0
   29a90:	ldr	r1, [fp, #-8]
   29a94:	ldr	r1, [r1]
   29a98:	cmp	r0, r1
   29a9c:	bge	29abc <__assert_fail@plt+0x184b4>
   29aa0:	ldr	r0, [fp, #-8]
   29aa4:	ldr	r0, [r0]
   29aa8:	ldr	r1, [fp, #-12]
   29aac:	mul	r0, r0, r1
   29ab0:	uxth	r0, r0
   29ab4:	str	r0, [fp, #-16]
   29ab8:	b	2a7fc <__assert_fail@plt+0x191f4>
   29abc:	ldr	r0, [fp, #-8]
   29ac0:	ldr	r0, [r0]
   29ac4:	ldr	r1, [fp, #-12]
   29ac8:	mul	r0, r0, r1
   29acc:	uxth	r0, r0
   29ad0:	str	r0, [fp, #-16]
   29ad4:	b	2a834 <__assert_fail@plt+0x1922c>
   29ad8:	b	29adc <__assert_fail@plt+0x184d4>
   29adc:	b	29ae0 <__assert_fail@plt+0x184d8>
   29ae0:	ldr	r0, [fp, #-12]
   29ae4:	cmp	r0, #0
   29ae8:	bge	29c08 <__assert_fail@plt+0x18600>
   29aec:	ldr	r0, [fp, #-8]
   29af0:	ldr	r0, [r0]
   29af4:	cmp	r0, #0
   29af8:	bge	29b8c <__assert_fail@plt+0x18584>
   29afc:	b	29b00 <__assert_fail@plt+0x184f8>
   29b00:	ldr	r0, [pc, #3408]	; 2a858 <__assert_fail@plt+0x19250>
   29b04:	ldr	r1, [fp, #-8]
   29b08:	ldr	r1, [r1]
   29b0c:	ldr	r2, [fp, #-12]
   29b10:	sdiv	r0, r0, r2
   29b14:	cmp	r1, r0
   29b18:	blt	29ca8 <__assert_fail@plt+0x186a0>
   29b1c:	b	29cc0 <__assert_fail@plt+0x186b8>
   29b20:	b	29b24 <__assert_fail@plt+0x1851c>
   29b24:	ldr	r0, [pc, #3368]	; 2a854 <__assert_fail@plt+0x1924c>
   29b28:	ldr	r1, [fp, #-12]
   29b2c:	cmp	r1, r0
   29b30:	blt	29b48 <__assert_fail@plt+0x18540>
   29b34:	b	29b54 <__assert_fail@plt+0x1854c>
   29b38:	ldr	r0, [fp, #-12]
   29b3c:	movw	r1, #0
   29b40:	cmp	r1, r0
   29b44:	bge	29b54 <__assert_fail@plt+0x1854c>
   29b48:	movw	r0, #0
   29b4c:	str	r0, [fp, #-36]	; 0xffffffdc
   29b50:	b	29b6c <__assert_fail@plt+0x18564>
   29b54:	ldr	r0, [pc, #3324]	; 2a858 <__assert_fail@plt+0x19250>
   29b58:	ldr	r1, [fp, #-12]
   29b5c:	movw	r2, #0
   29b60:	sub	r1, r2, r1
   29b64:	sdiv	r0, r0, r1
   29b68:	str	r0, [fp, #-36]	; 0xffffffdc
   29b6c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   29b70:	ldr	r1, [fp, #-8]
   29b74:	ldr	r1, [r1]
   29b78:	mvn	r2, #0
   29b7c:	sub	r1, r2, r1
   29b80:	cmp	r0, r1
   29b84:	ble	29ca8 <__assert_fail@plt+0x186a0>
   29b88:	b	29cc0 <__assert_fail@plt+0x186b8>
   29b8c:	ldr	r0, [fp, #-12]
   29b90:	cmn	r0, #1
   29b94:	bne	29be8 <__assert_fail@plt+0x185e0>
   29b98:	b	29b9c <__assert_fail@plt+0x18594>
   29b9c:	ldr	r0, [fp, #-8]
   29ba0:	ldr	r0, [r0]
   29ba4:	add	r0, r0, #-2147483648	; 0x80000000
   29ba8:	movw	r1, #0
   29bac:	cmp	r1, r0
   29bb0:	blt	29ca8 <__assert_fail@plt+0x186a0>
   29bb4:	b	29cc0 <__assert_fail@plt+0x186b8>
   29bb8:	ldr	r0, [fp, #-8]
   29bbc:	ldr	r0, [r0]
   29bc0:	movw	r1, #0
   29bc4:	cmp	r1, r0
   29bc8:	bge	29cc0 <__assert_fail@plt+0x186b8>
   29bcc:	ldr	r0, [pc, #3204]	; 2a858 <__assert_fail@plt+0x19250>
   29bd0:	ldr	r1, [fp, #-8]
   29bd4:	ldr	r1, [r1]
   29bd8:	sub	r1, r1, #1
   29bdc:	cmp	r0, r1
   29be0:	blt	29ca8 <__assert_fail@plt+0x186a0>
   29be4:	b	29cc0 <__assert_fail@plt+0x186b8>
   29be8:	ldr	r0, [pc, #3180]	; 2a85c <__assert_fail@plt+0x19254>
   29bec:	ldr	r1, [fp, #-12]
   29bf0:	sdiv	r0, r0, r1
   29bf4:	ldr	r1, [fp, #-8]
   29bf8:	ldr	r1, [r1]
   29bfc:	cmp	r0, r1
   29c00:	blt	29ca8 <__assert_fail@plt+0x186a0>
   29c04:	b	29cc0 <__assert_fail@plt+0x186b8>
   29c08:	ldr	r0, [fp, #-12]
   29c0c:	cmp	r0, #0
   29c10:	bne	29c18 <__assert_fail@plt+0x18610>
   29c14:	b	29cc0 <__assert_fail@plt+0x186b8>
   29c18:	ldr	r0, [fp, #-8]
   29c1c:	ldr	r0, [r0]
   29c20:	cmp	r0, #0
   29c24:	bge	29c8c <__assert_fail@plt+0x18684>
   29c28:	ldr	r0, [fp, #-8]
   29c2c:	ldr	r0, [r0]
   29c30:	cmn	r0, #1
   29c34:	bne	29c6c <__assert_fail@plt+0x18664>
   29c38:	b	29c3c <__assert_fail@plt+0x18634>
   29c3c:	ldr	r0, [fp, #-12]
   29c40:	add	r0, r0, #-2147483648	; 0x80000000
   29c44:	movw	r1, #0
   29c48:	cmp	r1, r0
   29c4c:	blt	29ca8 <__assert_fail@plt+0x186a0>
   29c50:	b	29cc0 <__assert_fail@plt+0x186b8>
   29c54:	ldr	r0, [pc, #3068]	; 2a858 <__assert_fail@plt+0x19250>
   29c58:	ldr	r1, [fp, #-12]
   29c5c:	sub	r1, r1, #1
   29c60:	cmp	r0, r1
   29c64:	blt	29ca8 <__assert_fail@plt+0x186a0>
   29c68:	b	29cc0 <__assert_fail@plt+0x186b8>
   29c6c:	ldr	r0, [pc, #3048]	; 2a85c <__assert_fail@plt+0x19254>
   29c70:	ldr	r1, [fp, #-8]
   29c74:	ldr	r1, [r1]
   29c78:	sdiv	r0, r0, r1
   29c7c:	ldr	r1, [fp, #-12]
   29c80:	cmp	r0, r1
   29c84:	blt	29ca8 <__assert_fail@plt+0x186a0>
   29c88:	b	29cc0 <__assert_fail@plt+0x186b8>
   29c8c:	ldr	r0, [pc, #3012]	; 2a858 <__assert_fail@plt+0x19250>
   29c90:	ldr	r1, [fp, #-12]
   29c94:	sdiv	r0, r0, r1
   29c98:	ldr	r1, [fp, #-8]
   29c9c:	ldr	r1, [r1]
   29ca0:	cmp	r0, r1
   29ca4:	bge	29cc0 <__assert_fail@plt+0x186b8>
   29ca8:	ldr	r0, [fp, #-8]
   29cac:	ldr	r0, [r0]
   29cb0:	ldr	r1, [fp, #-12]
   29cb4:	mul	r0, r0, r1
   29cb8:	str	r0, [fp, #-16]
   29cbc:	b	2a7fc <__assert_fail@plt+0x191f4>
   29cc0:	ldr	r0, [fp, #-8]
   29cc4:	ldr	r0, [r0]
   29cc8:	ldr	r1, [fp, #-12]
   29ccc:	mul	r0, r0, r1
   29cd0:	str	r0, [fp, #-16]
   29cd4:	b	2a834 <__assert_fail@plt+0x1922c>
   29cd8:	ldr	r0, [fp, #-12]
   29cdc:	cmp	r0, #0
   29ce0:	bge	29e0c <__assert_fail@plt+0x18804>
   29ce4:	ldr	r0, [fp, #-8]
   29ce8:	ldr	r0, [r0]
   29cec:	cmp	r0, #0
   29cf0:	bge	29d84 <__assert_fail@plt+0x1877c>
   29cf4:	b	29d18 <__assert_fail@plt+0x18710>
   29cf8:	ldr	r0, [fp, #-8]
   29cfc:	ldr	r0, [r0]
   29d00:	ldr	r1, [fp, #-12]
   29d04:	mvn	r2, #0
   29d08:	udiv	r1, r2, r1
   29d0c:	cmp	r0, r1
   29d10:	bcc	29eb8 <__assert_fail@plt+0x188b0>
   29d14:	b	29ed0 <__assert_fail@plt+0x188c8>
   29d18:	b	29d1c <__assert_fail@plt+0x18714>
   29d1c:	ldr	r0, [pc, #2864]	; 2a854 <__assert_fail@plt+0x1924c>
   29d20:	ldr	r1, [fp, #-12]
   29d24:	cmp	r1, r0
   29d28:	blt	29d40 <__assert_fail@plt+0x18738>
   29d2c:	b	29d4c <__assert_fail@plt+0x18744>
   29d30:	ldr	r0, [fp, #-12]
   29d34:	movw	r1, #0
   29d38:	cmp	r1, r0
   29d3c:	bge	29d4c <__assert_fail@plt+0x18744>
   29d40:	movw	r0, #1
   29d44:	str	r0, [fp, #-40]	; 0xffffffd8
   29d48:	b	29d64 <__assert_fail@plt+0x1875c>
   29d4c:	ldr	r0, [fp, #-12]
   29d50:	movw	r1, #0
   29d54:	sub	r0, r1, r0
   29d58:	mvn	r1, #0
   29d5c:	udiv	r0, r1, r0
   29d60:	str	r0, [fp, #-40]	; 0xffffffd8
   29d64:	ldr	r0, [fp, #-40]	; 0xffffffd8
   29d68:	ldr	r1, [fp, #-8]
   29d6c:	ldr	r1, [r1]
   29d70:	mvn	r2, #0
   29d74:	sub	r1, r2, r1
   29d78:	cmp	r0, r1
   29d7c:	bls	29eb8 <__assert_fail@plt+0x188b0>
   29d80:	b	29ed0 <__assert_fail@plt+0x188c8>
   29d84:	b	29d88 <__assert_fail@plt+0x18780>
   29d88:	b	29dec <__assert_fail@plt+0x187e4>
   29d8c:	b	29dec <__assert_fail@plt+0x187e4>
   29d90:	ldr	r0, [fp, #-12]
   29d94:	cmn	r0, #1
   29d98:	bne	29dec <__assert_fail@plt+0x187e4>
   29d9c:	b	29da0 <__assert_fail@plt+0x18798>
   29da0:	ldr	r0, [fp, #-8]
   29da4:	ldr	r0, [r0]
   29da8:	add	r0, r0, #0
   29dac:	movw	r1, #0
   29db0:	cmp	r1, r0
   29db4:	blt	29eb8 <__assert_fail@plt+0x188b0>
   29db8:	b	29ed0 <__assert_fail@plt+0x188c8>
   29dbc:	ldr	r0, [fp, #-8]
   29dc0:	ldr	r0, [r0]
   29dc4:	movw	r1, #0
   29dc8:	cmp	r1, r0
   29dcc:	bge	29ed0 <__assert_fail@plt+0x188c8>
   29dd0:	ldr	r0, [fp, #-8]
   29dd4:	ldr	r0, [r0]
   29dd8:	sub	r0, r0, #1
   29ddc:	mvn	r1, #0
   29de0:	cmp	r1, r0
   29de4:	blt	29eb8 <__assert_fail@plt+0x188b0>
   29de8:	b	29ed0 <__assert_fail@plt+0x188c8>
   29dec:	ldr	r0, [fp, #-12]
   29df0:	movw	r1, #0
   29df4:	sdiv	r0, r1, r0
   29df8:	ldr	r1, [fp, #-8]
   29dfc:	ldr	r1, [r1]
   29e00:	cmp	r0, r1
   29e04:	blt	29eb8 <__assert_fail@plt+0x188b0>
   29e08:	b	29ed0 <__assert_fail@plt+0x188c8>
   29e0c:	ldr	r0, [fp, #-12]
   29e10:	cmp	r0, #0
   29e14:	bne	29e1c <__assert_fail@plt+0x18814>
   29e18:	b	29ed0 <__assert_fail@plt+0x188c8>
   29e1c:	ldr	r0, [fp, #-8]
   29e20:	ldr	r0, [r0]
   29e24:	cmp	r0, #0
   29e28:	bge	29e9c <__assert_fail@plt+0x18894>
   29e2c:	b	29e30 <__assert_fail@plt+0x18828>
   29e30:	b	29e7c <__assert_fail@plt+0x18874>
   29e34:	b	29e7c <__assert_fail@plt+0x18874>
   29e38:	ldr	r0, [fp, #-8]
   29e3c:	ldr	r0, [r0]
   29e40:	cmn	r0, #1
   29e44:	bne	29e7c <__assert_fail@plt+0x18874>
   29e48:	b	29e4c <__assert_fail@plt+0x18844>
   29e4c:	ldr	r0, [fp, #-12]
   29e50:	add	r0, r0, #0
   29e54:	movw	r1, #0
   29e58:	cmp	r1, r0
   29e5c:	blt	29eb8 <__assert_fail@plt+0x188b0>
   29e60:	b	29ed0 <__assert_fail@plt+0x188c8>
   29e64:	ldr	r0, [fp, #-12]
   29e68:	sub	r0, r0, #1
   29e6c:	mvn	r1, #0
   29e70:	cmp	r1, r0
   29e74:	blt	29eb8 <__assert_fail@plt+0x188b0>
   29e78:	b	29ed0 <__assert_fail@plt+0x188c8>
   29e7c:	ldr	r0, [fp, #-8]
   29e80:	ldr	r0, [r0]
   29e84:	movw	r1, #0
   29e88:	sdiv	r0, r1, r0
   29e8c:	ldr	r1, [fp, #-12]
   29e90:	cmp	r0, r1
   29e94:	blt	29eb8 <__assert_fail@plt+0x188b0>
   29e98:	b	29ed0 <__assert_fail@plt+0x188c8>
   29e9c:	ldr	r0, [fp, #-12]
   29ea0:	mvn	r1, #0
   29ea4:	udiv	r0, r1, r0
   29ea8:	ldr	r1, [fp, #-8]
   29eac:	ldr	r1, [r1]
   29eb0:	cmp	r0, r1
   29eb4:	bcs	29ed0 <__assert_fail@plt+0x188c8>
   29eb8:	ldr	r0, [fp, #-8]
   29ebc:	ldr	r0, [r0]
   29ec0:	ldr	r1, [fp, #-12]
   29ec4:	mul	r0, r0, r1
   29ec8:	str	r0, [fp, #-16]
   29ecc:	b	2a7fc <__assert_fail@plt+0x191f4>
   29ed0:	ldr	r0, [fp, #-8]
   29ed4:	ldr	r0, [r0]
   29ed8:	ldr	r1, [fp, #-12]
   29edc:	mul	r0, r0, r1
   29ee0:	str	r0, [fp, #-16]
   29ee4:	b	2a834 <__assert_fail@plt+0x1922c>
   29ee8:	b	29eec <__assert_fail@plt+0x188e4>
   29eec:	b	29ef0 <__assert_fail@plt+0x188e8>
   29ef0:	ldr	r0, [fp, #-12]
   29ef4:	cmp	r0, #0
   29ef8:	bge	2a018 <__assert_fail@plt+0x18a10>
   29efc:	ldr	r0, [fp, #-8]
   29f00:	ldr	r0, [r0]
   29f04:	cmp	r0, #0
   29f08:	bge	29f9c <__assert_fail@plt+0x18994>
   29f0c:	b	29f10 <__assert_fail@plt+0x18908>
   29f10:	ldr	r0, [pc, #2368]	; 2a858 <__assert_fail@plt+0x19250>
   29f14:	ldr	r1, [fp, #-8]
   29f18:	ldr	r1, [r1]
   29f1c:	ldr	r2, [fp, #-12]
   29f20:	sdiv	r0, r0, r2
   29f24:	cmp	r1, r0
   29f28:	blt	2a0b8 <__assert_fail@plt+0x18ab0>
   29f2c:	b	2a0d0 <__assert_fail@plt+0x18ac8>
   29f30:	b	29f34 <__assert_fail@plt+0x1892c>
   29f34:	ldr	r0, [pc, #2328]	; 2a854 <__assert_fail@plt+0x1924c>
   29f38:	ldr	r1, [fp, #-12]
   29f3c:	cmp	r1, r0
   29f40:	blt	29f58 <__assert_fail@plt+0x18950>
   29f44:	b	29f64 <__assert_fail@plt+0x1895c>
   29f48:	ldr	r0, [fp, #-12]
   29f4c:	movw	r1, #0
   29f50:	cmp	r1, r0
   29f54:	bge	29f64 <__assert_fail@plt+0x1895c>
   29f58:	movw	r0, #0
   29f5c:	str	r0, [fp, #-44]	; 0xffffffd4
   29f60:	b	29f7c <__assert_fail@plt+0x18974>
   29f64:	ldr	r0, [pc, #2284]	; 2a858 <__assert_fail@plt+0x19250>
   29f68:	ldr	r1, [fp, #-12]
   29f6c:	movw	r2, #0
   29f70:	sub	r1, r2, r1
   29f74:	sdiv	r0, r0, r1
   29f78:	str	r0, [fp, #-44]	; 0xffffffd4
   29f7c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   29f80:	ldr	r1, [fp, #-8]
   29f84:	ldr	r1, [r1]
   29f88:	mvn	r2, #0
   29f8c:	sub	r1, r2, r1
   29f90:	cmp	r0, r1
   29f94:	ble	2a0b8 <__assert_fail@plt+0x18ab0>
   29f98:	b	2a0d0 <__assert_fail@plt+0x18ac8>
   29f9c:	ldr	r0, [fp, #-12]
   29fa0:	cmn	r0, #1
   29fa4:	bne	29ff8 <__assert_fail@plt+0x189f0>
   29fa8:	b	29fac <__assert_fail@plt+0x189a4>
   29fac:	ldr	r0, [fp, #-8]
   29fb0:	ldr	r0, [r0]
   29fb4:	add	r0, r0, #-2147483648	; 0x80000000
   29fb8:	movw	r1, #0
   29fbc:	cmp	r1, r0
   29fc0:	blt	2a0b8 <__assert_fail@plt+0x18ab0>
   29fc4:	b	2a0d0 <__assert_fail@plt+0x18ac8>
   29fc8:	ldr	r0, [fp, #-8]
   29fcc:	ldr	r0, [r0]
   29fd0:	movw	r1, #0
   29fd4:	cmp	r1, r0
   29fd8:	bge	2a0d0 <__assert_fail@plt+0x18ac8>
   29fdc:	ldr	r0, [pc, #2164]	; 2a858 <__assert_fail@plt+0x19250>
   29fe0:	ldr	r1, [fp, #-8]
   29fe4:	ldr	r1, [r1]
   29fe8:	sub	r1, r1, #1
   29fec:	cmp	r0, r1
   29ff0:	blt	2a0b8 <__assert_fail@plt+0x18ab0>
   29ff4:	b	2a0d0 <__assert_fail@plt+0x18ac8>
   29ff8:	ldr	r0, [pc, #2140]	; 2a85c <__assert_fail@plt+0x19254>
   29ffc:	ldr	r1, [fp, #-12]
   2a000:	sdiv	r0, r0, r1
   2a004:	ldr	r1, [fp, #-8]
   2a008:	ldr	r1, [r1]
   2a00c:	cmp	r0, r1
   2a010:	blt	2a0b8 <__assert_fail@plt+0x18ab0>
   2a014:	b	2a0d0 <__assert_fail@plt+0x18ac8>
   2a018:	ldr	r0, [fp, #-12]
   2a01c:	cmp	r0, #0
   2a020:	bne	2a028 <__assert_fail@plt+0x18a20>
   2a024:	b	2a0d0 <__assert_fail@plt+0x18ac8>
   2a028:	ldr	r0, [fp, #-8]
   2a02c:	ldr	r0, [r0]
   2a030:	cmp	r0, #0
   2a034:	bge	2a09c <__assert_fail@plt+0x18a94>
   2a038:	ldr	r0, [fp, #-8]
   2a03c:	ldr	r0, [r0]
   2a040:	cmn	r0, #1
   2a044:	bne	2a07c <__assert_fail@plt+0x18a74>
   2a048:	b	2a04c <__assert_fail@plt+0x18a44>
   2a04c:	ldr	r0, [fp, #-12]
   2a050:	add	r0, r0, #-2147483648	; 0x80000000
   2a054:	movw	r1, #0
   2a058:	cmp	r1, r0
   2a05c:	blt	2a0b8 <__assert_fail@plt+0x18ab0>
   2a060:	b	2a0d0 <__assert_fail@plt+0x18ac8>
   2a064:	ldr	r0, [pc, #2028]	; 2a858 <__assert_fail@plt+0x19250>
   2a068:	ldr	r1, [fp, #-12]
   2a06c:	sub	r1, r1, #1
   2a070:	cmp	r0, r1
   2a074:	blt	2a0b8 <__assert_fail@plt+0x18ab0>
   2a078:	b	2a0d0 <__assert_fail@plt+0x18ac8>
   2a07c:	ldr	r0, [pc, #2008]	; 2a85c <__assert_fail@plt+0x19254>
   2a080:	ldr	r1, [fp, #-8]
   2a084:	ldr	r1, [r1]
   2a088:	sdiv	r0, r0, r1
   2a08c:	ldr	r1, [fp, #-12]
   2a090:	cmp	r0, r1
   2a094:	blt	2a0b8 <__assert_fail@plt+0x18ab0>
   2a098:	b	2a0d0 <__assert_fail@plt+0x18ac8>
   2a09c:	ldr	r0, [pc, #1972]	; 2a858 <__assert_fail@plt+0x19250>
   2a0a0:	ldr	r1, [fp, #-12]
   2a0a4:	sdiv	r0, r0, r1
   2a0a8:	ldr	r1, [fp, #-8]
   2a0ac:	ldr	r1, [r1]
   2a0b0:	cmp	r0, r1
   2a0b4:	bge	2a0d0 <__assert_fail@plt+0x18ac8>
   2a0b8:	ldr	r0, [fp, #-8]
   2a0bc:	ldr	r0, [r0]
   2a0c0:	ldr	r1, [fp, #-12]
   2a0c4:	mul	r0, r0, r1
   2a0c8:	str	r0, [fp, #-16]
   2a0cc:	b	2a7fc <__assert_fail@plt+0x191f4>
   2a0d0:	ldr	r0, [fp, #-8]
   2a0d4:	ldr	r0, [r0]
   2a0d8:	ldr	r1, [fp, #-12]
   2a0dc:	mul	r0, r0, r1
   2a0e0:	str	r0, [fp, #-16]
   2a0e4:	b	2a834 <__assert_fail@plt+0x1922c>
   2a0e8:	ldr	r0, [fp, #-12]
   2a0ec:	cmp	r0, #0
   2a0f0:	bge	2a21c <__assert_fail@plt+0x18c14>
   2a0f4:	ldr	r0, [fp, #-8]
   2a0f8:	ldr	r0, [r0]
   2a0fc:	cmp	r0, #0
   2a100:	bge	2a194 <__assert_fail@plt+0x18b8c>
   2a104:	b	2a128 <__assert_fail@plt+0x18b20>
   2a108:	ldr	r0, [fp, #-8]
   2a10c:	ldr	r0, [r0]
   2a110:	ldr	r1, [fp, #-12]
   2a114:	mvn	r2, #0
   2a118:	udiv	r1, r2, r1
   2a11c:	cmp	r0, r1
   2a120:	bcc	2a2cc <__assert_fail@plt+0x18cc4>
   2a124:	b	2a2e4 <__assert_fail@plt+0x18cdc>
   2a128:	b	2a12c <__assert_fail@plt+0x18b24>
   2a12c:	ldr	r0, [pc, #1824]	; 2a854 <__assert_fail@plt+0x1924c>
   2a130:	ldr	r1, [fp, #-12]
   2a134:	cmp	r1, r0
   2a138:	blt	2a150 <__assert_fail@plt+0x18b48>
   2a13c:	b	2a15c <__assert_fail@plt+0x18b54>
   2a140:	ldr	r0, [fp, #-12]
   2a144:	movw	r1, #0
   2a148:	cmp	r1, r0
   2a14c:	bge	2a15c <__assert_fail@plt+0x18b54>
   2a150:	movw	r0, #1
   2a154:	str	r0, [fp, #-48]	; 0xffffffd0
   2a158:	b	2a174 <__assert_fail@plt+0x18b6c>
   2a15c:	ldr	r0, [fp, #-12]
   2a160:	movw	r1, #0
   2a164:	sub	r0, r1, r0
   2a168:	mvn	r1, #0
   2a16c:	udiv	r0, r1, r0
   2a170:	str	r0, [fp, #-48]	; 0xffffffd0
   2a174:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2a178:	ldr	r1, [fp, #-8]
   2a17c:	ldr	r1, [r1]
   2a180:	mvn	r2, #0
   2a184:	sub	r1, r2, r1
   2a188:	cmp	r0, r1
   2a18c:	bls	2a2cc <__assert_fail@plt+0x18cc4>
   2a190:	b	2a2e4 <__assert_fail@plt+0x18cdc>
   2a194:	b	2a198 <__assert_fail@plt+0x18b90>
   2a198:	b	2a1fc <__assert_fail@plt+0x18bf4>
   2a19c:	b	2a1fc <__assert_fail@plt+0x18bf4>
   2a1a0:	ldr	r0, [fp, #-12]
   2a1a4:	cmn	r0, #1
   2a1a8:	bne	2a1fc <__assert_fail@plt+0x18bf4>
   2a1ac:	b	2a1b0 <__assert_fail@plt+0x18ba8>
   2a1b0:	ldr	r0, [fp, #-8]
   2a1b4:	ldr	r0, [r0]
   2a1b8:	add	r0, r0, #0
   2a1bc:	movw	r1, #0
   2a1c0:	cmp	r1, r0
   2a1c4:	blt	2a2cc <__assert_fail@plt+0x18cc4>
   2a1c8:	b	2a2e4 <__assert_fail@plt+0x18cdc>
   2a1cc:	ldr	r0, [fp, #-8]
   2a1d0:	ldr	r0, [r0]
   2a1d4:	movw	r1, #0
   2a1d8:	cmp	r1, r0
   2a1dc:	bge	2a2e4 <__assert_fail@plt+0x18cdc>
   2a1e0:	ldr	r0, [fp, #-8]
   2a1e4:	ldr	r0, [r0]
   2a1e8:	sub	r0, r0, #1
   2a1ec:	mvn	r1, #0
   2a1f0:	cmp	r1, r0
   2a1f4:	blt	2a2cc <__assert_fail@plt+0x18cc4>
   2a1f8:	b	2a2e4 <__assert_fail@plt+0x18cdc>
   2a1fc:	ldr	r0, [fp, #-12]
   2a200:	movw	r1, #0
   2a204:	sdiv	r0, r1, r0
   2a208:	ldr	r1, [fp, #-8]
   2a20c:	ldr	r1, [r1]
   2a210:	cmp	r0, r1
   2a214:	blt	2a2cc <__assert_fail@plt+0x18cc4>
   2a218:	b	2a2e4 <__assert_fail@plt+0x18cdc>
   2a21c:	ldr	r0, [fp, #-12]
   2a220:	cmp	r0, #0
   2a224:	bne	2a22c <__assert_fail@plt+0x18c24>
   2a228:	b	2a2e4 <__assert_fail@plt+0x18cdc>
   2a22c:	ldr	r0, [fp, #-8]
   2a230:	ldr	r0, [r0]
   2a234:	cmp	r0, #0
   2a238:	bge	2a2b0 <__assert_fail@plt+0x18ca8>
   2a23c:	b	2a240 <__assert_fail@plt+0x18c38>
   2a240:	b	2a290 <__assert_fail@plt+0x18c88>
   2a244:	b	2a290 <__assert_fail@plt+0x18c88>
   2a248:	ldr	r0, [fp, #-8]
   2a24c:	ldr	r0, [r0]
   2a250:	cmn	r0, #1
   2a254:	bne	2a290 <__assert_fail@plt+0x18c88>
   2a258:	b	2a25c <__assert_fail@plt+0x18c54>
   2a25c:	ldr	r0, [fp, #-12]
   2a260:	add	r0, r0, #0
   2a264:	movw	r1, #0
   2a268:	cmp	r1, r0
   2a26c:	blt	2a2cc <__assert_fail@plt+0x18cc4>
   2a270:	b	2a2e4 <__assert_fail@plt+0x18cdc>
   2a274:	ldr	r0, [fp, #-12]
   2a278:	sub	r0, r0, #1
   2a27c:	mvn	r1, #0
   2a280:	cmp	r1, r0
   2a284:	blt	2a2cc <__assert_fail@plt+0x18cc4>
   2a288:	b	2a2e4 <__assert_fail@plt+0x18cdc>
   2a28c:	andhi	r0, r0, r1
   2a290:	ldr	r0, [fp, #-8]
   2a294:	ldr	r0, [r0]
   2a298:	movw	r1, #0
   2a29c:	sdiv	r0, r1, r0
   2a2a0:	ldr	r1, [fp, #-12]
   2a2a4:	cmp	r0, r1
   2a2a8:	blt	2a2cc <__assert_fail@plt+0x18cc4>
   2a2ac:	b	2a2e4 <__assert_fail@plt+0x18cdc>
   2a2b0:	ldr	r0, [fp, #-12]
   2a2b4:	mvn	r1, #0
   2a2b8:	udiv	r0, r1, r0
   2a2bc:	ldr	r1, [fp, #-8]
   2a2c0:	ldr	r1, [r1]
   2a2c4:	cmp	r0, r1
   2a2c8:	bcs	2a2e4 <__assert_fail@plt+0x18cdc>
   2a2cc:	ldr	r0, [fp, #-8]
   2a2d0:	ldr	r0, [r0]
   2a2d4:	ldr	r1, [fp, #-12]
   2a2d8:	mul	r0, r0, r1
   2a2dc:	str	r0, [fp, #-16]
   2a2e0:	b	2a7fc <__assert_fail@plt+0x191f4>
   2a2e4:	ldr	r0, [fp, #-8]
   2a2e8:	ldr	r0, [r0]
   2a2ec:	ldr	r1, [fp, #-12]
   2a2f0:	mul	r0, r0, r1
   2a2f4:	str	r0, [fp, #-16]
   2a2f8:	b	2a834 <__assert_fail@plt+0x1922c>
   2a2fc:	b	2a300 <__assert_fail@plt+0x18cf8>
   2a300:	ldr	r0, [fp, #-12]
   2a304:	cmp	r0, #0
   2a308:	bge	2a488 <__assert_fail@plt+0x18e80>
   2a30c:	ldr	r0, [fp, #-8]
   2a310:	ldr	r0, [r0]
   2a314:	cmp	r0, #0
   2a318:	bge	2a3f8 <__assert_fail@plt+0x18df0>
   2a31c:	b	2a320 <__assert_fail@plt+0x18d18>
   2a320:	ldr	r0, [fp, #-8]
   2a324:	ldr	r0, [r0]
   2a328:	ldr	r1, [fp, #-12]
   2a32c:	asr	r3, r1, #31
   2a330:	mvn	r2, #0
   2a334:	mvn	ip, #-2147483648	; 0x80000000
   2a338:	str	r0, [sp, #52]	; 0x34
   2a33c:	mov	r0, r2
   2a340:	str	r1, [sp, #48]	; 0x30
   2a344:	mov	r1, ip
   2a348:	ldr	r2, [sp, #48]	; 0x30
   2a34c:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   2a350:	ldr	r2, [sp, #52]	; 0x34
   2a354:	subs	r0, r2, r0
   2a358:	rscs	r1, r1, r2, asr #31
   2a35c:	blt	2a560 <__assert_fail@plt+0x18f58>
   2a360:	b	2a578 <__assert_fail@plt+0x18f70>
   2a364:	b	2a368 <__assert_fail@plt+0x18d60>
   2a368:	ldr	r0, [pc, #1252]	; 2a854 <__assert_fail@plt+0x1924c>
   2a36c:	ldr	r1, [fp, #-12]
   2a370:	cmp	r1, r0
   2a374:	blt	2a38c <__assert_fail@plt+0x18d84>
   2a378:	b	2a3a0 <__assert_fail@plt+0x18d98>
   2a37c:	ldr	r0, [fp, #-12]
   2a380:	movw	r1, #0
   2a384:	cmp	r1, r0
   2a388:	bge	2a3a0 <__assert_fail@plt+0x18d98>
   2a38c:	mov	r0, #0
   2a390:	mvn	r1, #0
   2a394:	str	r1, [sp, #44]	; 0x2c
   2a398:	str	r0, [sp, #40]	; 0x28
   2a39c:	b	2a3d4 <__assert_fail@plt+0x18dcc>
   2a3a0:	ldr	r0, [fp, #-12]
   2a3a4:	rsb	r0, r0, #0
   2a3a8:	asr	r3, r0, #31
   2a3ac:	mvn	r1, #0
   2a3b0:	mvn	r2, #-2147483648	; 0x80000000
   2a3b4:	str	r0, [sp, #36]	; 0x24
   2a3b8:	mov	r0, r1
   2a3bc:	mov	r1, r2
   2a3c0:	ldr	r2, [sp, #36]	; 0x24
   2a3c4:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   2a3c8:	str	r0, [sp, #44]	; 0x2c
   2a3cc:	str	r1, [sp, #40]	; 0x28
   2a3d0:	b	2a3d4 <__assert_fail@plt+0x18dcc>
   2a3d4:	ldr	r0, [sp, #40]	; 0x28
   2a3d8:	ldr	r1, [sp, #44]	; 0x2c
   2a3dc:	ldr	r2, [fp, #-8]
   2a3e0:	ldr	r2, [r2]
   2a3e4:	mvn	r2, r2
   2a3e8:	subs	r1, r2, r1
   2a3ec:	rscs	r0, r0, r2, asr #31
   2a3f0:	bge	2a560 <__assert_fail@plt+0x18f58>
   2a3f4:	b	2a578 <__assert_fail@plt+0x18f70>
   2a3f8:	ldr	r0, [fp, #-12]
   2a3fc:	cmn	r0, #1
   2a400:	bne	2a44c <__assert_fail@plt+0x18e44>
   2a404:	b	2a408 <__assert_fail@plt+0x18e00>
   2a408:	ldr	r0, [fp, #-8]
   2a40c:	ldr	r0, [r0]
   2a410:	mov	r1, #-2147483648	; 0x80000000
   2a414:	add	r1, r1, r0, asr #31
   2a418:	rsbs	r0, r0, #0
   2a41c:	rscs	r1, r1, #0
   2a420:	blt	2a560 <__assert_fail@plt+0x18f58>
   2a424:	b	2a578 <__assert_fail@plt+0x18f70>
   2a428:	ldr	r0, [fp, #-8]
   2a42c:	ldr	r0, [r0]
   2a430:	movw	r1, #0
   2a434:	cmp	r1, r0
   2a438:	bge	2a578 <__assert_fail@plt+0x18f70>
   2a43c:	mov	r0, #0
   2a440:	cmp	r0, #0
   2a444:	bne	2a560 <__assert_fail@plt+0x18f58>
   2a448:	b	2a578 <__assert_fail@plt+0x18f70>
   2a44c:	ldr	r0, [fp, #-12]
   2a450:	asr	r3, r0, #31
   2a454:	mov	r1, #0
   2a458:	mov	r2, #-2147483648	; 0x80000000
   2a45c:	str	r0, [sp, #32]
   2a460:	mov	r0, r1
   2a464:	mov	r1, r2
   2a468:	ldr	r2, [sp, #32]
   2a46c:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   2a470:	ldr	r2, [fp, #-8]
   2a474:	ldr	r2, [r2]
   2a478:	subs	r0, r0, r2
   2a47c:	sbcs	r1, r1, r2, asr #31
   2a480:	blt	2a560 <__assert_fail@plt+0x18f58>
   2a484:	b	2a578 <__assert_fail@plt+0x18f70>
   2a488:	ldr	r0, [fp, #-12]
   2a48c:	cmp	r0, #0
   2a490:	bne	2a498 <__assert_fail@plt+0x18e90>
   2a494:	b	2a578 <__assert_fail@plt+0x18f70>
   2a498:	ldr	r0, [fp, #-8]
   2a49c:	ldr	r0, [r0]
   2a4a0:	cmp	r0, #0
   2a4a4:	bge	2a524 <__assert_fail@plt+0x18f1c>
   2a4a8:	ldr	r0, [fp, #-8]
   2a4ac:	ldr	r0, [r0]
   2a4b0:	cmn	r0, #1
   2a4b4:	bne	2a4e8 <__assert_fail@plt+0x18ee0>
   2a4b8:	b	2a4bc <__assert_fail@plt+0x18eb4>
   2a4bc:	ldr	r0, [fp, #-12]
   2a4c0:	mov	r1, #-2147483648	; 0x80000000
   2a4c4:	add	r1, r1, r0, asr #31
   2a4c8:	rsbs	r0, r0, #0
   2a4cc:	rscs	r1, r1, #0
   2a4d0:	blt	2a560 <__assert_fail@plt+0x18f58>
   2a4d4:	b	2a578 <__assert_fail@plt+0x18f70>
   2a4d8:	mov	r0, #0
   2a4dc:	cmp	r0, #0
   2a4e0:	bne	2a560 <__assert_fail@plt+0x18f58>
   2a4e4:	b	2a578 <__assert_fail@plt+0x18f70>
   2a4e8:	ldr	r0, [fp, #-8]
   2a4ec:	ldr	r0, [r0]
   2a4f0:	asr	r3, r0, #31
   2a4f4:	mov	r1, #0
   2a4f8:	mov	r2, #-2147483648	; 0x80000000
   2a4fc:	str	r0, [sp, #28]
   2a500:	mov	r0, r1
   2a504:	mov	r1, r2
   2a508:	ldr	r2, [sp, #28]
   2a50c:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   2a510:	ldr	r2, [fp, #-12]
   2a514:	subs	r0, r0, r2
   2a518:	sbcs	r1, r1, r2, asr #31
   2a51c:	blt	2a560 <__assert_fail@plt+0x18f58>
   2a520:	b	2a578 <__assert_fail@plt+0x18f70>
   2a524:	ldr	r0, [fp, #-12]
   2a528:	asr	r3, r0, #31
   2a52c:	mvn	r1, #0
   2a530:	mvn	r2, #-2147483648	; 0x80000000
   2a534:	str	r0, [sp, #24]
   2a538:	mov	r0, r1
   2a53c:	mov	r1, r2
   2a540:	ldr	r2, [sp, #24]
   2a544:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   2a548:	ldr	r2, [fp, #-8]
   2a54c:	ldr	r2, [r2]
   2a550:	subs	r0, r0, r2
   2a554:	sbcs	r1, r1, r2, asr #31
   2a558:	bge	2a578 <__assert_fail@plt+0x18f70>
   2a55c:	b	2a560 <__assert_fail@plt+0x18f58>
   2a560:	ldr	r0, [fp, #-8]
   2a564:	ldr	r0, [r0]
   2a568:	ldr	r1, [fp, #-12]
   2a56c:	mul	r0, r0, r1
   2a570:	str	r0, [fp, #-16]
   2a574:	b	2a7fc <__assert_fail@plt+0x191f4>
   2a578:	ldr	r0, [fp, #-8]
   2a57c:	ldr	r0, [r0]
   2a580:	ldr	r1, [fp, #-12]
   2a584:	mul	r0, r0, r1
   2a588:	str	r0, [fp, #-16]
   2a58c:	b	2a834 <__assert_fail@plt+0x1922c>
   2a590:	ldr	r0, [fp, #-12]
   2a594:	cmp	r0, #0
   2a598:	bge	2a704 <__assert_fail@plt+0x190fc>
   2a59c:	ldr	r0, [fp, #-8]
   2a5a0:	ldr	r0, [r0]
   2a5a4:	cmp	r0, #0
   2a5a8:	bge	2a67c <__assert_fail@plt+0x19074>
   2a5ac:	b	2a5f0 <__assert_fail@plt+0x18fe8>
   2a5b0:	ldr	r0, [fp, #-8]
   2a5b4:	ldr	r0, [r0]
   2a5b8:	ldr	r1, [fp, #-12]
   2a5bc:	asr	r3, r1, #31
   2a5c0:	mvn	r2, #0
   2a5c4:	str	r0, [sp, #20]
   2a5c8:	mov	r0, r2
   2a5cc:	str	r1, [sp, #16]
   2a5d0:	mov	r1, r2
   2a5d4:	ldr	r2, [sp, #16]
   2a5d8:	bl	2ee18 <__assert_fail@plt+0x1d810>
   2a5dc:	ldr	r2, [sp, #20]
   2a5e0:	subs	r0, r2, r0
   2a5e4:	rscs	r1, r1, r2, asr #31
   2a5e8:	bcc	2a7cc <__assert_fail@plt+0x191c4>
   2a5ec:	b	2a7e4 <__assert_fail@plt+0x191dc>
   2a5f0:	b	2a5f4 <__assert_fail@plt+0x18fec>
   2a5f4:	ldr	r0, [pc, #600]	; 2a854 <__assert_fail@plt+0x1924c>
   2a5f8:	ldr	r1, [fp, #-12]
   2a5fc:	cmp	r1, r0
   2a600:	blt	2a618 <__assert_fail@plt+0x19010>
   2a604:	b	2a62c <__assert_fail@plt+0x19024>
   2a608:	ldr	r0, [fp, #-12]
   2a60c:	movw	r1, #0
   2a610:	cmp	r1, r0
   2a614:	bge	2a62c <__assert_fail@plt+0x19024>
   2a618:	mov	r0, #1
   2a61c:	mvn	r1, #0
   2a620:	str	r1, [sp, #12]
   2a624:	str	r0, [sp, #8]
   2a628:	b	2a658 <__assert_fail@plt+0x19050>
   2a62c:	ldr	r0, [fp, #-12]
   2a630:	rsb	r0, r0, #0
   2a634:	asr	r3, r0, #31
   2a638:	mvn	r1, #0
   2a63c:	str	r0, [sp, #4]
   2a640:	mov	r0, r1
   2a644:	ldr	r2, [sp, #4]
   2a648:	bl	2ee18 <__assert_fail@plt+0x1d810>
   2a64c:	str	r0, [sp, #12]
   2a650:	str	r1, [sp, #8]
   2a654:	b	2a658 <__assert_fail@plt+0x19050>
   2a658:	ldr	r0, [sp, #8]
   2a65c:	ldr	r1, [sp, #12]
   2a660:	ldr	r2, [fp, #-8]
   2a664:	ldr	r2, [r2]
   2a668:	mvn	r2, r2
   2a66c:	subs	r1, r2, r1
   2a670:	rscs	r0, r0, r2, asr #31
   2a674:	bcs	2a7cc <__assert_fail@plt+0x191c4>
   2a678:	b	2a7e4 <__assert_fail@plt+0x191dc>
   2a67c:	b	2a680 <__assert_fail@plt+0x19078>
   2a680:	b	2a6e4 <__assert_fail@plt+0x190dc>
   2a684:	b	2a6e4 <__assert_fail@plt+0x190dc>
   2a688:	ldr	r0, [fp, #-12]
   2a68c:	cmn	r0, #1
   2a690:	bne	2a6e4 <__assert_fail@plt+0x190dc>
   2a694:	b	2a698 <__assert_fail@plt+0x19090>
   2a698:	ldr	r0, [fp, #-8]
   2a69c:	ldr	r0, [r0]
   2a6a0:	add	r0, r0, #0
   2a6a4:	movw	r1, #0
   2a6a8:	cmp	r1, r0
   2a6ac:	blt	2a7cc <__assert_fail@plt+0x191c4>
   2a6b0:	b	2a7e4 <__assert_fail@plt+0x191dc>
   2a6b4:	ldr	r0, [fp, #-8]
   2a6b8:	ldr	r0, [r0]
   2a6bc:	movw	r1, #0
   2a6c0:	cmp	r1, r0
   2a6c4:	bge	2a7e4 <__assert_fail@plt+0x191dc>
   2a6c8:	ldr	r0, [fp, #-8]
   2a6cc:	ldr	r0, [r0]
   2a6d0:	sub	r0, r0, #1
   2a6d4:	mvn	r1, #0
   2a6d8:	cmp	r1, r0
   2a6dc:	blt	2a7cc <__assert_fail@plt+0x191c4>
   2a6e0:	b	2a7e4 <__assert_fail@plt+0x191dc>
   2a6e4:	ldr	r0, [fp, #-12]
   2a6e8:	movw	r1, #0
   2a6ec:	sdiv	r0, r1, r0
   2a6f0:	ldr	r1, [fp, #-8]
   2a6f4:	ldr	r1, [r1]
   2a6f8:	cmp	r0, r1
   2a6fc:	blt	2a7cc <__assert_fail@plt+0x191c4>
   2a700:	b	2a7e4 <__assert_fail@plt+0x191dc>
   2a704:	ldr	r0, [fp, #-12]
   2a708:	cmp	r0, #0
   2a70c:	bne	2a714 <__assert_fail@plt+0x1910c>
   2a710:	b	2a7e4 <__assert_fail@plt+0x191dc>
   2a714:	ldr	r0, [fp, #-8]
   2a718:	ldr	r0, [r0]
   2a71c:	cmp	r0, #0
   2a720:	bge	2a798 <__assert_fail@plt+0x19190>
   2a724:	b	2a728 <__assert_fail@plt+0x19120>
   2a728:	b	2a778 <__assert_fail@plt+0x19170>
   2a72c:	b	2a778 <__assert_fail@plt+0x19170>
   2a730:	ldr	r0, [fp, #-8]
   2a734:	ldr	r0, [r0]
   2a738:	cmn	r0, #1
   2a73c:	bne	2a778 <__assert_fail@plt+0x19170>
   2a740:	b	2a744 <__assert_fail@plt+0x1913c>
   2a744:	ldr	r0, [fp, #-12]
   2a748:	add	r0, r0, #0
   2a74c:	movw	r1, #0
   2a750:	cmp	r1, r0
   2a754:	blt	2a7cc <__assert_fail@plt+0x191c4>
   2a758:	b	2a7e4 <__assert_fail@plt+0x191dc>
   2a75c:			; <UNDEFINED> instruction: 0xffff8000
   2a760:	ldr	r0, [fp, #-12]
   2a764:	sub	r0, r0, #1
   2a768:	mvn	r1, #0
   2a76c:	cmp	r1, r0
   2a770:	blt	2a7cc <__assert_fail@plt+0x191c4>
   2a774:	b	2a7e4 <__assert_fail@plt+0x191dc>
   2a778:	ldr	r0, [fp, #-8]
   2a77c:	ldr	r0, [r0]
   2a780:	movw	r1, #0
   2a784:	sdiv	r0, r1, r0
   2a788:	ldr	r1, [fp, #-12]
   2a78c:	cmp	r0, r1
   2a790:	blt	2a7cc <__assert_fail@plt+0x191c4>
   2a794:	b	2a7e4 <__assert_fail@plt+0x191dc>
   2a798:	ldr	r0, [fp, #-12]
   2a79c:	asr	r3, r0, #31
   2a7a0:	mvn	r1, #0
   2a7a4:	str	r0, [sp]
   2a7a8:	mov	r0, r1
   2a7ac:	ldr	r2, [sp]
   2a7b0:	bl	2ee18 <__assert_fail@plt+0x1d810>
   2a7b4:	ldr	r2, [fp, #-8]
   2a7b8:	ldr	r2, [r2]
   2a7bc:	subs	r0, r0, r2
   2a7c0:	sbcs	r1, r1, r2, asr #31
   2a7c4:	bcs	2a7e4 <__assert_fail@plt+0x191dc>
   2a7c8:	b	2a7cc <__assert_fail@plt+0x191c4>
   2a7cc:	ldr	r0, [fp, #-8]
   2a7d0:	ldr	r0, [r0]
   2a7d4:	ldr	r1, [fp, #-12]
   2a7d8:	mul	r0, r0, r1
   2a7dc:	str	r0, [fp, #-16]
   2a7e0:	b	2a7fc <__assert_fail@plt+0x191f4>
   2a7e4:	ldr	r0, [fp, #-8]
   2a7e8:	ldr	r0, [r0]
   2a7ec:	ldr	r1, [fp, #-12]
   2a7f0:	mul	r0, r0, r1
   2a7f4:	str	r0, [fp, #-16]
   2a7f8:	b	2a834 <__assert_fail@plt+0x1922c>
   2a7fc:	ldr	r0, [pc, #88]	; 2a85c <__assert_fail@plt+0x19254>
   2a800:	ldr	r1, [pc, #80]	; 2a858 <__assert_fail@plt+0x19250>
   2a804:	ldr	r2, [fp, #-8]
   2a808:	ldr	r2, [r2]
   2a80c:	cmp	r2, #0
   2a810:	movw	r2, #0
   2a814:	movlt	r2, #1
   2a818:	tst	r2, #1
   2a81c:	movne	r1, r0
   2a820:	ldr	r0, [fp, #-8]
   2a824:	str	r1, [r0]
   2a828:	movw	r0, #1
   2a82c:	str	r0, [fp, #-4]
   2a830:	b	2a848 <__assert_fail@plt+0x19240>
   2a834:	ldr	r0, [fp, #-16]
   2a838:	ldr	r1, [fp, #-8]
   2a83c:	str	r0, [r1]
   2a840:	movw	r0, #0
   2a844:	str	r0, [fp, #-4]
   2a848:	ldr	r0, [fp, #-4]
   2a84c:	mov	sp, fp
   2a850:	pop	{fp, pc}
   2a854:	andhi	r0, r0, r1
   2a858:	svcvc	0x00ffffff
   2a85c:	andhi	r0, r0, r0
   2a860:	push	{fp, lr}
   2a864:	mov	fp, sp
   2a868:	sub	sp, sp, #16
   2a86c:	str	r0, [fp, #-4]
   2a870:	str	r1, [sp, #8]
   2a874:	str	r2, [sp, #4]
   2a878:	movw	r0, #0
   2a87c:	str	r0, [sp]
   2a880:	ldr	r0, [sp, #4]
   2a884:	mvn	r1, #0
   2a888:	add	r1, r0, r1
   2a88c:	str	r1, [sp, #4]
   2a890:	cmp	r0, #0
   2a894:	beq	2a8b4 <__assert_fail@plt+0x192ac>
   2a898:	ldr	r0, [fp, #-4]
   2a89c:	ldr	r1, [sp, #8]
   2a8a0:	bl	29244 <__assert_fail@plt+0x17c3c>
   2a8a4:	ldr	r1, [sp]
   2a8a8:	orr	r0, r1, r0
   2a8ac:	str	r0, [sp]
   2a8b0:	b	2a880 <__assert_fail@plt+0x19278>
   2a8b4:	ldr	r0, [sp]
   2a8b8:	mov	sp, fp
   2a8bc:	pop	{fp, pc}
   2a8c0:	push	{fp, lr}
   2a8c4:	mov	fp, sp
   2a8c8:	sub	sp, sp, #32
   2a8cc:	ldr	ip, [fp, #8]
   2a8d0:	str	r0, [fp, #-4]
   2a8d4:	str	r1, [fp, #-8]
   2a8d8:	strb	r2, [fp, #-9]
   2a8dc:	str	r3, [sp, #16]
   2a8e0:	ldr	r0, [fp, #-4]
   2a8e4:	ldr	r1, [fp, #-8]
   2a8e8:	ldrb	r2, [fp, #-9]
   2a8ec:	ldr	r3, [sp, #16]
   2a8f0:	ldr	lr, [fp, #8]
   2a8f4:	movw	r4, #4492	; 0x118c
   2a8f8:	movt	r4, #4
   2a8fc:	ldr	r4, [r4]
   2a900:	and	r2, r2, #255	; 0xff
   2a904:	str	lr, [sp]
   2a908:	str	r4, [sp, #4]
   2a90c:	str	ip, [sp, #12]
   2a910:	bl	2a918 <__assert_fail@plt+0x19310>
   2a914:	bl	115e4 <abort@plt>
   2a918:	push	{r4, r5, fp, lr}
   2a91c:	add	fp, sp, #8
   2a920:	sub	sp, sp, #64	; 0x40
   2a924:	ldr	ip, [fp, #12]
   2a928:	ldr	lr, [fp, #8]
   2a92c:	str	r0, [fp, #-12]
   2a930:	str	r1, [fp, #-16]
   2a934:	strb	r2, [fp, #-17]	; 0xffffffef
   2a938:	str	r3, [fp, #-24]	; 0xffffffe8
   2a93c:	movw	r0, #3192	; 0xc78
   2a940:	movt	r0, #3
   2a944:	str	r0, [fp, #-28]	; 0xffffffe4
   2a948:	ldr	r0, [fp, #-12]
   2a94c:	cmp	r0, #1
   2a950:	str	r0, [sp, #28]
   2a954:	beq	2a9a4 <__assert_fail@plt+0x1939c>
   2a958:	b	2a95c <__assert_fail@plt+0x19354>
   2a95c:	ldr	r0, [sp, #28]
   2a960:	sub	r1, r0, #2
   2a964:	cmp	r1, #2
   2a968:	bcc	2a994 <__assert_fail@plt+0x1938c>
   2a96c:	b	2a970 <__assert_fail@plt+0x19368>
   2a970:	ldr	r0, [sp, #28]
   2a974:	cmp	r0, #4
   2a978:	beq	2a984 <__assert_fail@plt+0x1937c>
   2a97c:	b	2a980 <__assert_fail@plt+0x19378>
   2a980:	bl	115e4 <abort@plt>
   2a984:	movw	r0, #3195	; 0xc7b
   2a988:	movt	r0, #3
   2a98c:	str	r0, [fp, #-32]	; 0xffffffe0
   2a990:	b	2a9b0 <__assert_fail@plt+0x193a8>
   2a994:	movw	r0, #3222	; 0xc96
   2a998:	movt	r0, #3
   2a99c:	str	r0, [fp, #-32]	; 0xffffffe0
   2a9a0:	b	2a9b0 <__assert_fail@plt+0x193a8>
   2a9a4:	movw	r0, #3259	; 0xcbb
   2a9a8:	movt	r0, #3
   2a9ac:	str	r0, [fp, #-32]	; 0xffffffe0
   2a9b0:	ldr	r0, [fp, #-16]
   2a9b4:	cmp	r0, #0
   2a9b8:	bge	2a9f0 <__assert_fail@plt+0x193e8>
   2a9bc:	add	r0, sp, #34	; 0x22
   2a9c0:	ldr	r1, [fp, #-16]
   2a9c4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2a9c8:	movw	r3, #0
   2a9cc:	sub	r1, r3, r1
   2a9d0:	add	r1, r2, r1
   2a9d4:	str	r1, [fp, #-28]	; 0xffffffe4
   2a9d8:	ldrb	r1, [fp, #-17]	; 0xffffffef
   2a9dc:	strb	r1, [sp, #34]	; 0x22
   2a9e0:	movw	r1, #0
   2a9e4:	strb	r1, [sp, #35]	; 0x23
   2a9e8:	str	r0, [sp, #36]	; 0x24
   2a9ec:	b	2aa04 <__assert_fail@plt+0x193fc>
   2a9f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2a9f4:	ldr	r1, [fp, #-16]
   2a9f8:	add	r0, r0, r1, lsl #4
   2a9fc:	ldr	r0, [r0]
   2aa00:	str	r0, [sp, #36]	; 0x24
   2aa04:	ldr	r0, [fp, #12]
   2aa08:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2aa0c:	str	r0, [sp, #24]
   2aa10:	mov	r0, r1
   2aa14:	bl	114a0 <gettext@plt>
   2aa18:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2aa1c:	ldr	r1, [sp, #36]	; 0x24
   2aa20:	ldr	r2, [fp, #8]
   2aa24:	ldr	ip, [sp, #24]
   2aa28:	str	r0, [sp, #20]
   2aa2c:	mov	r0, ip
   2aa30:	movw	lr, #0
   2aa34:	str	r1, [sp, #16]
   2aa38:	mov	r1, lr
   2aa3c:	ldr	lr, [sp, #20]
   2aa40:	str	r2, [sp, #12]
   2aa44:	mov	r2, lr
   2aa48:	ldr	r4, [sp, #16]
   2aa4c:	str	r4, [sp]
   2aa50:	ldr	r5, [sp, #12]
   2aa54:	str	r5, [sp, #4]
   2aa58:	bl	11428 <error@plt>
   2aa5c:	sub	sp, fp, #8
   2aa60:	pop	{r4, r5, fp, pc}
   2aa64:	push	{fp, lr}
   2aa68:	mov	fp, sp
   2aa6c:	sub	sp, sp, #80	; 0x50
   2aa70:	ldr	ip, [fp, #8]
   2aa74:	str	r0, [fp, #-8]
   2aa78:	str	r1, [fp, #-12]
   2aa7c:	str	r2, [fp, #-16]
   2aa80:	str	r3, [fp, #-20]	; 0xffffffec
   2aa84:	movw	r0, #0
   2aa88:	str	r0, [sp, #36]	; 0x24
   2aa8c:	ldr	r1, [fp, #-16]
   2aa90:	cmp	r0, r1
   2aa94:	bgt	2aaa8 <__assert_fail@plt+0x194a0>
   2aa98:	ldr	r0, [fp, #-16]
   2aa9c:	cmp	r0, #36	; 0x24
   2aaa0:	bgt	2aaa8 <__assert_fail@plt+0x194a0>
   2aaa4:	b	2aac8 <__assert_fail@plt+0x194c0>
   2aaa8:	movw	r0, #2989	; 0xbad
   2aaac:	movt	r0, #3
   2aab0:	movw	r1, #3027	; 0xbd3
   2aab4:	movt	r1, #3
   2aab8:	movw	r2, #85	; 0x55
   2aabc:	movw	r3, #3288	; 0xcd8
   2aac0:	movt	r3, #3
   2aac4:	bl	11608 <__assert_fail@plt>
   2aac8:	ldr	r0, [fp, #-12]
   2aacc:	movw	r1, #0
   2aad0:	cmp	r0, r1
   2aad4:	beq	2aae4 <__assert_fail@plt+0x194dc>
   2aad8:	ldr	r0, [fp, #-12]
   2aadc:	str	r0, [sp, #12]
   2aae0:	b	2aaf0 <__assert_fail@plt+0x194e8>
   2aae4:	sub	r0, fp, #24
   2aae8:	str	r0, [sp, #12]
   2aaec:	b	2aaf0 <__assert_fail@plt+0x194e8>
   2aaf0:	ldr	r0, [sp, #12]
   2aaf4:	str	r0, [fp, #-28]	; 0xffffffe4
   2aaf8:	bl	114e8 <__errno_location@plt>
   2aafc:	movw	r1, #0
   2ab00:	str	r1, [r0]
   2ab04:	ldr	r0, [fp, #-8]
   2ab08:	str	r0, [sp, #32]
   2ab0c:	ldr	r0, [sp, #32]
   2ab10:	ldrb	r0, [r0]
   2ab14:	strb	r0, [sp, #31]
   2ab18:	bl	11488 <__ctype_b_loc@plt>
   2ab1c:	ldr	r0, [r0]
   2ab20:	ldrb	r1, [sp, #31]
   2ab24:	mov	r2, r1
   2ab28:	add	r0, r0, r1, lsl #1
   2ab2c:	ldrh	r0, [r0]
   2ab30:	and	r0, r0, #8192	; 0x2000
   2ab34:	cmp	r0, #0
   2ab38:	beq	2ab54 <__assert_fail@plt+0x1954c>
   2ab3c:	ldr	r0, [sp, #32]
   2ab40:	add	r1, r0, #1
   2ab44:	str	r1, [sp, #32]
   2ab48:	ldrb	r0, [r0, #1]
   2ab4c:	strb	r0, [sp, #31]
   2ab50:	b	2ab18 <__assert_fail@plt+0x19510>
   2ab54:	ldrb	r0, [sp, #31]
   2ab58:	cmp	r0, #45	; 0x2d
   2ab5c:	bne	2ab6c <__assert_fail@plt+0x19564>
   2ab60:	movw	r0, #4
   2ab64:	str	r0, [fp, #-4]
   2ab68:	b	2b0e8 <__assert_fail@plt+0x19ae0>
   2ab6c:	ldr	r0, [fp, #-8]
   2ab70:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2ab74:	ldr	r2, [fp, #-16]
   2ab78:	bl	11518 <strtoumax@plt>
   2ab7c:	str	r1, [sp, #44]	; 0x2c
   2ab80:	str	r0, [sp, #40]	; 0x28
   2ab84:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2ab88:	ldr	r0, [r0]
   2ab8c:	ldr	r1, [fp, #-8]
   2ab90:	cmp	r0, r1
   2ab94:	bne	2ac00 <__assert_fail@plt+0x195f8>
   2ab98:	ldr	r0, [fp, #8]
   2ab9c:	movw	r1, #0
   2aba0:	cmp	r0, r1
   2aba4:	beq	2abf0 <__assert_fail@plt+0x195e8>
   2aba8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2abac:	ldr	r0, [r0]
   2abb0:	ldrb	r0, [r0]
   2abb4:	cmp	r0, #0
   2abb8:	beq	2abf0 <__assert_fail@plt+0x195e8>
   2abbc:	ldr	r0, [fp, #8]
   2abc0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2abc4:	ldr	r1, [r1]
   2abc8:	ldrb	r1, [r1]
   2abcc:	bl	114b8 <strchr@plt>
   2abd0:	movw	r1, #0
   2abd4:	cmp	r0, r1
   2abd8:	beq	2abf0 <__assert_fail@plt+0x195e8>
   2abdc:	mov	r0, #0
   2abe0:	str	r0, [sp, #44]	; 0x2c
   2abe4:	mov	r0, #1
   2abe8:	str	r0, [sp, #40]	; 0x28
   2abec:	b	2abfc <__assert_fail@plt+0x195f4>
   2abf0:	movw	r0, #4
   2abf4:	str	r0, [fp, #-4]
   2abf8:	b	2b0e8 <__assert_fail@plt+0x19ae0>
   2abfc:	b	2ac38 <__assert_fail@plt+0x19630>
   2ac00:	bl	114e8 <__errno_location@plt>
   2ac04:	ldr	r0, [r0]
   2ac08:	cmp	r0, #0
   2ac0c:	beq	2ac34 <__assert_fail@plt+0x1962c>
   2ac10:	bl	114e8 <__errno_location@plt>
   2ac14:	ldr	r0, [r0]
   2ac18:	cmp	r0, #34	; 0x22
   2ac1c:	beq	2ac2c <__assert_fail@plt+0x19624>
   2ac20:	movw	r0, #4
   2ac24:	str	r0, [fp, #-4]
   2ac28:	b	2b0e8 <__assert_fail@plt+0x19ae0>
   2ac2c:	movw	r0, #1
   2ac30:	str	r0, [sp, #36]	; 0x24
   2ac34:	b	2ac38 <__assert_fail@plt+0x19630>
   2ac38:	ldr	r0, [fp, #8]
   2ac3c:	movw	r1, #0
   2ac40:	cmp	r0, r1
   2ac44:	bne	2ac68 <__assert_fail@plt+0x19660>
   2ac48:	ldr	r0, [sp, #40]	; 0x28
   2ac4c:	ldr	r1, [sp, #44]	; 0x2c
   2ac50:	ldr	r2, [fp, #-20]	; 0xffffffec
   2ac54:	str	r1, [r2, #4]
   2ac58:	str	r0, [r2]
   2ac5c:	ldr	r0, [sp, #36]	; 0x24
   2ac60:	str	r0, [fp, #-4]
   2ac64:	b	2b0e8 <__assert_fail@plt+0x19ae0>
   2ac68:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2ac6c:	ldr	r0, [r0]
   2ac70:	ldrb	r0, [r0]
   2ac74:	cmp	r0, #0
   2ac78:	beq	2b0cc <__assert_fail@plt+0x19ac4>
   2ac7c:	movw	r0, #1024	; 0x400
   2ac80:	str	r0, [sp, #24]
   2ac84:	movw	r0, #1
   2ac88:	str	r0, [sp, #20]
   2ac8c:	ldr	r0, [fp, #8]
   2ac90:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2ac94:	ldr	r1, [r1]
   2ac98:	ldrb	r1, [r1]
   2ac9c:	bl	114b8 <strchr@plt>
   2aca0:	movw	r1, #0
   2aca4:	cmp	r0, r1
   2aca8:	bne	2acd0 <__assert_fail@plt+0x196c8>
   2acac:	ldr	r0, [sp, #40]	; 0x28
   2acb0:	ldr	r1, [sp, #44]	; 0x2c
   2acb4:	ldr	r2, [fp, #-20]	; 0xffffffec
   2acb8:	str	r1, [r2, #4]
   2acbc:	str	r0, [r2]
   2acc0:	ldr	r0, [sp, #36]	; 0x24
   2acc4:	orr	r0, r0, #2
   2acc8:	str	r0, [fp, #-4]
   2accc:	b	2b0e8 <__assert_fail@plt+0x19ae0>
   2acd0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2acd4:	ldr	r0, [r0]
   2acd8:	ldrb	r0, [r0]
   2acdc:	sub	r0, r0, #69	; 0x45
   2ace0:	cmp	r0, #47	; 0x2f
   2ace4:	str	r0, [sp, #8]
   2ace8:	bhi	2ae54 <__assert_fail@plt+0x1984c>
   2acec:	add	r0, pc, #8
   2acf0:	ldr	r1, [sp, #8]
   2acf4:	ldr	r0, [r0, r1, lsl #2]
   2acf8:	mov	pc, r0
   2acfc:			; <UNDEFINED> instruction: 0x0002adbc
   2ad00:	andeq	sl, r2, r4, asr lr
   2ad04:			; <UNDEFINED> instruction: 0x0002adbc
   2ad08:	andeq	sl, r2, r4, asr lr
   2ad0c:	andeq	sl, r2, r4, asr lr
   2ad10:	andeq	sl, r2, r4, asr lr
   2ad14:			; <UNDEFINED> instruction: 0x0002adbc
   2ad18:	andeq	sl, r2, r4, asr lr
   2ad1c:			; <UNDEFINED> instruction: 0x0002adbc
   2ad20:	andeq	sl, r2, r4, asr lr
   2ad24:	andeq	sl, r2, r4, asr lr
   2ad28:			; <UNDEFINED> instruction: 0x0002adbc
   2ad2c:	andeq	sl, r2, r4, asr lr
   2ad30:	andeq	sl, r2, r4, asr lr
   2ad34:	andeq	sl, r2, r4, asr lr
   2ad38:			; <UNDEFINED> instruction: 0x0002adbc
   2ad3c:	andeq	sl, r2, r4, asr lr
   2ad40:	andeq	sl, r2, r4, asr lr
   2ad44:	andeq	sl, r2, r4, asr lr
   2ad48:	andeq	sl, r2, r4, asr lr
   2ad4c:			; <UNDEFINED> instruction: 0x0002adbc
   2ad50:			; <UNDEFINED> instruction: 0x0002adbc
   2ad54:	andeq	sl, r2, r4, asr lr
   2ad58:	andeq	sl, r2, r4, asr lr
   2ad5c:	andeq	sl, r2, r4, asr lr
   2ad60:	andeq	sl, r2, r4, asr lr
   2ad64:	andeq	sl, r2, r4, asr lr
   2ad68:	andeq	sl, r2, r4, asr lr
   2ad6c:	andeq	sl, r2, r4, asr lr
   2ad70:	andeq	sl, r2, r4, asr lr
   2ad74:	andeq	sl, r2, r4, asr lr
   2ad78:	andeq	sl, r2, r4, asr lr
   2ad7c:	andeq	sl, r2, r4, asr lr
   2ad80:	andeq	sl, r2, r4, asr lr
   2ad84:			; <UNDEFINED> instruction: 0x0002adbc
   2ad88:	andeq	sl, r2, r4, asr lr
   2ad8c:	andeq	sl, r2, r4, asr lr
   2ad90:	andeq	sl, r2, r4, asr lr
   2ad94:			; <UNDEFINED> instruction: 0x0002adbc
   2ad98:	andeq	sl, r2, r4, asr lr
   2ad9c:			; <UNDEFINED> instruction: 0x0002adbc
   2ada0:	andeq	sl, r2, r4, asr lr
   2ada4:	andeq	sl, r2, r4, asr lr
   2ada8:	andeq	sl, r2, r4, asr lr
   2adac:	andeq	sl, r2, r4, asr lr
   2adb0:	andeq	sl, r2, r4, asr lr
   2adb4:	andeq	sl, r2, r4, asr lr
   2adb8:			; <UNDEFINED> instruction: 0x0002adbc
   2adbc:	ldr	r0, [fp, #8]
   2adc0:	movw	r1, #48	; 0x30
   2adc4:	bl	114b8 <strchr@plt>
   2adc8:	movw	r1, #0
   2adcc:	cmp	r0, r1
   2add0:	beq	2ae50 <__assert_fail@plt+0x19848>
   2add4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2add8:	ldr	r0, [r0]
   2addc:	ldrb	r0, [r0, #1]
   2ade0:	mov	r1, r0
   2ade4:	cmp	r0, #66	; 0x42
   2ade8:	str	r1, [sp, #4]
   2adec:	beq	2ae38 <__assert_fail@plt+0x19830>
   2adf0:	b	2adf4 <__assert_fail@plt+0x197ec>
   2adf4:	ldr	r0, [sp, #4]
   2adf8:	cmp	r0, #68	; 0x44
   2adfc:	beq	2ae38 <__assert_fail@plt+0x19830>
   2ae00:	b	2ae04 <__assert_fail@plt+0x197fc>
   2ae04:	ldr	r0, [sp, #4]
   2ae08:	cmp	r0, #105	; 0x69
   2ae0c:	bne	2ae4c <__assert_fail@plt+0x19844>
   2ae10:	b	2ae14 <__assert_fail@plt+0x1980c>
   2ae14:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2ae18:	ldr	r0, [r0]
   2ae1c:	ldrb	r0, [r0, #2]
   2ae20:	cmp	r0, #66	; 0x42
   2ae24:	bne	2ae34 <__assert_fail@plt+0x1982c>
   2ae28:	ldr	r0, [sp, #20]
   2ae2c:	add	r0, r0, #2
   2ae30:	str	r0, [sp, #20]
   2ae34:	b	2ae4c <__assert_fail@plt+0x19844>
   2ae38:	movw	r0, #1000	; 0x3e8
   2ae3c:	str	r0, [sp, #24]
   2ae40:	ldr	r0, [sp, #20]
   2ae44:	add	r0, r0, #1
   2ae48:	str	r0, [sp, #20]
   2ae4c:	b	2ae50 <__assert_fail@plt+0x19848>
   2ae50:	b	2ae54 <__assert_fail@plt+0x1984c>
   2ae54:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2ae58:	ldr	r0, [r0]
   2ae5c:	ldrb	r0, [r0]
   2ae60:	sub	r0, r0, #66	; 0x42
   2ae64:	cmp	r0, #53	; 0x35
   2ae68:	str	r0, [sp]
   2ae6c:	bhi	2b060 <__assert_fail@plt+0x19a58>
   2ae70:	add	r0, pc, #8
   2ae74:	ldr	r1, [sp]
   2ae78:	ldr	r0, [r0, r1, lsl #2]
   2ae7c:	mov	pc, r0
   2ae80:	andeq	sl, r2, ip, ror #30
   2ae84:	andeq	fp, r2, r0, rrx
   2ae88:	andeq	fp, r2, r0, rrx
   2ae8c:	andeq	sl, r2, ip, lsl #31
   2ae90:	andeq	fp, r2, r0, rrx
   2ae94:	andeq	sl, r2, r4, lsr #31
   2ae98:	andeq	fp, r2, r0, rrx
   2ae9c:	andeq	fp, r2, r0, rrx
   2aea0:	andeq	fp, r2, r0, rrx
   2aea4:			; <UNDEFINED> instruction: 0x0002afbc
   2aea8:	andeq	fp, r2, r0, rrx
   2aeac:	ldrdeq	sl, [r2], -r4
   2aeb0:	andeq	fp, r2, r0, rrx
   2aeb4:	andeq	fp, r2, r0, rrx
   2aeb8:	andeq	sl, r2, ip, ror #31
   2aebc:	andeq	fp, r2, r0, rrx
   2aec0:	andeq	fp, r2, r0, rrx
   2aec4:	andeq	fp, r2, r0, rrx
   2aec8:	andeq	fp, r2, r4
   2aecc:	andeq	fp, r2, r0, rrx
   2aed0:	andeq	fp, r2, r0, rrx
   2aed4:	andeq	fp, r2, r0, rrx
   2aed8:	andeq	fp, r2, r0, rrx
   2aedc:	andeq	fp, r2, r0, lsr r0
   2aee0:	andeq	fp, r2, r8, asr #32
   2aee4:	andeq	fp, r2, r0, rrx
   2aee8:	andeq	fp, r2, r0, rrx
   2aeec:	andeq	fp, r2, r0, rrx
   2aef0:	andeq	fp, r2, r0, rrx
   2aef4:	andeq	fp, r2, r0, rrx
   2aef8:	andeq	fp, r2, r0, rrx
   2aefc:	andeq	fp, r2, r0, rrx
   2af00:	andeq	sl, r2, r8, asr pc
   2af04:	andeq	sl, r2, r0, lsl #31
   2af08:	andeq	fp, r2, r0, rrx
   2af0c:	andeq	fp, r2, r0, rrx
   2af10:	andeq	fp, r2, r0, rrx
   2af14:	andeq	sl, r2, r4, lsr #31
   2af18:	andeq	fp, r2, r0, rrx
   2af1c:	andeq	fp, r2, r0, rrx
   2af20:	andeq	fp, r2, r0, rrx
   2af24:			; <UNDEFINED> instruction: 0x0002afbc
   2af28:	andeq	fp, r2, r0, rrx
   2af2c:	ldrdeq	sl, [r2], -r4
   2af30:	andeq	fp, r2, r0, rrx
   2af34:	andeq	fp, r2, r0, rrx
   2af38:	andeq	fp, r2, r0, rrx
   2af3c:	andeq	fp, r2, r0, rrx
   2af40:	andeq	fp, r2, r0, rrx
   2af44:	andeq	fp, r2, r0, rrx
   2af48:	andeq	fp, r2, r4
   2af4c:	andeq	fp, r2, r0, rrx
   2af50:	andeq	fp, r2, r0, rrx
   2af54:	andeq	fp, r2, ip, lsl r0
   2af58:	add	r0, sp, #40	; 0x28
   2af5c:	movw	r1, #512	; 0x200
   2af60:	bl	2b0f4 <__assert_fail@plt+0x19aec>
   2af64:	str	r0, [sp, #16]
   2af68:	b	2b084 <__assert_fail@plt+0x19a7c>
   2af6c:	add	r0, sp, #40	; 0x28
   2af70:	movw	r1, #1024	; 0x400
   2af74:	bl	2b0f4 <__assert_fail@plt+0x19aec>
   2af78:	str	r0, [sp, #16]
   2af7c:	b	2b084 <__assert_fail@plt+0x19a7c>
   2af80:	movw	r0, #0
   2af84:	str	r0, [sp, #16]
   2af88:	b	2b084 <__assert_fail@plt+0x19a7c>
   2af8c:	ldr	r1, [sp, #24]
   2af90:	add	r0, sp, #40	; 0x28
   2af94:	movw	r2, #6
   2af98:	bl	2c96c <__assert_fail@plt+0x1b364>
   2af9c:	str	r0, [sp, #16]
   2afa0:	b	2b084 <__assert_fail@plt+0x19a7c>
   2afa4:	ldr	r1, [sp, #24]
   2afa8:	add	r0, sp, #40	; 0x28
   2afac:	movw	r2, #3
   2afb0:	bl	2c96c <__assert_fail@plt+0x1b364>
   2afb4:	str	r0, [sp, #16]
   2afb8:	b	2b084 <__assert_fail@plt+0x19a7c>
   2afbc:	ldr	r1, [sp, #24]
   2afc0:	add	r0, sp, #40	; 0x28
   2afc4:	movw	r2, #1
   2afc8:	bl	2c96c <__assert_fail@plt+0x1b364>
   2afcc:	str	r0, [sp, #16]
   2afd0:	b	2b084 <__assert_fail@plt+0x19a7c>
   2afd4:	ldr	r1, [sp, #24]
   2afd8:	add	r0, sp, #40	; 0x28
   2afdc:	movw	r2, #2
   2afe0:	bl	2c96c <__assert_fail@plt+0x1b364>
   2afe4:	str	r0, [sp, #16]
   2afe8:	b	2b084 <__assert_fail@plt+0x19a7c>
   2afec:	ldr	r1, [sp, #24]
   2aff0:	add	r0, sp, #40	; 0x28
   2aff4:	movw	r2, #5
   2aff8:	bl	2c96c <__assert_fail@plt+0x1b364>
   2affc:	str	r0, [sp, #16]
   2b000:	b	2b084 <__assert_fail@plt+0x19a7c>
   2b004:	ldr	r1, [sp, #24]
   2b008:	add	r0, sp, #40	; 0x28
   2b00c:	movw	r2, #4
   2b010:	bl	2c96c <__assert_fail@plt+0x1b364>
   2b014:	str	r0, [sp, #16]
   2b018:	b	2b084 <__assert_fail@plt+0x19a7c>
   2b01c:	add	r0, sp, #40	; 0x28
   2b020:	movw	r1, #2
   2b024:	bl	2b0f4 <__assert_fail@plt+0x19aec>
   2b028:	str	r0, [sp, #16]
   2b02c:	b	2b084 <__assert_fail@plt+0x19a7c>
   2b030:	ldr	r1, [sp, #24]
   2b034:	add	r0, sp, #40	; 0x28
   2b038:	movw	r2, #8
   2b03c:	bl	2c96c <__assert_fail@plt+0x1b364>
   2b040:	str	r0, [sp, #16]
   2b044:	b	2b084 <__assert_fail@plt+0x19a7c>
   2b048:	ldr	r1, [sp, #24]
   2b04c:	add	r0, sp, #40	; 0x28
   2b050:	movw	r2, #7
   2b054:	bl	2c96c <__assert_fail@plt+0x1b364>
   2b058:	str	r0, [sp, #16]
   2b05c:	b	2b084 <__assert_fail@plt+0x19a7c>
   2b060:	ldr	r0, [sp, #40]	; 0x28
   2b064:	ldr	r1, [sp, #44]	; 0x2c
   2b068:	ldr	r2, [fp, #-20]	; 0xffffffec
   2b06c:	str	r1, [r2, #4]
   2b070:	str	r0, [r2]
   2b074:	ldr	r0, [sp, #36]	; 0x24
   2b078:	orr	r0, r0, #2
   2b07c:	str	r0, [fp, #-4]
   2b080:	b	2b0e8 <__assert_fail@plt+0x19ae0>
   2b084:	ldr	r0, [sp, #16]
   2b088:	ldr	r1, [sp, #36]	; 0x24
   2b08c:	orr	r0, r1, r0
   2b090:	str	r0, [sp, #36]	; 0x24
   2b094:	ldr	r0, [sp, #20]
   2b098:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2b09c:	ldr	r2, [r1]
   2b0a0:	add	r0, r2, r0
   2b0a4:	str	r0, [r1]
   2b0a8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2b0ac:	ldr	r0, [r0]
   2b0b0:	ldrsb	r0, [r0]
   2b0b4:	cmp	r0, #0
   2b0b8:	beq	2b0c8 <__assert_fail@plt+0x19ac0>
   2b0bc:	ldr	r0, [sp, #36]	; 0x24
   2b0c0:	orr	r0, r0, #2
   2b0c4:	str	r0, [sp, #36]	; 0x24
   2b0c8:	b	2b0cc <__assert_fail@plt+0x19ac4>
   2b0cc:	ldr	r0, [sp, #40]	; 0x28
   2b0d0:	ldr	r1, [sp, #44]	; 0x2c
   2b0d4:	ldr	r2, [fp, #-20]	; 0xffffffec
   2b0d8:	str	r1, [r2, #4]
   2b0dc:	str	r0, [r2]
   2b0e0:	ldr	r0, [sp, #36]	; 0x24
   2b0e4:	str	r0, [fp, #-4]
   2b0e8:	ldr	r0, [fp, #-4]
   2b0ec:	mov	sp, fp
   2b0f0:	pop	{fp, pc}
   2b0f4:	push	{fp, lr}
   2b0f8:	mov	fp, sp
   2b0fc:	sub	sp, sp, #112	; 0x70
   2b100:	str	r0, [fp, #-8]
   2b104:	str	r1, [fp, #-12]
   2b108:	b	2b5b8 <__assert_fail@plt+0x19fb0>
   2b10c:	b	2b380 <__assert_fail@plt+0x19d78>
   2b110:	ldr	r0, [fp, #-12]
   2b114:	cmp	r0, #0
   2b118:	bge	2b270 <__assert_fail@plt+0x19c68>
   2b11c:	mov	r0, #1
   2b120:	cmp	r0, #0
   2b124:	bne	2b1cc <__assert_fail@plt+0x19bc4>
   2b128:	b	2b12c <__assert_fail@plt+0x19b24>
   2b12c:	b	2b130 <__assert_fail@plt+0x19b28>
   2b130:	ldr	r0, [fp, #-8]
   2b134:	ldr	r1, [r0]
   2b138:	ldr	r0, [r0, #4]
   2b13c:	ldr	r2, [fp, #-12]
   2b140:	mov	r3, #127	; 0x7f
   2b144:	sdiv	r2, r3, r2
   2b148:	subs	r1, r1, r2
   2b14c:	sbcs	r0, r0, r2, asr #31
   2b150:	bcc	2b338 <__assert_fail@plt+0x19d30>
   2b154:	b	2b35c <__assert_fail@plt+0x19d54>
   2b158:	b	2b15c <__assert_fail@plt+0x19b54>
   2b15c:	ldr	r0, [pc, #4076]	; 2c150 <__assert_fail@plt+0x1ab48>
   2b160:	ldr	r1, [fp, #-12]
   2b164:	cmp	r1, r0
   2b168:	blt	2b180 <__assert_fail@plt+0x19b78>
   2b16c:	b	2b18c <__assert_fail@plt+0x19b84>
   2b170:	ldr	r0, [fp, #-12]
   2b174:	movw	r1, #0
   2b178:	cmp	r1, r0
   2b17c:	bge	2b18c <__assert_fail@plt+0x19b84>
   2b180:	movw	r0, #0
   2b184:	str	r0, [fp, #-28]	; 0xffffffe4
   2b188:	b	2b1a4 <__assert_fail@plt+0x19b9c>
   2b18c:	ldr	r0, [fp, #-12]
   2b190:	movw	r1, #0
   2b194:	sub	r0, r1, r0
   2b198:	movw	r1, #127	; 0x7f
   2b19c:	sdiv	r0, r1, r0
   2b1a0:	str	r0, [fp, #-28]	; 0xffffffe4
   2b1a4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2b1a8:	ldr	r1, [fp, #-8]
   2b1ac:	ldr	r2, [r1]
   2b1b0:	ldr	r1, [r1, #4]
   2b1b4:	mvn	r1, r1
   2b1b8:	mvn	r2, r2
   2b1bc:	subs	r2, r2, r0
   2b1c0:	sbcs	r0, r1, r0, asr #31
   2b1c4:	bcs	2b338 <__assert_fail@plt+0x19d30>
   2b1c8:	b	2b35c <__assert_fail@plt+0x19d54>
   2b1cc:	b	2b1d0 <__assert_fail@plt+0x19bc8>
   2b1d0:	b	2b248 <__assert_fail@plt+0x19c40>
   2b1d4:	b	2b248 <__assert_fail@plt+0x19c40>
   2b1d8:	ldr	r0, [fp, #-12]
   2b1dc:	cmn	r0, #1
   2b1e0:	bne	2b248 <__assert_fail@plt+0x19c40>
   2b1e4:	b	2b208 <__assert_fail@plt+0x19c00>
   2b1e8:	ldr	r0, [fp, #-8]
   2b1ec:	ldr	r1, [r0]
   2b1f0:	ldr	r0, [r0, #4]
   2b1f4:	eor	r1, r1, #128	; 0x80
   2b1f8:	orr	r0, r1, r0
   2b1fc:	cmp	r0, #0
   2b200:	bne	2b338 <__assert_fail@plt+0x19d30>
   2b204:	b	2b35c <__assert_fail@plt+0x19d54>
   2b208:	ldr	r0, [fp, #-8]
   2b20c:	ldr	r1, [r0]
   2b210:	ldr	r0, [r0, #4]
   2b214:	orr	r0, r1, r0
   2b218:	cmp	r0, #0
   2b21c:	beq	2b35c <__assert_fail@plt+0x19d54>
   2b220:	b	2b224 <__assert_fail@plt+0x19c1c>
   2b224:	ldr	r0, [fp, #-8]
   2b228:	ldr	r1, [r0]
   2b22c:	ldr	r0, [r0, #4]
   2b230:	subs	r1, r1, #1
   2b234:	sbc	r0, r0, #0
   2b238:	rsbs	r1, r1, #127	; 0x7f
   2b23c:	rscs	r0, r0, #0
   2b240:	bcc	2b338 <__assert_fail@plt+0x19d30>
   2b244:	b	2b35c <__assert_fail@plt+0x19d54>
   2b248:	ldr	r0, [fp, #-12]
   2b24c:	mvn	r1, #127	; 0x7f
   2b250:	sdiv	r0, r1, r0
   2b254:	ldr	r1, [fp, #-8]
   2b258:	ldr	r2, [r1]
   2b25c:	ldr	r1, [r1, #4]
   2b260:	subs	r2, r0, r2
   2b264:	rscs	r0, r1, r0, asr #31
   2b268:	bcc	2b338 <__assert_fail@plt+0x19d30>
   2b26c:	b	2b35c <__assert_fail@plt+0x19d54>
   2b270:	ldr	r0, [fp, #-12]
   2b274:	cmp	r0, #0
   2b278:	bne	2b280 <__assert_fail@plt+0x19c78>
   2b27c:	b	2b35c <__assert_fail@plt+0x19d54>
   2b280:	mov	r0, #1
   2b284:	cmp	r0, #0
   2b288:	bne	2b310 <__assert_fail@plt+0x19d08>
   2b28c:	b	2b290 <__assert_fail@plt+0x19c88>
   2b290:	ldr	r0, [fp, #-8]
   2b294:	ldr	r1, [r0]
   2b298:	ldr	r0, [r0, #4]
   2b29c:	and	r0, r1, r0
   2b2a0:	cmn	r0, #1
   2b2a4:	bne	2b2e4 <__assert_fail@plt+0x19cdc>
   2b2a8:	b	2b2ac <__assert_fail@plt+0x19ca4>
   2b2ac:	b	2b2b0 <__assert_fail@plt+0x19ca8>
   2b2b0:	ldr	r0, [fp, #-12]
   2b2b4:	mvn	r1, #127	; 0x7f
   2b2b8:	add	r0, r0, r1
   2b2bc:	movw	r1, #0
   2b2c0:	cmp	r1, r0
   2b2c4:	blt	2b338 <__assert_fail@plt+0x19d30>
   2b2c8:	b	2b35c <__assert_fail@plt+0x19d54>
   2b2cc:	ldr	r0, [fp, #-12]
   2b2d0:	sub	r0, r0, #1
   2b2d4:	movw	r1, #127	; 0x7f
   2b2d8:	cmp	r1, r0
   2b2dc:	blt	2b338 <__assert_fail@plt+0x19d30>
   2b2e0:	b	2b35c <__assert_fail@plt+0x19d54>
   2b2e4:	ldr	r0, [fp, #-8]
   2b2e8:	ldr	r2, [r0]
   2b2ec:	ldr	r3, [r0, #4]
   2b2f0:	mvn	r0, #127	; 0x7f
   2b2f4:	mvn	r1, #0
   2b2f8:	bl	2ee18 <__assert_fail@plt+0x1d810>
   2b2fc:	ldr	r2, [fp, #-12]
   2b300:	subs	r0, r0, r2
   2b304:	sbcs	r1, r1, r2, asr #31
   2b308:	bcc	2b338 <__assert_fail@plt+0x19d30>
   2b30c:	b	2b35c <__assert_fail@plt+0x19d54>
   2b310:	ldr	r0, [fp, #-12]
   2b314:	mov	r1, #127	; 0x7f
   2b318:	sdiv	r0, r1, r0
   2b31c:	ldr	r1, [fp, #-8]
   2b320:	ldr	r2, [r1]
   2b324:	ldr	r1, [r1, #4]
   2b328:	subs	r2, r0, r2
   2b32c:	rscs	r0, r1, r0, asr #31
   2b330:	bcs	2b35c <__assert_fail@plt+0x19d54>
   2b334:	b	2b338 <__assert_fail@plt+0x19d30>
   2b338:	ldr	r0, [fp, #-8]
   2b33c:	ldr	r0, [r0]
   2b340:	ldr	r1, [fp, #-12]
   2b344:	mul	r0, r0, r1
   2b348:	sxtb	r0, r0
   2b34c:	asr	r1, r0, #31
   2b350:	str	r0, [fp, #-24]	; 0xffffffe8
   2b354:	str	r1, [fp, #-20]	; 0xffffffec
   2b358:	b	2c920 <__assert_fail@plt+0x1b318>
   2b35c:	ldr	r0, [fp, #-8]
   2b360:	ldr	r0, [r0]
   2b364:	ldr	r1, [fp, #-12]
   2b368:	mul	r0, r0, r1
   2b36c:	sxtb	r0, r0
   2b370:	asr	r1, r0, #31
   2b374:	str	r0, [fp, #-24]	; 0xffffffe8
   2b378:	str	r1, [fp, #-20]	; 0xffffffec
   2b37c:	b	2c93c <__assert_fail@plt+0x1b334>
   2b380:	ldr	r0, [fp, #-12]
   2b384:	cmp	r0, #0
   2b388:	bge	2b4bc <__assert_fail@plt+0x19eb4>
   2b38c:	mov	r0, #1
   2b390:	cmp	r0, #0
   2b394:	bne	2b43c <__assert_fail@plt+0x19e34>
   2b398:	b	2b39c <__assert_fail@plt+0x19d94>
   2b39c:	b	2b3a0 <__assert_fail@plt+0x19d98>
   2b3a0:	ldr	r0, [fp, #-8]
   2b3a4:	ldr	r1, [r0]
   2b3a8:	ldr	r0, [r0, #4]
   2b3ac:	ldr	r2, [fp, #-12]
   2b3b0:	mov	r3, #255	; 0xff
   2b3b4:	sdiv	r2, r3, r2
   2b3b8:	subs	r1, r1, r2
   2b3bc:	sbcs	r0, r0, r2, asr #31
   2b3c0:	bcc	2b570 <__assert_fail@plt+0x19f68>
   2b3c4:	b	2b594 <__assert_fail@plt+0x19f8c>
   2b3c8:	b	2b3cc <__assert_fail@plt+0x19dc4>
   2b3cc:	ldr	r0, [pc, #3452]	; 2c150 <__assert_fail@plt+0x1ab48>
   2b3d0:	ldr	r1, [fp, #-12]
   2b3d4:	cmp	r1, r0
   2b3d8:	blt	2b3f0 <__assert_fail@plt+0x19de8>
   2b3dc:	b	2b3fc <__assert_fail@plt+0x19df4>
   2b3e0:	ldr	r0, [fp, #-12]
   2b3e4:	movw	r1, #0
   2b3e8:	cmp	r1, r0
   2b3ec:	bge	2b3fc <__assert_fail@plt+0x19df4>
   2b3f0:	movw	r0, #0
   2b3f4:	str	r0, [fp, #-32]	; 0xffffffe0
   2b3f8:	b	2b414 <__assert_fail@plt+0x19e0c>
   2b3fc:	ldr	r0, [fp, #-12]
   2b400:	movw	r1, #0
   2b404:	sub	r0, r1, r0
   2b408:	movw	r1, #255	; 0xff
   2b40c:	sdiv	r0, r1, r0
   2b410:	str	r0, [fp, #-32]	; 0xffffffe0
   2b414:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2b418:	ldr	r1, [fp, #-8]
   2b41c:	ldr	r2, [r1]
   2b420:	ldr	r1, [r1, #4]
   2b424:	mvn	r1, r1
   2b428:	mvn	r2, r2
   2b42c:	subs	r2, r2, r0
   2b430:	sbcs	r0, r1, r0, asr #31
   2b434:	bcs	2b570 <__assert_fail@plt+0x19f68>
   2b438:	b	2b594 <__assert_fail@plt+0x19f8c>
   2b43c:	b	2b440 <__assert_fail@plt+0x19e38>
   2b440:	b	2b4a0 <__assert_fail@plt+0x19e98>
   2b444:	b	2b4a0 <__assert_fail@plt+0x19e98>
   2b448:	ldr	r0, [fp, #-12]
   2b44c:	cmn	r0, #1
   2b450:	bne	2b4a0 <__assert_fail@plt+0x19e98>
   2b454:	b	2b474 <__assert_fail@plt+0x19e6c>
   2b458:	ldr	r0, [fp, #-8]
   2b45c:	ldr	r1, [r0]
   2b460:	ldr	r0, [r0, #4]
   2b464:	orr	r0, r1, r0
   2b468:	cmp	r0, #0
   2b46c:	bne	2b570 <__assert_fail@plt+0x19f68>
   2b470:	b	2b594 <__assert_fail@plt+0x19f8c>
   2b474:	ldr	r0, [fp, #-8]
   2b478:	ldr	r1, [r0]
   2b47c:	ldr	r0, [r0, #4]
   2b480:	orr	r0, r1, r0
   2b484:	cmp	r0, #0
   2b488:	beq	2b594 <__assert_fail@plt+0x19f8c>
   2b48c:	b	2b490 <__assert_fail@plt+0x19e88>
   2b490:	mov	r0, #0
   2b494:	cmp	r0, #0
   2b498:	bne	2b570 <__assert_fail@plt+0x19f68>
   2b49c:	b	2b594 <__assert_fail@plt+0x19f8c>
   2b4a0:	ldr	r0, [fp, #-8]
   2b4a4:	ldr	r1, [r0]
   2b4a8:	ldr	r0, [r0, #4]
   2b4ac:	orr	r0, r1, r0
   2b4b0:	cmp	r0, #0
   2b4b4:	bne	2b570 <__assert_fail@plt+0x19f68>
   2b4b8:	b	2b594 <__assert_fail@plt+0x19f8c>
   2b4bc:	ldr	r0, [fp, #-12]
   2b4c0:	cmp	r0, #0
   2b4c4:	bne	2b4cc <__assert_fail@plt+0x19ec4>
   2b4c8:	b	2b594 <__assert_fail@plt+0x19f8c>
   2b4cc:	mov	r0, #1
   2b4d0:	cmp	r0, #0
   2b4d4:	bne	2b548 <__assert_fail@plt+0x19f40>
   2b4d8:	b	2b4dc <__assert_fail@plt+0x19ed4>
   2b4dc:	b	2b4e4 <__assert_fail@plt+0x19edc>
   2b4e0:	b	2b4e8 <__assert_fail@plt+0x19ee0>
   2b4e4:	b	2b538 <__assert_fail@plt+0x19f30>
   2b4e8:	ldr	r0, [fp, #-8]
   2b4ec:	ldr	r1, [r0]
   2b4f0:	ldr	r0, [r0, #4]
   2b4f4:	and	r0, r1, r0
   2b4f8:	cmn	r0, #1
   2b4fc:	bne	2b538 <__assert_fail@plt+0x19f30>
   2b500:	b	2b504 <__assert_fail@plt+0x19efc>
   2b504:	b	2b508 <__assert_fail@plt+0x19f00>
   2b508:	ldr	r0, [fp, #-12]
   2b50c:	add	r0, r0, #0
   2b510:	movw	r1, #0
   2b514:	cmp	r1, r0
   2b518:	blt	2b570 <__assert_fail@plt+0x19f68>
   2b51c:	b	2b594 <__assert_fail@plt+0x19f8c>
   2b520:	ldr	r0, [fp, #-12]
   2b524:	sub	r0, r0, #1
   2b528:	mvn	r1, #0
   2b52c:	cmp	r1, r0
   2b530:	blt	2b570 <__assert_fail@plt+0x19f68>
   2b534:	b	2b594 <__assert_fail@plt+0x19f8c>
   2b538:	ldr	r0, [fp, #-12]
   2b53c:	cmp	r0, #0
   2b540:	bne	2b570 <__assert_fail@plt+0x19f68>
   2b544:	b	2b594 <__assert_fail@plt+0x19f8c>
   2b548:	ldr	r0, [fp, #-12]
   2b54c:	mov	r1, #255	; 0xff
   2b550:	sdiv	r0, r1, r0
   2b554:	ldr	r1, [fp, #-8]
   2b558:	ldr	r2, [r1]
   2b55c:	ldr	r1, [r1, #4]
   2b560:	subs	r2, r0, r2
   2b564:	rscs	r0, r1, r0, asr #31
   2b568:	bcs	2b594 <__assert_fail@plt+0x19f8c>
   2b56c:	b	2b570 <__assert_fail@plt+0x19f68>
   2b570:	ldr	r0, [fp, #-8]
   2b574:	ldr	r0, [r0]
   2b578:	ldr	r1, [fp, #-12]
   2b57c:	mul	r0, r0, r1
   2b580:	uxtb	r0, r0
   2b584:	mov	r1, #0
   2b588:	str	r1, [fp, #-20]	; 0xffffffec
   2b58c:	str	r0, [fp, #-24]	; 0xffffffe8
   2b590:	b	2c920 <__assert_fail@plt+0x1b318>
   2b594:	ldr	r0, [fp, #-8]
   2b598:	ldr	r0, [r0]
   2b59c:	ldr	r1, [fp, #-12]
   2b5a0:	mul	r0, r0, r1
   2b5a4:	uxtb	r0, r0
   2b5a8:	mov	r1, #0
   2b5ac:	str	r1, [fp, #-20]	; 0xffffffec
   2b5b0:	str	r0, [fp, #-24]	; 0xffffffe8
   2b5b4:	b	2c93c <__assert_fail@plt+0x1b334>
   2b5b8:	b	2ba78 <__assert_fail@plt+0x1a470>
   2b5bc:	b	2b840 <__assert_fail@plt+0x1a238>
   2b5c0:	ldr	r0, [fp, #-12]
   2b5c4:	cmp	r0, #0
   2b5c8:	bge	2b72c <__assert_fail@plt+0x1a124>
   2b5cc:	mov	r0, #1
   2b5d0:	cmp	r0, #0
   2b5d4:	bne	2b67c <__assert_fail@plt+0x1a074>
   2b5d8:	b	2b5dc <__assert_fail@plt+0x19fd4>
   2b5dc:	b	2b5e0 <__assert_fail@plt+0x19fd8>
   2b5e0:	ldr	r0, [fp, #-8]
   2b5e4:	ldr	r1, [r0]
   2b5e8:	ldr	r0, [r0, #4]
   2b5ec:	ldr	r2, [fp, #-12]
   2b5f0:	movw	r3, #32767	; 0x7fff
   2b5f4:	sdiv	r2, r3, r2
   2b5f8:	subs	r1, r1, r2
   2b5fc:	sbcs	r0, r0, r2, asr #31
   2b600:	bcc	2b7f8 <__assert_fail@plt+0x1a1f0>
   2b604:	b	2b81c <__assert_fail@plt+0x1a214>
   2b608:	b	2b60c <__assert_fail@plt+0x1a004>
   2b60c:	ldr	r0, [pc, #2876]	; 2c150 <__assert_fail@plt+0x1ab48>
   2b610:	ldr	r1, [fp, #-12]
   2b614:	cmp	r1, r0
   2b618:	blt	2b630 <__assert_fail@plt+0x1a028>
   2b61c:	b	2b63c <__assert_fail@plt+0x1a034>
   2b620:	ldr	r0, [fp, #-12]
   2b624:	movw	r1, #0
   2b628:	cmp	r1, r0
   2b62c:	bge	2b63c <__assert_fail@plt+0x1a034>
   2b630:	movw	r0, #0
   2b634:	str	r0, [fp, #-36]	; 0xffffffdc
   2b638:	b	2b654 <__assert_fail@plt+0x1a04c>
   2b63c:	ldr	r0, [fp, #-12]
   2b640:	movw	r1, #0
   2b644:	sub	r0, r1, r0
   2b648:	movw	r1, #32767	; 0x7fff
   2b64c:	sdiv	r0, r1, r0
   2b650:	str	r0, [fp, #-36]	; 0xffffffdc
   2b654:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2b658:	ldr	r1, [fp, #-8]
   2b65c:	ldr	r2, [r1]
   2b660:	ldr	r1, [r1, #4]
   2b664:	mvn	r1, r1
   2b668:	mvn	r2, r2
   2b66c:	subs	r2, r2, r0
   2b670:	sbcs	r0, r1, r0, asr #31
   2b674:	bcs	2b7f8 <__assert_fail@plt+0x1a1f0>
   2b678:	b	2b81c <__assert_fail@plt+0x1a214>
   2b67c:	b	2b680 <__assert_fail@plt+0x1a078>
   2b680:	b	2b700 <__assert_fail@plt+0x1a0f8>
   2b684:	b	2b700 <__assert_fail@plt+0x1a0f8>
   2b688:	ldr	r0, [fp, #-12]
   2b68c:	cmn	r0, #1
   2b690:	bne	2b700 <__assert_fail@plt+0x1a0f8>
   2b694:	b	2b6b8 <__assert_fail@plt+0x1a0b0>
   2b698:	ldr	r0, [fp, #-8]
   2b69c:	ldr	r1, [r0]
   2b6a0:	ldr	r0, [r0, #4]
   2b6a4:	eor	r1, r1, #32768	; 0x8000
   2b6a8:	orr	r0, r1, r0
   2b6ac:	cmp	r0, #0
   2b6b0:	bne	2b7f8 <__assert_fail@plt+0x1a1f0>
   2b6b4:	b	2b81c <__assert_fail@plt+0x1a214>
   2b6b8:	ldr	r0, [fp, #-8]
   2b6bc:	ldr	r1, [r0]
   2b6c0:	ldr	r0, [r0, #4]
   2b6c4:	orr	r0, r1, r0
   2b6c8:	cmp	r0, #0
   2b6cc:	beq	2b81c <__assert_fail@plt+0x1a214>
   2b6d0:	b	2b6d4 <__assert_fail@plt+0x1a0cc>
   2b6d4:	ldr	r0, [fp, #-8]
   2b6d8:	ldr	r1, [r0]
   2b6dc:	ldr	r0, [r0, #4]
   2b6e0:	subs	r1, r1, #1
   2b6e4:	sbc	r0, r0, #0
   2b6e8:	lsr	r1, r1, #15
   2b6ec:	orr	r1, r1, r0, lsl #17
   2b6f0:	orr	r0, r1, r0, lsr #15
   2b6f4:	cmp	r0, #0
   2b6f8:	bne	2b7f8 <__assert_fail@plt+0x1a1f0>
   2b6fc:	b	2b81c <__assert_fail@plt+0x1a214>
   2b700:	ldr	r0, [fp, #-12]
   2b704:	movw	r1, #32768	; 0x8000
   2b708:	movt	r1, #65535	; 0xffff
   2b70c:	sdiv	r0, r1, r0
   2b710:	ldr	r1, [fp, #-8]
   2b714:	ldr	r2, [r1]
   2b718:	ldr	r1, [r1, #4]
   2b71c:	subs	r2, r0, r2
   2b720:	rscs	r0, r1, r0, asr #31
   2b724:	bcc	2b7f8 <__assert_fail@plt+0x1a1f0>
   2b728:	b	2b81c <__assert_fail@plt+0x1a214>
   2b72c:	ldr	r0, [fp, #-12]
   2b730:	cmp	r0, #0
   2b734:	bne	2b73c <__assert_fail@plt+0x1a134>
   2b738:	b	2b81c <__assert_fail@plt+0x1a214>
   2b73c:	mov	r0, #1
   2b740:	cmp	r0, #0
   2b744:	bne	2b7d0 <__assert_fail@plt+0x1a1c8>
   2b748:	b	2b74c <__assert_fail@plt+0x1a144>
   2b74c:	ldr	r0, [fp, #-8]
   2b750:	ldr	r1, [r0]
   2b754:	ldr	r0, [r0, #4]
   2b758:	and	r0, r1, r0
   2b75c:	cmn	r0, #1
   2b760:	bne	2b7a0 <__assert_fail@plt+0x1a198>
   2b764:	b	2b768 <__assert_fail@plt+0x1a160>
   2b768:	b	2b76c <__assert_fail@plt+0x1a164>
   2b76c:	ldr	r0, [pc, #4020]	; 2c728 <__assert_fail@plt+0x1b120>
   2b770:	ldr	r1, [fp, #-12]
   2b774:	add	r0, r1, r0
   2b778:	movw	r1, #0
   2b77c:	cmp	r1, r0
   2b780:	blt	2b7f8 <__assert_fail@plt+0x1a1f0>
   2b784:	b	2b81c <__assert_fail@plt+0x1a214>
   2b788:	ldr	r0, [fp, #-12]
   2b78c:	sub	r0, r0, #1
   2b790:	movw	r1, #32767	; 0x7fff
   2b794:	cmp	r1, r0
   2b798:	blt	2b7f8 <__assert_fail@plt+0x1a1f0>
   2b79c:	b	2b81c <__assert_fail@plt+0x1a214>
   2b7a0:	ldr	r0, [fp, #-8]
   2b7a4:	ldr	r2, [r0]
   2b7a8:	ldr	r3, [r0, #4]
   2b7ac:	movw	r0, #32768	; 0x8000
   2b7b0:	movt	r0, #65535	; 0xffff
   2b7b4:	mvn	r1, #0
   2b7b8:	bl	2ee18 <__assert_fail@plt+0x1d810>
   2b7bc:	ldr	r2, [fp, #-12]
   2b7c0:	subs	r0, r0, r2
   2b7c4:	sbcs	r1, r1, r2, asr #31
   2b7c8:	bcc	2b7f8 <__assert_fail@plt+0x1a1f0>
   2b7cc:	b	2b81c <__assert_fail@plt+0x1a214>
   2b7d0:	ldr	r0, [fp, #-12]
   2b7d4:	movw	r1, #32767	; 0x7fff
   2b7d8:	sdiv	r0, r1, r0
   2b7dc:	ldr	r1, [fp, #-8]
   2b7e0:	ldr	r2, [r1]
   2b7e4:	ldr	r1, [r1, #4]
   2b7e8:	subs	r2, r0, r2
   2b7ec:	rscs	r0, r1, r0, asr #31
   2b7f0:	bcs	2b81c <__assert_fail@plt+0x1a214>
   2b7f4:	b	2b7f8 <__assert_fail@plt+0x1a1f0>
   2b7f8:	ldr	r0, [fp, #-8]
   2b7fc:	ldr	r0, [r0]
   2b800:	ldr	r1, [fp, #-12]
   2b804:	mul	r0, r0, r1
   2b808:	sxth	r0, r0
   2b80c:	asr	r1, r0, #31
   2b810:	str	r0, [fp, #-24]	; 0xffffffe8
   2b814:	str	r1, [fp, #-20]	; 0xffffffec
   2b818:	b	2c920 <__assert_fail@plt+0x1b318>
   2b81c:	ldr	r0, [fp, #-8]
   2b820:	ldr	r0, [r0]
   2b824:	ldr	r1, [fp, #-12]
   2b828:	mul	r0, r0, r1
   2b82c:	sxth	r0, r0
   2b830:	asr	r1, r0, #31
   2b834:	str	r0, [fp, #-24]	; 0xffffffe8
   2b838:	str	r1, [fp, #-20]	; 0xffffffec
   2b83c:	b	2c93c <__assert_fail@plt+0x1b334>
   2b840:	ldr	r0, [fp, #-12]
   2b844:	cmp	r0, #0
   2b848:	bge	2b97c <__assert_fail@plt+0x1a374>
   2b84c:	mov	r0, #1
   2b850:	cmp	r0, #0
   2b854:	bne	2b8fc <__assert_fail@plt+0x1a2f4>
   2b858:	b	2b85c <__assert_fail@plt+0x1a254>
   2b85c:	b	2b860 <__assert_fail@plt+0x1a258>
   2b860:	ldr	r0, [fp, #-8]
   2b864:	ldr	r1, [r0]
   2b868:	ldr	r0, [r0, #4]
   2b86c:	ldr	r2, [fp, #-12]
   2b870:	movw	r3, #65535	; 0xffff
   2b874:	sdiv	r2, r3, r2
   2b878:	subs	r1, r1, r2
   2b87c:	sbcs	r0, r0, r2, asr #31
   2b880:	bcc	2ba30 <__assert_fail@plt+0x1a428>
   2b884:	b	2ba54 <__assert_fail@plt+0x1a44c>
   2b888:	b	2b88c <__assert_fail@plt+0x1a284>
   2b88c:	ldr	r0, [pc, #2236]	; 2c150 <__assert_fail@plt+0x1ab48>
   2b890:	ldr	r1, [fp, #-12]
   2b894:	cmp	r1, r0
   2b898:	blt	2b8b0 <__assert_fail@plt+0x1a2a8>
   2b89c:	b	2b8bc <__assert_fail@plt+0x1a2b4>
   2b8a0:	ldr	r0, [fp, #-12]
   2b8a4:	movw	r1, #0
   2b8a8:	cmp	r1, r0
   2b8ac:	bge	2b8bc <__assert_fail@plt+0x1a2b4>
   2b8b0:	movw	r0, #0
   2b8b4:	str	r0, [fp, #-40]	; 0xffffffd8
   2b8b8:	b	2b8d4 <__assert_fail@plt+0x1a2cc>
   2b8bc:	ldr	r0, [fp, #-12]
   2b8c0:	movw	r1, #0
   2b8c4:	sub	r0, r1, r0
   2b8c8:	movw	r1, #65535	; 0xffff
   2b8cc:	sdiv	r0, r1, r0
   2b8d0:	str	r0, [fp, #-40]	; 0xffffffd8
   2b8d4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2b8d8:	ldr	r1, [fp, #-8]
   2b8dc:	ldr	r2, [r1]
   2b8e0:	ldr	r1, [r1, #4]
   2b8e4:	mvn	r1, r1
   2b8e8:	mvn	r2, r2
   2b8ec:	subs	r2, r2, r0
   2b8f0:	sbcs	r0, r1, r0, asr #31
   2b8f4:	bcs	2ba30 <__assert_fail@plt+0x1a428>
   2b8f8:	b	2ba54 <__assert_fail@plt+0x1a44c>
   2b8fc:	b	2b900 <__assert_fail@plt+0x1a2f8>
   2b900:	b	2b960 <__assert_fail@plt+0x1a358>
   2b904:	b	2b960 <__assert_fail@plt+0x1a358>
   2b908:	ldr	r0, [fp, #-12]
   2b90c:	cmn	r0, #1
   2b910:	bne	2b960 <__assert_fail@plt+0x1a358>
   2b914:	b	2b934 <__assert_fail@plt+0x1a32c>
   2b918:	ldr	r0, [fp, #-8]
   2b91c:	ldr	r1, [r0]
   2b920:	ldr	r0, [r0, #4]
   2b924:	orr	r0, r1, r0
   2b928:	cmp	r0, #0
   2b92c:	bne	2ba30 <__assert_fail@plt+0x1a428>
   2b930:	b	2ba54 <__assert_fail@plt+0x1a44c>
   2b934:	ldr	r0, [fp, #-8]
   2b938:	ldr	r1, [r0]
   2b93c:	ldr	r0, [r0, #4]
   2b940:	orr	r0, r1, r0
   2b944:	cmp	r0, #0
   2b948:	beq	2ba54 <__assert_fail@plt+0x1a44c>
   2b94c:	b	2b950 <__assert_fail@plt+0x1a348>
   2b950:	mov	r0, #0
   2b954:	cmp	r0, #0
   2b958:	bne	2ba30 <__assert_fail@plt+0x1a428>
   2b95c:	b	2ba54 <__assert_fail@plt+0x1a44c>
   2b960:	ldr	r0, [fp, #-8]
   2b964:	ldr	r1, [r0]
   2b968:	ldr	r0, [r0, #4]
   2b96c:	orr	r0, r1, r0
   2b970:	cmp	r0, #0
   2b974:	bne	2ba30 <__assert_fail@plt+0x1a428>
   2b978:	b	2ba54 <__assert_fail@plt+0x1a44c>
   2b97c:	ldr	r0, [fp, #-12]
   2b980:	cmp	r0, #0
   2b984:	bne	2b98c <__assert_fail@plt+0x1a384>
   2b988:	b	2ba54 <__assert_fail@plt+0x1a44c>
   2b98c:	mov	r0, #1
   2b990:	cmp	r0, #0
   2b994:	bne	2ba08 <__assert_fail@plt+0x1a400>
   2b998:	b	2b99c <__assert_fail@plt+0x1a394>
   2b99c:	b	2b9a4 <__assert_fail@plt+0x1a39c>
   2b9a0:	b	2b9a8 <__assert_fail@plt+0x1a3a0>
   2b9a4:	b	2b9f8 <__assert_fail@plt+0x1a3f0>
   2b9a8:	ldr	r0, [fp, #-8]
   2b9ac:	ldr	r1, [r0]
   2b9b0:	ldr	r0, [r0, #4]
   2b9b4:	and	r0, r1, r0
   2b9b8:	cmn	r0, #1
   2b9bc:	bne	2b9f8 <__assert_fail@plt+0x1a3f0>
   2b9c0:	b	2b9c4 <__assert_fail@plt+0x1a3bc>
   2b9c4:	b	2b9c8 <__assert_fail@plt+0x1a3c0>
   2b9c8:	ldr	r0, [fp, #-12]
   2b9cc:	add	r0, r0, #0
   2b9d0:	movw	r1, #0
   2b9d4:	cmp	r1, r0
   2b9d8:	blt	2ba30 <__assert_fail@plt+0x1a428>
   2b9dc:	b	2ba54 <__assert_fail@plt+0x1a44c>
   2b9e0:	ldr	r0, [fp, #-12]
   2b9e4:	sub	r0, r0, #1
   2b9e8:	mvn	r1, #0
   2b9ec:	cmp	r1, r0
   2b9f0:	blt	2ba30 <__assert_fail@plt+0x1a428>
   2b9f4:	b	2ba54 <__assert_fail@plt+0x1a44c>
   2b9f8:	ldr	r0, [fp, #-12]
   2b9fc:	cmp	r0, #0
   2ba00:	bne	2ba30 <__assert_fail@plt+0x1a428>
   2ba04:	b	2ba54 <__assert_fail@plt+0x1a44c>
   2ba08:	ldr	r0, [fp, #-12]
   2ba0c:	movw	r1, #65535	; 0xffff
   2ba10:	sdiv	r0, r1, r0
   2ba14:	ldr	r1, [fp, #-8]
   2ba18:	ldr	r2, [r1]
   2ba1c:	ldr	r1, [r1, #4]
   2ba20:	subs	r2, r0, r2
   2ba24:	rscs	r0, r1, r0, asr #31
   2ba28:	bcs	2ba54 <__assert_fail@plt+0x1a44c>
   2ba2c:	b	2ba30 <__assert_fail@plt+0x1a428>
   2ba30:	ldr	r0, [fp, #-8]
   2ba34:	ldr	r0, [r0]
   2ba38:	ldr	r1, [fp, #-12]
   2ba3c:	mul	r0, r0, r1
   2ba40:	uxth	r0, r0
   2ba44:	mov	r1, #0
   2ba48:	str	r1, [fp, #-20]	; 0xffffffec
   2ba4c:	str	r0, [fp, #-24]	; 0xffffffe8
   2ba50:	b	2c920 <__assert_fail@plt+0x1b318>
   2ba54:	ldr	r0, [fp, #-8]
   2ba58:	ldr	r0, [r0]
   2ba5c:	ldr	r1, [fp, #-12]
   2ba60:	mul	r0, r0, r1
   2ba64:	uxth	r0, r0
   2ba68:	mov	r1, #0
   2ba6c:	str	r1, [fp, #-20]	; 0xffffffec
   2ba70:	str	r0, [fp, #-24]	; 0xffffffe8
   2ba74:	b	2c93c <__assert_fail@plt+0x1b334>
   2ba78:	b	2bf0c <__assert_fail@plt+0x1a904>
   2ba7c:	b	2bcdc <__assert_fail@plt+0x1a6d4>
   2ba80:	ldr	r0, [fp, #-12]
   2ba84:	cmp	r0, #0
   2ba88:	bge	2bbd8 <__assert_fail@plt+0x1a5d0>
   2ba8c:	mov	r0, #1
   2ba90:	cmp	r0, #0
   2ba94:	bne	2bb3c <__assert_fail@plt+0x1a534>
   2ba98:	b	2ba9c <__assert_fail@plt+0x1a494>
   2ba9c:	b	2baa0 <__assert_fail@plt+0x1a498>
   2baa0:	ldr	r0, [fp, #-8]
   2baa4:	ldr	r1, [r0]
   2baa8:	ldr	r0, [r0, #4]
   2baac:	ldr	r2, [fp, #-12]
   2bab0:	mvn	r3, #-2147483648	; 0x80000000
   2bab4:	sdiv	r2, r3, r2
   2bab8:	subs	r1, r1, r2
   2babc:	sbcs	r0, r0, r2, asr #31
   2bac0:	bcc	2bc9c <__assert_fail@plt+0x1a694>
   2bac4:	b	2bcbc <__assert_fail@plt+0x1a6b4>
   2bac8:	b	2bacc <__assert_fail@plt+0x1a4c4>
   2bacc:	ldr	r0, [pc, #3728]	; 2c964 <__assert_fail@plt+0x1b35c>
   2bad0:	ldr	r1, [fp, #-12]
   2bad4:	cmp	r1, r0
   2bad8:	blt	2baf0 <__assert_fail@plt+0x1a4e8>
   2badc:	b	2bafc <__assert_fail@plt+0x1a4f4>
   2bae0:	ldr	r0, [fp, #-12]
   2bae4:	movw	r1, #0
   2bae8:	cmp	r1, r0
   2baec:	bge	2bafc <__assert_fail@plt+0x1a4f4>
   2baf0:	movw	r0, #0
   2baf4:	str	r0, [fp, #-44]	; 0xffffffd4
   2baf8:	b	2bb14 <__assert_fail@plt+0x1a50c>
   2bafc:	ldr	r0, [pc, #3684]	; 2c968 <__assert_fail@plt+0x1b360>
   2bb00:	ldr	r1, [fp, #-12]
   2bb04:	movw	r2, #0
   2bb08:	sub	r1, r2, r1
   2bb0c:	sdiv	r0, r0, r1
   2bb10:	str	r0, [fp, #-44]	; 0xffffffd4
   2bb14:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2bb18:	ldr	r1, [fp, #-8]
   2bb1c:	ldr	r2, [r1]
   2bb20:	ldr	r1, [r1, #4]
   2bb24:	mvn	r1, r1
   2bb28:	mvn	r2, r2
   2bb2c:	subs	r2, r2, r0
   2bb30:	sbcs	r0, r1, r0, asr #31
   2bb34:	bcs	2bc9c <__assert_fail@plt+0x1a694>
   2bb38:	b	2bcbc <__assert_fail@plt+0x1a6b4>
   2bb3c:	ldr	r0, [fp, #-12]
   2bb40:	cmn	r0, #1
   2bb44:	bne	2bbb0 <__assert_fail@plt+0x1a5a8>
   2bb48:	b	2bb6c <__assert_fail@plt+0x1a564>
   2bb4c:	ldr	r0, [fp, #-8]
   2bb50:	ldr	r1, [r0]
   2bb54:	ldr	r0, [r0, #4]
   2bb58:	eor	r1, r1, #-2147483648	; 0x80000000
   2bb5c:	orr	r0, r1, r0
   2bb60:	cmp	r0, #0
   2bb64:	bne	2bc9c <__assert_fail@plt+0x1a694>
   2bb68:	b	2bcbc <__assert_fail@plt+0x1a6b4>
   2bb6c:	ldr	r0, [fp, #-8]
   2bb70:	ldr	r1, [r0]
   2bb74:	ldr	r0, [r0, #4]
   2bb78:	orr	r0, r1, r0
   2bb7c:	cmp	r0, #0
   2bb80:	beq	2bcbc <__assert_fail@plt+0x1a6b4>
   2bb84:	b	2bb88 <__assert_fail@plt+0x1a580>
   2bb88:	ldr	r0, [fp, #-8]
   2bb8c:	ldr	r1, [r0]
   2bb90:	ldr	r0, [r0, #4]
   2bb94:	subs	r1, r1, #1
   2bb98:	sbc	r0, r0, #0
   2bb9c:	mvn	r2, #-2147483648	; 0x80000000
   2bba0:	subs	r1, r2, r1
   2bba4:	rscs	r0, r0, #0
   2bba8:	bcc	2bc9c <__assert_fail@plt+0x1a694>
   2bbac:	b	2bcbc <__assert_fail@plt+0x1a6b4>
   2bbb0:	ldr	r0, [fp, #-12]
   2bbb4:	mov	r1, #-2147483648	; 0x80000000
   2bbb8:	sdiv	r0, r1, r0
   2bbbc:	ldr	r1, [fp, #-8]
   2bbc0:	ldr	r2, [r1]
   2bbc4:	ldr	r1, [r1, #4]
   2bbc8:	subs	r2, r0, r2
   2bbcc:	rscs	r0, r1, r0, asr #31
   2bbd0:	bcc	2bc9c <__assert_fail@plt+0x1a694>
   2bbd4:	b	2bcbc <__assert_fail@plt+0x1a6b4>
   2bbd8:	ldr	r0, [fp, #-12]
   2bbdc:	cmp	r0, #0
   2bbe0:	bne	2bbe8 <__assert_fail@plt+0x1a5e0>
   2bbe4:	b	2bcbc <__assert_fail@plt+0x1a6b4>
   2bbe8:	mov	r0, #1
   2bbec:	cmp	r0, #0
   2bbf0:	bne	2bc74 <__assert_fail@plt+0x1a66c>
   2bbf4:	b	2bbf8 <__assert_fail@plt+0x1a5f0>
   2bbf8:	ldr	r0, [fp, #-8]
   2bbfc:	ldr	r1, [r0]
   2bc00:	ldr	r0, [r0, #4]
   2bc04:	and	r0, r1, r0
   2bc08:	cmn	r0, #1
   2bc0c:	bne	2bc48 <__assert_fail@plt+0x1a640>
   2bc10:	b	2bc14 <__assert_fail@plt+0x1a60c>
   2bc14:	b	2bc18 <__assert_fail@plt+0x1a610>
   2bc18:	ldr	r0, [fp, #-12]
   2bc1c:	add	r0, r0, #-2147483648	; 0x80000000
   2bc20:	movw	r1, #0
   2bc24:	cmp	r1, r0
   2bc28:	blt	2bc9c <__assert_fail@plt+0x1a694>
   2bc2c:	b	2bcbc <__assert_fail@plt+0x1a6b4>
   2bc30:	ldr	r0, [pc, #3376]	; 2c968 <__assert_fail@plt+0x1b360>
   2bc34:	ldr	r1, [fp, #-12]
   2bc38:	sub	r1, r1, #1
   2bc3c:	cmp	r0, r1
   2bc40:	blt	2bc9c <__assert_fail@plt+0x1a694>
   2bc44:	b	2bcbc <__assert_fail@plt+0x1a6b4>
   2bc48:	ldr	r0, [fp, #-8]
   2bc4c:	ldr	r2, [r0]
   2bc50:	ldr	r3, [r0, #4]
   2bc54:	mov	r0, #-2147483648	; 0x80000000
   2bc58:	mvn	r1, #0
   2bc5c:	bl	2ee18 <__assert_fail@plt+0x1d810>
   2bc60:	ldr	r2, [fp, #-12]
   2bc64:	subs	r0, r0, r2
   2bc68:	sbcs	r1, r1, r2, asr #31
   2bc6c:	bcc	2bc9c <__assert_fail@plt+0x1a694>
   2bc70:	b	2bcbc <__assert_fail@plt+0x1a6b4>
   2bc74:	ldr	r0, [fp, #-12]
   2bc78:	mvn	r1, #-2147483648	; 0x80000000
   2bc7c:	sdiv	r0, r1, r0
   2bc80:	ldr	r1, [fp, #-8]
   2bc84:	ldr	r2, [r1]
   2bc88:	ldr	r1, [r1, #4]
   2bc8c:	subs	r2, r0, r2
   2bc90:	rscs	r0, r1, r0, asr #31
   2bc94:	bcs	2bcbc <__assert_fail@plt+0x1a6b4>
   2bc98:	b	2bc9c <__assert_fail@plt+0x1a694>
   2bc9c:	ldr	r0, [fp, #-8]
   2bca0:	ldr	r0, [r0]
   2bca4:	ldr	r1, [fp, #-12]
   2bca8:	mul	r0, r0, r1
   2bcac:	asr	r1, r0, #31
   2bcb0:	str	r0, [fp, #-24]	; 0xffffffe8
   2bcb4:	str	r1, [fp, #-20]	; 0xffffffec
   2bcb8:	b	2c920 <__assert_fail@plt+0x1b318>
   2bcbc:	ldr	r0, [fp, #-8]
   2bcc0:	ldr	r0, [r0]
   2bcc4:	ldr	r1, [fp, #-12]
   2bcc8:	mul	r0, r0, r1
   2bccc:	asr	r1, r0, #31
   2bcd0:	str	r0, [fp, #-24]	; 0xffffffe8
   2bcd4:	str	r1, [fp, #-20]	; 0xffffffec
   2bcd8:	b	2c93c <__assert_fail@plt+0x1b334>
   2bcdc:	ldr	r0, [fp, #-12]
   2bce0:	cmp	r0, #0
   2bce4:	bge	2be18 <__assert_fail@plt+0x1a810>
   2bce8:	mov	r0, #1
   2bcec:	cmp	r0, #0
   2bcf0:	bne	2bd98 <__assert_fail@plt+0x1a790>
   2bcf4:	b	2bcf8 <__assert_fail@plt+0x1a6f0>
   2bcf8:	b	2bd24 <__assert_fail@plt+0x1a71c>
   2bcfc:	ldr	r0, [fp, #-8]
   2bd00:	ldr	r1, [r0]
   2bd04:	ldr	r0, [r0, #4]
   2bd08:	ldr	r2, [fp, #-12]
   2bd0c:	mvn	r3, #0
   2bd10:	udiv	r2, r3, r2
   2bd14:	subs	r1, r1, r2
   2bd18:	sbcs	r0, r0, #0
   2bd1c:	bcc	2becc <__assert_fail@plt+0x1a8c4>
   2bd20:	b	2beec <__assert_fail@plt+0x1a8e4>
   2bd24:	b	2bd28 <__assert_fail@plt+0x1a720>
   2bd28:	ldr	r0, [pc, #3124]	; 2c964 <__assert_fail@plt+0x1b35c>
   2bd2c:	ldr	r1, [fp, #-12]
   2bd30:	cmp	r1, r0
   2bd34:	blt	2bd4c <__assert_fail@plt+0x1a744>
   2bd38:	b	2bd58 <__assert_fail@plt+0x1a750>
   2bd3c:	ldr	r0, [fp, #-12]
   2bd40:	movw	r1, #0
   2bd44:	cmp	r1, r0
   2bd48:	bge	2bd58 <__assert_fail@plt+0x1a750>
   2bd4c:	movw	r0, #1
   2bd50:	str	r0, [fp, #-48]	; 0xffffffd0
   2bd54:	b	2bd70 <__assert_fail@plt+0x1a768>
   2bd58:	ldr	r0, [fp, #-12]
   2bd5c:	movw	r1, #0
   2bd60:	sub	r0, r1, r0
   2bd64:	mvn	r1, #0
   2bd68:	udiv	r0, r1, r0
   2bd6c:	str	r0, [fp, #-48]	; 0xffffffd0
   2bd70:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2bd74:	ldr	r1, [fp, #-8]
   2bd78:	ldr	r2, [r1]
   2bd7c:	ldr	r1, [r1, #4]
   2bd80:	mvn	r1, r1
   2bd84:	mvn	r2, r2
   2bd88:	subs	r0, r2, r0
   2bd8c:	sbcs	r1, r1, #0
   2bd90:	bcs	2becc <__assert_fail@plt+0x1a8c4>
   2bd94:	b	2beec <__assert_fail@plt+0x1a8e4>
   2bd98:	b	2bd9c <__assert_fail@plt+0x1a794>
   2bd9c:	b	2bdfc <__assert_fail@plt+0x1a7f4>
   2bda0:	b	2bdfc <__assert_fail@plt+0x1a7f4>
   2bda4:	ldr	r0, [fp, #-12]
   2bda8:	cmn	r0, #1
   2bdac:	bne	2bdfc <__assert_fail@plt+0x1a7f4>
   2bdb0:	b	2bdd0 <__assert_fail@plt+0x1a7c8>
   2bdb4:	ldr	r0, [fp, #-8]
   2bdb8:	ldr	r1, [r0]
   2bdbc:	ldr	r0, [r0, #4]
   2bdc0:	orr	r0, r1, r0
   2bdc4:	cmp	r0, #0
   2bdc8:	bne	2becc <__assert_fail@plt+0x1a8c4>
   2bdcc:	b	2beec <__assert_fail@plt+0x1a8e4>
   2bdd0:	ldr	r0, [fp, #-8]
   2bdd4:	ldr	r1, [r0]
   2bdd8:	ldr	r0, [r0, #4]
   2bddc:	orr	r0, r1, r0
   2bde0:	cmp	r0, #0
   2bde4:	beq	2beec <__assert_fail@plt+0x1a8e4>
   2bde8:	b	2bdec <__assert_fail@plt+0x1a7e4>
   2bdec:	mov	r0, #0
   2bdf0:	cmp	r0, #0
   2bdf4:	bne	2becc <__assert_fail@plt+0x1a8c4>
   2bdf8:	b	2beec <__assert_fail@plt+0x1a8e4>
   2bdfc:	ldr	r0, [fp, #-8]
   2be00:	ldr	r1, [r0]
   2be04:	ldr	r0, [r0, #4]
   2be08:	orr	r0, r1, r0
   2be0c:	cmp	r0, #0
   2be10:	bne	2becc <__assert_fail@plt+0x1a8c4>
   2be14:	b	2beec <__assert_fail@plt+0x1a8e4>
   2be18:	ldr	r0, [fp, #-12]
   2be1c:	cmp	r0, #0
   2be20:	bne	2be28 <__assert_fail@plt+0x1a820>
   2be24:	b	2beec <__assert_fail@plt+0x1a8e4>
   2be28:	mov	r0, #1
   2be2c:	cmp	r0, #0
   2be30:	bne	2bea4 <__assert_fail@plt+0x1a89c>
   2be34:	b	2be38 <__assert_fail@plt+0x1a830>
   2be38:	b	2be40 <__assert_fail@plt+0x1a838>
   2be3c:	b	2be44 <__assert_fail@plt+0x1a83c>
   2be40:	b	2be94 <__assert_fail@plt+0x1a88c>
   2be44:	ldr	r0, [fp, #-8]
   2be48:	ldr	r1, [r0]
   2be4c:	ldr	r0, [r0, #4]
   2be50:	and	r0, r1, r0
   2be54:	cmn	r0, #1
   2be58:	bne	2be94 <__assert_fail@plt+0x1a88c>
   2be5c:	b	2be60 <__assert_fail@plt+0x1a858>
   2be60:	b	2be64 <__assert_fail@plt+0x1a85c>
   2be64:	ldr	r0, [fp, #-12]
   2be68:	add	r0, r0, #0
   2be6c:	movw	r1, #0
   2be70:	cmp	r1, r0
   2be74:	blt	2becc <__assert_fail@plt+0x1a8c4>
   2be78:	b	2beec <__assert_fail@plt+0x1a8e4>
   2be7c:	ldr	r0, [fp, #-12]
   2be80:	sub	r0, r0, #1
   2be84:	mvn	r1, #0
   2be88:	cmp	r1, r0
   2be8c:	blt	2becc <__assert_fail@plt+0x1a8c4>
   2be90:	b	2beec <__assert_fail@plt+0x1a8e4>
   2be94:	ldr	r0, [fp, #-12]
   2be98:	cmp	r0, #0
   2be9c:	bne	2becc <__assert_fail@plt+0x1a8c4>
   2bea0:	b	2beec <__assert_fail@plt+0x1a8e4>
   2bea4:	ldr	r0, [fp, #-12]
   2bea8:	mvn	r1, #0
   2beac:	udiv	r0, r1, r0
   2beb0:	ldr	r1, [fp, #-8]
   2beb4:	ldr	r2, [r1]
   2beb8:	ldr	r1, [r1, #4]
   2bebc:	subs	r0, r0, r2
   2bec0:	rscs	r1, r1, #0
   2bec4:	bcs	2beec <__assert_fail@plt+0x1a8e4>
   2bec8:	b	2becc <__assert_fail@plt+0x1a8c4>
   2becc:	ldr	r0, [fp, #-8]
   2bed0:	ldr	r0, [r0]
   2bed4:	ldr	r1, [fp, #-12]
   2bed8:	mul	r0, r0, r1
   2bedc:	mov	r1, #0
   2bee0:	str	r1, [fp, #-20]	; 0xffffffec
   2bee4:	str	r0, [fp, #-24]	; 0xffffffe8
   2bee8:	b	2c920 <__assert_fail@plt+0x1b318>
   2beec:	ldr	r0, [fp, #-8]
   2bef0:	ldr	r0, [r0]
   2bef4:	ldr	r1, [fp, #-12]
   2bef8:	mul	r0, r0, r1
   2befc:	mov	r1, #0
   2bf00:	str	r1, [fp, #-20]	; 0xffffffec
   2bf04:	str	r0, [fp, #-24]	; 0xffffffe8
   2bf08:	b	2c93c <__assert_fail@plt+0x1b334>
   2bf0c:	b	2c3a4 <__assert_fail@plt+0x1ad9c>
   2bf10:	b	2c174 <__assert_fail@plt+0x1ab6c>
   2bf14:	ldr	r0, [fp, #-12]
   2bf18:	cmp	r0, #0
   2bf1c:	bge	2c06c <__assert_fail@plt+0x1aa64>
   2bf20:	mov	r0, #1
   2bf24:	cmp	r0, #0
   2bf28:	bne	2bfd0 <__assert_fail@plt+0x1a9c8>
   2bf2c:	b	2bf30 <__assert_fail@plt+0x1a928>
   2bf30:	b	2bf34 <__assert_fail@plt+0x1a92c>
   2bf34:	ldr	r0, [fp, #-8]
   2bf38:	ldr	r1, [r0]
   2bf3c:	ldr	r0, [r0, #4]
   2bf40:	ldr	r2, [fp, #-12]
   2bf44:	mvn	r3, #-2147483648	; 0x80000000
   2bf48:	sdiv	r2, r3, r2
   2bf4c:	subs	r1, r1, r2
   2bf50:	sbcs	r0, r0, r2, asr #31
   2bf54:	bcc	2c130 <__assert_fail@plt+0x1ab28>
   2bf58:	b	2c154 <__assert_fail@plt+0x1ab4c>
   2bf5c:	b	2bf60 <__assert_fail@plt+0x1a958>
   2bf60:	ldr	r0, [pc, #2556]	; 2c964 <__assert_fail@plt+0x1b35c>
   2bf64:	ldr	r1, [fp, #-12]
   2bf68:	cmp	r1, r0
   2bf6c:	blt	2bf84 <__assert_fail@plt+0x1a97c>
   2bf70:	b	2bf90 <__assert_fail@plt+0x1a988>
   2bf74:	ldr	r0, [fp, #-12]
   2bf78:	movw	r1, #0
   2bf7c:	cmp	r1, r0
   2bf80:	bge	2bf90 <__assert_fail@plt+0x1a988>
   2bf84:	movw	r0, #0
   2bf88:	str	r0, [fp, #-52]	; 0xffffffcc
   2bf8c:	b	2bfa8 <__assert_fail@plt+0x1a9a0>
   2bf90:	ldr	r0, [pc, #2512]	; 2c968 <__assert_fail@plt+0x1b360>
   2bf94:	ldr	r1, [fp, #-12]
   2bf98:	movw	r2, #0
   2bf9c:	sub	r1, r2, r1
   2bfa0:	sdiv	r0, r0, r1
   2bfa4:	str	r0, [fp, #-52]	; 0xffffffcc
   2bfa8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   2bfac:	ldr	r1, [fp, #-8]
   2bfb0:	ldr	r2, [r1]
   2bfb4:	ldr	r1, [r1, #4]
   2bfb8:	mvn	r1, r1
   2bfbc:	mvn	r2, r2
   2bfc0:	subs	r2, r2, r0
   2bfc4:	sbcs	r0, r1, r0, asr #31
   2bfc8:	bcs	2c130 <__assert_fail@plt+0x1ab28>
   2bfcc:	b	2c154 <__assert_fail@plt+0x1ab4c>
   2bfd0:	ldr	r0, [fp, #-12]
   2bfd4:	cmn	r0, #1
   2bfd8:	bne	2c044 <__assert_fail@plt+0x1aa3c>
   2bfdc:	b	2c000 <__assert_fail@plt+0x1a9f8>
   2bfe0:	ldr	r0, [fp, #-8]
   2bfe4:	ldr	r1, [r0]
   2bfe8:	ldr	r0, [r0, #4]
   2bfec:	eor	r1, r1, #-2147483648	; 0x80000000
   2bff0:	orr	r0, r1, r0
   2bff4:	cmp	r0, #0
   2bff8:	bne	2c130 <__assert_fail@plt+0x1ab28>
   2bffc:	b	2c154 <__assert_fail@plt+0x1ab4c>
   2c000:	ldr	r0, [fp, #-8]
   2c004:	ldr	r1, [r0]
   2c008:	ldr	r0, [r0, #4]
   2c00c:	orr	r0, r1, r0
   2c010:	cmp	r0, #0
   2c014:	beq	2c154 <__assert_fail@plt+0x1ab4c>
   2c018:	b	2c01c <__assert_fail@plt+0x1aa14>
   2c01c:	ldr	r0, [fp, #-8]
   2c020:	ldr	r1, [r0]
   2c024:	ldr	r0, [r0, #4]
   2c028:	subs	r1, r1, #1
   2c02c:	sbc	r0, r0, #0
   2c030:	mvn	r2, #-2147483648	; 0x80000000
   2c034:	subs	r1, r2, r1
   2c038:	rscs	r0, r0, #0
   2c03c:	bcc	2c130 <__assert_fail@plt+0x1ab28>
   2c040:	b	2c154 <__assert_fail@plt+0x1ab4c>
   2c044:	ldr	r0, [fp, #-12]
   2c048:	mov	r1, #-2147483648	; 0x80000000
   2c04c:	sdiv	r0, r1, r0
   2c050:	ldr	r1, [fp, #-8]
   2c054:	ldr	r2, [r1]
   2c058:	ldr	r1, [r1, #4]
   2c05c:	subs	r2, r0, r2
   2c060:	rscs	r0, r1, r0, asr #31
   2c064:	bcc	2c130 <__assert_fail@plt+0x1ab28>
   2c068:	b	2c154 <__assert_fail@plt+0x1ab4c>
   2c06c:	ldr	r0, [fp, #-12]
   2c070:	cmp	r0, #0
   2c074:	bne	2c07c <__assert_fail@plt+0x1aa74>
   2c078:	b	2c154 <__assert_fail@plt+0x1ab4c>
   2c07c:	mov	r0, #1
   2c080:	cmp	r0, #0
   2c084:	bne	2c108 <__assert_fail@plt+0x1ab00>
   2c088:	b	2c08c <__assert_fail@plt+0x1aa84>
   2c08c:	ldr	r0, [fp, #-8]
   2c090:	ldr	r1, [r0]
   2c094:	ldr	r0, [r0, #4]
   2c098:	and	r0, r1, r0
   2c09c:	cmn	r0, #1
   2c0a0:	bne	2c0dc <__assert_fail@plt+0x1aad4>
   2c0a4:	b	2c0a8 <__assert_fail@plt+0x1aaa0>
   2c0a8:	b	2c0ac <__assert_fail@plt+0x1aaa4>
   2c0ac:	ldr	r0, [fp, #-12]
   2c0b0:	add	r0, r0, #-2147483648	; 0x80000000
   2c0b4:	movw	r1, #0
   2c0b8:	cmp	r1, r0
   2c0bc:	blt	2c130 <__assert_fail@plt+0x1ab28>
   2c0c0:	b	2c154 <__assert_fail@plt+0x1ab4c>
   2c0c4:	ldr	r0, [pc, #2204]	; 2c968 <__assert_fail@plt+0x1b360>
   2c0c8:	ldr	r1, [fp, #-12]
   2c0cc:	sub	r1, r1, #1
   2c0d0:	cmp	r0, r1
   2c0d4:	blt	2c130 <__assert_fail@plt+0x1ab28>
   2c0d8:	b	2c154 <__assert_fail@plt+0x1ab4c>
   2c0dc:	ldr	r0, [fp, #-8]
   2c0e0:	ldr	r2, [r0]
   2c0e4:	ldr	r3, [r0, #4]
   2c0e8:	mov	r0, #-2147483648	; 0x80000000
   2c0ec:	mvn	r1, #0
   2c0f0:	bl	2ee18 <__assert_fail@plt+0x1d810>
   2c0f4:	ldr	r2, [fp, #-12]
   2c0f8:	subs	r0, r0, r2
   2c0fc:	sbcs	r1, r1, r2, asr #31
   2c100:	bcc	2c130 <__assert_fail@plt+0x1ab28>
   2c104:	b	2c154 <__assert_fail@plt+0x1ab4c>
   2c108:	ldr	r0, [fp, #-12]
   2c10c:	mvn	r1, #-2147483648	; 0x80000000
   2c110:	sdiv	r0, r1, r0
   2c114:	ldr	r1, [fp, #-8]
   2c118:	ldr	r2, [r1]
   2c11c:	ldr	r1, [r1, #4]
   2c120:	subs	r2, r0, r2
   2c124:	rscs	r0, r1, r0, asr #31
   2c128:	bcs	2c154 <__assert_fail@plt+0x1ab4c>
   2c12c:	b	2c130 <__assert_fail@plt+0x1ab28>
   2c130:	ldr	r0, [fp, #-8]
   2c134:	ldr	r0, [r0]
   2c138:	ldr	r1, [fp, #-12]
   2c13c:	mul	r0, r0, r1
   2c140:	asr	r1, r0, #31
   2c144:	str	r0, [fp, #-24]	; 0xffffffe8
   2c148:	str	r1, [fp, #-20]	; 0xffffffec
   2c14c:	b	2c920 <__assert_fail@plt+0x1b318>
   2c150:	andhi	r0, r0, r1
   2c154:	ldr	r0, [fp, #-8]
   2c158:	ldr	r0, [r0]
   2c15c:	ldr	r1, [fp, #-12]
   2c160:	mul	r0, r0, r1
   2c164:	asr	r1, r0, #31
   2c168:	str	r0, [fp, #-24]	; 0xffffffe8
   2c16c:	str	r1, [fp, #-20]	; 0xffffffec
   2c170:	b	2c93c <__assert_fail@plt+0x1b334>
   2c174:	ldr	r0, [fp, #-12]
   2c178:	cmp	r0, #0
   2c17c:	bge	2c2b0 <__assert_fail@plt+0x1aca8>
   2c180:	mov	r0, #1
   2c184:	cmp	r0, #0
   2c188:	bne	2c230 <__assert_fail@plt+0x1ac28>
   2c18c:	b	2c190 <__assert_fail@plt+0x1ab88>
   2c190:	b	2c1bc <__assert_fail@plt+0x1abb4>
   2c194:	ldr	r0, [fp, #-8]
   2c198:	ldr	r1, [r0]
   2c19c:	ldr	r0, [r0, #4]
   2c1a0:	ldr	r2, [fp, #-12]
   2c1a4:	mvn	r3, #0
   2c1a8:	udiv	r2, r3, r2
   2c1ac:	subs	r1, r1, r2
   2c1b0:	sbcs	r0, r0, #0
   2c1b4:	bcc	2c364 <__assert_fail@plt+0x1ad5c>
   2c1b8:	b	2c384 <__assert_fail@plt+0x1ad7c>
   2c1bc:	b	2c1c0 <__assert_fail@plt+0x1abb8>
   2c1c0:	ldr	r0, [pc, #1948]	; 2c964 <__assert_fail@plt+0x1b35c>
   2c1c4:	ldr	r1, [fp, #-12]
   2c1c8:	cmp	r1, r0
   2c1cc:	blt	2c1e4 <__assert_fail@plt+0x1abdc>
   2c1d0:	b	2c1f0 <__assert_fail@plt+0x1abe8>
   2c1d4:	ldr	r0, [fp, #-12]
   2c1d8:	movw	r1, #0
   2c1dc:	cmp	r1, r0
   2c1e0:	bge	2c1f0 <__assert_fail@plt+0x1abe8>
   2c1e4:	movw	r0, #1
   2c1e8:	str	r0, [sp, #56]	; 0x38
   2c1ec:	b	2c208 <__assert_fail@plt+0x1ac00>
   2c1f0:	ldr	r0, [fp, #-12]
   2c1f4:	movw	r1, #0
   2c1f8:	sub	r0, r1, r0
   2c1fc:	mvn	r1, #0
   2c200:	udiv	r0, r1, r0
   2c204:	str	r0, [sp, #56]	; 0x38
   2c208:	ldr	r0, [sp, #56]	; 0x38
   2c20c:	ldr	r1, [fp, #-8]
   2c210:	ldr	r2, [r1]
   2c214:	ldr	r1, [r1, #4]
   2c218:	mvn	r1, r1
   2c21c:	mvn	r2, r2
   2c220:	subs	r0, r2, r0
   2c224:	sbcs	r1, r1, #0
   2c228:	bcs	2c364 <__assert_fail@plt+0x1ad5c>
   2c22c:	b	2c384 <__assert_fail@plt+0x1ad7c>
   2c230:	b	2c234 <__assert_fail@plt+0x1ac2c>
   2c234:	b	2c294 <__assert_fail@plt+0x1ac8c>
   2c238:	b	2c294 <__assert_fail@plt+0x1ac8c>
   2c23c:	ldr	r0, [fp, #-12]
   2c240:	cmn	r0, #1
   2c244:	bne	2c294 <__assert_fail@plt+0x1ac8c>
   2c248:	b	2c268 <__assert_fail@plt+0x1ac60>
   2c24c:	ldr	r0, [fp, #-8]
   2c250:	ldr	r1, [r0]
   2c254:	ldr	r0, [r0, #4]
   2c258:	orr	r0, r1, r0
   2c25c:	cmp	r0, #0
   2c260:	bne	2c364 <__assert_fail@plt+0x1ad5c>
   2c264:	b	2c384 <__assert_fail@plt+0x1ad7c>
   2c268:	ldr	r0, [fp, #-8]
   2c26c:	ldr	r1, [r0]
   2c270:	ldr	r0, [r0, #4]
   2c274:	orr	r0, r1, r0
   2c278:	cmp	r0, #0
   2c27c:	beq	2c384 <__assert_fail@plt+0x1ad7c>
   2c280:	b	2c284 <__assert_fail@plt+0x1ac7c>
   2c284:	mov	r0, #0
   2c288:	cmp	r0, #0
   2c28c:	bne	2c364 <__assert_fail@plt+0x1ad5c>
   2c290:	b	2c384 <__assert_fail@plt+0x1ad7c>
   2c294:	ldr	r0, [fp, #-8]
   2c298:	ldr	r1, [r0]
   2c29c:	ldr	r0, [r0, #4]
   2c2a0:	orr	r0, r1, r0
   2c2a4:	cmp	r0, #0
   2c2a8:	bne	2c364 <__assert_fail@plt+0x1ad5c>
   2c2ac:	b	2c384 <__assert_fail@plt+0x1ad7c>
   2c2b0:	ldr	r0, [fp, #-12]
   2c2b4:	cmp	r0, #0
   2c2b8:	bne	2c2c0 <__assert_fail@plt+0x1acb8>
   2c2bc:	b	2c384 <__assert_fail@plt+0x1ad7c>
   2c2c0:	mov	r0, #1
   2c2c4:	cmp	r0, #0
   2c2c8:	bne	2c33c <__assert_fail@plt+0x1ad34>
   2c2cc:	b	2c2d0 <__assert_fail@plt+0x1acc8>
   2c2d0:	b	2c2d8 <__assert_fail@plt+0x1acd0>
   2c2d4:	b	2c2dc <__assert_fail@plt+0x1acd4>
   2c2d8:	b	2c32c <__assert_fail@plt+0x1ad24>
   2c2dc:	ldr	r0, [fp, #-8]
   2c2e0:	ldr	r1, [r0]
   2c2e4:	ldr	r0, [r0, #4]
   2c2e8:	and	r0, r1, r0
   2c2ec:	cmn	r0, #1
   2c2f0:	bne	2c32c <__assert_fail@plt+0x1ad24>
   2c2f4:	b	2c2f8 <__assert_fail@plt+0x1acf0>
   2c2f8:	b	2c2fc <__assert_fail@plt+0x1acf4>
   2c2fc:	ldr	r0, [fp, #-12]
   2c300:	add	r0, r0, #0
   2c304:	movw	r1, #0
   2c308:	cmp	r1, r0
   2c30c:	blt	2c364 <__assert_fail@plt+0x1ad5c>
   2c310:	b	2c384 <__assert_fail@plt+0x1ad7c>
   2c314:	ldr	r0, [fp, #-12]
   2c318:	sub	r0, r0, #1
   2c31c:	mvn	r1, #0
   2c320:	cmp	r1, r0
   2c324:	blt	2c364 <__assert_fail@plt+0x1ad5c>
   2c328:	b	2c384 <__assert_fail@plt+0x1ad7c>
   2c32c:	ldr	r0, [fp, #-12]
   2c330:	cmp	r0, #0
   2c334:	bne	2c364 <__assert_fail@plt+0x1ad5c>
   2c338:	b	2c384 <__assert_fail@plt+0x1ad7c>
   2c33c:	ldr	r0, [fp, #-12]
   2c340:	mvn	r1, #0
   2c344:	udiv	r0, r1, r0
   2c348:	ldr	r1, [fp, #-8]
   2c34c:	ldr	r2, [r1]
   2c350:	ldr	r1, [r1, #4]
   2c354:	subs	r0, r0, r2
   2c358:	rscs	r1, r1, #0
   2c35c:	bcs	2c384 <__assert_fail@plt+0x1ad7c>
   2c360:	b	2c364 <__assert_fail@plt+0x1ad5c>
   2c364:	ldr	r0, [fp, #-8]
   2c368:	ldr	r0, [r0]
   2c36c:	ldr	r1, [fp, #-12]
   2c370:	mul	r0, r0, r1
   2c374:	mov	r1, #0
   2c378:	str	r1, [fp, #-20]	; 0xffffffec
   2c37c:	str	r0, [fp, #-24]	; 0xffffffe8
   2c380:	b	2c920 <__assert_fail@plt+0x1b318>
   2c384:	ldr	r0, [fp, #-8]
   2c388:	ldr	r0, [r0]
   2c38c:	ldr	r1, [fp, #-12]
   2c390:	mul	r0, r0, r1
   2c394:	mov	r1, #0
   2c398:	str	r1, [fp, #-20]	; 0xffffffec
   2c39c:	str	r0, [fp, #-24]	; 0xffffffe8
   2c3a0:	b	2c93c <__assert_fail@plt+0x1b334>
   2c3a4:	b	2c688 <__assert_fail@plt+0x1b080>
   2c3a8:	ldr	r0, [fp, #-12]
   2c3ac:	cmp	r0, #0
   2c3b0:	bge	2c558 <__assert_fail@plt+0x1af50>
   2c3b4:	mov	r0, #1
   2c3b8:	cmp	r0, #0
   2c3bc:	bne	2c4ac <__assert_fail@plt+0x1aea4>
   2c3c0:	b	2c3c4 <__assert_fail@plt+0x1adbc>
   2c3c4:	b	2c3c8 <__assert_fail@plt+0x1adc0>
   2c3c8:	ldr	r0, [fp, #-8]
   2c3cc:	ldr	r1, [r0]
   2c3d0:	ldr	r0, [r0, #4]
   2c3d4:	ldr	r2, [fp, #-12]
   2c3d8:	asr	r3, r2, #31
   2c3dc:	mvn	ip, #0
   2c3e0:	mvn	lr, #-2147483648	; 0x80000000
   2c3e4:	str	r0, [sp, #52]	; 0x34
   2c3e8:	mov	r0, ip
   2c3ec:	str	r1, [sp, #48]	; 0x30
   2c3f0:	mov	r1, lr
   2c3f4:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   2c3f8:	ldr	r2, [sp, #48]	; 0x30
   2c3fc:	subs	r0, r2, r0
   2c400:	ldr	r2, [sp, #52]	; 0x34
   2c404:	sbcs	r1, r2, r1
   2c408:	bcc	2c630 <__assert_fail@plt+0x1b028>
   2c40c:	b	2c65c <__assert_fail@plt+0x1b054>
   2c410:	b	2c414 <__assert_fail@plt+0x1ae0c>
   2c414:	ldr	r0, [pc, #1352]	; 2c964 <__assert_fail@plt+0x1b35c>
   2c418:	ldr	r1, [fp, #-12]
   2c41c:	cmp	r1, r0
   2c420:	blt	2c438 <__assert_fail@plt+0x1ae30>
   2c424:	b	2c44c <__assert_fail@plt+0x1ae44>
   2c428:	ldr	r0, [fp, #-12]
   2c42c:	movw	r1, #0
   2c430:	cmp	r1, r0
   2c434:	bge	2c44c <__assert_fail@plt+0x1ae44>
   2c438:	mov	r0, #0
   2c43c:	mvn	r1, #0
   2c440:	str	r1, [sp, #44]	; 0x2c
   2c444:	str	r0, [sp, #40]	; 0x28
   2c448:	b	2c480 <__assert_fail@plt+0x1ae78>
   2c44c:	ldr	r0, [fp, #-12]
   2c450:	rsb	r0, r0, #0
   2c454:	asr	r3, r0, #31
   2c458:	mvn	r1, #0
   2c45c:	mvn	r2, #-2147483648	; 0x80000000
   2c460:	str	r0, [sp, #36]	; 0x24
   2c464:	mov	r0, r1
   2c468:	mov	r1, r2
   2c46c:	ldr	r2, [sp, #36]	; 0x24
   2c470:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   2c474:	str	r0, [sp, #44]	; 0x2c
   2c478:	str	r1, [sp, #40]	; 0x28
   2c47c:	b	2c480 <__assert_fail@plt+0x1ae78>
   2c480:	ldr	r0, [sp, #40]	; 0x28
   2c484:	ldr	r1, [sp, #44]	; 0x2c
   2c488:	ldr	r2, [fp, #-8]
   2c48c:	ldr	r3, [r2]
   2c490:	ldr	r2, [r2, #4]
   2c494:	mvn	r2, r2
   2c498:	mvn	r3, r3
   2c49c:	subs	r1, r3, r1
   2c4a0:	sbcs	r0, r2, r0
   2c4a4:	bcs	2c630 <__assert_fail@plt+0x1b028>
   2c4a8:	b	2c65c <__assert_fail@plt+0x1b054>
   2c4ac:	ldr	r0, [fp, #-12]
   2c4b0:	cmn	r0, #1
   2c4b4:	bne	2c518 <__assert_fail@plt+0x1af10>
   2c4b8:	b	2c4dc <__assert_fail@plt+0x1aed4>
   2c4bc:	ldr	r0, [fp, #-8]
   2c4c0:	ldr	r1, [r0]
   2c4c4:	ldr	r0, [r0, #4]
   2c4c8:	eor	r0, r0, #-2147483648	; 0x80000000
   2c4cc:	orr	r0, r1, r0
   2c4d0:	cmp	r0, #0
   2c4d4:	bne	2c630 <__assert_fail@plt+0x1b028>
   2c4d8:	b	2c65c <__assert_fail@plt+0x1b054>
   2c4dc:	ldr	r0, [fp, #-8]
   2c4e0:	ldr	r1, [r0]
   2c4e4:	ldr	r0, [r0, #4]
   2c4e8:	orr	r0, r1, r0
   2c4ec:	cmp	r0, #0
   2c4f0:	beq	2c65c <__assert_fail@plt+0x1b054>
   2c4f4:	b	2c4f8 <__assert_fail@plt+0x1aef0>
   2c4f8:	ldr	r0, [fp, #-8]
   2c4fc:	ldr	r1, [r0]
   2c500:	ldr	r0, [r0, #4]
   2c504:	subs	r1, r1, #1
   2c508:	sbc	r0, r0, #0
   2c50c:	cmp	r0, #0
   2c510:	bmi	2c630 <__assert_fail@plt+0x1b028>
   2c514:	b	2c65c <__assert_fail@plt+0x1b054>
   2c518:	ldr	r0, [fp, #-12]
   2c51c:	asr	r3, r0, #31
   2c520:	mov	r1, #0
   2c524:	mov	r2, #-2147483648	; 0x80000000
   2c528:	str	r0, [sp, #32]
   2c52c:	mov	r0, r1
   2c530:	mov	r1, r2
   2c534:	ldr	r2, [sp, #32]
   2c538:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   2c53c:	ldr	r2, [fp, #-8]
   2c540:	ldr	r3, [r2]
   2c544:	ldr	r2, [r2, #4]
   2c548:	subs	r0, r0, r3
   2c54c:	sbcs	r1, r1, r2
   2c550:	bcc	2c630 <__assert_fail@plt+0x1b028>
   2c554:	b	2c65c <__assert_fail@plt+0x1b054>
   2c558:	ldr	r0, [fp, #-12]
   2c55c:	cmp	r0, #0
   2c560:	bne	2c568 <__assert_fail@plt+0x1af60>
   2c564:	b	2c65c <__assert_fail@plt+0x1b054>
   2c568:	mov	r0, #1
   2c56c:	cmp	r0, #0
   2c570:	bne	2c5f0 <__assert_fail@plt+0x1afe8>
   2c574:	b	2c578 <__assert_fail@plt+0x1af70>
   2c578:	ldr	r0, [fp, #-8]
   2c57c:	ldr	r1, [r0]
   2c580:	ldr	r0, [r0, #4]
   2c584:	and	r0, r1, r0
   2c588:	cmn	r0, #1
   2c58c:	bne	2c5c4 <__assert_fail@plt+0x1afbc>
   2c590:	b	2c594 <__assert_fail@plt+0x1af8c>
   2c594:	b	2c598 <__assert_fail@plt+0x1af90>
   2c598:	ldr	r0, [fp, #-12]
   2c59c:	mov	r1, #-2147483648	; 0x80000000
   2c5a0:	add	r1, r1, r0, asr #31
   2c5a4:	rsbs	r0, r0, #0
   2c5a8:	rscs	r1, r1, #0
   2c5ac:	blt	2c630 <__assert_fail@plt+0x1b028>
   2c5b0:	b	2c65c <__assert_fail@plt+0x1b054>
   2c5b4:	mov	r0, #0
   2c5b8:	cmp	r0, #0
   2c5bc:	bne	2c630 <__assert_fail@plt+0x1b028>
   2c5c0:	b	2c65c <__assert_fail@plt+0x1b054>
   2c5c4:	ldr	r0, [fp, #-8]
   2c5c8:	ldr	r2, [r0]
   2c5cc:	ldr	r3, [r0, #4]
   2c5d0:	mov	r0, #0
   2c5d4:	mov	r1, #-2147483648	; 0x80000000
   2c5d8:	bl	2ee18 <__assert_fail@plt+0x1d810>
   2c5dc:	ldr	r2, [fp, #-12]
   2c5e0:	subs	r0, r0, r2
   2c5e4:	sbcs	r1, r1, r2, asr #31
   2c5e8:	bcc	2c630 <__assert_fail@plt+0x1b028>
   2c5ec:	b	2c65c <__assert_fail@plt+0x1b054>
   2c5f0:	ldr	r0, [fp, #-12]
   2c5f4:	asr	r3, r0, #31
   2c5f8:	mvn	r1, #0
   2c5fc:	mvn	r2, #-2147483648	; 0x80000000
   2c600:	str	r0, [sp, #28]
   2c604:	mov	r0, r1
   2c608:	mov	r1, r2
   2c60c:	ldr	r2, [sp, #28]
   2c610:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   2c614:	ldr	r2, [fp, #-8]
   2c618:	ldr	r3, [r2]
   2c61c:	ldr	r2, [r2, #4]
   2c620:	subs	r0, r0, r3
   2c624:	sbcs	r1, r1, r2
   2c628:	bcs	2c65c <__assert_fail@plt+0x1b054>
   2c62c:	b	2c630 <__assert_fail@plt+0x1b028>
   2c630:	ldr	r0, [fp, #-8]
   2c634:	ldr	r1, [r0]
   2c638:	ldr	r0, [r0, #4]
   2c63c:	ldr	r2, [fp, #-12]
   2c640:	asr	r3, r2, #31
   2c644:	umull	ip, lr, r1, r2
   2c648:	mla	r1, r1, r3, lr
   2c64c:	mla	r0, r0, r2, r1
   2c650:	str	ip, [fp, #-24]	; 0xffffffe8
   2c654:	str	r0, [fp, #-20]	; 0xffffffec
   2c658:	b	2c920 <__assert_fail@plt+0x1b318>
   2c65c:	ldr	r0, [fp, #-8]
   2c660:	ldr	r1, [r0]
   2c664:	ldr	r0, [r0, #4]
   2c668:	ldr	r2, [fp, #-12]
   2c66c:	asr	r3, r2, #31
   2c670:	umull	ip, lr, r1, r2
   2c674:	mla	r1, r1, r3, lr
   2c678:	mla	r0, r0, r2, r1
   2c67c:	str	ip, [fp, #-24]	; 0xffffffe8
   2c680:	str	r0, [fp, #-20]	; 0xffffffec
   2c684:	b	2c93c <__assert_fail@plt+0x1b334>
   2c688:	ldr	r0, [fp, #-12]
   2c68c:	cmp	r0, #0
   2c690:	bge	2c804 <__assert_fail@plt+0x1b1fc>
   2c694:	mov	r0, #1
   2c698:	cmp	r0, #0
   2c69c:	bne	2c784 <__assert_fail@plt+0x1b17c>
   2c6a0:	b	2c6a4 <__assert_fail@plt+0x1b09c>
   2c6a4:	b	2c6ec <__assert_fail@plt+0x1b0e4>
   2c6a8:	ldr	r0, [fp, #-8]
   2c6ac:	ldr	r1, [r0]
   2c6b0:	ldr	r0, [r0, #4]
   2c6b4:	ldr	r2, [fp, #-12]
   2c6b8:	asr	r3, r2, #31
   2c6bc:	mvn	ip, #0
   2c6c0:	str	r0, [sp, #24]
   2c6c4:	mov	r0, ip
   2c6c8:	str	r1, [sp, #20]
   2c6cc:	mov	r1, ip
   2c6d0:	bl	2ee18 <__assert_fail@plt+0x1d810>
   2c6d4:	ldr	r2, [sp, #20]
   2c6d8:	subs	r0, r2, r0
   2c6dc:	ldr	r2, [sp, #24]
   2c6e0:	sbcs	r1, r2, r1
   2c6e4:	bcc	2c8c8 <__assert_fail@plt+0x1b2c0>
   2c6e8:	b	2c8f4 <__assert_fail@plt+0x1b2ec>
   2c6ec:	b	2c6f0 <__assert_fail@plt+0x1b0e8>
   2c6f0:	ldr	r0, [pc, #620]	; 2c964 <__assert_fail@plt+0x1b35c>
   2c6f4:	ldr	r1, [fp, #-12]
   2c6f8:	cmp	r1, r0
   2c6fc:	blt	2c714 <__assert_fail@plt+0x1b10c>
   2c700:	b	2c72c <__assert_fail@plt+0x1b124>
   2c704:	ldr	r0, [fp, #-12]
   2c708:	movw	r1, #0
   2c70c:	cmp	r1, r0
   2c710:	bge	2c72c <__assert_fail@plt+0x1b124>
   2c714:	mov	r0, #1
   2c718:	mvn	r1, #0
   2c71c:	str	r1, [sp, #16]
   2c720:	str	r0, [sp, #12]
   2c724:	b	2c758 <__assert_fail@plt+0x1b150>
   2c728:			; <UNDEFINED> instruction: 0xffff8000
   2c72c:	ldr	r0, [fp, #-12]
   2c730:	rsb	r0, r0, #0
   2c734:	asr	r3, r0, #31
   2c738:	mvn	r1, #0
   2c73c:	str	r0, [sp, #8]
   2c740:	mov	r0, r1
   2c744:	ldr	r2, [sp, #8]
   2c748:	bl	2ee18 <__assert_fail@plt+0x1d810>
   2c74c:	str	r0, [sp, #16]
   2c750:	str	r1, [sp, #12]
   2c754:	b	2c758 <__assert_fail@plt+0x1b150>
   2c758:	ldr	r0, [sp, #12]
   2c75c:	ldr	r1, [sp, #16]
   2c760:	ldr	r2, [fp, #-8]
   2c764:	ldr	r3, [r2]
   2c768:	ldr	r2, [r2, #4]
   2c76c:	mvn	r2, r2
   2c770:	mvn	r3, r3
   2c774:	subs	r1, r3, r1
   2c778:	sbcs	r0, r2, r0
   2c77c:	bcs	2c8c8 <__assert_fail@plt+0x1b2c0>
   2c780:	b	2c8f4 <__assert_fail@plt+0x1b2ec>
   2c784:	b	2c788 <__assert_fail@plt+0x1b180>
   2c788:	b	2c7e8 <__assert_fail@plt+0x1b1e0>
   2c78c:	b	2c7e8 <__assert_fail@plt+0x1b1e0>
   2c790:	ldr	r0, [fp, #-12]
   2c794:	cmn	r0, #1
   2c798:	bne	2c7e8 <__assert_fail@plt+0x1b1e0>
   2c79c:	b	2c7bc <__assert_fail@plt+0x1b1b4>
   2c7a0:	ldr	r0, [fp, #-8]
   2c7a4:	ldr	r1, [r0]
   2c7a8:	ldr	r0, [r0, #4]
   2c7ac:	orr	r0, r1, r0
   2c7b0:	cmp	r0, #0
   2c7b4:	bne	2c8c8 <__assert_fail@plt+0x1b2c0>
   2c7b8:	b	2c8f4 <__assert_fail@plt+0x1b2ec>
   2c7bc:	ldr	r0, [fp, #-8]
   2c7c0:	ldr	r1, [r0]
   2c7c4:	ldr	r0, [r0, #4]
   2c7c8:	orr	r0, r1, r0
   2c7cc:	cmp	r0, #0
   2c7d0:	beq	2c8f4 <__assert_fail@plt+0x1b2ec>
   2c7d4:	b	2c7d8 <__assert_fail@plt+0x1b1d0>
   2c7d8:	mov	r0, #0
   2c7dc:	cmp	r0, #0
   2c7e0:	bne	2c8c8 <__assert_fail@plt+0x1b2c0>
   2c7e4:	b	2c8f4 <__assert_fail@plt+0x1b2ec>
   2c7e8:	ldr	r0, [fp, #-8]
   2c7ec:	ldr	r1, [r0]
   2c7f0:	ldr	r0, [r0, #4]
   2c7f4:	orr	r0, r1, r0
   2c7f8:	cmp	r0, #0
   2c7fc:	bne	2c8c8 <__assert_fail@plt+0x1b2c0>
   2c800:	b	2c8f4 <__assert_fail@plt+0x1b2ec>
   2c804:	ldr	r0, [fp, #-12]
   2c808:	cmp	r0, #0
   2c80c:	bne	2c814 <__assert_fail@plt+0x1b20c>
   2c810:	b	2c8f4 <__assert_fail@plt+0x1b2ec>
   2c814:	mov	r0, #1
   2c818:	cmp	r0, #0
   2c81c:	bne	2c890 <__assert_fail@plt+0x1b288>
   2c820:	b	2c824 <__assert_fail@plt+0x1b21c>
   2c824:	b	2c82c <__assert_fail@plt+0x1b224>
   2c828:	b	2c830 <__assert_fail@plt+0x1b228>
   2c82c:	b	2c880 <__assert_fail@plt+0x1b278>
   2c830:	ldr	r0, [fp, #-8]
   2c834:	ldr	r1, [r0]
   2c838:	ldr	r0, [r0, #4]
   2c83c:	and	r0, r1, r0
   2c840:	cmn	r0, #1
   2c844:	bne	2c880 <__assert_fail@plt+0x1b278>
   2c848:	b	2c84c <__assert_fail@plt+0x1b244>
   2c84c:	b	2c850 <__assert_fail@plt+0x1b248>
   2c850:	ldr	r0, [fp, #-12]
   2c854:	add	r0, r0, #0
   2c858:	movw	r1, #0
   2c85c:	cmp	r1, r0
   2c860:	blt	2c8c8 <__assert_fail@plt+0x1b2c0>
   2c864:	b	2c8f4 <__assert_fail@plt+0x1b2ec>
   2c868:	ldr	r0, [fp, #-12]
   2c86c:	sub	r0, r0, #1
   2c870:	mvn	r1, #0
   2c874:	cmp	r1, r0
   2c878:	blt	2c8c8 <__assert_fail@plt+0x1b2c0>
   2c87c:	b	2c8f4 <__assert_fail@plt+0x1b2ec>
   2c880:	ldr	r0, [fp, #-12]
   2c884:	cmp	r0, #0
   2c888:	bne	2c8c8 <__assert_fail@plt+0x1b2c0>
   2c88c:	b	2c8f4 <__assert_fail@plt+0x1b2ec>
   2c890:	ldr	r0, [fp, #-12]
   2c894:	asr	r3, r0, #31
   2c898:	mvn	r1, #0
   2c89c:	str	r0, [sp, #4]
   2c8a0:	mov	r0, r1
   2c8a4:	ldr	r2, [sp, #4]
   2c8a8:	bl	2ee18 <__assert_fail@plt+0x1d810>
   2c8ac:	ldr	r2, [fp, #-8]
   2c8b0:	ldr	r3, [r2]
   2c8b4:	ldr	r2, [r2, #4]
   2c8b8:	subs	r0, r0, r3
   2c8bc:	sbcs	r1, r1, r2
   2c8c0:	bcs	2c8f4 <__assert_fail@plt+0x1b2ec>
   2c8c4:	b	2c8c8 <__assert_fail@plt+0x1b2c0>
   2c8c8:	ldr	r0, [fp, #-8]
   2c8cc:	ldr	r1, [r0]
   2c8d0:	ldr	r0, [r0, #4]
   2c8d4:	ldr	r2, [fp, #-12]
   2c8d8:	asr	r3, r2, #31
   2c8dc:	umull	ip, lr, r1, r2
   2c8e0:	mla	r1, r1, r3, lr
   2c8e4:	mla	r0, r0, r2, r1
   2c8e8:	str	ip, [fp, #-24]	; 0xffffffe8
   2c8ec:	str	r0, [fp, #-20]	; 0xffffffec
   2c8f0:	b	2c920 <__assert_fail@plt+0x1b318>
   2c8f4:	ldr	r0, [fp, #-8]
   2c8f8:	ldr	r1, [r0]
   2c8fc:	ldr	r0, [r0, #4]
   2c900:	ldr	r2, [fp, #-12]
   2c904:	asr	r3, r2, #31
   2c908:	umull	ip, lr, r1, r2
   2c90c:	mla	r1, r1, r3, lr
   2c910:	mla	r0, r0, r2, r1
   2c914:	str	ip, [fp, #-24]	; 0xffffffe8
   2c918:	str	r0, [fp, #-20]	; 0xffffffec
   2c91c:	b	2c93c <__assert_fail@plt+0x1b334>
   2c920:	ldr	r0, [fp, #-8]
   2c924:	mvn	r1, #0
   2c928:	str	r1, [r0, #4]
   2c92c:	str	r1, [r0]
   2c930:	movw	r0, #1
   2c934:	str	r0, [fp, #-4]
   2c938:	b	2c958 <__assert_fail@plt+0x1b350>
   2c93c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2c940:	ldr	r1, [fp, #-20]	; 0xffffffec
   2c944:	ldr	r2, [fp, #-8]
   2c948:	str	r1, [r2, #4]
   2c94c:	str	r0, [r2]
   2c950:	movw	r0, #0
   2c954:	str	r0, [fp, #-4]
   2c958:	ldr	r0, [fp, #-4]
   2c95c:	mov	sp, fp
   2c960:	pop	{fp, pc}
   2c964:	andhi	r0, r0, r1
   2c968:	svcvc	0x00ffffff
   2c96c:	push	{fp, lr}
   2c970:	mov	fp, sp
   2c974:	sub	sp, sp, #16
   2c978:	str	r0, [fp, #-4]
   2c97c:	str	r1, [sp, #8]
   2c980:	str	r2, [sp, #4]
   2c984:	movw	r0, #0
   2c988:	str	r0, [sp]
   2c98c:	ldr	r0, [sp, #4]
   2c990:	mvn	r1, #0
   2c994:	add	r1, r0, r1
   2c998:	str	r1, [sp, #4]
   2c99c:	cmp	r0, #0
   2c9a0:	beq	2c9c0 <__assert_fail@plt+0x1b3b8>
   2c9a4:	ldr	r0, [fp, #-4]
   2c9a8:	ldr	r1, [sp, #8]
   2c9ac:	bl	2b0f4 <__assert_fail@plt+0x19aec>
   2c9b0:	ldr	r1, [sp]
   2c9b4:	orr	r0, r1, r0
   2c9b8:	str	r0, [sp]
   2c9bc:	b	2c98c <__assert_fail@plt+0x1b384>
   2c9c0:	ldr	r0, [sp]
   2c9c4:	mov	sp, fp
   2c9c8:	pop	{fp, pc}
   2c9cc:	push	{fp, lr}
   2c9d0:	mov	fp, sp
   2c9d4:	sub	sp, sp, #16
   2c9d8:	str	r0, [sp, #8]
   2c9dc:	str	r1, [sp, #4]
   2c9e0:	ldr	r0, [sp, #8]
   2c9e4:	cmp	r0, #0
   2c9e8:	beq	2c9f8 <__assert_fail@plt+0x1b3f0>
   2c9ec:	ldr	r0, [sp, #4]
   2c9f0:	cmp	r0, #0
   2c9f4:	bne	2ca04 <__assert_fail@plt+0x1b3fc>
   2c9f8:	movw	r0, #1
   2c9fc:	str	r0, [sp, #4]
   2ca00:	str	r0, [sp, #8]
   2ca04:	ldr	r0, [sp, #4]
   2ca08:	cmp	r0, #0
   2ca0c:	beq	2ca40 <__assert_fail@plt+0x1b438>
   2ca10:	ldr	r0, [pc, #76]	; 2ca64 <__assert_fail@plt+0x1b45c>
   2ca14:	ldr	r1, [sp, #4]
   2ca18:	udiv	r0, r0, r1
   2ca1c:	ldr	r1, [sp, #8]
   2ca20:	cmp	r0, r1
   2ca24:	bcs	2ca40 <__assert_fail@plt+0x1b438>
   2ca28:	bl	114e8 <__errno_location@plt>
   2ca2c:	movw	r1, #12
   2ca30:	str	r1, [r0]
   2ca34:	movw	r0, #0
   2ca38:	str	r0, [fp, #-4]
   2ca3c:	b	2ca58 <__assert_fail@plt+0x1b450>
   2ca40:	ldr	r0, [sp, #8]
   2ca44:	ldr	r1, [sp, #4]
   2ca48:	bl	112b4 <calloc@plt>
   2ca4c:	str	r0, [sp]
   2ca50:	ldr	r0, [sp]
   2ca54:	str	r0, [fp, #-4]
   2ca58:	ldr	r0, [fp, #-4]
   2ca5c:	mov	sp, fp
   2ca60:	pop	{fp, pc}
   2ca64:	svcvc	0x00ffffff
   2ca68:	push	{fp, lr}
   2ca6c:	mov	fp, sp
   2ca70:	sub	sp, sp, #16
   2ca74:	str	r0, [sp, #8]
   2ca78:	ldr	r0, [sp, #8]
   2ca7c:	cmp	r0, #0
   2ca80:	bne	2ca8c <__assert_fail@plt+0x1b484>
   2ca84:	movw	r0, #1
   2ca88:	str	r0, [sp, #8]
   2ca8c:	ldr	r0, [pc, #64]	; 2cad4 <__assert_fail@plt+0x1b4cc>
   2ca90:	ldr	r1, [sp, #8]
   2ca94:	cmp	r0, r1
   2ca98:	bcs	2cab4 <__assert_fail@plt+0x1b4ac>
   2ca9c:	bl	114e8 <__errno_location@plt>
   2caa0:	movw	r1, #12
   2caa4:	str	r1, [r0]
   2caa8:	movw	r0, #0
   2caac:	str	r0, [fp, #-4]
   2cab0:	b	2cac8 <__assert_fail@plt+0x1b4c0>
   2cab4:	ldr	r0, [sp, #8]
   2cab8:	bl	11440 <malloc@plt>
   2cabc:	str	r0, [sp, #4]
   2cac0:	ldr	r0, [sp, #4]
   2cac4:	str	r0, [fp, #-4]
   2cac8:	ldr	r0, [fp, #-4]
   2cacc:	mov	sp, fp
   2cad0:	pop	{fp, pc}
   2cad4:	svcvc	0x00ffffff
   2cad8:	push	{fp, lr}
   2cadc:	mov	fp, sp
   2cae0:	sub	sp, sp, #16
   2cae4:	str	r0, [sp, #8]
   2cae8:	str	r1, [sp, #4]
   2caec:	ldr	r0, [sp, #8]
   2caf0:	movw	r1, #0
   2caf4:	cmp	r0, r1
   2caf8:	bne	2cb0c <__assert_fail@plt+0x1b504>
   2cafc:	ldr	r0, [sp, #4]
   2cb00:	bl	2ca68 <__assert_fail@plt+0x1b460>
   2cb04:	str	r0, [fp, #-4]
   2cb08:	b	2cb6c <__assert_fail@plt+0x1b564>
   2cb0c:	ldr	r0, [sp, #4]
   2cb10:	cmp	r0, #0
   2cb14:	bne	2cb2c <__assert_fail@plt+0x1b524>
   2cb18:	ldr	r0, [sp, #8]
   2cb1c:	bl	1becc <__assert_fail@plt+0xa8c4>
   2cb20:	movw	r0, #0
   2cb24:	str	r0, [fp, #-4]
   2cb28:	b	2cb6c <__assert_fail@plt+0x1b564>
   2cb2c:	ldr	r0, [pc, #68]	; 2cb78 <__assert_fail@plt+0x1b570>
   2cb30:	ldr	r1, [sp, #4]
   2cb34:	cmp	r0, r1
   2cb38:	bcs	2cb54 <__assert_fail@plt+0x1b54c>
   2cb3c:	bl	114e8 <__errno_location@plt>
   2cb40:	movw	r1, #12
   2cb44:	str	r1, [r0]
   2cb48:	movw	r0, #0
   2cb4c:	str	r0, [fp, #-4]
   2cb50:	b	2cb6c <__assert_fail@plt+0x1b564>
   2cb54:	ldr	r0, [sp, #8]
   2cb58:	ldr	r1, [sp, #4]
   2cb5c:	bl	11398 <realloc@plt>
   2cb60:	str	r0, [sp]
   2cb64:	ldr	r0, [sp]
   2cb68:	str	r0, [fp, #-4]
   2cb6c:	ldr	r0, [fp, #-4]
   2cb70:	mov	sp, fp
   2cb74:	pop	{fp, pc}
   2cb78:	svcvc	0x00ffffff
   2cb7c:	push	{fp, lr}
   2cb80:	mov	fp, sp
   2cb84:	sub	sp, sp, #24
   2cb88:	str	r0, [fp, #-8]
   2cb8c:	str	r1, [sp, #12]
   2cb90:	ldr	r0, [fp, #-8]
   2cb94:	str	r0, [sp, #8]
   2cb98:	ldr	r0, [sp, #12]
   2cb9c:	str	r0, [sp, #4]
   2cba0:	ldr	r0, [sp, #8]
   2cba4:	ldr	r1, [sp, #4]
   2cba8:	cmp	r0, r1
   2cbac:	bne	2cbbc <__assert_fail@plt+0x1b5b4>
   2cbb0:	movw	r0, #0
   2cbb4:	str	r0, [fp, #-4]
   2cbb8:	b	2cc28 <__assert_fail@plt+0x1b620>
   2cbbc:	b	2cbc0 <__assert_fail@plt+0x1b5b8>
   2cbc0:	ldr	r0, [sp, #8]
   2cbc4:	ldrb	r0, [r0]
   2cbc8:	bl	2ecbc <__assert_fail@plt+0x1d6b4>
   2cbcc:	strb	r0, [sp, #3]
   2cbd0:	ldr	r0, [sp, #4]
   2cbd4:	ldrb	r0, [r0]
   2cbd8:	bl	2ecbc <__assert_fail@plt+0x1d6b4>
   2cbdc:	strb	r0, [sp, #2]
   2cbe0:	ldrb	r0, [sp, #3]
   2cbe4:	cmp	r0, #0
   2cbe8:	bne	2cbf0 <__assert_fail@plt+0x1b5e8>
   2cbec:	b	2cc18 <__assert_fail@plt+0x1b610>
   2cbf0:	ldr	r0, [sp, #8]
   2cbf4:	add	r0, r0, #1
   2cbf8:	str	r0, [sp, #8]
   2cbfc:	ldr	r0, [sp, #4]
   2cc00:	add	r0, r0, #1
   2cc04:	str	r0, [sp, #4]
   2cc08:	ldrb	r0, [sp, #3]
   2cc0c:	ldrb	r1, [sp, #2]
   2cc10:	cmp	r0, r1
   2cc14:	beq	2cbc0 <__assert_fail@plt+0x1b5b8>
   2cc18:	ldrb	r0, [sp, #3]
   2cc1c:	ldrb	r1, [sp, #2]
   2cc20:	sub	r0, r0, r1
   2cc24:	str	r0, [fp, #-4]
   2cc28:	ldr	r0, [fp, #-4]
   2cc2c:	mov	sp, fp
   2cc30:	pop	{fp, pc}
   2cc34:	push	{fp, lr}
   2cc38:	mov	fp, sp
   2cc3c:	sub	sp, sp, #16
   2cc40:	str	r0, [sp, #8]
   2cc44:	ldr	r0, [sp, #8]
   2cc48:	bl	11404 <__fpending@plt>
   2cc4c:	cmp	r0, #0
   2cc50:	movw	r0, #0
   2cc54:	movne	r0, #1
   2cc58:	and	r0, r0, #1
   2cc5c:	strb	r0, [sp, #7]
   2cc60:	ldr	r0, [sp, #8]
   2cc64:	bl	11410 <ferror_unlocked@plt>
   2cc68:	cmp	r0, #0
   2cc6c:	movw	r0, #0
   2cc70:	movne	r0, #1
   2cc74:	and	r0, r0, #1
   2cc78:	strb	r0, [sp, #6]
   2cc7c:	ldr	r0, [sp, #8]
   2cc80:	bl	1bc08 <__assert_fail@plt+0xa600>
   2cc84:	cmp	r0, #0
   2cc88:	movw	r0, #0
   2cc8c:	movne	r0, #1
   2cc90:	and	r0, r0, #1
   2cc94:	strb	r0, [sp, #5]
   2cc98:	ldrb	r0, [sp, #6]
   2cc9c:	tst	r0, #1
   2cca0:	bne	2cccc <__assert_fail@plt+0x1b6c4>
   2cca4:	ldrb	r0, [sp, #5]
   2cca8:	tst	r0, #1
   2ccac:	beq	2ccf0 <__assert_fail@plt+0x1b6e8>
   2ccb0:	ldrb	r0, [sp, #7]
   2ccb4:	tst	r0, #1
   2ccb8:	bne	2cccc <__assert_fail@plt+0x1b6c4>
   2ccbc:	bl	114e8 <__errno_location@plt>
   2ccc0:	ldr	r0, [r0]
   2ccc4:	cmp	r0, #9
   2ccc8:	beq	2ccf0 <__assert_fail@plt+0x1b6e8>
   2cccc:	ldrb	r0, [sp, #5]
   2ccd0:	tst	r0, #1
   2ccd4:	bne	2cce4 <__assert_fail@plt+0x1b6dc>
   2ccd8:	bl	114e8 <__errno_location@plt>
   2ccdc:	movw	r1, #0
   2cce0:	str	r1, [r0]
   2cce4:	mvn	r0, #0
   2cce8:	str	r0, [fp, #-4]
   2ccec:	b	2ccf8 <__assert_fail@plt+0x1b6f0>
   2ccf0:	movw	r0, #0
   2ccf4:	str	r0, [fp, #-4]
   2ccf8:	ldr	r0, [fp, #-4]
   2ccfc:	mov	sp, fp
   2cd00:	pop	{fp, pc}
   2cd04:	sub	sp, sp, #8
   2cd08:	push	{fp, lr}
   2cd0c:	mov	fp, sp
   2cd10:	sub	sp, sp, #48	; 0x30
   2cd14:	str	r3, [fp, #12]
   2cd18:	str	r2, [fp, #8]
   2cd1c:	str	r0, [fp, #-4]
   2cd20:	str	r1, [fp, #-8]
   2cd24:	mvn	r0, #0
   2cd28:	str	r0, [fp, #-16]
   2cd2c:	add	r0, fp, #8
   2cd30:	str	r0, [fp, #-12]
   2cd34:	ldr	r0, [fp, #-8]
   2cd38:	cmp	r0, #0
   2cd3c:	str	r0, [sp, #12]
   2cd40:	beq	2cd5c <__assert_fail@plt+0x1b754>
   2cd44:	b	2cd48 <__assert_fail@plt+0x1b740>
   2cd48:	movw	r0, #1030	; 0x406
   2cd4c:	ldr	r1, [sp, #12]
   2cd50:	cmp	r1, r0
   2cd54:	beq	2cd84 <__assert_fail@plt+0x1b77c>
   2cd58:	b	2cdac <__assert_fail@plt+0x1b7a4>
   2cd5c:	ldr	r0, [fp, #-12]
   2cd60:	add	r1, r0, #4
   2cd64:	str	r1, [fp, #-12]
   2cd68:	ldr	r0, [r0]
   2cd6c:	str	r0, [fp, #-20]	; 0xffffffec
   2cd70:	ldr	r0, [fp, #-4]
   2cd74:	ldr	r1, [fp, #-20]	; 0xffffffec
   2cd78:	bl	2cf58 <__assert_fail@plt+0x1b950>
   2cd7c:	str	r0, [fp, #-16]
   2cd80:	b	2cf38 <__assert_fail@plt+0x1b930>
   2cd84:	ldr	r0, [fp, #-12]
   2cd88:	add	r1, r0, #4
   2cd8c:	str	r1, [fp, #-12]
   2cd90:	ldr	r0, [r0]
   2cd94:	str	r0, [sp, #24]
   2cd98:	ldr	r0, [fp, #-4]
   2cd9c:	ldr	r1, [sp, #24]
   2cda0:	bl	2cf8c <__assert_fail@plt+0x1b984>
   2cda4:	str	r0, [fp, #-16]
   2cda8:	b	2cf38 <__assert_fail@plt+0x1b930>
   2cdac:	ldr	r0, [fp, #-8]
   2cdb0:	cmp	r0, #0
   2cdb4:	str	r0, [sp, #8]
   2cdb8:	beq	2cee0 <__assert_fail@plt+0x1b8d8>
   2cdbc:	b	2cdc0 <__assert_fail@plt+0x1b7b8>
   2cdc0:	ldr	r0, [sp, #8]
   2cdc4:	cmp	r0, #1
   2cdc8:	beq	2cecc <__assert_fail@plt+0x1b8c4>
   2cdcc:	b	2cdd0 <__assert_fail@plt+0x1b7c8>
   2cdd0:	ldr	r0, [sp, #8]
   2cdd4:	cmp	r0, #2
   2cdd8:	beq	2cee0 <__assert_fail@plt+0x1b8d8>
   2cddc:	b	2cde0 <__assert_fail@plt+0x1b7d8>
   2cde0:	ldr	r0, [sp, #8]
   2cde4:	cmp	r0, #3
   2cde8:	beq	2cecc <__assert_fail@plt+0x1b8c4>
   2cdec:	b	2cdf0 <__assert_fail@plt+0x1b7e8>
   2cdf0:	ldr	r0, [sp, #8]
   2cdf4:	cmp	r0, #4
   2cdf8:	beq	2cee0 <__assert_fail@plt+0x1b8d8>
   2cdfc:	b	2ce00 <__assert_fail@plt+0x1b7f8>
   2ce00:	ldr	r0, [sp, #8]
   2ce04:	cmp	r0, #8
   2ce08:	beq	2cee0 <__assert_fail@plt+0x1b8d8>
   2ce0c:	b	2ce10 <__assert_fail@plt+0x1b808>
   2ce10:	ldr	r0, [sp, #8]
   2ce14:	cmp	r0, #9
   2ce18:	beq	2cecc <__assert_fail@plt+0x1b8c4>
   2ce1c:	b	2ce20 <__assert_fail@plt+0x1b818>
   2ce20:	ldr	r0, [sp, #8]
   2ce24:	cmp	r0, #10
   2ce28:	beq	2cee0 <__assert_fail@plt+0x1b8d8>
   2ce2c:	b	2ce30 <__assert_fail@plt+0x1b828>
   2ce30:	ldr	r0, [sp, #8]
   2ce34:	cmp	r0, #11
   2ce38:	beq	2cecc <__assert_fail@plt+0x1b8c4>
   2ce3c:	b	2ce40 <__assert_fail@plt+0x1b838>
   2ce40:	ldr	r0, [sp, #8]
   2ce44:	cmp	r0, #1024	; 0x400
   2ce48:	beq	2cee0 <__assert_fail@plt+0x1b8d8>
   2ce4c:	b	2ce50 <__assert_fail@plt+0x1b848>
   2ce50:	movw	r0, #1025	; 0x401
   2ce54:	ldr	r1, [sp, #8]
   2ce58:	cmp	r1, r0
   2ce5c:	beq	2cecc <__assert_fail@plt+0x1b8c4>
   2ce60:	b	2ce64 <__assert_fail@plt+0x1b85c>
   2ce64:	movw	r0, #1026	; 0x402
   2ce68:	ldr	r1, [sp, #8]
   2ce6c:	cmp	r1, r0
   2ce70:	beq	2cee0 <__assert_fail@plt+0x1b8d8>
   2ce74:	b	2ce78 <__assert_fail@plt+0x1b870>
   2ce78:	movw	r0, #1030	; 0x406
   2ce7c:	ldr	r1, [sp, #8]
   2ce80:	sub	r0, r1, r0
   2ce84:	cmp	r0, #2
   2ce88:	bcc	2cee0 <__assert_fail@plt+0x1b8d8>
   2ce8c:	b	2ce90 <__assert_fail@plt+0x1b888>
   2ce90:	movw	r0, #1032	; 0x408
   2ce94:	ldr	r1, [sp, #8]
   2ce98:	cmp	r1, r0
   2ce9c:	beq	2cecc <__assert_fail@plt+0x1b8c4>
   2cea0:	b	2cea4 <__assert_fail@plt+0x1b89c>
   2cea4:	movw	r0, #1033	; 0x409
   2cea8:	ldr	r1, [sp, #8]
   2ceac:	cmp	r1, r0
   2ceb0:	beq	2cee0 <__assert_fail@plt+0x1b8d8>
   2ceb4:	b	2ceb8 <__assert_fail@plt+0x1b8b0>
   2ceb8:	movw	r0, #1034	; 0x40a
   2cebc:	ldr	r1, [sp, #8]
   2cec0:	cmp	r1, r0
   2cec4:	bne	2cf0c <__assert_fail@plt+0x1b904>
   2cec8:	b	2cecc <__assert_fail@plt+0x1b8c4>
   2cecc:	ldr	r0, [fp, #-4]
   2ced0:	ldr	r1, [fp, #-8]
   2ced4:	bl	11548 <fcntl64@plt>
   2ced8:	str	r0, [fp, #-16]
   2cedc:	b	2cf34 <__assert_fail@plt+0x1b92c>
   2cee0:	ldr	r0, [fp, #-12]
   2cee4:	add	r1, r0, #4
   2cee8:	str	r1, [fp, #-12]
   2ceec:	ldr	r0, [r0]
   2cef0:	str	r0, [sp, #20]
   2cef4:	ldr	r0, [fp, #-4]
   2cef8:	ldr	r1, [fp, #-8]
   2cefc:	ldr	r2, [sp, #20]
   2cf00:	bl	11548 <fcntl64@plt>
   2cf04:	str	r0, [fp, #-16]
   2cf08:	b	2cf34 <__assert_fail@plt+0x1b92c>
   2cf0c:	ldr	r0, [fp, #-12]
   2cf10:	add	r1, r0, #4
   2cf14:	str	r1, [fp, #-12]
   2cf18:	ldr	r0, [r0]
   2cf1c:	str	r0, [sp, #16]
   2cf20:	ldr	r0, [fp, #-4]
   2cf24:	ldr	r1, [fp, #-8]
   2cf28:	ldr	r2, [sp, #16]
   2cf2c:	bl	11548 <fcntl64@plt>
   2cf30:	str	r0, [fp, #-16]
   2cf34:	b	2cf38 <__assert_fail@plt+0x1b930>
   2cf38:	sub	r0, fp, #12
   2cf3c:	ldr	r1, [fp, #-16]
   2cf40:	str	r0, [sp, #4]
   2cf44:	mov	r0, r1
   2cf48:	mov	sp, fp
   2cf4c:	pop	{fp, lr}
   2cf50:	add	sp, sp, #8
   2cf54:	bx	lr
   2cf58:	push	{fp, lr}
   2cf5c:	mov	fp, sp
   2cf60:	sub	sp, sp, #16
   2cf64:	str	r0, [fp, #-4]
   2cf68:	str	r1, [sp, #8]
   2cf6c:	ldr	r0, [fp, #-4]
   2cf70:	ldr	r2, [sp, #8]
   2cf74:	movw	r1, #0
   2cf78:	bl	11548 <fcntl64@plt>
   2cf7c:	str	r0, [sp, #4]
   2cf80:	ldr	r0, [sp, #4]
   2cf84:	mov	sp, fp
   2cf88:	pop	{fp, pc}
   2cf8c:	push	{fp, lr}
   2cf90:	mov	fp, sp
   2cf94:	sub	sp, sp, #32
   2cf98:	str	r0, [fp, #-4]
   2cf9c:	str	r1, [fp, #-8]
   2cfa0:	movw	r0, #5088	; 0x13e0
   2cfa4:	movt	r0, #4
   2cfa8:	ldr	r0, [r0]
   2cfac:	movw	r1, #0
   2cfb0:	cmp	r1, r0
   2cfb4:	bgt	2d034 <__assert_fail@plt+0x1ba2c>
   2cfb8:	ldr	r0, [fp, #-4]
   2cfbc:	ldr	r2, [fp, #-8]
   2cfc0:	movw	r1, #1030	; 0x406
   2cfc4:	bl	11548 <fcntl64@plt>
   2cfc8:	str	r0, [fp, #-12]
   2cfcc:	ldr	r0, [fp, #-12]
   2cfd0:	movw	r1, #0
   2cfd4:	cmp	r1, r0
   2cfd8:	ble	2cfec <__assert_fail@plt+0x1b9e4>
   2cfdc:	bl	114e8 <__errno_location@plt>
   2cfe0:	ldr	r0, [r0]
   2cfe4:	cmp	r0, #22
   2cfe8:	beq	2d000 <__assert_fail@plt+0x1b9f8>
   2cfec:	movw	r0, #5088	; 0x13e0
   2cff0:	movt	r0, #4
   2cff4:	movw	r1, #1
   2cff8:	str	r1, [r0]
   2cffc:	b	2d030 <__assert_fail@plt+0x1ba28>
   2d000:	ldr	r0, [fp, #-4]
   2d004:	ldr	r1, [fp, #-8]
   2d008:	bl	2cf58 <__assert_fail@plt+0x1b950>
   2d00c:	str	r0, [fp, #-12]
   2d010:	ldr	r0, [fp, #-12]
   2d014:	cmp	r0, #0
   2d018:	blt	2d02c <__assert_fail@plt+0x1ba24>
   2d01c:	movw	r0, #5088	; 0x13e0
   2d020:	movt	r0, #4
   2d024:	mvn	r1, #0
   2d028:	str	r1, [r0]
   2d02c:	b	2d030 <__assert_fail@plt+0x1ba28>
   2d030:	b	2d044 <__assert_fail@plt+0x1ba3c>
   2d034:	ldr	r0, [fp, #-4]
   2d038:	ldr	r1, [fp, #-8]
   2d03c:	bl	2cf58 <__assert_fail@plt+0x1b950>
   2d040:	str	r0, [fp, #-12]
   2d044:	ldr	r0, [fp, #-12]
   2d048:	movw	r1, #0
   2d04c:	cmp	r1, r0
   2d050:	bgt	2d0d8 <__assert_fail@plt+0x1bad0>
   2d054:	movw	r0, #5088	; 0x13e0
   2d058:	movt	r0, #4
   2d05c:	ldr	r0, [r0]
   2d060:	cmn	r0, #1
   2d064:	bne	2d0d8 <__assert_fail@plt+0x1bad0>
   2d068:	ldr	r0, [fp, #-12]
   2d06c:	movw	r1, #1
   2d070:	bl	11548 <fcntl64@plt>
   2d074:	str	r0, [sp, #16]
   2d078:	ldr	r0, [sp, #16]
   2d07c:	cmp	r0, #0
   2d080:	blt	2d0a0 <__assert_fail@plt+0x1ba98>
   2d084:	ldr	r0, [fp, #-12]
   2d088:	ldr	r1, [sp, #16]
   2d08c:	orr	r2, r1, #1
   2d090:	movw	r1, #2
   2d094:	bl	11548 <fcntl64@plt>
   2d098:	cmn	r0, #1
   2d09c:	bne	2d0d4 <__assert_fail@plt+0x1bacc>
   2d0a0:	bl	114e8 <__errno_location@plt>
   2d0a4:	ldr	r0, [r0]
   2d0a8:	str	r0, [sp, #12]
   2d0ac:	ldr	r0, [fp, #-12]
   2d0b0:	bl	115f0 <close@plt>
   2d0b4:	ldr	r1, [sp, #12]
   2d0b8:	str	r0, [sp, #8]
   2d0bc:	str	r1, [sp, #4]
   2d0c0:	bl	114e8 <__errno_location@plt>
   2d0c4:	ldr	r1, [sp, #4]
   2d0c8:	str	r1, [r0]
   2d0cc:	mvn	r0, #0
   2d0d0:	str	r0, [fp, #-12]
   2d0d4:	b	2d0d8 <__assert_fail@plt+0x1bad0>
   2d0d8:	ldr	r0, [fp, #-12]
   2d0dc:	mov	sp, fp
   2d0e0:	pop	{fp, pc}
   2d0e4:	push	{fp, lr}
   2d0e8:	mov	fp, sp
   2d0ec:	bl	114e8 <__errno_location@plt>
   2d0f0:	movw	r1, #12
   2d0f4:	str	r1, [r0]
   2d0f8:	movw	r0, #0
   2d0fc:	pop	{fp, pc}
   2d100:	push	{fp, lr}
   2d104:	mov	fp, sp
   2d108:	sub	sp, sp, #8
   2d10c:	str	r0, [sp, #4]
   2d110:	ldr	r0, [sp, #4]
   2d114:	cmn	r0, #1
   2d118:	bhi	2d12c <__assert_fail@plt+0x1bb24>
   2d11c:	ldr	r0, [sp, #4]
   2d120:	bl	2ca68 <__assert_fail@plt+0x1b460>
   2d124:	str	r0, [sp]
   2d128:	b	2d134 <__assert_fail@plt+0x1bb2c>
   2d12c:	bl	2d0e4 <__assert_fail@plt+0x1badc>
   2d130:	str	r0, [sp]
   2d134:	ldr	r0, [sp]
   2d138:	mov	sp, fp
   2d13c:	pop	{fp, pc}
   2d140:	push	{fp, lr}
   2d144:	mov	fp, sp
   2d148:	sub	sp, sp, #16
   2d14c:	str	r0, [fp, #-4]
   2d150:	str	r1, [sp, #8]
   2d154:	ldr	r0, [sp, #8]
   2d158:	cmn	r0, #1
   2d15c:	bhi	2d194 <__assert_fail@plt+0x1bb8c>
   2d160:	ldr	r0, [fp, #-4]
   2d164:	ldr	r1, [sp, #8]
   2d168:	ldr	r2, [sp, #8]
   2d16c:	cmp	r2, #0
   2d170:	movw	r2, #0
   2d174:	movne	r2, #1
   2d178:	mvn	r3, #0
   2d17c:	eor	r2, r2, r3
   2d180:	and	r2, r2, #1
   2d184:	orr	r1, r1, r2
   2d188:	bl	2cad8 <__assert_fail@plt+0x1b4d0>
   2d18c:	str	r0, [sp, #4]
   2d190:	b	2d19c <__assert_fail@plt+0x1bb94>
   2d194:	bl	2d0e4 <__assert_fail@plt+0x1badc>
   2d198:	str	r0, [sp, #4]
   2d19c:	ldr	r0, [sp, #4]
   2d1a0:	mov	sp, fp
   2d1a4:	pop	{fp, pc}
   2d1a8:	push	{fp, lr}
   2d1ac:	mov	fp, sp
   2d1b0:	sub	sp, sp, #16
   2d1b4:	str	r0, [sp, #8]
   2d1b8:	str	r1, [sp, #4]
   2d1bc:	ldr	r0, [sp, #8]
   2d1c0:	mvn	r1, #0
   2d1c4:	cmp	r1, r0
   2d1c8:	bcs	2d1ec <__assert_fail@plt+0x1bbe4>
   2d1cc:	ldr	r0, [sp, #4]
   2d1d0:	cmp	r0, #0
   2d1d4:	beq	2d1e4 <__assert_fail@plt+0x1bbdc>
   2d1d8:	bl	2d0e4 <__assert_fail@plt+0x1badc>
   2d1dc:	str	r0, [fp, #-4]
   2d1e0:	b	2d22c <__assert_fail@plt+0x1bc24>
   2d1e4:	movw	r0, #0
   2d1e8:	str	r0, [sp, #8]
   2d1ec:	ldr	r0, [sp, #4]
   2d1f0:	mvn	r1, #0
   2d1f4:	cmp	r1, r0
   2d1f8:	bcs	2d21c <__assert_fail@plt+0x1bc14>
   2d1fc:	ldr	r0, [sp, #8]
   2d200:	cmp	r0, #0
   2d204:	beq	2d214 <__assert_fail@plt+0x1bc0c>
   2d208:	bl	2d0e4 <__assert_fail@plt+0x1badc>
   2d20c:	str	r0, [fp, #-4]
   2d210:	b	2d22c <__assert_fail@plt+0x1bc24>
   2d214:	movw	r0, #0
   2d218:	str	r0, [sp, #4]
   2d21c:	ldr	r0, [sp, #8]
   2d220:	ldr	r1, [sp, #4]
   2d224:	bl	2c9cc <__assert_fail@plt+0x1b3c4>
   2d228:	str	r0, [fp, #-4]
   2d22c:	ldr	r0, [fp, #-4]
   2d230:	mov	sp, fp
   2d234:	pop	{fp, pc}
   2d238:	push	{fp, lr}
   2d23c:	mov	fp, sp
   2d240:	sub	sp, sp, #16
   2d244:	str	r0, [fp, #-4]
   2d248:	str	r1, [sp, #8]
   2d24c:	str	r2, [sp, #4]
   2d250:	ldr	r0, [sp, #8]
   2d254:	cmp	r0, #0
   2d258:	beq	2d268 <__assert_fail@plt+0x1bc60>
   2d25c:	ldr	r0, [sp, #4]
   2d260:	cmp	r0, #0
   2d264:	bne	2d274 <__assert_fail@plt+0x1bc6c>
   2d268:	movw	r0, #1
   2d26c:	str	r0, [sp, #4]
   2d270:	str	r0, [sp, #8]
   2d274:	ldr	r0, [sp, #8]
   2d278:	cmn	r0, #1
   2d27c:	bhi	2d2a4 <__assert_fail@plt+0x1bc9c>
   2d280:	ldr	r0, [sp, #4]
   2d284:	cmn	r0, #1
   2d288:	bhi	2d2a4 <__assert_fail@plt+0x1bc9c>
   2d28c:	ldr	r0, [fp, #-4]
   2d290:	ldr	r1, [sp, #8]
   2d294:	ldr	r2, [sp, #4]
   2d298:	bl	2d3c4 <__assert_fail@plt+0x1bdbc>
   2d29c:	str	r0, [sp]
   2d2a0:	b	2d2ac <__assert_fail@plt+0x1bca4>
   2d2a4:	bl	2d0e4 <__assert_fail@plt+0x1badc>
   2d2a8:	str	r0, [sp]
   2d2ac:	ldr	r0, [sp]
   2d2b0:	mov	sp, fp
   2d2b4:	pop	{fp, pc}
   2d2b8:	push	{fp, lr}
   2d2bc:	mov	fp, sp
   2d2c0:	sub	sp, sp, #8
   2d2c4:	movw	r0, #14
   2d2c8:	bl	11578 <nl_langinfo@plt>
   2d2cc:	str	r0, [sp, #4]
   2d2d0:	ldr	r0, [sp, #4]
   2d2d4:	movw	r1, #0
   2d2d8:	cmp	r0, r1
   2d2dc:	bne	2d2ec <__assert_fail@plt+0x1bce4>
   2d2e0:	movw	r0, #748	; 0x2ec
   2d2e4:	movt	r0, #3
   2d2e8:	str	r0, [sp, #4]
   2d2ec:	ldr	r0, [sp, #4]
   2d2f0:	ldrb	r0, [r0]
   2d2f4:	cmp	r0, #0
   2d2f8:	bne	2d308 <__assert_fail@plt+0x1bd00>
   2d2fc:	movw	r0, #3367	; 0xd27
   2d300:	movt	r0, #3
   2d304:	str	r0, [sp, #4]
   2d308:	ldr	r0, [sp, #4]
   2d30c:	mov	sp, fp
   2d310:	pop	{fp, pc}
   2d314:	push	{fp, lr}
   2d318:	mov	fp, sp
   2d31c:	sub	sp, sp, #32
   2d320:	str	r0, [fp, #-8]
   2d324:	str	r1, [fp, #-12]
   2d328:	str	r2, [sp, #16]
   2d32c:	str	r3, [sp, #12]
   2d330:	ldr	r0, [fp, #-8]
   2d334:	movw	r1, #0
   2d338:	cmp	r0, r1
   2d33c:	bne	2d348 <__assert_fail@plt+0x1bd40>
   2d340:	add	r0, sp, #4
   2d344:	str	r0, [fp, #-8]
   2d348:	ldr	r0, [fp, #-8]
   2d34c:	ldr	r1, [fp, #-12]
   2d350:	ldr	r2, [sp, #16]
   2d354:	ldr	r3, [sp, #12]
   2d358:	bl	1141c <mbrtowc@plt>
   2d35c:	str	r0, [sp, #8]
   2d360:	ldr	r0, [sp, #8]
   2d364:	mvn	r1, #1
   2d368:	cmp	r1, r0
   2d36c:	bhi	2d3b0 <__assert_fail@plt+0x1bda8>
   2d370:	ldr	r0, [sp, #16]
   2d374:	cmp	r0, #0
   2d378:	beq	2d3b0 <__assert_fail@plt+0x1bda8>
   2d37c:	movw	r0, #0
   2d380:	bl	1c048 <__assert_fail@plt+0xaa40>
   2d384:	tst	r0, #1
   2d388:	bne	2d3b0 <__assert_fail@plt+0x1bda8>
   2d38c:	ldr	r0, [fp, #-12]
   2d390:	ldrb	r0, [r0]
   2d394:	strb	r0, [sp, #3]
   2d398:	ldrb	r0, [sp, #3]
   2d39c:	ldr	r1, [fp, #-8]
   2d3a0:	str	r0, [r1]
   2d3a4:	movw	r0, #1
   2d3a8:	str	r0, [fp, #-4]
   2d3ac:	b	2d3b8 <__assert_fail@plt+0x1bdb0>
   2d3b0:	ldr	r0, [sp, #8]
   2d3b4:	str	r0, [fp, #-4]
   2d3b8:	ldr	r0, [fp, #-4]
   2d3bc:	mov	sp, fp
   2d3c0:	pop	{fp, pc}
   2d3c4:	push	{fp, lr}
   2d3c8:	mov	fp, sp
   2d3cc:	sub	sp, sp, #96	; 0x60
   2d3d0:	str	r0, [fp, #-8]
   2d3d4:	str	r1, [fp, #-12]
   2d3d8:	str	r2, [fp, #-16]
   2d3dc:	b	2d794 <__assert_fail@plt+0x1c18c>
   2d3e0:	b	2d5b4 <__assert_fail@plt+0x1bfac>
   2d3e4:	ldr	r0, [fp, #-16]
   2d3e8:	cmp	r0, #0
   2d3ec:	bcs	2d4f0 <__assert_fail@plt+0x1bee8>
   2d3f0:	ldr	r0, [fp, #-12]
   2d3f4:	cmp	r0, #0
   2d3f8:	bcs	2d480 <__assert_fail@plt+0x1be78>
   2d3fc:	b	2d41c <__assert_fail@plt+0x1be14>
   2d400:	ldr	r0, [fp, #-12]
   2d404:	ldr	r1, [fp, #-16]
   2d408:	movw	r2, #127	; 0x7f
   2d40c:	udiv	r1, r2, r1
   2d410:	cmp	r0, r1
   2d414:	bcc	2d584 <__assert_fail@plt+0x1bf7c>
   2d418:	b	2d59c <__assert_fail@plt+0x1bf94>
   2d41c:	b	2d430 <__assert_fail@plt+0x1be28>
   2d420:	ldr	r0, [fp, #-16]
   2d424:	cmp	r0, #1
   2d428:	bcc	2d440 <__assert_fail@plt+0x1be38>
   2d42c:	b	2d44c <__assert_fail@plt+0x1be44>
   2d430:	ldr	r0, [fp, #-16]
   2d434:	movw	r1, #0
   2d438:	cmp	r1, r0
   2d43c:	bcs	2d44c <__assert_fail@plt+0x1be44>
   2d440:	movw	r0, #0
   2d444:	str	r0, [fp, #-24]	; 0xffffffe8
   2d448:	b	2d464 <__assert_fail@plt+0x1be5c>
   2d44c:	ldr	r0, [fp, #-16]
   2d450:	movw	r1, #0
   2d454:	sub	r0, r1, r0
   2d458:	movw	r1, #127	; 0x7f
   2d45c:	udiv	r0, r1, r0
   2d460:	str	r0, [fp, #-24]	; 0xffffffe8
   2d464:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2d468:	ldr	r1, [fp, #-12]
   2d46c:	mvn	r2, #0
   2d470:	sub	r1, r2, r1
   2d474:	cmp	r0, r1
   2d478:	bls	2d584 <__assert_fail@plt+0x1bf7c>
   2d47c:	b	2d59c <__assert_fail@plt+0x1bf94>
   2d480:	ldr	r0, [fp, #-16]
   2d484:	cmn	r0, #1
   2d488:	bne	2d4d4 <__assert_fail@plt+0x1becc>
   2d48c:	b	2d4ac <__assert_fail@plt+0x1bea4>
   2d490:	ldr	r0, [fp, #-12]
   2d494:	mvn	r1, #127	; 0x7f
   2d498:	add	r0, r0, r1
   2d49c:	movw	r1, #0
   2d4a0:	cmp	r1, r0
   2d4a4:	bcc	2d584 <__assert_fail@plt+0x1bf7c>
   2d4a8:	b	2d59c <__assert_fail@plt+0x1bf94>
   2d4ac:	ldr	r0, [fp, #-12]
   2d4b0:	movw	r1, #0
   2d4b4:	cmp	r1, r0
   2d4b8:	bcs	2d59c <__assert_fail@plt+0x1bf94>
   2d4bc:	ldr	r0, [fp, #-12]
   2d4c0:	sub	r0, r0, #1
   2d4c4:	movw	r1, #127	; 0x7f
   2d4c8:	cmp	r1, r0
   2d4cc:	bcc	2d584 <__assert_fail@plt+0x1bf7c>
   2d4d0:	b	2d59c <__assert_fail@plt+0x1bf94>
   2d4d4:	ldr	r0, [fp, #-16]
   2d4d8:	mvn	r1, #127	; 0x7f
   2d4dc:	udiv	r0, r1, r0
   2d4e0:	ldr	r1, [fp, #-12]
   2d4e4:	cmp	r0, r1
   2d4e8:	bcc	2d584 <__assert_fail@plt+0x1bf7c>
   2d4ec:	b	2d59c <__assert_fail@plt+0x1bf94>
   2d4f0:	ldr	r0, [fp, #-16]
   2d4f4:	cmp	r0, #0
   2d4f8:	bne	2d500 <__assert_fail@plt+0x1bef8>
   2d4fc:	b	2d59c <__assert_fail@plt+0x1bf94>
   2d500:	ldr	r0, [fp, #-12]
   2d504:	cmp	r0, #0
   2d508:	bcs	2d56c <__assert_fail@plt+0x1bf64>
   2d50c:	ldr	r0, [fp, #-12]
   2d510:	cmn	r0, #1
   2d514:	bne	2d550 <__assert_fail@plt+0x1bf48>
   2d518:	b	2d538 <__assert_fail@plt+0x1bf30>
   2d51c:	ldr	r0, [fp, #-16]
   2d520:	mvn	r1, #127	; 0x7f
   2d524:	add	r0, r0, r1
   2d528:	movw	r1, #0
   2d52c:	cmp	r1, r0
   2d530:	bcc	2d584 <__assert_fail@plt+0x1bf7c>
   2d534:	b	2d59c <__assert_fail@plt+0x1bf94>
   2d538:	ldr	r0, [fp, #-16]
   2d53c:	sub	r0, r0, #1
   2d540:	movw	r1, #127	; 0x7f
   2d544:	cmp	r1, r0
   2d548:	bcc	2d584 <__assert_fail@plt+0x1bf7c>
   2d54c:	b	2d59c <__assert_fail@plt+0x1bf94>
   2d550:	ldr	r0, [fp, #-12]
   2d554:	mvn	r1, #127	; 0x7f
   2d558:	udiv	r0, r1, r0
   2d55c:	ldr	r1, [fp, #-16]
   2d560:	cmp	r0, r1
   2d564:	bcc	2d584 <__assert_fail@plt+0x1bf7c>
   2d568:	b	2d59c <__assert_fail@plt+0x1bf94>
   2d56c:	ldr	r0, [fp, #-16]
   2d570:	movw	r1, #127	; 0x7f
   2d574:	udiv	r0, r1, r0
   2d578:	ldr	r1, [fp, #-12]
   2d57c:	cmp	r0, r1
   2d580:	bcs	2d59c <__assert_fail@plt+0x1bf94>
   2d584:	ldr	r0, [fp, #-12]
   2d588:	ldr	r1, [fp, #-16]
   2d58c:	mul	r0, r0, r1
   2d590:	sxtb	r0, r0
   2d594:	str	r0, [fp, #-20]	; 0xffffffec
   2d598:	b	2e6c4 <__assert_fail@plt+0x1d0bc>
   2d59c:	ldr	r0, [fp, #-12]
   2d5a0:	ldr	r1, [fp, #-16]
   2d5a4:	mul	r0, r0, r1
   2d5a8:	sxtb	r0, r0
   2d5ac:	str	r0, [fp, #-20]	; 0xffffffec
   2d5b0:	b	2e6dc <__assert_fail@plt+0x1d0d4>
   2d5b4:	ldr	r0, [fp, #-16]
   2d5b8:	cmp	r0, #0
   2d5bc:	bcs	2d6c8 <__assert_fail@plt+0x1c0c0>
   2d5c0:	ldr	r0, [fp, #-12]
   2d5c4:	cmp	r0, #0
   2d5c8:	bcs	2d650 <__assert_fail@plt+0x1c048>
   2d5cc:	b	2d5ec <__assert_fail@plt+0x1bfe4>
   2d5d0:	ldr	r0, [fp, #-12]
   2d5d4:	ldr	r1, [fp, #-16]
   2d5d8:	movw	r2, #255	; 0xff
   2d5dc:	udiv	r1, r2, r1
   2d5e0:	cmp	r0, r1
   2d5e4:	bcc	2d764 <__assert_fail@plt+0x1c15c>
   2d5e8:	b	2d77c <__assert_fail@plt+0x1c174>
   2d5ec:	b	2d600 <__assert_fail@plt+0x1bff8>
   2d5f0:	ldr	r0, [fp, #-16]
   2d5f4:	cmp	r0, #1
   2d5f8:	bcc	2d610 <__assert_fail@plt+0x1c008>
   2d5fc:	b	2d61c <__assert_fail@plt+0x1c014>
   2d600:	ldr	r0, [fp, #-16]
   2d604:	movw	r1, #0
   2d608:	cmp	r1, r0
   2d60c:	bcs	2d61c <__assert_fail@plt+0x1c014>
   2d610:	movw	r0, #0
   2d614:	str	r0, [fp, #-28]	; 0xffffffe4
   2d618:	b	2d634 <__assert_fail@plt+0x1c02c>
   2d61c:	ldr	r0, [fp, #-16]
   2d620:	movw	r1, #0
   2d624:	sub	r0, r1, r0
   2d628:	movw	r1, #255	; 0xff
   2d62c:	udiv	r0, r1, r0
   2d630:	str	r0, [fp, #-28]	; 0xffffffe4
   2d634:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2d638:	ldr	r1, [fp, #-12]
   2d63c:	mvn	r2, #0
   2d640:	sub	r1, r2, r1
   2d644:	cmp	r0, r1
   2d648:	bls	2d764 <__assert_fail@plt+0x1c15c>
   2d64c:	b	2d77c <__assert_fail@plt+0x1c174>
   2d650:	b	2d658 <__assert_fail@plt+0x1c050>
   2d654:	b	2d65c <__assert_fail@plt+0x1c054>
   2d658:	b	2d6ac <__assert_fail@plt+0x1c0a4>
   2d65c:	ldr	r0, [fp, #-16]
   2d660:	cmn	r0, #1
   2d664:	bne	2d6ac <__assert_fail@plt+0x1c0a4>
   2d668:	b	2d684 <__assert_fail@plt+0x1c07c>
   2d66c:	ldr	r0, [fp, #-12]
   2d670:	add	r0, r0, #0
   2d674:	movw	r1, #0
   2d678:	cmp	r1, r0
   2d67c:	bcc	2d764 <__assert_fail@plt+0x1c15c>
   2d680:	b	2d77c <__assert_fail@plt+0x1c174>
   2d684:	ldr	r0, [fp, #-12]
   2d688:	movw	r1, #0
   2d68c:	cmp	r1, r0
   2d690:	bcs	2d77c <__assert_fail@plt+0x1c174>
   2d694:	ldr	r0, [fp, #-12]
   2d698:	sub	r0, r0, #1
   2d69c:	mvn	r1, #0
   2d6a0:	cmp	r1, r0
   2d6a4:	bcc	2d764 <__assert_fail@plt+0x1c15c>
   2d6a8:	b	2d77c <__assert_fail@plt+0x1c174>
   2d6ac:	ldr	r0, [fp, #-16]
   2d6b0:	movw	r1, #0
   2d6b4:	udiv	r0, r1, r0
   2d6b8:	ldr	r1, [fp, #-12]
   2d6bc:	cmp	r0, r1
   2d6c0:	bcc	2d764 <__assert_fail@plt+0x1c15c>
   2d6c4:	b	2d77c <__assert_fail@plt+0x1c174>
   2d6c8:	ldr	r0, [fp, #-16]
   2d6cc:	cmp	r0, #0
   2d6d0:	bne	2d6d8 <__assert_fail@plt+0x1c0d0>
   2d6d4:	b	2d77c <__assert_fail@plt+0x1c174>
   2d6d8:	ldr	r0, [fp, #-12]
   2d6dc:	cmp	r0, #0
   2d6e0:	bcs	2d74c <__assert_fail@plt+0x1c144>
   2d6e4:	b	2d6ec <__assert_fail@plt+0x1c0e4>
   2d6e8:	b	2d6f0 <__assert_fail@plt+0x1c0e8>
   2d6ec:	b	2d730 <__assert_fail@plt+0x1c128>
   2d6f0:	ldr	r0, [fp, #-12]
   2d6f4:	cmn	r0, #1
   2d6f8:	bne	2d730 <__assert_fail@plt+0x1c128>
   2d6fc:	b	2d718 <__assert_fail@plt+0x1c110>
   2d700:	ldr	r0, [fp, #-16]
   2d704:	add	r0, r0, #0
   2d708:	movw	r1, #0
   2d70c:	cmp	r1, r0
   2d710:	bcc	2d764 <__assert_fail@plt+0x1c15c>
   2d714:	b	2d77c <__assert_fail@plt+0x1c174>
   2d718:	ldr	r0, [fp, #-16]
   2d71c:	sub	r0, r0, #1
   2d720:	mvn	r1, #0
   2d724:	cmp	r1, r0
   2d728:	bcc	2d764 <__assert_fail@plt+0x1c15c>
   2d72c:	b	2d77c <__assert_fail@plt+0x1c174>
   2d730:	ldr	r0, [fp, #-12]
   2d734:	movw	r1, #0
   2d738:	udiv	r0, r1, r0
   2d73c:	ldr	r1, [fp, #-16]
   2d740:	cmp	r0, r1
   2d744:	bcc	2d764 <__assert_fail@plt+0x1c15c>
   2d748:	b	2d77c <__assert_fail@plt+0x1c174>
   2d74c:	ldr	r0, [fp, #-16]
   2d750:	movw	r1, #255	; 0xff
   2d754:	udiv	r0, r1, r0
   2d758:	ldr	r1, [fp, #-12]
   2d75c:	cmp	r0, r1
   2d760:	bcs	2d77c <__assert_fail@plt+0x1c174>
   2d764:	ldr	r0, [fp, #-12]
   2d768:	ldr	r1, [fp, #-16]
   2d76c:	mul	r0, r0, r1
   2d770:	and	r0, r0, #255	; 0xff
   2d774:	str	r0, [fp, #-20]	; 0xffffffec
   2d778:	b	2e6c4 <__assert_fail@plt+0x1d0bc>
   2d77c:	ldr	r0, [fp, #-12]
   2d780:	ldr	r1, [fp, #-16]
   2d784:	mul	r0, r0, r1
   2d788:	and	r0, r0, #255	; 0xff
   2d78c:	str	r0, [fp, #-20]	; 0xffffffec
   2d790:	b	2e6dc <__assert_fail@plt+0x1d0d4>
   2d794:	b	2db4c <__assert_fail@plt+0x1c544>
   2d798:	b	2d96c <__assert_fail@plt+0x1c364>
   2d79c:	ldr	r0, [fp, #-16]
   2d7a0:	cmp	r0, #0
   2d7a4:	bcs	2d8a8 <__assert_fail@plt+0x1c2a0>
   2d7a8:	ldr	r0, [fp, #-12]
   2d7ac:	cmp	r0, #0
   2d7b0:	bcs	2d838 <__assert_fail@plt+0x1c230>
   2d7b4:	b	2d7d4 <__assert_fail@plt+0x1c1cc>
   2d7b8:	ldr	r0, [fp, #-12]
   2d7bc:	ldr	r1, [fp, #-16]
   2d7c0:	movw	r2, #32767	; 0x7fff
   2d7c4:	udiv	r1, r2, r1
   2d7c8:	cmp	r0, r1
   2d7cc:	bcc	2d93c <__assert_fail@plt+0x1c334>
   2d7d0:	b	2d954 <__assert_fail@plt+0x1c34c>
   2d7d4:	b	2d7e8 <__assert_fail@plt+0x1c1e0>
   2d7d8:	ldr	r0, [fp, #-16]
   2d7dc:	cmp	r0, #1
   2d7e0:	bcc	2d7f8 <__assert_fail@plt+0x1c1f0>
   2d7e4:	b	2d804 <__assert_fail@plt+0x1c1fc>
   2d7e8:	ldr	r0, [fp, #-16]
   2d7ec:	movw	r1, #0
   2d7f0:	cmp	r1, r0
   2d7f4:	bcs	2d804 <__assert_fail@plt+0x1c1fc>
   2d7f8:	movw	r0, #0
   2d7fc:	str	r0, [fp, #-32]	; 0xffffffe0
   2d800:	b	2d81c <__assert_fail@plt+0x1c214>
   2d804:	ldr	r0, [fp, #-16]
   2d808:	movw	r1, #0
   2d80c:	sub	r0, r1, r0
   2d810:	movw	r1, #32767	; 0x7fff
   2d814:	udiv	r0, r1, r0
   2d818:	str	r0, [fp, #-32]	; 0xffffffe0
   2d81c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2d820:	ldr	r1, [fp, #-12]
   2d824:	mvn	r2, #0
   2d828:	sub	r1, r2, r1
   2d82c:	cmp	r0, r1
   2d830:	bls	2d93c <__assert_fail@plt+0x1c334>
   2d834:	b	2d954 <__assert_fail@plt+0x1c34c>
   2d838:	ldr	r0, [fp, #-16]
   2d83c:	cmn	r0, #1
   2d840:	bne	2d88c <__assert_fail@plt+0x1c284>
   2d844:	b	2d864 <__assert_fail@plt+0x1c25c>
   2d848:	ldr	r0, [pc, #3760]	; 2e700 <__assert_fail@plt+0x1d0f8>
   2d84c:	ldr	r1, [fp, #-12]
   2d850:	add	r0, r1, r0
   2d854:	movw	r1, #0
   2d858:	cmp	r1, r0
   2d85c:	bcc	2d93c <__assert_fail@plt+0x1c334>
   2d860:	b	2d954 <__assert_fail@plt+0x1c34c>
   2d864:	ldr	r0, [fp, #-12]
   2d868:	movw	r1, #0
   2d86c:	cmp	r1, r0
   2d870:	bcs	2d954 <__assert_fail@plt+0x1c34c>
   2d874:	ldr	r0, [fp, #-12]
   2d878:	sub	r0, r0, #1
   2d87c:	movw	r1, #32767	; 0x7fff
   2d880:	cmp	r1, r0
   2d884:	bcc	2d93c <__assert_fail@plt+0x1c334>
   2d888:	b	2d954 <__assert_fail@plt+0x1c34c>
   2d88c:	ldr	r0, [pc, #3692]	; 2e700 <__assert_fail@plt+0x1d0f8>
   2d890:	ldr	r1, [fp, #-16]
   2d894:	udiv	r0, r0, r1
   2d898:	ldr	r1, [fp, #-12]
   2d89c:	cmp	r0, r1
   2d8a0:	bcc	2d93c <__assert_fail@plt+0x1c334>
   2d8a4:	b	2d954 <__assert_fail@plt+0x1c34c>
   2d8a8:	ldr	r0, [fp, #-16]
   2d8ac:	cmp	r0, #0
   2d8b0:	bne	2d8b8 <__assert_fail@plt+0x1c2b0>
   2d8b4:	b	2d954 <__assert_fail@plt+0x1c34c>
   2d8b8:	ldr	r0, [fp, #-12]
   2d8bc:	cmp	r0, #0
   2d8c0:	bcs	2d924 <__assert_fail@plt+0x1c31c>
   2d8c4:	ldr	r0, [fp, #-12]
   2d8c8:	cmn	r0, #1
   2d8cc:	bne	2d908 <__assert_fail@plt+0x1c300>
   2d8d0:	b	2d8f0 <__assert_fail@plt+0x1c2e8>
   2d8d4:	ldr	r0, [pc, #3620]	; 2e700 <__assert_fail@plt+0x1d0f8>
   2d8d8:	ldr	r1, [fp, #-16]
   2d8dc:	add	r0, r1, r0
   2d8e0:	movw	r1, #0
   2d8e4:	cmp	r1, r0
   2d8e8:	bcc	2d93c <__assert_fail@plt+0x1c334>
   2d8ec:	b	2d954 <__assert_fail@plt+0x1c34c>
   2d8f0:	ldr	r0, [fp, #-16]
   2d8f4:	sub	r0, r0, #1
   2d8f8:	movw	r1, #32767	; 0x7fff
   2d8fc:	cmp	r1, r0
   2d900:	bcc	2d93c <__assert_fail@plt+0x1c334>
   2d904:	b	2d954 <__assert_fail@plt+0x1c34c>
   2d908:	ldr	r0, [pc, #3568]	; 2e700 <__assert_fail@plt+0x1d0f8>
   2d90c:	ldr	r1, [fp, #-12]
   2d910:	udiv	r0, r0, r1
   2d914:	ldr	r1, [fp, #-16]
   2d918:	cmp	r0, r1
   2d91c:	bcc	2d93c <__assert_fail@plt+0x1c334>
   2d920:	b	2d954 <__assert_fail@plt+0x1c34c>
   2d924:	ldr	r0, [fp, #-16]
   2d928:	movw	r1, #32767	; 0x7fff
   2d92c:	udiv	r0, r1, r0
   2d930:	ldr	r1, [fp, #-12]
   2d934:	cmp	r0, r1
   2d938:	bcs	2d954 <__assert_fail@plt+0x1c34c>
   2d93c:	ldr	r0, [fp, #-12]
   2d940:	ldr	r1, [fp, #-16]
   2d944:	mul	r0, r0, r1
   2d948:	sxth	r0, r0
   2d94c:	str	r0, [fp, #-20]	; 0xffffffec
   2d950:	b	2e6c4 <__assert_fail@plt+0x1d0bc>
   2d954:	ldr	r0, [fp, #-12]
   2d958:	ldr	r1, [fp, #-16]
   2d95c:	mul	r0, r0, r1
   2d960:	sxth	r0, r0
   2d964:	str	r0, [fp, #-20]	; 0xffffffec
   2d968:	b	2e6dc <__assert_fail@plt+0x1d0d4>
   2d96c:	ldr	r0, [fp, #-16]
   2d970:	cmp	r0, #0
   2d974:	bcs	2da80 <__assert_fail@plt+0x1c478>
   2d978:	ldr	r0, [fp, #-12]
   2d97c:	cmp	r0, #0
   2d980:	bcs	2da08 <__assert_fail@plt+0x1c400>
   2d984:	b	2d9a4 <__assert_fail@plt+0x1c39c>
   2d988:	ldr	r0, [fp, #-12]
   2d98c:	ldr	r1, [fp, #-16]
   2d990:	movw	r2, #65535	; 0xffff
   2d994:	udiv	r1, r2, r1
   2d998:	cmp	r0, r1
   2d99c:	bcc	2db1c <__assert_fail@plt+0x1c514>
   2d9a0:	b	2db34 <__assert_fail@plt+0x1c52c>
   2d9a4:	b	2d9b8 <__assert_fail@plt+0x1c3b0>
   2d9a8:	ldr	r0, [fp, #-16]
   2d9ac:	cmp	r0, #1
   2d9b0:	bcc	2d9c8 <__assert_fail@plt+0x1c3c0>
   2d9b4:	b	2d9d4 <__assert_fail@plt+0x1c3cc>
   2d9b8:	ldr	r0, [fp, #-16]
   2d9bc:	movw	r1, #0
   2d9c0:	cmp	r1, r0
   2d9c4:	bcs	2d9d4 <__assert_fail@plt+0x1c3cc>
   2d9c8:	movw	r0, #0
   2d9cc:	str	r0, [fp, #-36]	; 0xffffffdc
   2d9d0:	b	2d9ec <__assert_fail@plt+0x1c3e4>
   2d9d4:	ldr	r0, [fp, #-16]
   2d9d8:	movw	r1, #0
   2d9dc:	sub	r0, r1, r0
   2d9e0:	movw	r1, #65535	; 0xffff
   2d9e4:	udiv	r0, r1, r0
   2d9e8:	str	r0, [fp, #-36]	; 0xffffffdc
   2d9ec:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2d9f0:	ldr	r1, [fp, #-12]
   2d9f4:	mvn	r2, #0
   2d9f8:	sub	r1, r2, r1
   2d9fc:	cmp	r0, r1
   2da00:	bls	2db1c <__assert_fail@plt+0x1c514>
   2da04:	b	2db34 <__assert_fail@plt+0x1c52c>
   2da08:	b	2da10 <__assert_fail@plt+0x1c408>
   2da0c:	b	2da14 <__assert_fail@plt+0x1c40c>
   2da10:	b	2da64 <__assert_fail@plt+0x1c45c>
   2da14:	ldr	r0, [fp, #-16]
   2da18:	cmn	r0, #1
   2da1c:	bne	2da64 <__assert_fail@plt+0x1c45c>
   2da20:	b	2da3c <__assert_fail@plt+0x1c434>
   2da24:	ldr	r0, [fp, #-12]
   2da28:	add	r0, r0, #0
   2da2c:	movw	r1, #0
   2da30:	cmp	r1, r0
   2da34:	bcc	2db1c <__assert_fail@plt+0x1c514>
   2da38:	b	2db34 <__assert_fail@plt+0x1c52c>
   2da3c:	ldr	r0, [fp, #-12]
   2da40:	movw	r1, #0
   2da44:	cmp	r1, r0
   2da48:	bcs	2db34 <__assert_fail@plt+0x1c52c>
   2da4c:	ldr	r0, [fp, #-12]
   2da50:	sub	r0, r0, #1
   2da54:	mvn	r1, #0
   2da58:	cmp	r1, r0
   2da5c:	bcc	2db1c <__assert_fail@plt+0x1c514>
   2da60:	b	2db34 <__assert_fail@plt+0x1c52c>
   2da64:	ldr	r0, [fp, #-16]
   2da68:	movw	r1, #0
   2da6c:	udiv	r0, r1, r0
   2da70:	ldr	r1, [fp, #-12]
   2da74:	cmp	r0, r1
   2da78:	bcc	2db1c <__assert_fail@plt+0x1c514>
   2da7c:	b	2db34 <__assert_fail@plt+0x1c52c>
   2da80:	ldr	r0, [fp, #-16]
   2da84:	cmp	r0, #0
   2da88:	bne	2da90 <__assert_fail@plt+0x1c488>
   2da8c:	b	2db34 <__assert_fail@plt+0x1c52c>
   2da90:	ldr	r0, [fp, #-12]
   2da94:	cmp	r0, #0
   2da98:	bcs	2db04 <__assert_fail@plt+0x1c4fc>
   2da9c:	b	2daa4 <__assert_fail@plt+0x1c49c>
   2daa0:	b	2daa8 <__assert_fail@plt+0x1c4a0>
   2daa4:	b	2dae8 <__assert_fail@plt+0x1c4e0>
   2daa8:	ldr	r0, [fp, #-12]
   2daac:	cmn	r0, #1
   2dab0:	bne	2dae8 <__assert_fail@plt+0x1c4e0>
   2dab4:	b	2dad0 <__assert_fail@plt+0x1c4c8>
   2dab8:	ldr	r0, [fp, #-16]
   2dabc:	add	r0, r0, #0
   2dac0:	movw	r1, #0
   2dac4:	cmp	r1, r0
   2dac8:	bcc	2db1c <__assert_fail@plt+0x1c514>
   2dacc:	b	2db34 <__assert_fail@plt+0x1c52c>
   2dad0:	ldr	r0, [fp, #-16]
   2dad4:	sub	r0, r0, #1
   2dad8:	mvn	r1, #0
   2dadc:	cmp	r1, r0
   2dae0:	bcc	2db1c <__assert_fail@plt+0x1c514>
   2dae4:	b	2db34 <__assert_fail@plt+0x1c52c>
   2dae8:	ldr	r0, [fp, #-12]
   2daec:	movw	r1, #0
   2daf0:	udiv	r0, r1, r0
   2daf4:	ldr	r1, [fp, #-16]
   2daf8:	cmp	r0, r1
   2dafc:	bcc	2db1c <__assert_fail@plt+0x1c514>
   2db00:	b	2db34 <__assert_fail@plt+0x1c52c>
   2db04:	ldr	r0, [fp, #-16]
   2db08:	movw	r1, #65535	; 0xffff
   2db0c:	udiv	r0, r1, r0
   2db10:	ldr	r1, [fp, #-12]
   2db14:	cmp	r0, r1
   2db18:	bcs	2db34 <__assert_fail@plt+0x1c52c>
   2db1c:	ldr	r0, [fp, #-12]
   2db20:	ldr	r1, [fp, #-16]
   2db24:	mul	r0, r0, r1
   2db28:	uxth	r0, r0
   2db2c:	str	r0, [fp, #-20]	; 0xffffffec
   2db30:	b	2e6c4 <__assert_fail@plt+0x1d0bc>
   2db34:	ldr	r0, [fp, #-12]
   2db38:	ldr	r1, [fp, #-16]
   2db3c:	mul	r0, r0, r1
   2db40:	uxth	r0, r0
   2db44:	str	r0, [fp, #-20]	; 0xffffffec
   2db48:	b	2e6dc <__assert_fail@plt+0x1d0d4>
   2db4c:	b	2db50 <__assert_fail@plt+0x1c548>
   2db50:	b	2dd14 <__assert_fail@plt+0x1c70c>
   2db54:	ldr	r0, [fp, #-16]
   2db58:	cmp	r0, #0
   2db5c:	bcs	2dc5c <__assert_fail@plt+0x1c654>
   2db60:	ldr	r0, [fp, #-12]
   2db64:	cmp	r0, #0
   2db68:	bcs	2dbf0 <__assert_fail@plt+0x1c5e8>
   2db6c:	b	2db8c <__assert_fail@plt+0x1c584>
   2db70:	ldr	r0, [pc, #2944]	; 2e6f8 <__assert_fail@plt+0x1d0f0>
   2db74:	ldr	r1, [fp, #-12]
   2db78:	ldr	r2, [fp, #-16]
   2db7c:	udiv	r0, r0, r2
   2db80:	cmp	r1, r0
   2db84:	bcc	2dcec <__assert_fail@plt+0x1c6e4>
   2db88:	b	2dd00 <__assert_fail@plt+0x1c6f8>
   2db8c:	b	2dba0 <__assert_fail@plt+0x1c598>
   2db90:	ldr	r0, [fp, #-16]
   2db94:	cmp	r0, #1
   2db98:	bcc	2dbb0 <__assert_fail@plt+0x1c5a8>
   2db9c:	b	2dbbc <__assert_fail@plt+0x1c5b4>
   2dba0:	ldr	r0, [fp, #-16]
   2dba4:	movw	r1, #0
   2dba8:	cmp	r1, r0
   2dbac:	bcs	2dbbc <__assert_fail@plt+0x1c5b4>
   2dbb0:	movw	r0, #0
   2dbb4:	str	r0, [fp, #-40]	; 0xffffffd8
   2dbb8:	b	2dbd4 <__assert_fail@plt+0x1c5cc>
   2dbbc:	ldr	r0, [pc, #2868]	; 2e6f8 <__assert_fail@plt+0x1d0f0>
   2dbc0:	ldr	r1, [fp, #-16]
   2dbc4:	movw	r2, #0
   2dbc8:	sub	r1, r2, r1
   2dbcc:	udiv	r0, r0, r1
   2dbd0:	str	r0, [fp, #-40]	; 0xffffffd8
   2dbd4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2dbd8:	ldr	r1, [fp, #-12]
   2dbdc:	mvn	r2, #0
   2dbe0:	sub	r1, r2, r1
   2dbe4:	cmp	r0, r1
   2dbe8:	bls	2dcec <__assert_fail@plt+0x1c6e4>
   2dbec:	b	2dd00 <__assert_fail@plt+0x1c6f8>
   2dbf0:	ldr	r0, [fp, #-16]
   2dbf4:	cmn	r0, #1
   2dbf8:	bne	2dc40 <__assert_fail@plt+0x1c638>
   2dbfc:	b	2dc18 <__assert_fail@plt+0x1c610>
   2dc00:	ldr	r0, [fp, #-12]
   2dc04:	add	r0, r0, #-2147483648	; 0x80000000
   2dc08:	movw	r1, #0
   2dc0c:	cmp	r1, r0
   2dc10:	bcc	2dcec <__assert_fail@plt+0x1c6e4>
   2dc14:	b	2dd00 <__assert_fail@plt+0x1c6f8>
   2dc18:	ldr	r0, [fp, #-12]
   2dc1c:	movw	r1, #0
   2dc20:	cmp	r1, r0
   2dc24:	bcs	2dd00 <__assert_fail@plt+0x1c6f8>
   2dc28:	ldr	r0, [pc, #2760]	; 2e6f8 <__assert_fail@plt+0x1d0f0>
   2dc2c:	ldr	r1, [fp, #-12]
   2dc30:	sub	r1, r1, #1
   2dc34:	cmp	r0, r1
   2dc38:	bcc	2dcec <__assert_fail@plt+0x1c6e4>
   2dc3c:	b	2dd00 <__assert_fail@plt+0x1c6f8>
   2dc40:	ldr	r0, [pc, #2740]	; 2e6fc <__assert_fail@plt+0x1d0f4>
   2dc44:	ldr	r1, [fp, #-16]
   2dc48:	udiv	r0, r0, r1
   2dc4c:	ldr	r1, [fp, #-12]
   2dc50:	cmp	r0, r1
   2dc54:	bcc	2dcec <__assert_fail@plt+0x1c6e4>
   2dc58:	b	2dd00 <__assert_fail@plt+0x1c6f8>
   2dc5c:	ldr	r0, [fp, #-16]
   2dc60:	cmp	r0, #0
   2dc64:	bne	2dc6c <__assert_fail@plt+0x1c664>
   2dc68:	b	2dd00 <__assert_fail@plt+0x1c6f8>
   2dc6c:	ldr	r0, [fp, #-12]
   2dc70:	cmp	r0, #0
   2dc74:	bcs	2dcd4 <__assert_fail@plt+0x1c6cc>
   2dc78:	ldr	r0, [fp, #-12]
   2dc7c:	cmn	r0, #1
   2dc80:	bne	2dcb8 <__assert_fail@plt+0x1c6b0>
   2dc84:	b	2dca0 <__assert_fail@plt+0x1c698>
   2dc88:	ldr	r0, [fp, #-16]
   2dc8c:	add	r0, r0, #-2147483648	; 0x80000000
   2dc90:	movw	r1, #0
   2dc94:	cmp	r1, r0
   2dc98:	bcc	2dcec <__assert_fail@plt+0x1c6e4>
   2dc9c:	b	2dd00 <__assert_fail@plt+0x1c6f8>
   2dca0:	ldr	r0, [pc, #2640]	; 2e6f8 <__assert_fail@plt+0x1d0f0>
   2dca4:	ldr	r1, [fp, #-16]
   2dca8:	sub	r1, r1, #1
   2dcac:	cmp	r0, r1
   2dcb0:	bcc	2dcec <__assert_fail@plt+0x1c6e4>
   2dcb4:	b	2dd00 <__assert_fail@plt+0x1c6f8>
   2dcb8:	ldr	r0, [pc, #2620]	; 2e6fc <__assert_fail@plt+0x1d0f4>
   2dcbc:	ldr	r1, [fp, #-12]
   2dcc0:	udiv	r0, r0, r1
   2dcc4:	ldr	r1, [fp, #-16]
   2dcc8:	cmp	r0, r1
   2dccc:	bcc	2dcec <__assert_fail@plt+0x1c6e4>
   2dcd0:	b	2dd00 <__assert_fail@plt+0x1c6f8>
   2dcd4:	ldr	r0, [pc, #2588]	; 2e6f8 <__assert_fail@plt+0x1d0f0>
   2dcd8:	ldr	r1, [fp, #-16]
   2dcdc:	udiv	r0, r0, r1
   2dce0:	ldr	r1, [fp, #-12]
   2dce4:	cmp	r0, r1
   2dce8:	bcs	2dd00 <__assert_fail@plt+0x1c6f8>
   2dcec:	ldr	r0, [fp, #-12]
   2dcf0:	ldr	r1, [fp, #-16]
   2dcf4:	mul	r0, r0, r1
   2dcf8:	str	r0, [fp, #-20]	; 0xffffffec
   2dcfc:	b	2e6c4 <__assert_fail@plt+0x1d0bc>
   2dd00:	ldr	r0, [fp, #-12]
   2dd04:	ldr	r1, [fp, #-16]
   2dd08:	mul	r0, r0, r1
   2dd0c:	str	r0, [fp, #-20]	; 0xffffffec
   2dd10:	b	2e6dc <__assert_fail@plt+0x1d0d4>
   2dd14:	ldr	r0, [fp, #-16]
   2dd18:	cmp	r0, #0
   2dd1c:	bcs	2de28 <__assert_fail@plt+0x1c820>
   2dd20:	ldr	r0, [fp, #-12]
   2dd24:	cmp	r0, #0
   2dd28:	bcs	2ddb0 <__assert_fail@plt+0x1c7a8>
   2dd2c:	b	2dd4c <__assert_fail@plt+0x1c744>
   2dd30:	ldr	r0, [fp, #-12]
   2dd34:	ldr	r1, [fp, #-16]
   2dd38:	mvn	r2, #0
   2dd3c:	udiv	r1, r2, r1
   2dd40:	cmp	r0, r1
   2dd44:	bcc	2dec4 <__assert_fail@plt+0x1c8bc>
   2dd48:	b	2ded8 <__assert_fail@plt+0x1c8d0>
   2dd4c:	b	2dd60 <__assert_fail@plt+0x1c758>
   2dd50:	ldr	r0, [fp, #-16]
   2dd54:	cmp	r0, #1
   2dd58:	bcc	2dd70 <__assert_fail@plt+0x1c768>
   2dd5c:	b	2dd7c <__assert_fail@plt+0x1c774>
   2dd60:	ldr	r0, [fp, #-16]
   2dd64:	movw	r1, #0
   2dd68:	cmp	r1, r0
   2dd6c:	bcs	2dd7c <__assert_fail@plt+0x1c774>
   2dd70:	movw	r0, #1
   2dd74:	str	r0, [fp, #-44]	; 0xffffffd4
   2dd78:	b	2dd94 <__assert_fail@plt+0x1c78c>
   2dd7c:	ldr	r0, [fp, #-16]
   2dd80:	movw	r1, #0
   2dd84:	sub	r0, r1, r0
   2dd88:	mvn	r1, #0
   2dd8c:	udiv	r0, r1, r0
   2dd90:	str	r0, [fp, #-44]	; 0xffffffd4
   2dd94:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2dd98:	ldr	r1, [fp, #-12]
   2dd9c:	mvn	r2, #0
   2dda0:	sub	r1, r2, r1
   2dda4:	cmp	r0, r1
   2dda8:	bls	2dec4 <__assert_fail@plt+0x1c8bc>
   2ddac:	b	2ded8 <__assert_fail@plt+0x1c8d0>
   2ddb0:	b	2ddb8 <__assert_fail@plt+0x1c7b0>
   2ddb4:	b	2ddbc <__assert_fail@plt+0x1c7b4>
   2ddb8:	b	2de0c <__assert_fail@plt+0x1c804>
   2ddbc:	ldr	r0, [fp, #-16]
   2ddc0:	cmn	r0, #1
   2ddc4:	bne	2de0c <__assert_fail@plt+0x1c804>
   2ddc8:	b	2dde4 <__assert_fail@plt+0x1c7dc>
   2ddcc:	ldr	r0, [fp, #-12]
   2ddd0:	add	r0, r0, #0
   2ddd4:	movw	r1, #0
   2ddd8:	cmp	r1, r0
   2dddc:	bcc	2dec4 <__assert_fail@plt+0x1c8bc>
   2dde0:	b	2ded8 <__assert_fail@plt+0x1c8d0>
   2dde4:	ldr	r0, [fp, #-12]
   2dde8:	movw	r1, #0
   2ddec:	cmp	r1, r0
   2ddf0:	bcs	2ded8 <__assert_fail@plt+0x1c8d0>
   2ddf4:	ldr	r0, [fp, #-12]
   2ddf8:	sub	r0, r0, #1
   2ddfc:	mvn	r1, #0
   2de00:	cmp	r1, r0
   2de04:	bcc	2dec4 <__assert_fail@plt+0x1c8bc>
   2de08:	b	2ded8 <__assert_fail@plt+0x1c8d0>
   2de0c:	ldr	r0, [fp, #-16]
   2de10:	movw	r1, #0
   2de14:	udiv	r0, r1, r0
   2de18:	ldr	r1, [fp, #-12]
   2de1c:	cmp	r0, r1
   2de20:	bcc	2dec4 <__assert_fail@plt+0x1c8bc>
   2de24:	b	2ded8 <__assert_fail@plt+0x1c8d0>
   2de28:	ldr	r0, [fp, #-16]
   2de2c:	cmp	r0, #0
   2de30:	bne	2de38 <__assert_fail@plt+0x1c830>
   2de34:	b	2ded8 <__assert_fail@plt+0x1c8d0>
   2de38:	ldr	r0, [fp, #-12]
   2de3c:	cmp	r0, #0
   2de40:	bcs	2deac <__assert_fail@plt+0x1c8a4>
   2de44:	b	2de4c <__assert_fail@plt+0x1c844>
   2de48:	b	2de50 <__assert_fail@plt+0x1c848>
   2de4c:	b	2de90 <__assert_fail@plt+0x1c888>
   2de50:	ldr	r0, [fp, #-12]
   2de54:	cmn	r0, #1
   2de58:	bne	2de90 <__assert_fail@plt+0x1c888>
   2de5c:	b	2de78 <__assert_fail@plt+0x1c870>
   2de60:	ldr	r0, [fp, #-16]
   2de64:	add	r0, r0, #0
   2de68:	movw	r1, #0
   2de6c:	cmp	r1, r0
   2de70:	bcc	2dec4 <__assert_fail@plt+0x1c8bc>
   2de74:	b	2ded8 <__assert_fail@plt+0x1c8d0>
   2de78:	ldr	r0, [fp, #-16]
   2de7c:	sub	r0, r0, #1
   2de80:	mvn	r1, #0
   2de84:	cmp	r1, r0
   2de88:	bcc	2dec4 <__assert_fail@plt+0x1c8bc>
   2de8c:	b	2ded8 <__assert_fail@plt+0x1c8d0>
   2de90:	ldr	r0, [fp, #-12]
   2de94:	movw	r1, #0
   2de98:	udiv	r0, r1, r0
   2de9c:	ldr	r1, [fp, #-16]
   2dea0:	cmp	r0, r1
   2dea4:	bcc	2dec4 <__assert_fail@plt+0x1c8bc>
   2dea8:	b	2ded8 <__assert_fail@plt+0x1c8d0>
   2deac:	ldr	r0, [fp, #-16]
   2deb0:	mvn	r1, #0
   2deb4:	udiv	r0, r1, r0
   2deb8:	ldr	r1, [fp, #-12]
   2debc:	cmp	r0, r1
   2dec0:	bcs	2ded8 <__assert_fail@plt+0x1c8d0>
   2dec4:	ldr	r0, [fp, #-12]
   2dec8:	ldr	r1, [fp, #-16]
   2decc:	mul	r0, r0, r1
   2ded0:	str	r0, [fp, #-20]	; 0xffffffec
   2ded4:	b	2e6c4 <__assert_fail@plt+0x1d0bc>
   2ded8:	ldr	r0, [fp, #-12]
   2dedc:	ldr	r1, [fp, #-16]
   2dee0:	mul	r0, r0, r1
   2dee4:	str	r0, [fp, #-20]	; 0xffffffec
   2dee8:	b	2e6dc <__assert_fail@plt+0x1d0d4>
   2deec:	b	2def0 <__assert_fail@plt+0x1c8e8>
   2def0:	b	2e0b4 <__assert_fail@plt+0x1caac>
   2def4:	ldr	r0, [fp, #-16]
   2def8:	cmp	r0, #0
   2defc:	bcs	2dffc <__assert_fail@plt+0x1c9f4>
   2df00:	ldr	r0, [fp, #-12]
   2df04:	cmp	r0, #0
   2df08:	bcs	2df90 <__assert_fail@plt+0x1c988>
   2df0c:	b	2df2c <__assert_fail@plt+0x1c924>
   2df10:	ldr	r0, [pc, #2016]	; 2e6f8 <__assert_fail@plt+0x1d0f0>
   2df14:	ldr	r1, [fp, #-12]
   2df18:	ldr	r2, [fp, #-16]
   2df1c:	udiv	r0, r0, r2
   2df20:	cmp	r1, r0
   2df24:	bcc	2e08c <__assert_fail@plt+0x1ca84>
   2df28:	b	2e0a0 <__assert_fail@plt+0x1ca98>
   2df2c:	b	2df40 <__assert_fail@plt+0x1c938>
   2df30:	ldr	r0, [fp, #-16]
   2df34:	cmp	r0, #1
   2df38:	bcc	2df50 <__assert_fail@plt+0x1c948>
   2df3c:	b	2df5c <__assert_fail@plt+0x1c954>
   2df40:	ldr	r0, [fp, #-16]
   2df44:	movw	r1, #0
   2df48:	cmp	r1, r0
   2df4c:	bcs	2df5c <__assert_fail@plt+0x1c954>
   2df50:	movw	r0, #0
   2df54:	str	r0, [sp, #48]	; 0x30
   2df58:	b	2df74 <__assert_fail@plt+0x1c96c>
   2df5c:	ldr	r0, [pc, #1940]	; 2e6f8 <__assert_fail@plt+0x1d0f0>
   2df60:	ldr	r1, [fp, #-16]
   2df64:	movw	r2, #0
   2df68:	sub	r1, r2, r1
   2df6c:	udiv	r0, r0, r1
   2df70:	str	r0, [sp, #48]	; 0x30
   2df74:	ldr	r0, [sp, #48]	; 0x30
   2df78:	ldr	r1, [fp, #-12]
   2df7c:	mvn	r2, #0
   2df80:	sub	r1, r2, r1
   2df84:	cmp	r0, r1
   2df88:	bls	2e08c <__assert_fail@plt+0x1ca84>
   2df8c:	b	2e0a0 <__assert_fail@plt+0x1ca98>
   2df90:	ldr	r0, [fp, #-16]
   2df94:	cmn	r0, #1
   2df98:	bne	2dfe0 <__assert_fail@plt+0x1c9d8>
   2df9c:	b	2dfb8 <__assert_fail@plt+0x1c9b0>
   2dfa0:	ldr	r0, [fp, #-12]
   2dfa4:	add	r0, r0, #-2147483648	; 0x80000000
   2dfa8:	movw	r1, #0
   2dfac:	cmp	r1, r0
   2dfb0:	bcc	2e08c <__assert_fail@plt+0x1ca84>
   2dfb4:	b	2e0a0 <__assert_fail@plt+0x1ca98>
   2dfb8:	ldr	r0, [fp, #-12]
   2dfbc:	movw	r1, #0
   2dfc0:	cmp	r1, r0
   2dfc4:	bcs	2e0a0 <__assert_fail@plt+0x1ca98>
   2dfc8:	ldr	r0, [pc, #1832]	; 2e6f8 <__assert_fail@plt+0x1d0f0>
   2dfcc:	ldr	r1, [fp, #-12]
   2dfd0:	sub	r1, r1, #1
   2dfd4:	cmp	r0, r1
   2dfd8:	bcc	2e08c <__assert_fail@plt+0x1ca84>
   2dfdc:	b	2e0a0 <__assert_fail@plt+0x1ca98>
   2dfe0:	ldr	r0, [pc, #1812]	; 2e6fc <__assert_fail@plt+0x1d0f4>
   2dfe4:	ldr	r1, [fp, #-16]
   2dfe8:	udiv	r0, r0, r1
   2dfec:	ldr	r1, [fp, #-12]
   2dff0:	cmp	r0, r1
   2dff4:	bcc	2e08c <__assert_fail@plt+0x1ca84>
   2dff8:	b	2e0a0 <__assert_fail@plt+0x1ca98>
   2dffc:	ldr	r0, [fp, #-16]
   2e000:	cmp	r0, #0
   2e004:	bne	2e00c <__assert_fail@plt+0x1ca04>
   2e008:	b	2e0a0 <__assert_fail@plt+0x1ca98>
   2e00c:	ldr	r0, [fp, #-12]
   2e010:	cmp	r0, #0
   2e014:	bcs	2e074 <__assert_fail@plt+0x1ca6c>
   2e018:	ldr	r0, [fp, #-12]
   2e01c:	cmn	r0, #1
   2e020:	bne	2e058 <__assert_fail@plt+0x1ca50>
   2e024:	b	2e040 <__assert_fail@plt+0x1ca38>
   2e028:	ldr	r0, [fp, #-16]
   2e02c:	add	r0, r0, #-2147483648	; 0x80000000
   2e030:	movw	r1, #0
   2e034:	cmp	r1, r0
   2e038:	bcc	2e08c <__assert_fail@plt+0x1ca84>
   2e03c:	b	2e0a0 <__assert_fail@plt+0x1ca98>
   2e040:	ldr	r0, [pc, #1712]	; 2e6f8 <__assert_fail@plt+0x1d0f0>
   2e044:	ldr	r1, [fp, #-16]
   2e048:	sub	r1, r1, #1
   2e04c:	cmp	r0, r1
   2e050:	bcc	2e08c <__assert_fail@plt+0x1ca84>
   2e054:	b	2e0a0 <__assert_fail@plt+0x1ca98>
   2e058:	ldr	r0, [pc, #1692]	; 2e6fc <__assert_fail@plt+0x1d0f4>
   2e05c:	ldr	r1, [fp, #-12]
   2e060:	udiv	r0, r0, r1
   2e064:	ldr	r1, [fp, #-16]
   2e068:	cmp	r0, r1
   2e06c:	bcc	2e08c <__assert_fail@plt+0x1ca84>
   2e070:	b	2e0a0 <__assert_fail@plt+0x1ca98>
   2e074:	ldr	r0, [pc, #1660]	; 2e6f8 <__assert_fail@plt+0x1d0f0>
   2e078:	ldr	r1, [fp, #-16]
   2e07c:	udiv	r0, r0, r1
   2e080:	ldr	r1, [fp, #-12]
   2e084:	cmp	r0, r1
   2e088:	bcs	2e0a0 <__assert_fail@plt+0x1ca98>
   2e08c:	ldr	r0, [fp, #-12]
   2e090:	ldr	r1, [fp, #-16]
   2e094:	mul	r0, r0, r1
   2e098:	str	r0, [fp, #-20]	; 0xffffffec
   2e09c:	b	2e6c4 <__assert_fail@plt+0x1d0bc>
   2e0a0:	ldr	r0, [fp, #-12]
   2e0a4:	ldr	r1, [fp, #-16]
   2e0a8:	mul	r0, r0, r1
   2e0ac:	str	r0, [fp, #-20]	; 0xffffffec
   2e0b0:	b	2e6dc <__assert_fail@plt+0x1d0d4>
   2e0b4:	ldr	r0, [fp, #-16]
   2e0b8:	cmp	r0, #0
   2e0bc:	bcs	2e1c8 <__assert_fail@plt+0x1cbc0>
   2e0c0:	ldr	r0, [fp, #-12]
   2e0c4:	cmp	r0, #0
   2e0c8:	bcs	2e150 <__assert_fail@plt+0x1cb48>
   2e0cc:	b	2e0ec <__assert_fail@plt+0x1cae4>
   2e0d0:	ldr	r0, [fp, #-12]
   2e0d4:	ldr	r1, [fp, #-16]
   2e0d8:	mvn	r2, #0
   2e0dc:	udiv	r1, r2, r1
   2e0e0:	cmp	r0, r1
   2e0e4:	bcc	2e264 <__assert_fail@plt+0x1cc5c>
   2e0e8:	b	2e278 <__assert_fail@plt+0x1cc70>
   2e0ec:	b	2e100 <__assert_fail@plt+0x1caf8>
   2e0f0:	ldr	r0, [fp, #-16]
   2e0f4:	cmp	r0, #1
   2e0f8:	bcc	2e110 <__assert_fail@plt+0x1cb08>
   2e0fc:	b	2e11c <__assert_fail@plt+0x1cb14>
   2e100:	ldr	r0, [fp, #-16]
   2e104:	movw	r1, #0
   2e108:	cmp	r1, r0
   2e10c:	bcs	2e11c <__assert_fail@plt+0x1cb14>
   2e110:	movw	r0, #1
   2e114:	str	r0, [sp, #44]	; 0x2c
   2e118:	b	2e134 <__assert_fail@plt+0x1cb2c>
   2e11c:	ldr	r0, [fp, #-16]
   2e120:	movw	r1, #0
   2e124:	sub	r0, r1, r0
   2e128:	mvn	r1, #0
   2e12c:	udiv	r0, r1, r0
   2e130:	str	r0, [sp, #44]	; 0x2c
   2e134:	ldr	r0, [sp, #44]	; 0x2c
   2e138:	ldr	r1, [fp, #-12]
   2e13c:	mvn	r2, #0
   2e140:	sub	r1, r2, r1
   2e144:	cmp	r0, r1
   2e148:	bls	2e264 <__assert_fail@plt+0x1cc5c>
   2e14c:	b	2e278 <__assert_fail@plt+0x1cc70>
   2e150:	b	2e158 <__assert_fail@plt+0x1cb50>
   2e154:	b	2e15c <__assert_fail@plt+0x1cb54>
   2e158:	b	2e1ac <__assert_fail@plt+0x1cba4>
   2e15c:	ldr	r0, [fp, #-16]
   2e160:	cmn	r0, #1
   2e164:	bne	2e1ac <__assert_fail@plt+0x1cba4>
   2e168:	b	2e184 <__assert_fail@plt+0x1cb7c>
   2e16c:	ldr	r0, [fp, #-12]
   2e170:	add	r0, r0, #0
   2e174:	movw	r1, #0
   2e178:	cmp	r1, r0
   2e17c:	bcc	2e264 <__assert_fail@plt+0x1cc5c>
   2e180:	b	2e278 <__assert_fail@plt+0x1cc70>
   2e184:	ldr	r0, [fp, #-12]
   2e188:	movw	r1, #0
   2e18c:	cmp	r1, r0
   2e190:	bcs	2e278 <__assert_fail@plt+0x1cc70>
   2e194:	ldr	r0, [fp, #-12]
   2e198:	sub	r0, r0, #1
   2e19c:	mvn	r1, #0
   2e1a0:	cmp	r1, r0
   2e1a4:	bcc	2e264 <__assert_fail@plt+0x1cc5c>
   2e1a8:	b	2e278 <__assert_fail@plt+0x1cc70>
   2e1ac:	ldr	r0, [fp, #-16]
   2e1b0:	movw	r1, #0
   2e1b4:	udiv	r0, r1, r0
   2e1b8:	ldr	r1, [fp, #-12]
   2e1bc:	cmp	r0, r1
   2e1c0:	bcc	2e264 <__assert_fail@plt+0x1cc5c>
   2e1c4:	b	2e278 <__assert_fail@plt+0x1cc70>
   2e1c8:	ldr	r0, [fp, #-16]
   2e1cc:	cmp	r0, #0
   2e1d0:	bne	2e1d8 <__assert_fail@plt+0x1cbd0>
   2e1d4:	b	2e278 <__assert_fail@plt+0x1cc70>
   2e1d8:	ldr	r0, [fp, #-12]
   2e1dc:	cmp	r0, #0
   2e1e0:	bcs	2e24c <__assert_fail@plt+0x1cc44>
   2e1e4:	b	2e1ec <__assert_fail@plt+0x1cbe4>
   2e1e8:	b	2e1f0 <__assert_fail@plt+0x1cbe8>
   2e1ec:	b	2e230 <__assert_fail@plt+0x1cc28>
   2e1f0:	ldr	r0, [fp, #-12]
   2e1f4:	cmn	r0, #1
   2e1f8:	bne	2e230 <__assert_fail@plt+0x1cc28>
   2e1fc:	b	2e218 <__assert_fail@plt+0x1cc10>
   2e200:	ldr	r0, [fp, #-16]
   2e204:	add	r0, r0, #0
   2e208:	movw	r1, #0
   2e20c:	cmp	r1, r0
   2e210:	bcc	2e264 <__assert_fail@plt+0x1cc5c>
   2e214:	b	2e278 <__assert_fail@plt+0x1cc70>
   2e218:	ldr	r0, [fp, #-16]
   2e21c:	sub	r0, r0, #1
   2e220:	mvn	r1, #0
   2e224:	cmp	r1, r0
   2e228:	bcc	2e264 <__assert_fail@plt+0x1cc5c>
   2e22c:	b	2e278 <__assert_fail@plt+0x1cc70>
   2e230:	ldr	r0, [fp, #-12]
   2e234:	movw	r1, #0
   2e238:	udiv	r0, r1, r0
   2e23c:	ldr	r1, [fp, #-16]
   2e240:	cmp	r0, r1
   2e244:	bcc	2e264 <__assert_fail@plt+0x1cc5c>
   2e248:	b	2e278 <__assert_fail@plt+0x1cc70>
   2e24c:	ldr	r0, [fp, #-16]
   2e250:	mvn	r1, #0
   2e254:	udiv	r0, r1, r0
   2e258:	ldr	r1, [fp, #-12]
   2e25c:	cmp	r0, r1
   2e260:	bcs	2e278 <__assert_fail@plt+0x1cc70>
   2e264:	ldr	r0, [fp, #-12]
   2e268:	ldr	r1, [fp, #-16]
   2e26c:	mul	r0, r0, r1
   2e270:	str	r0, [fp, #-20]	; 0xffffffec
   2e274:	b	2e6c4 <__assert_fail@plt+0x1d0bc>
   2e278:	ldr	r0, [fp, #-12]
   2e27c:	ldr	r1, [fp, #-16]
   2e280:	mul	r0, r0, r1
   2e284:	str	r0, [fp, #-20]	; 0xffffffec
   2e288:	b	2e6dc <__assert_fail@plt+0x1d0d4>
   2e28c:	b	2e4a8 <__assert_fail@plt+0x1cea0>
   2e290:	ldr	r0, [fp, #-16]
   2e294:	cmp	r0, #0
   2e298:	bcs	2e3d8 <__assert_fail@plt+0x1cdd0>
   2e29c:	ldr	r0, [fp, #-12]
   2e2a0:	cmp	r0, #0
   2e2a4:	bcs	2e364 <__assert_fail@plt+0x1cd5c>
   2e2a8:	b	2e2ac <__assert_fail@plt+0x1cca4>
   2e2ac:	ldr	r0, [fp, #-12]
   2e2b0:	ldr	r2, [fp, #-16]
   2e2b4:	mvn	r1, #0
   2e2b8:	mvn	r3, #-2147483648	; 0x80000000
   2e2bc:	mov	ip, #0
   2e2c0:	str	r0, [sp, #40]	; 0x28
   2e2c4:	mov	r0, r1
   2e2c8:	mov	r1, r3
   2e2cc:	mov	r3, ip
   2e2d0:	bl	2ee18 <__assert_fail@plt+0x1d810>
   2e2d4:	ldr	r2, [sp, #40]	; 0x28
   2e2d8:	subs	r0, r2, r0
   2e2dc:	rscs	r1, r1, #0
   2e2e0:	blt	2e480 <__assert_fail@plt+0x1ce78>
   2e2e4:	b	2e494 <__assert_fail@plt+0x1ce8c>
   2e2e8:	b	2e2fc <__assert_fail@plt+0x1ccf4>
   2e2ec:	ldr	r0, [fp, #-16]
   2e2f0:	cmp	r0, #1
   2e2f4:	bcc	2e30c <__assert_fail@plt+0x1cd04>
   2e2f8:	b	2e320 <__assert_fail@plt+0x1cd18>
   2e2fc:	ldr	r0, [fp, #-16]
   2e300:	movw	r1, #0
   2e304:	cmp	r1, r0
   2e308:	bcs	2e320 <__assert_fail@plt+0x1cd18>
   2e30c:	mov	r0, #0
   2e310:	mvn	r1, #0
   2e314:	str	r1, [sp, #36]	; 0x24
   2e318:	str	r0, [sp, #32]
   2e31c:	b	2e344 <__assert_fail@plt+0x1cd3c>
   2e320:	ldr	r0, [fp, #-16]
   2e324:	rsb	r2, r0, #0
   2e328:	mvn	r0, #0
   2e32c:	mvn	r1, #-2147483648	; 0x80000000
   2e330:	mov	r3, #0
   2e334:	bl	2ee18 <__assert_fail@plt+0x1d810>
   2e338:	str	r0, [sp, #36]	; 0x24
   2e33c:	str	r1, [sp, #32]
   2e340:	b	2e344 <__assert_fail@plt+0x1cd3c>
   2e344:	ldr	r0, [sp, #32]
   2e348:	ldr	r1, [sp, #36]	; 0x24
   2e34c:	ldr	r2, [fp, #-12]
   2e350:	mvn	r2, r2
   2e354:	subs	r1, r2, r1
   2e358:	rscs	r0, r0, #0
   2e35c:	bge	2e480 <__assert_fail@plt+0x1ce78>
   2e360:	b	2e494 <__assert_fail@plt+0x1ce8c>
   2e364:	ldr	r0, [fp, #-16]
   2e368:	cmn	r0, #1
   2e36c:	bne	2e3ac <__assert_fail@plt+0x1cda4>
   2e370:	b	2e38c <__assert_fail@plt+0x1cd84>
   2e374:	ldr	r0, [fp, #-12]
   2e378:	rsbs	r0, r0, #0
   2e37c:	mov	r1, #0
   2e380:	sbcs	r1, r1, #-2147483648	; 0x80000000
   2e384:	blt	2e480 <__assert_fail@plt+0x1ce78>
   2e388:	b	2e494 <__assert_fail@plt+0x1ce8c>
   2e38c:	ldr	r0, [fp, #-12]
   2e390:	movw	r1, #0
   2e394:	cmp	r1, r0
   2e398:	bcs	2e494 <__assert_fail@plt+0x1ce8c>
   2e39c:	mov	r0, #0
   2e3a0:	cmp	r0, #0
   2e3a4:	bne	2e480 <__assert_fail@plt+0x1ce78>
   2e3a8:	b	2e494 <__assert_fail@plt+0x1ce8c>
   2e3ac:	ldr	r2, [fp, #-16]
   2e3b0:	mov	r1, #-2147483648	; 0x80000000
   2e3b4:	mov	r0, #0
   2e3b8:	str	r0, [sp, #28]
   2e3bc:	ldr	r3, [sp, #28]
   2e3c0:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   2e3c4:	ldr	r2, [fp, #-12]
   2e3c8:	subs	r0, r0, r2
   2e3cc:	sbcs	r1, r1, #0
   2e3d0:	blt	2e480 <__assert_fail@plt+0x1ce78>
   2e3d4:	b	2e494 <__assert_fail@plt+0x1ce8c>
   2e3d8:	ldr	r0, [fp, #-16]
   2e3dc:	cmp	r0, #0
   2e3e0:	bne	2e3e8 <__assert_fail@plt+0x1cde0>
   2e3e4:	b	2e494 <__assert_fail@plt+0x1ce8c>
   2e3e8:	ldr	r0, [fp, #-12]
   2e3ec:	cmp	r0, #0
   2e3f0:	bcs	2e458 <__assert_fail@plt+0x1ce50>
   2e3f4:	ldr	r0, [fp, #-12]
   2e3f8:	cmn	r0, #1
   2e3fc:	bne	2e42c <__assert_fail@plt+0x1ce24>
   2e400:	b	2e41c <__assert_fail@plt+0x1ce14>
   2e404:	ldr	r0, [fp, #-16]
   2e408:	rsbs	r0, r0, #0
   2e40c:	mov	r1, #0
   2e410:	sbcs	r1, r1, #-2147483648	; 0x80000000
   2e414:	blt	2e480 <__assert_fail@plt+0x1ce78>
   2e418:	b	2e494 <__assert_fail@plt+0x1ce8c>
   2e41c:	mov	r0, #0
   2e420:	cmp	r0, #0
   2e424:	bne	2e480 <__assert_fail@plt+0x1ce78>
   2e428:	b	2e494 <__assert_fail@plt+0x1ce8c>
   2e42c:	ldr	r2, [fp, #-12]
   2e430:	mov	r1, #-2147483648	; 0x80000000
   2e434:	mov	r0, #0
   2e438:	str	r0, [sp, #24]
   2e43c:	ldr	r3, [sp, #24]
   2e440:	bl	2ed44 <__assert_fail@plt+0x1d73c>
   2e444:	ldr	r2, [fp, #-16]
   2e448:	subs	r0, r0, r2
   2e44c:	sbcs	r1, r1, #0
   2e450:	blt	2e480 <__assert_fail@plt+0x1ce78>
   2e454:	b	2e494 <__assert_fail@plt+0x1ce8c>
   2e458:	ldr	r2, [fp, #-16]
   2e45c:	mvn	r0, #0
   2e460:	mvn	r1, #-2147483648	; 0x80000000
   2e464:	mov	r3, #0
   2e468:	bl	2ee18 <__assert_fail@plt+0x1d810>
   2e46c:	ldr	r2, [fp, #-12]
   2e470:	subs	r0, r0, r2
   2e474:	sbcs	r1, r1, #0
   2e478:	bge	2e494 <__assert_fail@plt+0x1ce8c>
   2e47c:	b	2e480 <__assert_fail@plt+0x1ce78>
   2e480:	ldr	r0, [fp, #-12]
   2e484:	ldr	r1, [fp, #-16]
   2e488:	mul	r0, r0, r1
   2e48c:	str	r0, [fp, #-20]	; 0xffffffec
   2e490:	b	2e6c4 <__assert_fail@plt+0x1d0bc>
   2e494:	ldr	r0, [fp, #-12]
   2e498:	ldr	r1, [fp, #-16]
   2e49c:	mul	r0, r0, r1
   2e4a0:	str	r0, [fp, #-20]	; 0xffffffec
   2e4a4:	b	2e6dc <__assert_fail@plt+0x1d0d4>
   2e4a8:	ldr	r0, [fp, #-16]
   2e4ac:	cmp	r0, #0
   2e4b0:	bcs	2e5ec <__assert_fail@plt+0x1cfe4>
   2e4b4:	ldr	r0, [fp, #-12]
   2e4b8:	cmp	r0, #0
   2e4bc:	bcs	2e574 <__assert_fail@plt+0x1cf6c>
   2e4c0:	b	2e4f4 <__assert_fail@plt+0x1ceec>
   2e4c4:	ldr	r0, [fp, #-12]
   2e4c8:	ldr	r2, [fp, #-16]
   2e4cc:	mvn	r1, #0
   2e4d0:	mov	r3, #0
   2e4d4:	str	r0, [sp, #20]
   2e4d8:	mov	r0, r1
   2e4dc:	bl	2ee18 <__assert_fail@plt+0x1d810>
   2e4e0:	ldr	r2, [sp, #20]
   2e4e4:	subs	r0, r2, r0
   2e4e8:	rscs	r1, r1, #0
   2e4ec:	bcc	2e69c <__assert_fail@plt+0x1d094>
   2e4f0:	b	2e6b0 <__assert_fail@plt+0x1d0a8>
   2e4f4:	b	2e508 <__assert_fail@plt+0x1cf00>
   2e4f8:	ldr	r0, [fp, #-16]
   2e4fc:	cmp	r0, #1
   2e500:	bcc	2e518 <__assert_fail@plt+0x1cf10>
   2e504:	b	2e52c <__assert_fail@plt+0x1cf24>
   2e508:	ldr	r0, [fp, #-16]
   2e50c:	movw	r1, #0
   2e510:	cmp	r1, r0
   2e514:	bcs	2e52c <__assert_fail@plt+0x1cf24>
   2e518:	mov	r0, #1
   2e51c:	mvn	r1, #0
   2e520:	str	r1, [sp, #16]
   2e524:	str	r0, [sp, #12]
   2e528:	b	2e554 <__assert_fail@plt+0x1cf4c>
   2e52c:	ldr	r0, [fp, #-16]
   2e530:	rsb	r2, r0, #0
   2e534:	mvn	r0, #0
   2e538:	mov	r3, #0
   2e53c:	str	r0, [sp, #8]
   2e540:	ldr	r1, [sp, #8]
   2e544:	bl	2ee18 <__assert_fail@plt+0x1d810>
   2e548:	str	r0, [sp, #16]
   2e54c:	str	r1, [sp, #12]
   2e550:	b	2e554 <__assert_fail@plt+0x1cf4c>
   2e554:	ldr	r0, [sp, #12]
   2e558:	ldr	r1, [sp, #16]
   2e55c:	ldr	r2, [fp, #-12]
   2e560:	mvn	r2, r2
   2e564:	subs	r1, r2, r1
   2e568:	rscs	r0, r0, #0
   2e56c:	bcs	2e69c <__assert_fail@plt+0x1d094>
   2e570:	b	2e6b0 <__assert_fail@plt+0x1d0a8>
   2e574:	b	2e57c <__assert_fail@plt+0x1cf74>
   2e578:	b	2e580 <__assert_fail@plt+0x1cf78>
   2e57c:	b	2e5d0 <__assert_fail@plt+0x1cfc8>
   2e580:	ldr	r0, [fp, #-16]
   2e584:	cmn	r0, #1
   2e588:	bne	2e5d0 <__assert_fail@plt+0x1cfc8>
   2e58c:	b	2e5a8 <__assert_fail@plt+0x1cfa0>
   2e590:	ldr	r0, [fp, #-12]
   2e594:	add	r0, r0, #0
   2e598:	movw	r1, #0
   2e59c:	cmp	r1, r0
   2e5a0:	bcc	2e69c <__assert_fail@plt+0x1d094>
   2e5a4:	b	2e6b0 <__assert_fail@plt+0x1d0a8>
   2e5a8:	ldr	r0, [fp, #-12]
   2e5ac:	movw	r1, #0
   2e5b0:	cmp	r1, r0
   2e5b4:	bcs	2e6b0 <__assert_fail@plt+0x1d0a8>
   2e5b8:	ldr	r0, [fp, #-12]
   2e5bc:	sub	r0, r0, #1
   2e5c0:	mvn	r1, #0
   2e5c4:	cmp	r1, r0
   2e5c8:	bcc	2e69c <__assert_fail@plt+0x1d094>
   2e5cc:	b	2e6b0 <__assert_fail@plt+0x1d0a8>
   2e5d0:	ldr	r0, [fp, #-16]
   2e5d4:	movw	r1, #0
   2e5d8:	udiv	r0, r1, r0
   2e5dc:	ldr	r1, [fp, #-12]
   2e5e0:	cmp	r0, r1
   2e5e4:	bcc	2e69c <__assert_fail@plt+0x1d094>
   2e5e8:	b	2e6b0 <__assert_fail@plt+0x1d0a8>
   2e5ec:	ldr	r0, [fp, #-16]
   2e5f0:	cmp	r0, #0
   2e5f4:	bne	2e5fc <__assert_fail@plt+0x1cff4>
   2e5f8:	b	2e6b0 <__assert_fail@plt+0x1d0a8>
   2e5fc:	ldr	r0, [fp, #-12]
   2e600:	cmp	r0, #0
   2e604:	bcs	2e670 <__assert_fail@plt+0x1d068>
   2e608:	b	2e610 <__assert_fail@plt+0x1d008>
   2e60c:	b	2e614 <__assert_fail@plt+0x1d00c>
   2e610:	b	2e654 <__assert_fail@plt+0x1d04c>
   2e614:	ldr	r0, [fp, #-12]
   2e618:	cmn	r0, #1
   2e61c:	bne	2e654 <__assert_fail@plt+0x1d04c>
   2e620:	b	2e63c <__assert_fail@plt+0x1d034>
   2e624:	ldr	r0, [fp, #-16]
   2e628:	add	r0, r0, #0
   2e62c:	movw	r1, #0
   2e630:	cmp	r1, r0
   2e634:	bcc	2e69c <__assert_fail@plt+0x1d094>
   2e638:	b	2e6b0 <__assert_fail@plt+0x1d0a8>
   2e63c:	ldr	r0, [fp, #-16]
   2e640:	sub	r0, r0, #1
   2e644:	mvn	r1, #0
   2e648:	cmp	r1, r0
   2e64c:	bcc	2e69c <__assert_fail@plt+0x1d094>
   2e650:	b	2e6b0 <__assert_fail@plt+0x1d0a8>
   2e654:	ldr	r0, [fp, #-12]
   2e658:	movw	r1, #0
   2e65c:	udiv	r0, r1, r0
   2e660:	ldr	r1, [fp, #-16]
   2e664:	cmp	r0, r1
   2e668:	bcc	2e69c <__assert_fail@plt+0x1d094>
   2e66c:	b	2e6b0 <__assert_fail@plt+0x1d0a8>
   2e670:	ldr	r2, [fp, #-16]
   2e674:	mvn	r0, #0
   2e678:	mov	r3, #0
   2e67c:	str	r0, [sp, #4]
   2e680:	ldr	r1, [sp, #4]
   2e684:	bl	2ee18 <__assert_fail@plt+0x1d810>
   2e688:	ldr	r2, [fp, #-12]
   2e68c:	subs	r0, r0, r2
   2e690:	sbcs	r1, r1, #0
   2e694:	bcs	2e6b0 <__assert_fail@plt+0x1d0a8>
   2e698:	b	2e69c <__assert_fail@plt+0x1d094>
   2e69c:	ldr	r0, [fp, #-12]
   2e6a0:	ldr	r1, [fp, #-16]
   2e6a4:	mul	r0, r0, r1
   2e6a8:	str	r0, [fp, #-20]	; 0xffffffec
   2e6ac:	b	2e6c4 <__assert_fail@plt+0x1d0bc>
   2e6b0:	ldr	r0, [fp, #-12]
   2e6b4:	ldr	r1, [fp, #-16]
   2e6b8:	mul	r0, r0, r1
   2e6bc:	str	r0, [fp, #-20]	; 0xffffffec
   2e6c0:	b	2e6dc <__assert_fail@plt+0x1d0d4>
   2e6c4:	bl	114e8 <__errno_location@plt>
   2e6c8:	movw	r1, #12
   2e6cc:	str	r1, [r0]
   2e6d0:	movw	r0, #0
   2e6d4:	str	r0, [fp, #-4]
   2e6d8:	b	2e6ec <__assert_fail@plt+0x1d0e4>
   2e6dc:	ldr	r0, [fp, #-8]
   2e6e0:	ldr	r1, [fp, #-20]	; 0xffffffec
   2e6e4:	bl	2cad8 <__assert_fail@plt+0x1b4d0>
   2e6e8:	str	r0, [fp, #-4]
   2e6ec:	ldr	r0, [fp, #-4]
   2e6f0:	mov	sp, fp
   2e6f4:	pop	{fp, pc}
   2e6f8:	svcvc	0x00ffffff
   2e6fc:	andhi	r0, r0, r0
   2e700:			; <UNDEFINED> instruction: 0xffff8000
   2e704:	sub	sp, sp, #12
   2e708:	str	r0, [sp, #4]
   2e70c:	ldr	r0, [sp, #4]
   2e710:	sub	r1, r0, #48	; 0x30
   2e714:	cmp	r1, #10
   2e718:	str	r0, [sp]
   2e71c:	bcc	2e74c <__assert_fail@plt+0x1d144>
   2e720:	b	2e724 <__assert_fail@plt+0x1d11c>
   2e724:	ldr	r0, [sp]
   2e728:	sub	r1, r0, #65	; 0x41
   2e72c:	cmp	r1, #26
   2e730:	bcc	2e74c <__assert_fail@plt+0x1d144>
   2e734:	b	2e738 <__assert_fail@plt+0x1d130>
   2e738:	ldr	r0, [sp]
   2e73c:	sub	r1, r0, #97	; 0x61
   2e740:	cmp	r1, #25
   2e744:	bhi	2e75c <__assert_fail@plt+0x1d154>
   2e748:	b	2e74c <__assert_fail@plt+0x1d144>
   2e74c:	movw	r0, #1
   2e750:	and	r0, r0, #1
   2e754:	strb	r0, [sp, #11]
   2e758:	b	2e768 <__assert_fail@plt+0x1d160>
   2e75c:	movw	r0, #0
   2e760:	and	r0, r0, #1
   2e764:	strb	r0, [sp, #11]
   2e768:	ldrb	r0, [sp, #11]
   2e76c:	and	r0, r0, #1
   2e770:	add	sp, sp, #12
   2e774:	bx	lr
   2e778:	sub	sp, sp, #12
   2e77c:	str	r0, [sp, #4]
   2e780:	ldr	r0, [sp, #4]
   2e784:	sub	r1, r0, #65	; 0x41
   2e788:	cmp	r1, #26
   2e78c:	str	r0, [sp]
   2e790:	bcc	2e7ac <__assert_fail@plt+0x1d1a4>
   2e794:	b	2e798 <__assert_fail@plt+0x1d190>
   2e798:	ldr	r0, [sp]
   2e79c:	sub	r1, r0, #97	; 0x61
   2e7a0:	cmp	r1, #25
   2e7a4:	bhi	2e7bc <__assert_fail@plt+0x1d1b4>
   2e7a8:	b	2e7ac <__assert_fail@plt+0x1d1a4>
   2e7ac:	movw	r0, #1
   2e7b0:	and	r0, r0, #1
   2e7b4:	strb	r0, [sp, #11]
   2e7b8:	b	2e7c8 <__assert_fail@plt+0x1d1c0>
   2e7bc:	movw	r0, #0
   2e7c0:	and	r0, r0, #1
   2e7c4:	strb	r0, [sp, #11]
   2e7c8:	ldrb	r0, [sp, #11]
   2e7cc:	and	r0, r0, #1
   2e7d0:	add	sp, sp, #12
   2e7d4:	bx	lr
   2e7d8:	sub	sp, sp, #8
   2e7dc:	str	r0, [sp]
   2e7e0:	ldr	r0, [sp]
   2e7e4:	cmp	r0, #127	; 0x7f
   2e7e8:	bhi	2e800 <__assert_fail@plt+0x1d1f8>
   2e7ec:	b	2e7f0 <__assert_fail@plt+0x1d1e8>
   2e7f0:	movw	r0, #1
   2e7f4:	and	r0, r0, #1
   2e7f8:	strb	r0, [sp, #7]
   2e7fc:	b	2e80c <__assert_fail@plt+0x1d204>
   2e800:	movw	r0, #0
   2e804:	and	r0, r0, #1
   2e808:	strb	r0, [sp, #7]
   2e80c:	ldrb	r0, [sp, #7]
   2e810:	and	r0, r0, #1
   2e814:	add	sp, sp, #8
   2e818:	bx	lr
   2e81c:	sub	sp, sp, #8
   2e820:	str	r0, [sp, #4]
   2e824:	ldr	r0, [sp, #4]
   2e828:	cmp	r0, #32
   2e82c:	movw	r0, #1
   2e830:	str	r0, [sp]
   2e834:	beq	2e84c <__assert_fail@plt+0x1d244>
   2e838:	ldr	r0, [sp, #4]
   2e83c:	cmp	r0, #9
   2e840:	movw	r0, #0
   2e844:	moveq	r0, #1
   2e848:	str	r0, [sp]
   2e84c:	ldr	r0, [sp]
   2e850:	and	r0, r0, #1
   2e854:	add	sp, sp, #8
   2e858:	bx	lr
   2e85c:	sub	sp, sp, #12
   2e860:	str	r0, [sp, #4]
   2e864:	ldr	r0, [sp, #4]
   2e868:	cmp	r0, #32
   2e86c:	str	r0, [sp]
   2e870:	bcc	2e888 <__assert_fail@plt+0x1d280>
   2e874:	b	2e878 <__assert_fail@plt+0x1d270>
   2e878:	ldr	r0, [sp]
   2e87c:	cmp	r0, #127	; 0x7f
   2e880:	bne	2e898 <__assert_fail@plt+0x1d290>
   2e884:	b	2e888 <__assert_fail@plt+0x1d280>
   2e888:	movw	r0, #1
   2e88c:	and	r0, r0, #1
   2e890:	strb	r0, [sp, #11]
   2e894:	b	2e8a4 <__assert_fail@plt+0x1d29c>
   2e898:	movw	r0, #0
   2e89c:	and	r0, r0, #1
   2e8a0:	strb	r0, [sp, #11]
   2e8a4:	ldrb	r0, [sp, #11]
   2e8a8:	and	r0, r0, #1
   2e8ac:	add	sp, sp, #12
   2e8b0:	bx	lr
   2e8b4:	sub	sp, sp, #8
   2e8b8:	str	r0, [sp]
   2e8bc:	ldr	r0, [sp]
   2e8c0:	sub	r0, r0, #48	; 0x30
   2e8c4:	cmp	r0, #9
   2e8c8:	bhi	2e8e0 <__assert_fail@plt+0x1d2d8>
   2e8cc:	b	2e8d0 <__assert_fail@plt+0x1d2c8>
   2e8d0:	movw	r0, #1
   2e8d4:	and	r0, r0, #1
   2e8d8:	strb	r0, [sp, #7]
   2e8dc:	b	2e8ec <__assert_fail@plt+0x1d2e4>
   2e8e0:	movw	r0, #0
   2e8e4:	and	r0, r0, #1
   2e8e8:	strb	r0, [sp, #7]
   2e8ec:	ldrb	r0, [sp, #7]
   2e8f0:	and	r0, r0, #1
   2e8f4:	add	sp, sp, #8
   2e8f8:	bx	lr
   2e8fc:	sub	sp, sp, #8
   2e900:	str	r0, [sp]
   2e904:	ldr	r0, [sp]
   2e908:	sub	r0, r0, #33	; 0x21
   2e90c:	cmp	r0, #93	; 0x5d
   2e910:	bhi	2e928 <__assert_fail@plt+0x1d320>
   2e914:	b	2e918 <__assert_fail@plt+0x1d310>
   2e918:	movw	r0, #1
   2e91c:	and	r0, r0, #1
   2e920:	strb	r0, [sp, #7]
   2e924:	b	2e934 <__assert_fail@plt+0x1d32c>
   2e928:	movw	r0, #0
   2e92c:	and	r0, r0, #1
   2e930:	strb	r0, [sp, #7]
   2e934:	ldrb	r0, [sp, #7]
   2e938:	and	r0, r0, #1
   2e93c:	add	sp, sp, #8
   2e940:	bx	lr
   2e944:	sub	sp, sp, #8
   2e948:	str	r0, [sp]
   2e94c:	ldr	r0, [sp]
   2e950:	sub	r0, r0, #97	; 0x61
   2e954:	cmp	r0, #25
   2e958:	bhi	2e970 <__assert_fail@plt+0x1d368>
   2e95c:	b	2e960 <__assert_fail@plt+0x1d358>
   2e960:	movw	r0, #1
   2e964:	and	r0, r0, #1
   2e968:	strb	r0, [sp, #7]
   2e96c:	b	2e97c <__assert_fail@plt+0x1d374>
   2e970:	movw	r0, #0
   2e974:	and	r0, r0, #1
   2e978:	strb	r0, [sp, #7]
   2e97c:	ldrb	r0, [sp, #7]
   2e980:	and	r0, r0, #1
   2e984:	add	sp, sp, #8
   2e988:	bx	lr
   2e98c:	sub	sp, sp, #8
   2e990:	str	r0, [sp]
   2e994:	ldr	r0, [sp]
   2e998:	sub	r0, r0, #32
   2e99c:	cmp	r0, #94	; 0x5e
   2e9a0:	bhi	2e9b8 <__assert_fail@plt+0x1d3b0>
   2e9a4:	b	2e9a8 <__assert_fail@plt+0x1d3a0>
   2e9a8:	movw	r0, #1
   2e9ac:	and	r0, r0, #1
   2e9b0:	strb	r0, [sp, #7]
   2e9b4:	b	2e9c4 <__assert_fail@plt+0x1d3bc>
   2e9b8:	movw	r0, #0
   2e9bc:	and	r0, r0, #1
   2e9c0:	strb	r0, [sp, #7]
   2e9c4:	ldrb	r0, [sp, #7]
   2e9c8:	and	r0, r0, #1
   2e9cc:	add	sp, sp, #8
   2e9d0:	bx	lr
   2e9d4:	sub	sp, sp, #12
   2e9d8:	str	r0, [sp, #4]
   2e9dc:	ldr	r0, [sp, #4]
   2e9e0:	sub	r0, r0, #33	; 0x21
   2e9e4:	cmp	r0, #93	; 0x5d
   2e9e8:	str	r0, [sp]
   2e9ec:	bhi	2eb88 <__assert_fail@plt+0x1d580>
   2e9f0:	add	r0, pc, #8
   2e9f4:	ldr	r1, [sp]
   2e9f8:	ldr	r0, [r0, r1, lsl #2]
   2e9fc:	mov	pc, r0
   2ea00:	andeq	lr, r2, r8, ror fp
   2ea04:	andeq	lr, r2, r8, ror fp
   2ea08:	andeq	lr, r2, r8, ror fp
   2ea0c:	andeq	lr, r2, r8, ror fp
   2ea10:	andeq	lr, r2, r8, ror fp
   2ea14:	andeq	lr, r2, r8, ror fp
   2ea18:	andeq	lr, r2, r8, ror fp
   2ea1c:	andeq	lr, r2, r8, ror fp
   2ea20:	andeq	lr, r2, r8, ror fp
   2ea24:	andeq	lr, r2, r8, ror fp
   2ea28:	andeq	lr, r2, r8, ror fp
   2ea2c:	andeq	lr, r2, r8, ror fp
   2ea30:	andeq	lr, r2, r8, ror fp
   2ea34:	andeq	lr, r2, r8, ror fp
   2ea38:	andeq	lr, r2, r8, ror fp
   2ea3c:	andeq	lr, r2, r8, lsl #23
   2ea40:	andeq	lr, r2, r8, lsl #23
   2ea44:	andeq	lr, r2, r8, lsl #23
   2ea48:	andeq	lr, r2, r8, lsl #23
   2ea4c:	andeq	lr, r2, r8, lsl #23
   2ea50:	andeq	lr, r2, r8, lsl #23
   2ea54:	andeq	lr, r2, r8, lsl #23
   2ea58:	andeq	lr, r2, r8, lsl #23
   2ea5c:	andeq	lr, r2, r8, lsl #23
   2ea60:	andeq	lr, r2, r8, lsl #23
   2ea64:	andeq	lr, r2, r8, ror fp
   2ea68:	andeq	lr, r2, r8, ror fp
   2ea6c:	andeq	lr, r2, r8, ror fp
   2ea70:	andeq	lr, r2, r8, ror fp
   2ea74:	andeq	lr, r2, r8, ror fp
   2ea78:	andeq	lr, r2, r8, ror fp
   2ea7c:	andeq	lr, r2, r8, ror fp
   2ea80:	andeq	lr, r2, r8, lsl #23
   2ea84:	andeq	lr, r2, r8, lsl #23
   2ea88:	andeq	lr, r2, r8, lsl #23
   2ea8c:	andeq	lr, r2, r8, lsl #23
   2ea90:	andeq	lr, r2, r8, lsl #23
   2ea94:	andeq	lr, r2, r8, lsl #23
   2ea98:	andeq	lr, r2, r8, lsl #23
   2ea9c:	andeq	lr, r2, r8, lsl #23
   2eaa0:	andeq	lr, r2, r8, lsl #23
   2eaa4:	andeq	lr, r2, r8, lsl #23
   2eaa8:	andeq	lr, r2, r8, lsl #23
   2eaac:	andeq	lr, r2, r8, lsl #23
   2eab0:	andeq	lr, r2, r8, lsl #23
   2eab4:	andeq	lr, r2, r8, lsl #23
   2eab8:	andeq	lr, r2, r8, lsl #23
   2eabc:	andeq	lr, r2, r8, lsl #23
   2eac0:	andeq	lr, r2, r8, lsl #23
   2eac4:	andeq	lr, r2, r8, lsl #23
   2eac8:	andeq	lr, r2, r8, lsl #23
   2eacc:	andeq	lr, r2, r8, lsl #23
   2ead0:	andeq	lr, r2, r8, lsl #23
   2ead4:	andeq	lr, r2, r8, lsl #23
   2ead8:	andeq	lr, r2, r8, lsl #23
   2eadc:	andeq	lr, r2, r8, lsl #23
   2eae0:	andeq	lr, r2, r8, lsl #23
   2eae4:	andeq	lr, r2, r8, lsl #23
   2eae8:	andeq	lr, r2, r8, ror fp
   2eaec:	andeq	lr, r2, r8, ror fp
   2eaf0:	andeq	lr, r2, r8, ror fp
   2eaf4:	andeq	lr, r2, r8, ror fp
   2eaf8:	andeq	lr, r2, r8, ror fp
   2eafc:	andeq	lr, r2, r8, ror fp
   2eb00:	andeq	lr, r2, r8, lsl #23
   2eb04:	andeq	lr, r2, r8, lsl #23
   2eb08:	andeq	lr, r2, r8, lsl #23
   2eb0c:	andeq	lr, r2, r8, lsl #23
   2eb10:	andeq	lr, r2, r8, lsl #23
   2eb14:	andeq	lr, r2, r8, lsl #23
   2eb18:	andeq	lr, r2, r8, lsl #23
   2eb1c:	andeq	lr, r2, r8, lsl #23
   2eb20:	andeq	lr, r2, r8, lsl #23
   2eb24:	andeq	lr, r2, r8, lsl #23
   2eb28:	andeq	lr, r2, r8, lsl #23
   2eb2c:	andeq	lr, r2, r8, lsl #23
   2eb30:	andeq	lr, r2, r8, lsl #23
   2eb34:	andeq	lr, r2, r8, lsl #23
   2eb38:	andeq	lr, r2, r8, lsl #23
   2eb3c:	andeq	lr, r2, r8, lsl #23
   2eb40:	andeq	lr, r2, r8, lsl #23
   2eb44:	andeq	lr, r2, r8, lsl #23
   2eb48:	andeq	lr, r2, r8, lsl #23
   2eb4c:	andeq	lr, r2, r8, lsl #23
   2eb50:	andeq	lr, r2, r8, lsl #23
   2eb54:	andeq	lr, r2, r8, lsl #23
   2eb58:	andeq	lr, r2, r8, lsl #23
   2eb5c:	andeq	lr, r2, r8, lsl #23
   2eb60:	andeq	lr, r2, r8, lsl #23
   2eb64:	andeq	lr, r2, r8, lsl #23
   2eb68:	andeq	lr, r2, r8, ror fp
   2eb6c:	andeq	lr, r2, r8, ror fp
   2eb70:	andeq	lr, r2, r8, ror fp
   2eb74:	andeq	lr, r2, r8, ror fp
   2eb78:	movw	r0, #1
   2eb7c:	and	r0, r0, #1
   2eb80:	strb	r0, [sp, #11]
   2eb84:	b	2eb94 <__assert_fail@plt+0x1d58c>
   2eb88:	movw	r0, #0
   2eb8c:	and	r0, r0, #1
   2eb90:	strb	r0, [sp, #11]
   2eb94:	ldrb	r0, [sp, #11]
   2eb98:	and	r0, r0, #1
   2eb9c:	add	sp, sp, #12
   2eba0:	bx	lr
   2eba4:	sub	sp, sp, #12
   2eba8:	str	r0, [sp, #4]
   2ebac:	ldr	r0, [sp, #4]
   2ebb0:	sub	r1, r0, #9
   2ebb4:	cmp	r1, #5
   2ebb8:	str	r0, [sp]
   2ebbc:	bcc	2ebd4 <__assert_fail@plt+0x1d5cc>
   2ebc0:	b	2ebc4 <__assert_fail@plt+0x1d5bc>
   2ebc4:	ldr	r0, [sp]
   2ebc8:	cmp	r0, #32
   2ebcc:	bne	2ebe4 <__assert_fail@plt+0x1d5dc>
   2ebd0:	b	2ebd4 <__assert_fail@plt+0x1d5cc>
   2ebd4:	movw	r0, #1
   2ebd8:	and	r0, r0, #1
   2ebdc:	strb	r0, [sp, #11]
   2ebe0:	b	2ebf0 <__assert_fail@plt+0x1d5e8>
   2ebe4:	movw	r0, #0
   2ebe8:	and	r0, r0, #1
   2ebec:	strb	r0, [sp, #11]
   2ebf0:	ldrb	r0, [sp, #11]
   2ebf4:	and	r0, r0, #1
   2ebf8:	add	sp, sp, #12
   2ebfc:	bx	lr
   2ec00:	sub	sp, sp, #8
   2ec04:	str	r0, [sp]
   2ec08:	ldr	r0, [sp]
   2ec0c:	sub	r0, r0, #65	; 0x41
   2ec10:	cmp	r0, #25
   2ec14:	bhi	2ec2c <__assert_fail@plt+0x1d624>
   2ec18:	b	2ec1c <__assert_fail@plt+0x1d614>
   2ec1c:	movw	r0, #1
   2ec20:	and	r0, r0, #1
   2ec24:	strb	r0, [sp, #7]
   2ec28:	b	2ec38 <__assert_fail@plt+0x1d630>
   2ec2c:	movw	r0, #0
   2ec30:	and	r0, r0, #1
   2ec34:	strb	r0, [sp, #7]
   2ec38:	ldrb	r0, [sp, #7]
   2ec3c:	and	r0, r0, #1
   2ec40:	add	sp, sp, #8
   2ec44:	bx	lr
   2ec48:	sub	sp, sp, #12
   2ec4c:	str	r0, [sp, #4]
   2ec50:	ldr	r0, [sp, #4]
   2ec54:	sub	r1, r0, #48	; 0x30
   2ec58:	cmp	r1, #10
   2ec5c:	str	r0, [sp]
   2ec60:	bcc	2ec90 <__assert_fail@plt+0x1d688>
   2ec64:	b	2ec68 <__assert_fail@plt+0x1d660>
   2ec68:	ldr	r0, [sp]
   2ec6c:	sub	r1, r0, #65	; 0x41
   2ec70:	cmp	r1, #6
   2ec74:	bcc	2ec90 <__assert_fail@plt+0x1d688>
   2ec78:	b	2ec7c <__assert_fail@plt+0x1d674>
   2ec7c:	ldr	r0, [sp]
   2ec80:	sub	r1, r0, #97	; 0x61
   2ec84:	cmp	r1, #5
   2ec88:	bhi	2eca0 <__assert_fail@plt+0x1d698>
   2ec8c:	b	2ec90 <__assert_fail@plt+0x1d688>
   2ec90:	movw	r0, #1
   2ec94:	and	r0, r0, #1
   2ec98:	strb	r0, [sp, #11]
   2ec9c:	b	2ecac <__assert_fail@plt+0x1d6a4>
   2eca0:	movw	r0, #0
   2eca4:	and	r0, r0, #1
   2eca8:	strb	r0, [sp, #11]
   2ecac:	ldrb	r0, [sp, #11]
   2ecb0:	and	r0, r0, #1
   2ecb4:	add	sp, sp, #12
   2ecb8:	bx	lr
   2ecbc:	sub	sp, sp, #8
   2ecc0:	str	r0, [sp]
   2ecc4:	ldr	r0, [sp]
   2ecc8:	sub	r0, r0, #65	; 0x41
   2eccc:	cmp	r0, #25
   2ecd0:	bhi	2ecec <__assert_fail@plt+0x1d6e4>
   2ecd4:	b	2ecd8 <__assert_fail@plt+0x1d6d0>
   2ecd8:	ldr	r0, [sp]
   2ecdc:	sub	r0, r0, #65	; 0x41
   2ece0:	add	r0, r0, #97	; 0x61
   2ece4:	str	r0, [sp, #4]
   2ece8:	b	2ecf4 <__assert_fail@plt+0x1d6ec>
   2ecec:	ldr	r0, [sp]
   2ecf0:	str	r0, [sp, #4]
   2ecf4:	ldr	r0, [sp, #4]
   2ecf8:	add	sp, sp, #8
   2ecfc:	bx	lr
   2ed00:	sub	sp, sp, #8
   2ed04:	str	r0, [sp]
   2ed08:	ldr	r0, [sp]
   2ed0c:	sub	r0, r0, #97	; 0x61
   2ed10:	cmp	r0, #25
   2ed14:	bhi	2ed30 <__assert_fail@plt+0x1d728>
   2ed18:	b	2ed1c <__assert_fail@plt+0x1d714>
   2ed1c:	ldr	r0, [sp]
   2ed20:	sub	r0, r0, #97	; 0x61
   2ed24:	add	r0, r0, #65	; 0x41
   2ed28:	str	r0, [sp, #4]
   2ed2c:	b	2ed38 <__assert_fail@plt+0x1d730>
   2ed30:	ldr	r0, [sp]
   2ed34:	str	r0, [sp, #4]
   2ed38:	ldr	r0, [sp, #4]
   2ed3c:	add	sp, sp, #8
   2ed40:	bx	lr
   2ed44:	cmp	r3, #0
   2ed48:	cmpeq	r2, #0
   2ed4c:	bne	2ed70 <__assert_fail@plt+0x1d768>
   2ed50:	cmp	r1, #0
   2ed54:	movlt	r1, #-2147483648	; 0x80000000
   2ed58:	movlt	r0, #0
   2ed5c:	blt	2ed6c <__assert_fail@plt+0x1d764>
   2ed60:	cmpeq	r0, #0
   2ed64:	mvnne	r1, #-2147483648	; 0x80000000
   2ed68:	mvnne	r0, #0
   2ed6c:	b	2ee54 <__assert_fail@plt+0x1d84c>
   2ed70:	sub	sp, sp, #8
   2ed74:	push	{sp, lr}
   2ed78:	cmp	r1, #0
   2ed7c:	blt	2ed9c <__assert_fail@plt+0x1d794>
   2ed80:	cmp	r3, #0
   2ed84:	blt	2edd0 <__assert_fail@plt+0x1d7c8>
   2ed88:	bl	2ee64 <__assert_fail@plt+0x1d85c>
   2ed8c:	ldr	lr, [sp, #4]
   2ed90:	add	sp, sp, #8
   2ed94:	pop	{r2, r3}
   2ed98:	bx	lr
   2ed9c:	rsbs	r0, r0, #0
   2eda0:	sbc	r1, r1, r1, lsl #1
   2eda4:	cmp	r3, #0
   2eda8:	blt	2edf4 <__assert_fail@plt+0x1d7ec>
   2edac:	bl	2ee64 <__assert_fail@plt+0x1d85c>
   2edb0:	ldr	lr, [sp, #4]
   2edb4:	add	sp, sp, #8
   2edb8:	pop	{r2, r3}
   2edbc:	rsbs	r0, r0, #0
   2edc0:	sbc	r1, r1, r1, lsl #1
   2edc4:	rsbs	r2, r2, #0
   2edc8:	sbc	r3, r3, r3, lsl #1
   2edcc:	bx	lr
   2edd0:	rsbs	r2, r2, #0
   2edd4:	sbc	r3, r3, r3, lsl #1
   2edd8:	bl	2ee64 <__assert_fail@plt+0x1d85c>
   2eddc:	ldr	lr, [sp, #4]
   2ede0:	add	sp, sp, #8
   2ede4:	pop	{r2, r3}
   2ede8:	rsbs	r0, r0, #0
   2edec:	sbc	r1, r1, r1, lsl #1
   2edf0:	bx	lr
   2edf4:	rsbs	r2, r2, #0
   2edf8:	sbc	r3, r3, r3, lsl #1
   2edfc:	bl	2ee64 <__assert_fail@plt+0x1d85c>
   2ee00:	ldr	lr, [sp, #4]
   2ee04:	add	sp, sp, #8
   2ee08:	pop	{r2, r3}
   2ee0c:	rsbs	r2, r2, #0
   2ee10:	sbc	r3, r3, r3, lsl #1
   2ee14:	bx	lr
   2ee18:	cmp	r3, #0
   2ee1c:	cmpeq	r2, #0
   2ee20:	bne	2ee38 <__assert_fail@plt+0x1d830>
   2ee24:	cmp	r1, #0
   2ee28:	cmpeq	r0, #0
   2ee2c:	mvnne	r1, #0
   2ee30:	mvnne	r0, #0
   2ee34:	b	2ee54 <__assert_fail@plt+0x1d84c>
   2ee38:	sub	sp, sp, #8
   2ee3c:	push	{sp, lr}
   2ee40:	bl	2ee64 <__assert_fail@plt+0x1d85c>
   2ee44:	ldr	lr, [sp, #4]
   2ee48:	add	sp, sp, #8
   2ee4c:	pop	{r2, r3}
   2ee50:	bx	lr
   2ee54:	push	{r1, lr}
   2ee58:	mov	r0, #8
   2ee5c:	bl	112cc <raise@plt>
   2ee60:	pop	{r1, pc}
   2ee64:	cmp	r1, r3
   2ee68:	cmpeq	r0, r2
   2ee6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ee70:	mov	r4, r0
   2ee74:	movcc	r0, #0
   2ee78:	mov	r5, r1
   2ee7c:	ldr	lr, [sp, #36]	; 0x24
   2ee80:	movcc	r1, r0
   2ee84:	bcc	2ef80 <__assert_fail@plt+0x1d978>
   2ee88:	cmp	r3, #0
   2ee8c:	clzeq	ip, r2
   2ee90:	clzne	ip, r3
   2ee94:	addeq	ip, ip, #32
   2ee98:	cmp	r5, #0
   2ee9c:	clzeq	r1, r4
   2eea0:	addeq	r1, r1, #32
   2eea4:	clzne	r1, r5
   2eea8:	sub	ip, ip, r1
   2eeac:	sub	sl, ip, #32
   2eeb0:	lsl	r9, r3, ip
   2eeb4:	rsb	fp, ip, #32
   2eeb8:	orr	r9, r9, r2, lsl sl
   2eebc:	orr	r9, r9, r2, lsr fp
   2eec0:	lsl	r8, r2, ip
   2eec4:	cmp	r5, r9
   2eec8:	cmpeq	r4, r8
   2eecc:	movcc	r0, #0
   2eed0:	movcc	r1, r0
   2eed4:	bcc	2eef0 <__assert_fail@plt+0x1d8e8>
   2eed8:	mov	r0, #1
   2eedc:	subs	r4, r4, r8
   2eee0:	lsl	r1, r0, sl
   2eee4:	orr	r1, r1, r0, lsr fp
   2eee8:	lsl	r0, r0, ip
   2eeec:	sbc	r5, r5, r9
   2eef0:	cmp	ip, #0
   2eef4:	beq	2ef80 <__assert_fail@plt+0x1d978>
   2eef8:	lsr	r6, r8, #1
   2eefc:	orr	r6, r6, r9, lsl #31
   2ef00:	lsr	r7, r9, #1
   2ef04:	mov	r2, ip
   2ef08:	b	2ef2c <__assert_fail@plt+0x1d924>
   2ef0c:	subs	r3, r4, r6
   2ef10:	sbc	r8, r5, r7
   2ef14:	adds	r3, r3, r3
   2ef18:	adc	r8, r8, r8
   2ef1c:	adds	r4, r3, #1
   2ef20:	adc	r5, r8, #0
   2ef24:	subs	r2, r2, #1
   2ef28:	beq	2ef48 <__assert_fail@plt+0x1d940>
   2ef2c:	cmp	r5, r7
   2ef30:	cmpeq	r4, r6
   2ef34:	bcs	2ef0c <__assert_fail@plt+0x1d904>
   2ef38:	adds	r4, r4, r4
   2ef3c:	adc	r5, r5, r5
   2ef40:	subs	r2, r2, #1
   2ef44:	bne	2ef2c <__assert_fail@plt+0x1d924>
   2ef48:	lsr	r3, r4, ip
   2ef4c:	orr	r3, r3, r5, lsl fp
   2ef50:	lsr	r2, r5, ip
   2ef54:	orr	r3, r3, r5, lsr sl
   2ef58:	adds	r0, r0, r4
   2ef5c:	mov	r4, r3
   2ef60:	lsl	r3, r2, ip
   2ef64:	orr	r3, r3, r4, lsl sl
   2ef68:	lsl	ip, r4, ip
   2ef6c:	orr	r3, r3, r4, lsr fp
   2ef70:	adc	r1, r1, r5
   2ef74:	subs	r0, r0, ip
   2ef78:	mov	r5, r2
   2ef7c:	sbc	r1, r1, r3
   2ef80:	cmp	lr, #0
   2ef84:	strdne	r4, [lr]
   2ef88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ef8c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2ef90:	mov	r7, r0
   2ef94:	ldr	r6, [pc, #72]	; 2efe4 <__assert_fail@plt+0x1d9dc>
   2ef98:	ldr	r5, [pc, #72]	; 2efe8 <__assert_fail@plt+0x1d9e0>
   2ef9c:	add	r6, pc, r6
   2efa0:	add	r5, pc, r5
   2efa4:	sub	r6, r6, r5
   2efa8:	mov	r8, r1
   2efac:	mov	r9, r2
   2efb0:	bl	11288 <fdopen@plt-0x20>
   2efb4:	asrs	r6, r6, #2
   2efb8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   2efbc:	mov	r4, #0
   2efc0:	add	r4, r4, #1
   2efc4:	ldr	r3, [r5], #4
   2efc8:	mov	r2, r9
   2efcc:	mov	r1, r8
   2efd0:	mov	r0, r7
   2efd4:	blx	r3
   2efd8:	cmp	r6, r4
   2efdc:	bne	2efc0 <__assert_fail@plt+0x1d9b8>
   2efe0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2efe4:	andeq	r1, r1, r8, ror #30
   2efe8:	andeq	r1, r1, r0, ror #30
   2efec:	bx	lr
   2eff0:	ldr	r3, [pc, #12]	; 2f004 <__assert_fail@plt+0x1d9fc>
   2eff4:	mov	r1, #0
   2eff8:	add	r3, pc, r3
   2effc:	ldr	r2, [r3]
   2f000:	b	114f4 <__cxa_atexit@plt>
   2f004:	andeq	r2, r1, ip, lsr r1
   2f008:	mov	r2, r1
   2f00c:	mov	r1, r0
   2f010:	mov	r0, #3
   2f014:	b	113e0 <__fxstat64@plt>

Disassembly of section .fini:

0002f018 <.fini>:
   2f018:	push	{r3, lr}
   2f01c:	pop	{r3, pc}
