FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * stm32fx-clock.h
 *
 * Copyright (C) 2016 STMicroelectronics
 * Author: Gabriel Fernandez for STMicroelectronics.
 */

/*
 * List of clocks wich are not derived from system clock (SYSCLOCK)
 *
 * The index of these clocks is the secondary index of DT bindings
 * (see Documentatoin/devicetree/bindings/clock/st,stm32-rcc.txt)
 *
 * e.g:
	<assigned-clocks = <&rcc 1 CLK_LSE>;
*/

#ifndef _DT_BINDINGS_CLK_STMFX_H
#define _DT_BINDINGS_CLK_STMFX_H

#define SYSTICK			0
#define FCLK			1
#define CLK_LSI			2
#define CLK_LSE			3
/* bench 27522.3.0 3b64ad6802bd */
/* bench 27522.3.1 6f5f5779b551 */
/* bench 1594.5.0 a4cc414ca6e7 */
/* bench 1594.5.1 845942f1b19a */
/* bench 1594.5.2 308156205ebf */
/* bench 1594.5.3 27cfea22ad2b */
/* bench 1594.5.4 f697e7b5855e */
/* bench 1594.5.5 d87866914e37 */
/* bench 1594.5.6 0f2bc0cabb64 */
/* bench 1594.5.7 98660827ed42 */
/* bench 1594.5.8 3d593bb7ab2a */
/* bench 1594.5.9 8c68d9aebe2f */
/* bench 1594.5.10 a49f5cd6dac7 */
/* bench 1594.5.11 8f7c3c1b650b */
/* bench 1594.5.12 a8d9fcc9647f */
#define CLK_RTC			5
#define PLL_VCO_I2S		6
#define PLL_VCO_SAI		7
#define CLK_LCD			8
#define CLK_I2S			9
#define CLK_SAI1		10
#define CLK_SAI2		11
/* bench 3761.5.0 a4dc45ea73ed */
/* bench 3761.5.1 b8678ae63f33 */
/* bench 3761.5.2 b9a1b4731330 */
/* bench 8429.4.0 d900dd37133f */
/* bench 8429.4.1 23f335056224 */
/* bench 8429.4.2 2dca751ef6fc */
/* bench 8429.4.3 22f78d4f0249 */
/* bench 8429.4.4 0f9590444df5 */
/* bench 3761.5.3 dce86e50b001 */
/* bench 3761.5.4 5f10ca8e78f3 */
/* bench 3761.5.5 645ed63438b4 */
#define CLK_I2SQ_PDIV		12
#define CLK_SAIQ_PDIV		13
#define CLK_HSI			14
#define CLK_SYSCLK		15
#define CLK_F469_DSI		16

#define END_PRIMARY_CLK		17

#define CLK_HDMI_CEC		16
#define CLK_SPDIF		17
#define CLK_USART1		18
#define CLK_USART2		19
#define CLK_USART3		20
#define CLK_UART4		21
#define CLK_UART5		22
#define CLK_USART6		23
#define CLK_UART7		24
#define CLK_UART8		25
#define CLK_I2C1		26
#define CLK_I2C2		27
#define CLK_I2C3		28
#define CLK_I2C4		29
#define CLK_LPTIMER		30
#define CLK_PLL_SRC		31
#define CLK_DFSDM1		32
#define CLK_ADFSDM1		33
#define CLK_F769_DSI		34
#define END_PRIMARY_CLK_F7	35

#endif
