--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf k7.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ps2_clk     |   -0.557(R)|      FAST  |    2.683(R)|      SLOW  |clock_IBUF_BUFG   |   0.000|
ps2_data    |   -0.074(R)|      FAST  |    2.324(R)|      SLOW  |clock_IBUF_BUFG   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
AN<0>       |        14.507(R)|      SLOW  |         5.247(R)|      FAST  |clock_IBUF_BUFG   |   0.000|
AN<1>       |        14.185(R)|      SLOW  |         5.191(R)|      FAST  |clock_IBUF_BUFG   |   0.000|
AN<2>       |        14.284(R)|      SLOW  |         5.290(R)|      FAST  |clock_IBUF_BUFG   |   0.000|
AN<3>       |        14.393(R)|      SLOW  |         5.325(R)|      FAST  |clock_IBUF_BUFG   |   0.000|
SEG<0>      |        15.677(R)|      SLOW  |         5.544(R)|      FAST  |clock_IBUF_BUFG   |   0.000|
SEG<1>      |        15.903(R)|      SLOW  |         5.489(R)|      FAST  |clock_IBUF_BUFG   |   0.000|
SEG<2>      |        15.610(R)|      SLOW  |         5.570(R)|      FAST  |clock_IBUF_BUFG   |   0.000|
SEG<3>      |        16.407(R)|      SLOW  |         5.283(R)|      FAST  |clock_IBUF_BUFG   |   0.000|
SEG<4>      |        15.176(R)|      SLOW  |         5.562(R)|      FAST  |clock_IBUF_BUFG   |   0.000|
SEG<5>      |        15.696(R)|      SLOW  |         5.521(R)|      FAST  |clock_IBUF_BUFG   |   0.000|
SEG<6>      |        15.262(R)|      SLOW  |         5.579(R)|      FAST  |clock_IBUF_BUFG   |   0.000|
SEG<7>      |        13.539(R)|      SLOW  |         5.034(R)|      FAST  |clock_IBUF_BUFG   |   0.000|
SEGLED_CLK  |        12.214(R)|      SLOW  |         4.691(R)|      FAST  |clock_IBUF_BUFG   |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    2.529|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Jan  2 13:12:21 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 933 MB



