parent_name	,	V_26
of_clk_add_provider	,	F_18
CLK_MGR_PLL_CLK_SRC_MASK	,	V_17
clk_register	,	F_15
clk_init_data	,	V_28
hw	,	V_10
reg	,	V_8
u32	,	T_2
of_clk_src_simple_get	,	V_44
enable	,	V_41
socfpga_pll	,	V_4
vco_freq	,	V_9
init	,	V_29
clk	,	T_3
"reg"	,	L_1
clk_pll_recalc_rate	,	F_1
SOCFPGA_PLL_DIVQ_SHIFT	,	V_14
CLK_MGR_PLL_CLK_SRC_SHIFT	,	V_16
divq	,	V_7
do_div	,	F_4
pll_src	,	V_15
node	,	V_20
rc	,	V_31
clk_name	,	V_24
of_clk_get_parent_name	,	F_14
ops	,	V_22
to_socfpga_clk	,	F_2
name	,	V_25
socfpga_a10_pll_init	,	F_19
of_property_read_string	,	F_13
GFP_KERNEL	,	V_33
"clock-output-names"	,	L_3
hwclk	,	V_2
kfree	,	F_17
BUG_ON	,	F_12
flags	,	V_35
"altr,clk-mgr"	,	L_2
device_node	,	V_19
SOCFPGA_PLL_DIVQ_MASK	,	V_13
of_property_read_u32	,	F_7
__socfpga_pll_init	,	F_6
parent_rate	,	V_3
kzalloc	,	F_8
clk_mgr_a10_base_addr	,	V_34
bit_idx	,	V_38
of_find_compatible_node	,	F_10
clk_pll_get_parent	,	F_5
divf	,	V_6
SOCFPGA_PLL_EXT_ENA	,	V_39
clk_hw	,	V_1
readl	,	F_3
u8	,	T_1
socfpgaclk	,	V_5
SOCFPGA_PLL_DIVF_MASK	,	V_11
i	,	V_32
WARN_ON	,	F_9
num_parents	,	V_36
pll_clk	,	V_23
clk_ops	,	V_21
SOCFPGA_PLL_DIVF_SHIFT	,	V_12
clk_gate_ops	,	V_42
SOCFGPA_MAX_PARENTS	,	V_27
parent_names	,	V_37
disable	,	V_43
__init	,	V_18
of_iomap	,	F_11
clkmgr_np	,	V_30
clk_pll_ops	,	V_40
IS_ERR	,	F_16
