TimeQuest Timing Analyzer report for procesador_2
Tue Apr 04 16:12:56 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'spi_dac:cp3|divisor_reloj:cp2|clkout'
 13. Slow 1200mV 85C Model Setup: 'divisor_reloj:cp2|clkout'
 14. Slow 1200mV 85C Model Setup: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'clk'
 16. Slow 1200mV 85C Model Hold: 'spi_dac:cp3|divisor_reloj:cp2|clkout'
 17. Slow 1200mV 85C Model Hold: 'divisor_reloj:cp2|clkout'
 18. Slow 1200mV 85C Model Hold: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'clk'
 20. Slow 1200mV 85C Model Recovery: 'spi_dac:cp3|divisor_reloj:cp2|clkout'
 21. Slow 1200mV 85C Model Removal: 'spi_dac:cp3|divisor_reloj:cp2|clkout'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'divisor_reloj:cp2|clkout'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_dac:cp3|divisor_reloj:cp2|clkout'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Slow 1200mV 85C Model Metastability Report
 31. Slow 1200mV 0C Model Fmax Summary
 32. Slow 1200mV 0C Model Setup Summary
 33. Slow 1200mV 0C Model Hold Summary
 34. Slow 1200mV 0C Model Recovery Summary
 35. Slow 1200mV 0C Model Removal Summary
 36. Slow 1200mV 0C Model Minimum Pulse Width Summary
 37. Slow 1200mV 0C Model Setup: 'spi_dac:cp3|divisor_reloj:cp2|clkout'
 38. Slow 1200mV 0C Model Setup: 'divisor_reloj:cp2|clkout'
 39. Slow 1200mV 0C Model Setup: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Setup: 'clk'
 41. Slow 1200mV 0C Model Hold: 'spi_dac:cp3|divisor_reloj:cp2|clkout'
 42. Slow 1200mV 0C Model Hold: 'divisor_reloj:cp2|clkout'
 43. Slow 1200mV 0C Model Hold: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Hold: 'clk'
 45. Slow 1200mV 0C Model Recovery: 'spi_dac:cp3|divisor_reloj:cp2|clkout'
 46. Slow 1200mV 0C Model Removal: 'spi_dac:cp3|divisor_reloj:cp2|clkout'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'divisor_reloj:cp2|clkout'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_dac:cp3|divisor_reloj:cp2|clkout'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Slow 1200mV 0C Model Metastability Report
 56. Fast 1200mV 0C Model Setup Summary
 57. Fast 1200mV 0C Model Hold Summary
 58. Fast 1200mV 0C Model Recovery Summary
 59. Fast 1200mV 0C Model Removal Summary
 60. Fast 1200mV 0C Model Minimum Pulse Width Summary
 61. Fast 1200mV 0C Model Setup: 'spi_dac:cp3|divisor_reloj:cp2|clkout'
 62. Fast 1200mV 0C Model Setup: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'
 63. Fast 1200mV 0C Model Setup: 'divisor_reloj:cp2|clkout'
 64. Fast 1200mV 0C Model Setup: 'clk'
 65. Fast 1200mV 0C Model Hold: 'divisor_reloj:cp2|clkout'
 66. Fast 1200mV 0C Model Hold: 'spi_dac:cp3|divisor_reloj:cp2|clkout'
 67. Fast 1200mV 0C Model Hold: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'
 68. Fast 1200mV 0C Model Hold: 'clk'
 69. Fast 1200mV 0C Model Recovery: 'spi_dac:cp3|divisor_reloj:cp2|clkout'
 70. Fast 1200mV 0C Model Removal: 'spi_dac:cp3|divisor_reloj:cp2|clkout'
 71. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_dac:cp3|divisor_reloj:cp2|clkout'
 72. Fast 1200mV 0C Model Minimum Pulse Width: 'divisor_reloj:cp2|clkout'
 73. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 74. Fast 1200mV 0C Model Minimum Pulse Width: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'
 75. Setup Times
 76. Hold Times
 77. Clock to Output Times
 78. Minimum Clock to Output Times
 79. Fast 1200mV 0C Model Metastability Report
 80. Multicorner Timing Analysis Summary
 81. Setup Times
 82. Hold Times
 83. Clock to Output Times
 84. Minimum Clock to Output Times
 85. Board Trace Model Assignments
 86. Input Transition Times
 87. Slow Corner Signal Integrity Metrics
 88. Fast Corner Signal Integrity Metrics
 89. Setup Transfers
 90. Hold Transfers
 91. Recovery Transfers
 92. Removal Transfers
 93. Report TCCS
 94. Report RSKM
 95. Unconstrained Paths
 96. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; procesador_2                                       ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+
; Clock Name                                             ; Type      ; Period   ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                   ; Targets                                                    ;
+--------------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+
; clk                                                    ; Base      ; 20.000   ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                          ; { clk }                                                    ;
; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1000.000 ; 1.0 MHz    ; 0.000 ; 500.000 ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; clk    ; cp1|clkadc|altpll_component|auto_generated|pll1|inclk[0] ; { cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] } ;
; divisor_reloj:cp2|clkout                               ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                          ; { divisor_reloj:cp2|clkout }                               ;
; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                          ; { spi_dac:cp3|divisor_reloj:cp2|clkout }                   ;
+--------------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                    ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                             ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
; 176.96 MHz ; 176.96 MHz      ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 254.45 MHz ; 254.45 MHz      ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;                                                               ;
; 358.68 MHz ; 315.06 MHz      ; divisor_reloj:cp2|clkout                               ; limit due to minimum period restriction (tmin)                ;
; 359.45 MHz ; 250.0 MHz       ; clk                                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                             ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; -3.578 ; -46.512       ;
; divisor_reloj:cp2|clkout                               ; -1.788 ; -23.737       ;
; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -1.349 ; -23.003       ;
; clk                                                    ; 17.218 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                              ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; -0.435 ; -3.456        ;
; divisor_reloj:cp2|clkout                               ; -0.292 ; -0.292        ;
; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.222  ; 0.000         ;
; clk                                                    ; 0.359  ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                        ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.981 ; -4.145        ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                        ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.329 ; 0.000         ;
+--------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; divisor_reloj:cp2|clkout                               ; -2.174  ; -33.262       ;
; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; -1.000  ; -24.000       ;
; clk                                                    ; 9.688   ; 0.000         ;
; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 499.757 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_dac:cp3|divisor_reloj:cp2|clkout'                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                           ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -3.578 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[2]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.674      ;
; -3.561 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7 ; spi_dac:cp3|reg_des:cp1|Q[9]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.657      ;
; -3.556 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7 ; spi_dac:cp3|reg_des:cp1|Q[7]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.652      ;
; -3.509 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6 ; spi_dac:cp3|reg_des:cp1|Q[10]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.605      ;
; -3.490 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6 ; spi_dac:cp3|reg_des:cp1|Q[9]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.586      ;
; -3.478 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6 ; spi_dac:cp3|reg_des:cp1|Q[7]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.574      ;
; -3.454 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7 ; spi_dac:cp3|reg_des:cp1|Q[10]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.550      ;
; -3.444 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[9]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.540      ;
; -3.440 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5 ; spi_dac:cp3|reg_des:cp1|Q[9]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.536      ;
; -3.439 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[7]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.535      ;
; -3.437 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6 ; spi_dac:cp3|reg_des:cp1|Q[6]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.533      ;
; -3.435 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5 ; spi_dac:cp3|reg_des:cp1|Q[7]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.531      ;
; -3.433 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7 ; spi_dac:cp3|reg_des:cp1|Q[11]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.529      ;
; -3.429 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4 ; spi_dac:cp3|reg_des:cp1|Q[10]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.525      ;
; -3.417 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6 ; spi_dac:cp3|reg_des:cp1|Q[8]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.513      ;
; -3.410 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4 ; spi_dac:cp3|reg_des:cp1|Q[9]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.506      ;
; -3.405 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8 ; spi_dac:cp3|reg_des:cp1|Q[10]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.501      ;
; -3.391 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7 ; spi_dac:cp3|reg_des:cp1|Q[5]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.487      ;
; -3.386 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8 ; spi_dac:cp3|reg_des:cp1|Q[9]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.482      ;
; -3.382 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7 ; spi_dac:cp3|reg_des:cp1|Q[6]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.478      ;
; -3.374 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8 ; spi_dac:cp3|reg_des:cp1|Q[7]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.470      ;
; -3.371 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8 ; spi_dac:cp3|reg_des:cp1|Q[4]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.467      ;
; -3.362 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6 ; spi_dac:cp3|reg_des:cp1|Q[11]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.458      ;
; -3.361 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7 ; spi_dac:cp3|reg_des:cp1|Q[8]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.457      ;
; -3.355 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3 ; spi_dac:cp3|reg_des:cp1|Q[9]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.451      ;
; -3.337 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[10]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.433      ;
; -3.337 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4 ; spi_dac:cp3|reg_des:cp1|Q[8]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.433      ;
; -3.333 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5 ; spi_dac:cp3|reg_des:cp1|Q[10]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.429      ;
; -3.333 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8 ; spi_dac:cp3|reg_des:cp1|Q[6]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.429      ;
; -3.316 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[11]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.412      ;
; -3.313 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8 ; spi_dac:cp3|reg_des:cp1|Q[8]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.409      ;
; -3.312 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5 ; spi_dac:cp3|reg_des:cp1|Q[11]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.408      ;
; -3.309 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1 ; spi_dac:cp3|reg_des:cp1|Q[11]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.405      ;
; -3.303 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[4]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.399      ;
; -3.294 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[3]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.390      ;
; -3.282 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4 ; spi_dac:cp3|reg_des:cp1|Q[11]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.378      ;
; -3.278 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2 ; spi_dac:cp3|reg_des:cp1|Q[10]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.374      ;
; -3.274 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[5]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.370      ;
; -3.265 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[6]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.361      ;
; -3.258 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8 ; spi_dac:cp3|reg_des:cp1|Q[11]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.354      ;
; -3.248 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3 ; spi_dac:cp3|reg_des:cp1|Q[10]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.344      ;
; -3.244 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[8]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.340      ;
; -3.240 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5 ; spi_dac:cp3|reg_des:cp1|Q[8]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.336      ;
; -3.227 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3 ; spi_dac:cp3|reg_des:cp1|Q[11]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.323      ;
; -3.216 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8 ; spi_dac:cp3|reg_des:cp1|Q[5]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.312      ;
; -3.131 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2 ; spi_dac:cp3|reg_des:cp1|Q[11]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.227      ;
; -3.073 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7 ; spi_dac:cp3|reg_des:cp1|Q[4]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.169      ;
; -3.006 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4 ; spi_dac:cp3|reg_des:cp1|Q[7]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.102      ;
; -2.964 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1 ; spi_dac:cp3|reg_des:cp1|Q[10]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.060      ;
; -2.920 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6 ; spi_dac:cp3|reg_des:cp1|Q[5]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 2.016      ;
; -2.902 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5 ; spi_dac:cp3|reg_des:cp1|Q[6]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 1.998      ;
; -2.858 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2 ; spi_dac:cp3|reg_des:cp1|Q[9]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 1.954      ;
; -2.830 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8 ; spi_dac:cp3|reg_des:cp1|Q[3]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 1.926      ;
; -2.805 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3 ; spi_dac:cp3|reg_des:cp1|Q[8]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 1.901      ;
; -2.367 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0 ; spi_dac:cp3|reg_des:cp1|Q[11]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.399     ; 1.463      ;
; -1.465 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[11]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.962      ;
; -1.465 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[10]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.962      ;
; -1.465 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[9]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.962      ;
; -1.374 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[11]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.871      ;
; -1.374 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[10]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.871      ;
; -1.374 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[9]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.871      ;
; -1.258 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[15]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.755      ;
; -1.258 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[14]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.755      ;
; -1.258 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[13]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.755      ;
; -1.258 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[12]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.755      ;
; -1.258 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[8]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.755      ;
; -1.258 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[7]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.755      ;
; -1.258 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[6]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.755      ;
; -1.258 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[5]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.755      ;
; -1.258 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[4]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.755      ;
; -1.258 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[3]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.755      ;
; -1.167 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[15]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.664      ;
; -1.167 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[14]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.664      ;
; -1.167 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[13]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.664      ;
; -1.167 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[12]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.664      ;
; -1.167 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[8]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.664      ;
; -1.167 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[7]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.664      ;
; -1.167 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[6]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.664      ;
; -1.167 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[5]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.664      ;
; -1.167 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[4]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.664      ;
; -1.167 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[3]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.664      ;
; -1.042 ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.129     ; 1.408      ;
; -1.038 ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.129     ; 1.404      ;
; -0.958 ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.129     ; 1.324      ;
; -0.954 ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.129     ; 1.320      ;
; -0.951 ; spi_dac:cp3|contador:cp4|Q[3]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.129     ; 1.317      ;
; -0.949 ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[4]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 1.882      ;
; -0.947 ; spi_dac:cp3|contador:cp4|Q[3]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.129     ; 1.313      ;
; -0.884 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[2]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.381      ;
; -0.845 ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[3]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 1.778      ;
; -0.833 ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[2]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 1.766      ;
; -0.790 ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.129     ; 1.156      ;
; -0.786 ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.129     ; 1.152      ;
; -0.774 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[3]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.271      ;
; -0.774 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[1]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.271      ;
; -0.774 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[2]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.271      ;
; -0.774 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[4]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.271      ;
; -0.759 ; spi_dac:cp3|contador:cp4|Q[4]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.129     ; 1.125      ;
; -0.737 ; spi_dac:cp3|contador:cp4|Q[4]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.129     ; 1.103      ;
; -0.621 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[0]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.118      ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor_reloj:cp2|clkout'                                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                          ; Launch Clock                                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+
; -1.788 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.067     ; 2.650      ;
; -1.206 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 2.140      ;
; -1.201 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 2.135      ;
; -1.160 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 2.094      ;
; -1.093 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 2.027      ;
; -1.088 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 2.022      ;
; -1.085 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 2.019      ;
; -1.061 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.995      ;
; -1.060 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.994      ;
; -1.059 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.993      ;
; -1.055 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.989      ;
; -1.053 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.987      ;
; -1.047 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.981      ;
; -0.960 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.894      ;
; -0.949 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.883      ;
; -0.948 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.882      ;
; -0.947 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.881      ;
; -0.946 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.880      ;
; -0.934 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.868      ;
; -0.932 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.866      ;
; -0.932 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.866      ;
; -0.821 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.755      ;
; -0.820 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.754      ;
; -0.819 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.753      ;
; -0.818 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.752      ;
; -0.818 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.752      ;
; -0.283 ; spi_adc:cp1|\datoin:dato[0]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 3.037      ; 4.268      ;
; -0.128 ; spi_adc:cp1|\datoin:dato[6]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 3.037      ; 4.113      ;
; -0.114 ; spi_adc:cp1|\datoin:dato[4]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 3.037      ; 4.099      ;
; -0.098 ; spi_adc:cp1|\datoin:dato[9]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 3.040      ; 4.086      ;
; -0.057 ; spi_adc:cp1|\datoin:dato[1]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 3.037      ; 4.042      ;
; -0.021 ; spi_adc:cp1|\datoin:dato[3]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 3.037      ; 4.006      ;
; 0.025  ; spi_adc:cp1|\datoin:dato[7]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 3.037      ; 3.960      ;
; 0.085  ; spi_adc:cp1|\datoin:dato[5]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 3.037      ; 3.900      ;
; 0.111  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.259      ; 1.176      ;
; 0.112  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.260      ; 1.176      ;
; 0.113  ; spi_adc:cp1|\datoin:dato[2]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 3.037      ; 3.872      ;
; 0.194  ; spi_adc:cp1|\datoin:dato[8]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 3.037      ; 3.791      ;
; 0.256  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.259      ; 1.031      ;
; 0.257  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.260      ; 1.031      ;
; 0.259  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.259      ; 1.028      ;
; 0.260  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.260      ; 1.028      ;
; 0.279  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.259      ; 1.008      ;
; 0.280  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.260      ; 1.008      ;
; 0.300  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.259      ; 0.987      ;
; 0.301  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.260      ; 0.987      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+---------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                      ; To Node                        ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -1.349  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[0]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.087     ; 1.896      ;
; -1.349  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[1]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.087     ; 1.896      ;
; -1.349  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[2]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.087     ; 1.896      ;
; -1.349  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[3]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.087     ; 1.896      ;
; -1.349  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[4]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.087     ; 1.896      ;
; -1.349  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[5]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.087     ; 1.896      ;
; -1.349  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[6]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.087     ; 1.896      ;
; -1.349  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[7]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.087     ; 1.896      ;
; -1.349  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[8]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.087     ; 1.896      ;
; -1.314  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[3] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.101     ; 1.847      ;
; -1.314  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[0] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.101     ; 1.847      ;
; -1.314  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[1] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.101     ; 1.847      ;
; -1.314  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[2] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.101     ; 1.847      ;
; -0.977  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[0]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.234      ; 1.845      ;
; -0.955  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[9]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.090     ; 1.499      ;
; -0.878  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[1]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.234      ; 1.746      ;
; -0.877  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[2]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.234      ; 1.745      ;
; -0.841  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|sc_prev            ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.101     ; 1.374      ;
; -0.764  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[3] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.101     ; 1.797      ;
; -0.764  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[0] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.101     ; 1.797      ;
; -0.764  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[1] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.101     ; 1.797      ;
; -0.764  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[2] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.101     ; 1.797      ;
; -0.758  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[0]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.087     ; 1.805      ;
; -0.758  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[1]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.087     ; 1.805      ;
; -0.758  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[2]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.087     ; 1.805      ;
; -0.758  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[3]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.087     ; 1.805      ;
; -0.758  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[4]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.087     ; 1.805      ;
; -0.758  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[5]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.087     ; 1.805      ;
; -0.758  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[6]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.087     ; 1.805      ;
; -0.758  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[7]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.087     ; 1.805      ;
; -0.758  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[8]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.087     ; 1.805      ;
; -0.542  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:scint      ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.092     ; 1.084      ;
; -0.536  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[3]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.092     ; 1.078      ;
; -0.441  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[0]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.234      ; 1.809      ;
; -0.382  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[9]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 1.426      ;
; -0.337  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[1]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.234      ; 1.705      ;
; -0.334  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[2]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.234      ; 1.702      ;
; -0.296  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|sc_prev            ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.101     ; 1.329      ;
; -0.001  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:scint      ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.092     ; 1.043      ;
; 0.003   ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[3]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.092     ; 1.039      ;
; 498.795 ; spi_adc:cp1|sc_prev            ; spi_adc:cp1|cs                 ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 1.124      ;
; 994.349 ; spi_adc:cp1|\datoin:dato[5]    ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 5.585      ;
; 995.165 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.396     ; 4.434      ;
; 995.209 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.396     ; 4.390      ;
; 995.222 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.396     ; 4.377      ;
; 995.266 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.396     ; 4.333      ;
; 995.393 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.396     ; 4.206      ;
; 995.433 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.396     ; 4.166      ;
; 995.450 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.396     ; 4.149      ;
; 995.476 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.396     ; 4.123      ;
; 995.477 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.396     ; 4.122      ;
; 995.533 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.396     ; 4.066      ;
; 995.538 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.401      ;
; 995.582 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.357      ;
; 995.595 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.396     ; 4.004      ;
; 995.652 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.396     ; 3.947      ;
; 995.661 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.396     ; 3.938      ;
; 995.680 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.396     ; 3.919      ;
; 995.694 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.396     ; 3.905      ;
; 995.702 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 4.246      ;
; 995.724 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 4.224      ;
; 995.729 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.396     ; 3.870      ;
; 995.737 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.396     ; 3.862      ;
; 995.744 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.396     ; 3.855      ;
; 995.746 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 4.202      ;
; 995.751 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.396     ; 3.848      ;
; 995.766 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.173      ;
; 995.768 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 4.180      ;
; 995.786 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.396     ; 3.813      ;
; 995.831 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 4.117      ;
; 995.849 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 4.090      ;
; 995.863 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.396     ; 3.736      ;
; 995.875 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 4.073      ;
; 995.930 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 4.018      ;
; 995.931 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 4.017      ;
; 995.948 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.396     ; 3.651      ;
; 995.959 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 3.989      ;
; 995.962 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.396     ; 3.637      ;
; 995.968 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.971      ;
; 995.997 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.396     ; 3.602      ;
; 996.003 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 3.945      ;
; 996.013 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 3.935      ;
; 996.035 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 3.913      ;
; 996.053 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.886      ;
; 996.059 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 3.889      ;
; 996.067 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.872      ;
; 996.102 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 3.837      ;
; 996.131 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 3.817      ;
; 996.132 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 3.816      ;
; 996.142 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 3.806      ;
; 996.187 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 3.761      ;
; 996.217 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 3.731      ;
; 996.229 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 3.719      ;
; 996.231 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 3.717      ;
; 996.237 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 3.711      ;
; 996.261 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 3.687      ;
; 996.266 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 3.682      ;
; 996.270 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 3.678      ;
; 996.288 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 3.660      ;
; 996.346 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 3.602      ;
+---------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                             ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 17.218 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[11] ; clk          ; clk         ; 20.000       ; -0.061     ; 2.716      ;
; 17.361 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.062     ; 2.572      ;
; 17.364 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[11] ; clk          ; clk         ; 20.000       ; -0.061     ; 2.570      ;
; 17.381 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.062     ; 2.552      ;
; 17.423 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.511      ;
; 17.430 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.504      ;
; 17.450 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.484      ;
; 17.456 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.478      ;
; 17.467 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[11] ; clk          ; clk         ; 20.000       ; -0.061     ; 2.467      ;
; 17.471 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[11] ; clk          ; clk         ; 20.000       ; -0.061     ; 2.463      ;
; 17.476 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.458      ;
; 17.484 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.062     ; 2.449      ;
; 17.495 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.062     ; 2.438      ;
; 17.538 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.396      ;
; 17.547 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[11] ; clk          ; clk         ; 20.000       ; -0.061     ; 2.387      ;
; 17.553 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.381      ;
; 17.556 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.062     ; 2.377      ;
; 17.569 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.365      ;
; 17.571 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.363      ;
; 17.579 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.355      ;
; 17.583 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.062     ; 2.350      ;
; 17.591 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.343      ;
; 17.598 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[11] ; clk          ; clk         ; 20.000       ; -0.061     ; 2.336      ;
; 17.608 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.062     ; 2.325      ;
; 17.615 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.062     ; 2.318      ;
; 17.641 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[0]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.293      ;
; 17.641 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.062     ; 2.292      ;
; 17.652 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.282      ;
; 17.663 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[11] ; clk          ; clk         ; 20.000       ; -0.061     ; 2.271      ;
; 17.670 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.062     ; 2.263      ;
; 17.672 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.262      ;
; 17.676 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.258      ;
; 17.678 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.256      ;
; 17.684 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.250      ;
; 17.684 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.250      ;
; 17.685 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.062     ; 2.248      ;
; 17.687 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.062     ; 2.246      ;
; 17.689 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[11] ; clk          ; clk         ; 20.000       ; -0.061     ; 2.245      ;
; 17.690 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.244      ;
; 17.690 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.244      ;
; 17.691 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[1]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.243      ;
; 17.694 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.240      ;
; 17.695 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.061     ; 2.239      ;
; 17.710 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.224      ;
; 17.739 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.195      ;
; 17.744 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.062     ; 2.189      ;
; 17.748 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.062     ; 2.185      ;
; 17.752 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.182      ;
; 17.754 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.062     ; 2.179      ;
; 17.765 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.169      ;
; 17.780 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[0]  ; clk          ; clk         ; 20.000       ; -0.060     ; 2.155      ;
; 17.784 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.062     ; 2.149      ;
; 17.790 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.061     ; 2.144      ;
; 17.791 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.143      ;
; 17.793 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.141      ;
; 17.797 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[1]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.137      ;
; 17.824 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.062     ; 2.109      ;
; 17.824 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.110      ;
; 17.825 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|clkout       ; clk          ; clk         ; 20.000       ; -0.061     ; 2.109      ;
; 17.825 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.109      ;
; 17.826 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.108      ;
; 17.828 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[11] ; clk          ; clk         ; 20.000       ; -0.060     ; 2.107      ;
; 17.829 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.060     ; 2.106      ;
; 17.829 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.060     ; 2.106      ;
; 17.830 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[1]  ; clk          ; clk         ; 20.000       ; -0.060     ; 2.105      ;
; 17.836 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|clkout       ; clk          ; clk         ; 20.000       ; -0.061     ; 2.098      ;
; 17.844 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[11] ; clk          ; clk         ; 20.000       ; -0.060     ; 2.091      ;
; 17.844 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.090      ;
; 17.857 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.062     ; 2.076      ;
; 17.861 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.061     ; 2.073      ;
; 17.861 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.062     ; 2.072      ;
; 17.875 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[0]  ; clk          ; clk         ; 20.000       ; -0.060     ; 2.060      ;
; 17.875 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.062     ; 2.058      ;
; 17.879 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.055      ;
; 17.895 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.039      ;
; 17.895 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.039      ;
; 17.895 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.039      ;
; 17.897 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.037      ;
; 17.919 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.015      ;
; 17.921 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.013      ;
; 17.923 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[11] ; clk          ; clk         ; 20.000       ; -0.060     ; 2.012      ;
; 17.924 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.060     ; 2.011      ;
; 17.924 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.060     ; 2.011      ;
; 17.925 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[1]  ; clk          ; clk         ; 20.000       ; -0.060     ; 2.010      ;
; 17.937 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.062     ; 1.996      ;
; 17.940 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.062     ; 1.993      ;
; 17.956 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.060     ; 1.979      ;
; 17.975 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|clkout       ; clk          ; clk         ; 20.000       ; -0.060     ; 1.960      ;
; 17.986 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[0]  ; clk          ; clk         ; 20.000       ; -0.060     ; 1.949      ;
; 17.988 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.062     ; 1.945      ;
; 18.034 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.060     ; 1.901      ;
; 18.034 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.060     ; 1.901      ;
; 18.034 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; -0.060     ; 1.901      ;
; 18.036 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.060     ; 1.899      ;
; 18.047 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[1]  ; clk          ; clk         ; 20.000       ; -0.060     ; 1.888      ;
; 18.047 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.060     ; 1.888      ;
; 18.053 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.062     ; 1.880      ;
; 18.053 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.061     ; 1.881      ;
; 18.055 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.061     ; 1.879      ;
; 18.068 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|clkout       ; clk          ; clk         ; 20.000       ; -0.061     ; 1.866      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_dac:cp3|divisor_reloj:cp2|clkout'                                                                                                                                                              ;
+--------+---------------------------------------+---------------------------------------+--------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                                           ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.435 ; spi_adc:cp1|\datoin:dato[5]           ; spi_dac:cp3|reg_des:cp1|Q[7]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.548      ;
; -0.434 ; spi_adc:cp1|\datoin:dato[6]           ; spi_dac:cp3|reg_des:cp1|Q[8]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.549      ;
; -0.409 ; spi_adc:cp1|\datoin:dato[1]           ; spi_dac:cp3|reg_des:cp1|Q[3]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.574      ;
; -0.388 ; spi_adc:cp1|\datoin:dato[7]           ; spi_dac:cp3|reg_des:cp1|Q[9]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.595      ;
; -0.342 ; spi_adc:cp1|\datoin:dato[5]           ; spi_dac:cp3|reg_des:cp1|Q[8]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.641      ;
; -0.338 ; spi_adc:cp1|\datoin:dato[2]           ; spi_dac:cp3|reg_des:cp1|Q[4]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.645      ;
; -0.295 ; spi_adc:cp1|\datoin:dato[4]           ; spi_dac:cp3|reg_des:cp1|Q[6]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.688      ;
; -0.287 ; spi_adc:cp1|\datoin:dato[5]           ; spi_dac:cp3|reg_des:cp1|Q[10]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.696      ;
; -0.283 ; spi_adc:cp1|\datoin:dato[5]           ; spi_dac:cp3|reg_des:cp1|Q[11]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.700      ;
; -0.276 ; spi_adc:cp1|\datoin:dato[3]           ; spi_dac:cp3|reg_des:cp1|Q[5]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.707      ;
; -0.255 ; spi_adc:cp1|\datoin:dato[0]           ; spi_dac:cp3|reg_des:cp1|Q[3]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.728      ;
; -0.229 ; spi_adc:cp1|\datoin:dato[0]           ; spi_dac:cp3|reg_des:cp1|Q[6]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.754      ;
; -0.229 ; spi_adc:cp1|\datoin:dato[0]           ; spi_dac:cp3|reg_des:cp1|Q[5]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.754      ;
; -0.224 ; spi_adc:cp1|\datoin:dato[0]           ; spi_dac:cp3|reg_des:cp1|Q[8]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.759      ;
; -0.213 ; spi_adc:cp1|\datoin:dato[5]           ; spi_dac:cp3|reg_des:cp1|Q[9]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.770      ;
; -0.207 ; spi_adc:cp1|\datoin:dato[2]           ; spi_dac:cp3|reg_des:cp1|Q[6]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.776      ;
; -0.207 ; spi_adc:cp1|\datoin:dato[2]           ; spi_dac:cp3|reg_des:cp1|Q[5]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.776      ;
; -0.202 ; spi_adc:cp1|\datoin:dato[2]           ; spi_dac:cp3|reg_des:cp1|Q[8]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.781      ;
; -0.200 ; spi_adc:cp1|\datoin:dato[6]           ; spi_dac:cp3|reg_des:cp1|Q[10]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.783      ;
; -0.196 ; spi_adc:cp1|\datoin:dato[6]           ; spi_dac:cp3|reg_des:cp1|Q[11]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.787      ;
; -0.191 ; spi_adc:cp1|\datoin:dato[7]           ; spi_dac:cp3|reg_des:cp1|Q[10]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.792      ;
; -0.187 ; spi_adc:cp1|\datoin:dato[7]           ; spi_dac:cp3|reg_des:cp1|Q[11]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.796      ;
; -0.181 ; spi_adc:cp1|\datoin:dato[0]           ; spi_dac:cp3|reg_des:cp1|Q[4]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.802      ;
; -0.169 ; spi_adc:cp1|\datoin:dato[0]           ; spi_dac:cp3|reg_des:cp1|Q[10]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.814      ;
; -0.165 ; spi_adc:cp1|\datoin:dato[0]           ; spi_dac:cp3|reg_des:cp1|Q[11]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.818      ;
; -0.157 ; divisor_reloj:cp2|clkout              ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; divisor_reloj:cp2|clkout                               ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 2.092      ; 2.311      ;
; -0.154 ; divisor_reloj:cp2|clkout              ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ; divisor_reloj:cp2|clkout                               ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 2.092      ; 2.314      ;
; -0.147 ; spi_adc:cp1|\datoin:dato[2]           ; spi_dac:cp3|reg_des:cp1|Q[10]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.836      ;
; -0.143 ; spi_adc:cp1|\datoin:dato[2]           ; spi_dac:cp3|reg_des:cp1|Q[11]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.840      ;
; -0.126 ; spi_adc:cp1|\datoin:dato[6]           ; spi_dac:cp3|reg_des:cp1|Q[9]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.857      ;
; -0.111 ; spi_adc:cp1|\datoin:dato[4]           ; spi_dac:cp3|reg_des:cp1|Q[8]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.872      ;
; -0.110 ; spi_adc:cp1|\datoin:dato[1]           ; spi_dac:cp3|reg_des:cp1|Q[6]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.873      ;
; -0.110 ; spi_adc:cp1|\datoin:dato[1]           ; spi_dac:cp3|reg_des:cp1|Q[5]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.873      ;
; -0.105 ; spi_adc:cp1|\datoin:dato[1]           ; spi_dac:cp3|reg_des:cp1|Q[8]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.878      ;
; -0.095 ; spi_adc:cp1|\datoin:dato[0]           ; spi_dac:cp3|reg_des:cp1|Q[9]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.888      ;
; -0.073 ; spi_adc:cp1|\datoin:dato[2]           ; spi_dac:cp3|reg_des:cp1|Q[9]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.910      ;
; -0.062 ; spi_adc:cp1|\datoin:dato[1]           ; spi_dac:cp3|reg_des:cp1|Q[4]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.921      ;
; -0.056 ; spi_adc:cp1|\datoin:dato[4]           ; spi_dac:cp3|reg_des:cp1|Q[10]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.927      ;
; -0.052 ; spi_adc:cp1|\datoin:dato[0]           ; spi_dac:cp3|reg_des:cp1|Q[7]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.931      ;
; -0.052 ; spi_adc:cp1|\datoin:dato[4]           ; spi_dac:cp3|reg_des:cp1|Q[11]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.931      ;
; -0.050 ; spi_adc:cp1|\datoin:dato[1]           ; spi_dac:cp3|reg_des:cp1|Q[10]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.933      ;
; -0.046 ; spi_adc:cp1|\datoin:dato[1]           ; spi_dac:cp3|reg_des:cp1|Q[11]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.937      ;
; -0.030 ; spi_adc:cp1|\datoin:dato[2]           ; spi_dac:cp3|reg_des:cp1|Q[7]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.953      ;
; -0.005 ; spi_adc:cp1|\datoin:dato[3]           ; spi_dac:cp3|reg_des:cp1|Q[6]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.978      ;
; 0.000  ; spi_adc:cp1|\datoin:dato[3]           ; spi_dac:cp3|reg_des:cp1|Q[8]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.983      ;
; 0.010  ; spi_adc:cp1|\datoin:dato[8]           ; spi_dac:cp3|reg_des:cp1|Q[10]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 1.993      ;
; 0.018  ; spi_adc:cp1|\datoin:dato[4]           ; spi_dac:cp3|reg_des:cp1|Q[9]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 2.001      ;
; 0.020  ; spi_adc:cp1|\datoin:dato[9]           ; spi_dac:cp3|reg_des:cp1|Q[11]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.249      ; 2.006      ;
; 0.024  ; spi_adc:cp1|\datoin:dato[1]           ; spi_dac:cp3|reg_des:cp1|Q[9]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 2.007      ;
; 0.055  ; spi_adc:cp1|\datoin:dato[3]           ; spi_dac:cp3|reg_des:cp1|Q[10]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 2.038      ;
; 0.059  ; spi_adc:cp1|\datoin:dato[3]           ; spi_dac:cp3|reg_des:cp1|Q[11]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 2.042      ;
; 0.061  ; spi_adc:cp1|\datoin:dato[4]           ; spi_dac:cp3|reg_des:cp1|Q[7]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 2.044      ;
; 0.067  ; spi_adc:cp1|\datoin:dato[1]           ; spi_dac:cp3|reg_des:cp1|Q[7]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 2.050      ;
; 0.129  ; spi_adc:cp1|\datoin:dato[3]           ; spi_dac:cp3|reg_des:cp1|Q[9]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 2.112      ;
; 0.172  ; spi_adc:cp1|\datoin:dato[3]           ; spi_dac:cp3|reg_des:cp1|Q[7]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 2.155      ;
; 0.188  ; spi_adc:cp1|\datoin:dato[8]           ; spi_dac:cp3|reg_des:cp1|Q[11]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 2.171      ;
; 0.273  ; spi_adc:cp1|\datoin:dato[0]           ; spi_dac:cp3|reg_des:cp1|Q[2]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.246      ; 2.256      ;
; 0.358  ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; spi_dac:cp3|reg_des:cp1|Q[2]          ; spi_dac:cp3|reg_des:cp1|Q[2]          ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; spi_dac:cp3|contador:cp4|Q[0]         ; spi_dac:cp3|contador:cp4|Q[0]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.577      ;
; 0.372  ; spi_dac:cp3|reg_des:cp1|Q[14]         ; spi_dac:cp3|reg_des:cp1|Q[15]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.591      ;
; 0.372  ; spi_dac:cp3|reg_des:cp1|Q[3]          ; spi_dac:cp3|reg_des:cp1|Q[4]          ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.591      ;
; 0.373  ; spi_dac:cp3|reg_des:cp1|Q[2]          ; spi_dac:cp3|reg_des:cp1|Q[3]          ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.592      ;
; 0.374  ; spi_dac:cp3|reg_des:cp1|Q[12]         ; spi_dac:cp3|reg_des:cp1|Q[13]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.593      ;
; 0.375  ; spi_dac:cp3|reg_des:cp1|Q[13]         ; spi_dac:cp3|reg_des:cp1|Q[14]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.594      ;
; 0.399  ; divisor_reloj:cp2|clkout              ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; divisor_reloj:cp2|clkout                               ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.092      ; 2.367      ;
; 0.400  ; divisor_reloj:cp2|clkout              ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ; divisor_reloj:cp2|clkout                               ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.092      ; 2.368      ;
; 0.513  ; spi_dac:cp3|reg_des:cp1|Q[11]         ; spi_dac:cp3|reg_des:cp1|Q[12]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.732      ;
; 0.529  ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.748      ;
; 0.552  ; spi_dac:cp3|reg_des:cp1|Q[7]          ; spi_dac:cp3|reg_des:cp1|Q[8]          ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.771      ;
; 0.553  ; spi_dac:cp3|reg_des:cp1|Q[6]          ; spi_dac:cp3|reg_des:cp1|Q[7]          ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.772      ;
; 0.554  ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.773      ;
; 0.561  ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.780      ;
; 0.563  ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.782      ;
; 0.566  ; spi_dac:cp3|reg_des:cp1|Q[4]          ; spi_dac:cp3|reg_des:cp1|Q[5]          ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.785      ;
; 0.568  ; spi_dac:cp3|reg_des:cp1|Q[10]         ; spi_dac:cp3|reg_des:cp1|Q[11]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.787      ;
; 0.573  ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.792      ;
; 0.591  ; spi_dac:cp3|reg_des:cp1|Q[9]          ; spi_dac:cp3|reg_des:cp1|Q[10]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.810      ;
; 0.643  ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.862      ;
; 0.705  ; spi_dac:cp3|reg_des:cp1|Q[5]          ; spi_dac:cp3|reg_des:cp1|Q[6]          ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.924      ;
; 0.742  ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.961      ;
; 0.754  ; spi_dac:cp3|reg_des:cp1|Q[8]          ; spi_dac:cp3|reg_des:cp1|Q[9]          ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.973      ;
; 0.787  ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 1.006      ;
; 0.797  ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 1.016      ;
; 0.835  ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 1.054      ;
; 0.847  ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 1.066      ;
; 0.849  ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 1.068      ;
; 0.850  ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 1.069      ;
; 0.927  ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 1.146      ;
; 0.932  ; spi_dac:cp3|contador:cp4|Q[0]         ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 1.151      ;
; 0.945  ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 1.164      ;
; 0.959  ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 1.178      ;
; 1.037  ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 1.256      ;
; 1.061  ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 1.280      ;
; 1.123  ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|reg_des:cp1|Q[8]          ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.129      ; 0.929      ;
; 1.125  ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|reg_des:cp1|Q[15]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.129      ; 0.931      ;
; 1.127  ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|reg_des:cp1|Q[7]          ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.129      ; 0.933      ;
; 1.130  ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|reg_des:cp1|Q[14]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.129      ; 0.936      ;
; 1.136  ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|reg_des:cp1|Q[13]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.129      ; 0.942      ;
; 1.137  ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|reg_des:cp1|Q[3]          ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.129      ; 0.943      ;
+--------+---------------------------------------+---------------------------------------+--------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor_reloj:cp2|clkout'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                          ; Launch Clock                                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+
; -0.292 ; spi_adc:cp1|\datoin:dato[2]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 3.577      ; 3.552      ;
; -0.282 ; spi_adc:cp1|\datoin:dato[8]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 3.577      ; 3.562      ;
; -0.250 ; spi_adc:cp1|\datoin:dato[5]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 3.577      ; 3.594      ;
; -0.159 ; spi_adc:cp1|\datoin:dato[7]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 3.577      ; 3.685      ;
; -0.139 ; spi_adc:cp1|\datoin:dato[3]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 3.577      ; 3.705      ;
; -0.084 ; spi_adc:cp1|\datoin:dato[4]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 3.577      ; 3.760      ;
; 0.005  ; spi_adc:cp1|\datoin:dato[6]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 3.577      ; 3.849      ;
; 0.041  ; spi_adc:cp1|\datoin:dato[1]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 3.577      ; 3.885      ;
; 0.059  ; spi_adc:cp1|\datoin:dato[9]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 3.580      ; 3.906      ;
; 0.152  ; spi_adc:cp1|\datoin:dato[0]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 3.577      ; 3.996      ;
; 0.333  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.381      ; 0.901      ;
; 0.334  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.381      ; 0.902      ;
; 0.353  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.381      ; 0.921      ;
; 0.353  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.381      ; 0.921      ;
; 0.354  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.381      ; 0.922      ;
; 0.354  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.381      ; 0.922      ;
; 0.359  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 0.577      ;
; 0.369  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.381      ; 0.937      ;
; 0.370  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.381      ; 0.938      ;
; 0.521  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.381      ; 1.089      ;
; 0.522  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.381      ; 1.090      ;
; 0.625  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 0.843      ;
; 0.626  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 0.844      ;
; 0.763  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 0.981      ;
; 0.763  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 0.981      ;
; 0.855  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 1.073      ;
; 0.855  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 1.073      ;
; 0.932  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 1.150      ;
; 0.936  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 1.154      ;
; 0.982  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 1.200      ;
; 0.985  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 1.203      ;
; 0.999  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 1.217      ;
; 1.004  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 1.222      ;
; 1.035  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 1.253      ;
; 1.041  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 1.259      ;
; 1.042  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 1.260      ;
; 1.045  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 1.263      ;
; 1.046  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 1.264      ;
; 1.067  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 1.285      ;
; 1.107  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 1.325      ;
; 1.176  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 1.394      ;
; 1.177  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 1.395      ;
; 1.178  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 1.396      ;
; 1.216  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 1.434      ;
; 1.217  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 1.435      ;
; 2.390  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.004      ; 2.553      ;
; 2.390  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.004      ; 2.553      ;
; 2.390  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.004      ; 2.553      ;
; 2.390  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.004      ; 2.553      ;
; 2.390  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.004      ; 2.553      ;
; 2.390  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.004      ; 2.553      ;
; 2.390  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.004      ; 2.553      ;
; 2.390  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.004      ; 2.553      ;
; 2.390  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.004      ; 2.553      ;
; 2.390  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.004      ; 2.553      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+-------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.222 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[3]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.306      ; 0.984      ;
; 0.225 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:scint      ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.306      ; 0.987      ;
; 0.244 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[0] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.297      ; 0.997      ;
; 0.248 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[1] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.297      ; 1.001      ;
; 0.345 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.348 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.580      ;
; 0.359 ; spi_adc:cp1|sc_prev            ; spi_adc:cp1|sc_prev            ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_adc:cp1|\datoin:dato[9]    ; spi_adc:cp1|\datoin:dato[9]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:indice[3]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:scint      ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:altaimp[2] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:altaimp[1] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:altaimp[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.412 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[2]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.646      ; 1.514      ;
; 0.437 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[1]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.646      ; 1.539      ;
; 0.438 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[0]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.646      ; 1.540      ;
; 0.455 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[3] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.297      ; 1.208      ;
; 0.467 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|sc_prev            ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.297      ; 1.220      ;
; 0.620 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:altaimp[2] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.838      ;
; 0.625 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.857      ;
; 0.629 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|sc_prev            ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.838      ;
; 0.654 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:altaimp[1] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.872      ;
; 0.681 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:altaimp[3] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.899      ;
; 0.719 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[2] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.297      ; 1.472      ;
; 0.720 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[9]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.308      ; 1.484      ;
; 0.769 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[3]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.306      ; 1.031      ;
; 0.774 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:scint      ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.306      ; 1.036      ;
; 0.779 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:altaimp[3] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.997      ;
; 0.785 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.343      ;
; 0.787 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:altaimp[2] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.005      ;
; 0.799 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.357      ;
; 0.802 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[0] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.297      ; 1.055      ;
; 0.805 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[1] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.297      ; 1.058      ;
; 0.841 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.399      ;
; 0.841 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:altaimp[3] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.050      ;
; 0.853 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:altaimp[3] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.071      ;
; 0.876 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:altaimp[1] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.085      ;
; 0.884 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:altaimp[3] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.102      ;
; 0.908 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:altaimp[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.117      ;
; 0.920 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[1]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.646      ; 1.522      ;
; 0.934 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[2]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.646      ; 1.536      ;
; 0.980 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:indice[3]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.198      ;
; 1.005 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[3] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.297      ; 1.258      ;
; 1.005 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[0]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.646      ; 1.607      ;
; 1.036 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.603      ;
; 1.039 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.606      ;
; 1.039 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.606      ;
; 1.052 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|sc_prev            ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.297      ; 1.305      ;
; 1.065 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.623      ;
; 1.068 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.626      ;
; 1.068 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.626      ;
; 1.082 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[0]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 1.849      ;
; 1.082 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[1]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 1.849      ;
; 1.082 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[2]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 1.849      ;
; 1.082 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[3]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 1.849      ;
; 1.082 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[4]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 1.849      ;
; 1.082 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[5]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 1.849      ;
; 1.082 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[6]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 1.849      ;
; 1.082 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[7]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 1.849      ;
; 1.082 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[8]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 1.849      ;
; 1.122 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:altaimp[2] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.331      ;
; 1.134 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.701      ;
; 1.137 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.704      ;
; 1.137 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.704      ;
; 1.147 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.379      ;
; 1.209 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.776      ;
; 1.212 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.779      ;
; 1.212 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.779      ;
; 1.241 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.808      ;
; 1.244 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.811      ;
; 1.244 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.811      ;
; 1.272 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[2] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.297      ; 1.525      ;
; 1.293 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[9]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.308      ; 1.557      ;
; 1.310 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[9]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.530      ;
; 1.371 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.603      ;
; 1.372 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:scint      ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.590      ;
; 1.374 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.606      ;
; 1.401 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|sc_prev            ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.610      ;
; 1.404 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.636      ;
; 1.407 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.639      ;
; 1.445 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[9]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.263     ; 1.339      ;
; 1.500 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:indice[3]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.265     ; 1.392      ;
; 1.508 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:indice[3]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.265     ; 1.400      ;
; 1.514 ; spi_adc:cp1|\datoin:dato[0]    ; spi_adc:cp1|\datoin:dato[0]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.732      ;
; 1.518 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:indice[3]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.265     ; 1.410      ;
; 1.522 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:scint      ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.265     ; 1.414      ;
; 1.529 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|sc_prev            ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.274     ; 1.412      ;
; 1.649 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[9]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.263     ; 1.543      ;
; 1.671 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[0]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.311      ; 1.938      ;
; 1.671 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[1]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.311      ; 1.938      ;
; 1.671 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[2]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.311      ; 1.938      ;
; 1.671 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[3]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.311      ; 1.938      ;
; 1.671 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[4]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.311      ; 1.938      ;
; 1.671 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[5]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.311      ; 1.938      ;
; 1.671 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[6]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.311      ; 1.938      ;
; 1.671 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[7]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.311      ; 1.938      ;
; 1.671 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[8]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.311      ; 1.938      ;
; 1.678 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[9]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.263     ; 1.572      ;
; 1.698 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[9]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.927      ;
+-------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                   ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.359 ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; clk          ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; clk          ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; clk          ; clk         ; 0.000        ; 0.061      ; 0.580      ;
; 0.383 ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; clk          ; clk         ; 0.000        ; 0.061      ; 0.601      ;
; 0.385 ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; clk          ; clk         ; 0.000        ; 0.061      ; 0.603      ;
; 0.387 ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; clk          ; clk         ; 0.000        ; 0.061      ; 0.605      ;
; 0.400 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.061      ; 0.618      ;
; 0.585 ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; clk          ; clk         ; 0.000        ; 0.061      ; 0.803      ;
; 0.588 ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; clk          ; clk         ; 0.000        ; 0.061      ; 0.806      ;
; 0.606 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.061      ; 0.824      ;
; 0.790 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.061      ; 1.008      ;
; 0.792 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.010      ;
; 0.797 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.015      ;
; 0.797 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.015      ;
; 0.798 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.016      ;
; 0.850 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.068      ;
; 0.855 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.073      ;
; 0.959 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.061      ; 1.177      ;
; 0.989 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.061      ; 1.207      ;
; 0.990 ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout      ; clk          ; clk         ; 0.000        ; 0.062      ; 1.209      ;
; 0.991 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.209      ;
; 0.993 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[11]            ; clk          ; clk         ; 0.000        ; 0.061      ; 1.211      ;
; 0.994 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.060      ; 1.211      ;
; 0.996 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.214      ;
; 0.996 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.214      ;
; 0.996 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.060      ; 1.213      ;
; 0.997 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.215      ;
; 0.997 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.215      ;
; 0.998 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.216      ;
; 0.999 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[1]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.217      ;
; 1.002 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.220      ;
; 1.002 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.220      ;
; 1.002 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.220      ;
; 1.003 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.221      ;
; 1.038 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[0]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.256      ;
; 1.068 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.060      ; 1.285      ;
; 1.129 ; divisor_reloj:cp2|contador[2]             ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.347      ;
; 1.145 ; divisor_reloj:cp2|contador[8]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.363      ;
; 1.160 ; divisor_reloj:cp2|contador[1]             ; divisor_reloj:cp2|contador[1]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.378      ;
; 1.169 ; divisor_reloj:cp2|contador[0]             ; divisor_reloj:cp2|contador[0]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.387      ;
; 1.178 ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; spi_dac:cp3|divisor_reloj:cp2|clkout      ; clk          ; clk         ; 0.000        ; 0.062      ; 1.397      ;
; 1.193 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.060      ; 1.410      ;
; 1.195 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.060      ; 1.412      ;
; 1.197 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.415      ;
; 1.198 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[1]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.416      ;
; 1.199 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.060      ; 1.416      ;
; 1.201 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.060      ; 1.418      ;
; 1.201 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.419      ;
; 1.202 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[11]            ; clk          ; clk         ; 0.000        ; 0.061      ; 1.420      ;
; 1.203 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.421      ;
; 1.204 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[1]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.422      ;
; 1.207 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.425      ;
; 1.208 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[11]            ; clk          ; clk         ; 0.000        ; 0.061      ; 1.426      ;
; 1.215 ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; spi_dac:cp3|divisor_reloj:cp2|clkout      ; clk          ; clk         ; 0.000        ; 0.062      ; 1.434      ;
; 1.230 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.061      ; 1.448      ;
; 1.237 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[0]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.455      ;
; 1.238 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.456      ;
; 1.243 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[0]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.461      ;
; 1.267 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.060      ; 1.484      ;
; 1.271 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.489      ;
; 1.273 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.060      ; 1.490      ;
; 1.276 ; divisor_reloj:cp2|contador[8]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.060      ; 1.493      ;
; 1.285 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.062      ; 1.504      ;
; 1.291 ; divisor_reloj:cp2|contador[3]             ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.509      ;
; 1.296 ; divisor_reloj:cp2|contador[0]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.061      ; 1.514      ;
; 1.300 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|contador[11]            ; clk          ; clk         ; 0.000        ; 0.062      ; 1.519      ;
; 1.344 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.061      ; 1.562      ;
; 1.345 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.062      ; 1.564      ;
; 1.345 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.062      ; 1.564      ;
; 1.350 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.062      ; 1.569      ;
; 1.350 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; 0.062      ; 1.569      ;
; 1.351 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.062      ; 1.570      ;
; 1.382 ; divisor_reloj:cp2|contador[8]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.060      ; 1.599      ;
; 1.394 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[11]            ; clk          ; clk         ; 0.000        ; 0.062      ; 1.613      ;
; 1.413 ; divisor_reloj:cp2|contador[1]             ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.631      ;
; 1.431 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.060      ; 1.648      ;
; 1.446 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.062      ; 1.665      ;
; 1.446 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.062      ; 1.665      ;
; 1.451 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.062      ; 1.670      ;
; 1.451 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; 0.062      ; 1.670      ;
; 1.452 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.062      ; 1.671      ;
; 1.463 ; divisor_reloj:cp2|contador[0]             ; divisor_reloj:cp2|contador[1]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.681      ;
; 1.464 ; divisor_reloj:cp2|contador[2]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.061      ; 1.682      ;
; 1.466 ; divisor_reloj:cp2|contador[1]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.061      ; 1.684      ;
; 1.506 ; divisor_reloj:cp2|contador[2]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.060      ; 1.723      ;
; 1.508 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[11]            ; clk          ; clk         ; 0.000        ; 0.062      ; 1.727      ;
; 1.518 ; divisor_reloj:cp2|contador[3]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.060      ; 1.735      ;
; 1.524 ; divisor_reloj:cp2|contador[2]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.742      ;
; 1.524 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.062      ; 1.743      ;
; 1.524 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.062      ; 1.743      ;
; 1.529 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.062      ; 1.748      ;
; 1.529 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; 0.062      ; 1.748      ;
; 1.530 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.062      ; 1.749      ;
; 1.536 ; divisor_reloj:cp2|contador[3]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.754      ;
; 1.541 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.060      ; 1.758      ;
; 1.546 ; divisor_reloj:cp2|contador[8]             ; divisor_reloj:cp2|contador[11]            ; clk          ; clk         ; 0.000        ; 0.061      ; 1.764      ;
; 1.551 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; 0.062      ; 1.770      ;
; 1.552 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[1]             ; clk          ; clk         ; 0.000        ; 0.062      ; 1.771      ;
; 1.552 ; divisor_reloj:cp2|contador[0]             ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.770      ;
; 1.553 ; divisor_reloj:cp2|contador[2]             ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.771      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'spi_dac:cp3|divisor_reloj:cp2|clkout'                                                                                                                                ;
+--------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                       ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.981 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.478      ;
; -0.791 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[3] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.288      ;
; -0.791 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[1] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.288      ;
; -0.791 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[2] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.288      ;
; -0.791 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[4] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.002      ; 1.288      ;
+--------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'spi_dac:cp3|divisor_reloj:cp2|clkout'                                                                                                                                ;
+-------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                       ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 1.329 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[3] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.129      ; 1.135      ;
; 1.329 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[1] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.129      ; 1.135      ;
; 1.329 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[2] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.129      ; 1.135      ;
; 1.329 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[4] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.129      ; 1.135      ;
; 1.526 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.129      ; 1.332      ;
+-------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisor_reloj:cp2|clkout'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ;
; 0.146  ; 0.376        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 0.148  ; 0.378        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 0.148  ; 0.378        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 0.152  ; 0.382        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0                    ;
; 0.152  ; 0.382        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1                    ;
; 0.152  ; 0.382        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2                    ;
; 0.152  ; 0.382        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3                    ;
; 0.152  ; 0.382        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4                    ;
; 0.152  ; 0.382        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5                    ;
; 0.152  ; 0.382        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6                    ;
; 0.152  ; 0.382        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7                    ;
; 0.152  ; 0.382        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8                    ;
; 0.152  ; 0.382        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9                    ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ;
; 0.370  ; 0.600        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0                    ;
; 0.370  ; 0.600        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1                    ;
; 0.370  ; 0.600        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2                    ;
; 0.370  ; 0.600        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3                    ;
; 0.370  ; 0.600        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4                    ;
; 0.370  ; 0.600        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5                    ;
; 0.370  ; 0.600        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6                    ;
; 0.370  ; 0.600        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7                    ;
; 0.370  ; 0.600        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8                    ;
; 0.370  ; 0.600        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9                    ;
; 0.372  ; 0.602        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 0.374  ; 0.604        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 0.374  ; 0.604        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|altsyncram2|ram_block3a0|clk0                                                                     ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[0]|clk                                                                      ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[1]|clk                                                                      ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[2]|clk                                                                      ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[3]|clk                                                                      ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[4]|clk                                                                      ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout~clkctrl|inclk[0]                                                                                                      ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout~clkctrl|outclk                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout|q                                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout|q                                                                                                                     ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout~clkctrl|inclk[0]                                                                                                      ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout~clkctrl|outclk                                                                                                        ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[0]|clk                                                                      ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[1]|clk                                                                      ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[2]|clk                                                                      ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[3]|clk                                                                      ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[4]|clk                                                                      ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|altsyncram2|ram_block3a0|clk0                                                                     ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_dac:cp3|divisor_reloj:cp2|clkout'                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[10]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[11]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[12]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[13]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[14]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[15]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[8]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[9]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ;
; 0.230  ; 0.446        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[0]         ;
; 0.230  ; 0.446        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[10]         ;
; 0.230  ; 0.446        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[11]         ;
; 0.230  ; 0.446        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[12]         ;
; 0.230  ; 0.446        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[13]         ;
; 0.230  ; 0.446        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[14]         ;
; 0.230  ; 0.446        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[15]         ;
; 0.230  ; 0.446        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[2]          ;
; 0.230  ; 0.446        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[3]          ;
; 0.230  ; 0.446        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[4]          ;
; 0.230  ; 0.446        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[5]          ;
; 0.230  ; 0.446        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[6]          ;
; 0.230  ; 0.446        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[7]          ;
; 0.230  ; 0.446        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[8]          ;
; 0.230  ; 0.446        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[9]          ;
; 0.231  ; 0.447        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[1]         ;
; 0.231  ; 0.447        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[2]         ;
; 0.231  ; 0.447        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[3]         ;
; 0.231  ; 0.447        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[4]         ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ;
; 0.277  ; 0.461        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ;
; 0.368  ; 0.552        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[1]         ;
; 0.368  ; 0.552        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[2]         ;
; 0.368  ; 0.552        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[3]         ;
; 0.368  ; 0.552        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[4]         ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[0]         ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[10]         ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[11]         ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[12]         ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[13]         ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[14]         ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[15]         ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[2]          ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[3]          ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[4]          ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[5]          ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[6]          ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[7]          ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[8]          ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[9]          ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[10]|clk                     ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[11]|clk                     ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[12]|clk                     ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[13]|clk                     ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[14]|clk                     ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[15]|clk                     ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[2]|clk                      ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[3]|clk                      ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[4]|clk                      ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[5]|clk                      ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[6]|clk                      ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[7]|clk                      ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[8]|clk                      ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[9]|clk                      ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp4|Q[0]|clk                      ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp3|estado.e0|clk                 ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp3|estado.e1|clk                 ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp4|Q[1]|clk                      ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp4|Q[2]|clk                      ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp4|Q[3]|clk                      ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp4|Q[4]|clk                      ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp5|est.e0|clk                    ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp5|est.e1|clk                    ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp5|est.e2|clk                    ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp2|clkout~clkctrl|inclk[0]       ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp2|clkout~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp2|clkout|q                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp2|clkout|q                      ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; 9.688  ; 9.872        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[10]                                   ;
; 9.688  ; 9.872        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[7]                                    ;
; 9.688  ; 9.872        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[9]                                    ;
; 9.688  ; 9.872        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                             ;
; 9.688  ; 9.872        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[0]                        ;
; 9.688  ; 9.872        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[1]                        ;
; 9.688  ; 9.872        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[2]                        ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|clkout                                         ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[0]                                    ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[11]                                   ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[1]                                    ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[2]                                    ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[3]                                    ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[4]                                    ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[5]                                    ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[6]                                    ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[8]                                    ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                      ;
; 9.849  ; 9.849        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp3|cp2|clkout|clk                                               ;
; 9.849  ; 9.849        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp3|cp2|contador[0]|clk                                          ;
; 9.849  ; 9.849        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp3|cp2|contador[1]|clk                                          ;
; 9.849  ; 9.849        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp3|cp2|contador[2]|clk                                          ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|clkout|clk                                                   ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[0]|clk                                              ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[10]|clk                                             ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[11]|clk                                             ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[1]|clk                                              ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[2]|clk                                              ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[3]|clk                                              ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[4]|clk                                              ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[5]|clk                                              ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[6]|clk                                              ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[7]|clk                                              ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[8]|clk                                              ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[9]|clk                                              ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                        ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                          ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|clkout                                         ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[0]                                    ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[10]                                   ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[11]                                   ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[1]                                    ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[2]                                    ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[3]                                    ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[4]                                    ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[5]                                    ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[6]                                    ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[7]                                    ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[8]                                    ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[9]                                    ;
; 9.911  ; 10.127       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                             ;
; 9.911  ; 10.127       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[0]                        ;
; 9.911  ; 10.127       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[1]                        ;
; 9.911  ; 10.127       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[2]                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.143 ; 10.143       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                        ;
; 10.143 ; 10.143       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                          ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|clkout|clk                                                   ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[0]|clk                                              ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[11]|clk                                             ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[1]|clk                                              ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[2]|clk                                              ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[3]|clk                                              ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[4]|clk                                              ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[5]|clk                                              ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[6]|clk                                              ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[8]|clk                                              ;
; 10.150 ; 10.150       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[10]|clk                                             ;
; 10.150 ; 10.150       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[7]|clk                                              ;
; 10.150 ; 10.150       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[9]|clk                                              ;
; 10.150 ; 10.150       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp3|cp2|clkout|clk                                               ;
; 10.150 ; 10.150       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp3|cp2|contador[0]|clk                                          ;
; 10.150 ; 10.150       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp3|cp2|contador[1]|clk                                          ;
; 10.150 ; 10.150       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp3|cp2|contador[2]|clk                                          ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                      ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                              ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|clkout                                         ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[0]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[10]                                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[11]                                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[1]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[2]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[3]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[4]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[5]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[6]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[7]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[8]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[9]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                             ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[0]                        ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[1]                        ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[2]                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'                                                                                                             ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                       ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------+
; 499.757 ; 499.973      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[0]                                                  ;
; 499.757 ; 499.973      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[1]                                                  ;
; 499.757 ; 499.973      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[2]                                                  ;
; 499.757 ; 499.973      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[3]                                                  ;
; 499.757 ; 499.973      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[4]                                                  ;
; 499.757 ; 499.973      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[5]                                                  ;
; 499.757 ; 499.973      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[6]                                                  ;
; 499.757 ; 499.973      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[7]                                                  ;
; 499.757 ; 499.973      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[8]                                                  ;
; 499.757 ; 499.973      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[3]                                                ;
; 499.757 ; 499.973      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:scint                                                    ;
; 499.758 ; 499.974      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[0]                                               ;
; 499.758 ; 499.974      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[1]                                               ;
; 499.758 ; 499.974      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[2]                                               ;
; 499.758 ; 499.974      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[3]                                               ;
; 499.758 ; 499.974      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[9]                                                  ;
; 499.758 ; 499.974      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|sc_prev                                                          ;
; 499.760 ; 499.976      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[0]                                                ;
; 499.760 ; 499.976      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[1]                                                ;
; 499.760 ; 499.976      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[2]                                                ;
; 499.793 ; 500.009      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; spi_adc:cp1|cs                                                               ;
; 499.804 ; 499.988      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; spi_adc:cp1|cs                                                               ;
; 499.839 ; 500.023      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[0]                                                ;
; 499.839 ; 500.023      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[1]                                                ;
; 499.839 ; 500.023      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[2]                                                ;
; 499.841 ; 500.025      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[0]                                               ;
; 499.841 ; 500.025      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[1]                                               ;
; 499.841 ; 500.025      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[2]                                               ;
; 499.841 ; 500.025      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[3]                                               ;
; 499.841 ; 500.025      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[0]                                                  ;
; 499.841 ; 500.025      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[1]                                                  ;
; 499.841 ; 500.025      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[2]                                                  ;
; 499.841 ; 500.025      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[3]                                                  ;
; 499.841 ; 500.025      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[4]                                                  ;
; 499.841 ; 500.025      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[5]                                                  ;
; 499.841 ; 500.025      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[6]                                                  ;
; 499.841 ; 500.025      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[7]                                                  ;
; 499.841 ; 500.025      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[8]                                                  ;
; 499.841 ; 500.025      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[9]                                                  ;
; 499.841 ; 500.025      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[3]                                                ;
; 499.841 ; 500.025      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:scint                                                    ;
; 499.841 ; 500.025      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|sc_prev                                                          ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|clkadc|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|clkadc|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 499.997 ; 499.997      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[0]|clk                                                   ;
; 499.997 ; 499.997      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[1]|clk                                                   ;
; 499.997 ; 499.997      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[2]|clk                                                   ;
; 499.997 ; 499.997      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[3]|clk                                                   ;
; 499.997 ; 499.997      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[0]|clk                                                      ;
; 499.997 ; 499.997      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[1]|clk                                                      ;
; 499.997 ; 499.997      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[2]|clk                                                      ;
; 499.997 ; 499.997      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[3]|clk                                                      ;
; 499.997 ; 499.997      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[4]|clk                                                      ;
; 499.997 ; 499.997      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[5]|clk                                                      ;
; 499.997 ; 499.997      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[6]|clk                                                      ;
; 499.997 ; 499.997      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[7]|clk                                                      ;
; 499.997 ; 499.997      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[8]|clk                                                      ;
; 499.997 ; 499.997      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[9]|clk                                                      ;
; 499.997 ; 499.997      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[3]|clk                                                    ;
; 499.997 ; 499.997      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:scint|clk                                                        ;
; 499.997 ; 499.997      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|cs|clk                                                                   ;
; 499.997 ; 499.997      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|sc_prev|clk                                                              ;
; 499.999 ; 499.999      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[0]|clk                                                    ;
; 499.999 ; 499.999      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[1]|clk                                                    ;
; 499.999 ; 499.999      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[2]|clk                                                    ;
; 500.000 ; 500.000      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[0]|clk                                                    ;
; 500.000 ; 500.000      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[1]|clk                                                    ;
; 500.000 ; 500.000      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[2]|clk                                                    ;
; 500.002 ; 500.002      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[0]|clk                                                   ;
; 500.002 ; 500.002      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[1]|clk                                                   ;
; 500.002 ; 500.002      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[2]|clk                                                   ;
; 500.002 ; 500.002      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[3]|clk                                                   ;
; 500.002 ; 500.002      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[9]|clk                                                      ;
; 500.002 ; 500.002      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|sc_prev|clk                                                              ;
; 500.003 ; 500.003      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[0]|clk                                                      ;
; 500.003 ; 500.003      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[1]|clk                                                      ;
; 500.003 ; 500.003      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[2]|clk                                                      ;
; 500.003 ; 500.003      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[3]|clk                                                      ;
; 500.003 ; 500.003      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[4]|clk                                                      ;
; 500.003 ; 500.003      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[5]|clk                                                      ;
; 500.003 ; 500.003      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[6]|clk                                                      ;
; 500.003 ; 500.003      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[7]|clk                                                      ;
; 500.003 ; 500.003      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[8]|clk                                                      ;
; 500.003 ; 500.003      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[3]|clk                                                    ;
; 500.003 ; 500.003      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:scint|clk                                                        ;
; 500.003 ; 500.003      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|cs|clk                                                                   ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|clkadc|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|clkadc|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[0]                                               ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[1]                                               ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[2]                                               ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[3]                                               ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[0]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[1]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[2]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[3]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[4]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[5]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[6]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[7]                                                  ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; reset     ; clk        ; 6.389 ; 6.918 ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; sdi       ; clk        ; 7.178 ; 7.812 ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; reset     ; clk        ; -5.338 ; -5.863 ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; sdi       ; clk        ; -3.881 ; -4.381 ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+
; sck_adc   ; clk                                  ; 2.136 ;       ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; cs_adc    ; clk                                  ; 3.765 ; 3.744 ; Fall       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; sck_adc   ; clk                                  ;       ; 2.084 ; Fall       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; cs_dac    ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 6.455 ; 6.479 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sck_dac   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 6.574 ; 6.617 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sdo       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 6.218 ; 6.270 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; cs_dac    ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 7.098 ; 7.047 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; eop       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 8.313 ; 8.330 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sck_dac   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 7.430 ; 7.431 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sdo       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 5.973 ; 6.029 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+
; sck_adc   ; clk                                  ; 1.764 ;       ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; cs_adc    ; clk                                  ; 3.318 ; 3.296 ; Fall       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; sck_adc   ; clk                                  ;       ; 1.713 ; Fall       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; cs_dac    ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 6.115 ; 5.978 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sck_dac   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 5.602 ; 6.425 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sdo       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 5.993 ; 6.027 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; cs_dac    ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 6.252 ; 6.259 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; eop       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 7.141 ; 7.203 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sck_dac   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 6.637 ; 5.591 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sdo       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 5.806 ; 5.858 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                     ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                             ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
; 197.08 MHz ; 197.08 MHz      ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 280.27 MHz ; 280.27 MHz      ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;                                                               ;
; 398.25 MHz ; 315.06 MHz      ; divisor_reloj:cp2|clkout                               ; limit due to minimum period restriction (tmin)                ;
; 403.88 MHz ; 250.0 MHz       ; clk                                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                              ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; -3.222 ; -40.808       ;
; divisor_reloj:cp2|clkout                               ; -1.511 ; -19.750       ;
; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -1.079 ; -17.729       ;
; clk                                                    ; 17.524 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                               ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; -0.187 ; -1.111        ;
; divisor_reloj:cp2|clkout                               ; -0.091 ; -0.091        ;
; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.089  ; 0.000         ;
; clk                                                    ; 0.312  ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                         ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.837 ; -3.545        ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                         ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.253 ; 0.000         ;
+--------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; divisor_reloj:cp2|clkout                               ; -2.174  ; -33.262       ;
; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; -1.000  ; -24.000       ;
; clk                                                    ; 9.683   ; 0.000         ;
; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 499.750 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_dac:cp3|divisor_reloj:cp2|clkout'                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                           ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -3.222 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7 ; spi_dac:cp3|reg_des:cp1|Q[7]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.408      ;
; -3.212 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[2]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.398      ;
; -3.184 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7 ; spi_dac:cp3|reg_des:cp1|Q[9]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.370      ;
; -3.121 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6 ; spi_dac:cp3|reg_des:cp1|Q[10]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.307      ;
; -3.119 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5 ; spi_dac:cp3|reg_des:cp1|Q[7]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.305      ;
; -3.106 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[7]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.292      ;
; -3.096 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6 ; spi_dac:cp3|reg_des:cp1|Q[9]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.282      ;
; -3.094 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6 ; spi_dac:cp3|reg_des:cp1|Q[7]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.280      ;
; -3.093 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7 ; spi_dac:cp3|reg_des:cp1|Q[10]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.279      ;
; -3.082 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7 ; spi_dac:cp3|reg_des:cp1|Q[11]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.268      ;
; -3.081 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5 ; spi_dac:cp3|reg_des:cp1|Q[9]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.267      ;
; -3.069 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6 ; spi_dac:cp3|reg_des:cp1|Q[6]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.255      ;
; -3.068 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[9]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.254      ;
; -3.064 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6 ; spi_dac:cp3|reg_des:cp1|Q[8]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.250      ;
; -3.051 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4 ; spi_dac:cp3|reg_des:cp1|Q[10]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.237      ;
; -3.049 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7 ; spi_dac:cp3|reg_des:cp1|Q[5]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.235      ;
; -3.029 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7 ; spi_dac:cp3|reg_des:cp1|Q[6]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.215      ;
; -3.026 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4 ; spi_dac:cp3|reg_des:cp1|Q[9]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.212      ;
; -3.022 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8 ; spi_dac:cp3|reg_des:cp1|Q[4]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.208      ;
; -3.017 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8 ; spi_dac:cp3|reg_des:cp1|Q[10]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.203      ;
; -3.008 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3 ; spi_dac:cp3|reg_des:cp1|Q[9]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.194      ;
; -3.008 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7 ; spi_dac:cp3|reg_des:cp1|Q[8]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.194      ;
; -2.994 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4 ; spi_dac:cp3|reg_des:cp1|Q[8]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.180      ;
; -2.992 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8 ; spi_dac:cp3|reg_des:cp1|Q[9]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.178      ;
; -2.990 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5 ; spi_dac:cp3|reg_des:cp1|Q[10]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.176      ;
; -2.990 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8 ; spi_dac:cp3|reg_des:cp1|Q[7]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.176      ;
; -2.988 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1 ; spi_dac:cp3|reg_des:cp1|Q[11]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.174      ;
; -2.981 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6 ; spi_dac:cp3|reg_des:cp1|Q[11]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.167      ;
; -2.979 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5 ; spi_dac:cp3|reg_des:cp1|Q[11]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.165      ;
; -2.977 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[10]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.163      ;
; -2.966 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[11]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.152      ;
; -2.965 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8 ; spi_dac:cp3|reg_des:cp1|Q[6]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.151      ;
; -2.960 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8 ; spi_dac:cp3|reg_des:cp1|Q[8]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.146      ;
; -2.956 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[3]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.142      ;
; -2.953 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[4]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.139      ;
; -2.933 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[5]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.119      ;
; -2.922 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2 ; spi_dac:cp3|reg_des:cp1|Q[10]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.108      ;
; -2.917 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3 ; spi_dac:cp3|reg_des:cp1|Q[10]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.103      ;
; -2.913 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[6]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.099      ;
; -2.911 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4 ; spi_dac:cp3|reg_des:cp1|Q[11]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.097      ;
; -2.906 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3 ; spi_dac:cp3|reg_des:cp1|Q[11]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.092      ;
; -2.900 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5 ; spi_dac:cp3|reg_des:cp1|Q[8]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.086      ;
; -2.887 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[8]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.073      ;
; -2.877 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8 ; spi_dac:cp3|reg_des:cp1|Q[11]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.063      ;
; -2.848 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8 ; spi_dac:cp3|reg_des:cp1|Q[5]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 2.034      ;
; -2.782 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2 ; spi_dac:cp3|reg_des:cp1|Q[11]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 1.968      ;
; -2.767 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7 ; spi_dac:cp3|reg_des:cp1|Q[4]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 1.953      ;
; -2.715 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4 ; spi_dac:cp3|reg_des:cp1|Q[7]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 1.901      ;
; -2.660 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1 ; spi_dac:cp3|reg_des:cp1|Q[10]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 1.846      ;
; -2.632 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6 ; spi_dac:cp3|reg_des:cp1|Q[5]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 1.818      ;
; -2.603 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5 ; spi_dac:cp3|reg_des:cp1|Q[6]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 1.789      ;
; -2.577 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2 ; spi_dac:cp3|reg_des:cp1|Q[9]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 1.763      ;
; -2.539 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8 ; spi_dac:cp3|reg_des:cp1|Q[3]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 1.725      ;
; -2.529 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3 ; spi_dac:cp3|reg_des:cp1|Q[8]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 1.715      ;
; -2.132 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0 ; spi_dac:cp3|reg_des:cp1|Q[11]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.309     ; 1.318      ;
; -1.284 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[11]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.766      ;
; -1.284 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[10]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.766      ;
; -1.284 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[9]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.766      ;
; -1.202 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[11]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.684      ;
; -1.202 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[10]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.684      ;
; -1.202 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[9]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.684      ;
; -1.104 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[15]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.586      ;
; -1.104 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[14]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.586      ;
; -1.104 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[13]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.586      ;
; -1.104 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[12]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.586      ;
; -1.104 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[8]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.586      ;
; -1.104 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[7]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.586      ;
; -1.104 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[6]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.586      ;
; -1.104 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[5]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.586      ;
; -1.104 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[4]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.586      ;
; -1.104 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[3]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.586      ;
; -1.022 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[15]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.504      ;
; -1.022 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[14]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.504      ;
; -1.022 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[13]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.504      ;
; -1.022 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[12]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.504      ;
; -1.022 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[8]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.504      ;
; -1.022 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[7]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.504      ;
; -1.022 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[6]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.504      ;
; -1.022 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[5]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.504      ;
; -1.022 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[4]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.504      ;
; -1.022 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[3]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.504      ;
; -0.867 ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.101     ; 1.261      ;
; -0.863 ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.101     ; 1.257      ;
; -0.788 ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.101     ; 1.182      ;
; -0.784 ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.101     ; 1.178      ;
; -0.781 ; spi_dac:cp3|contador:cp4|Q[3]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.101     ; 1.175      ;
; -0.777 ; spi_dac:cp3|contador:cp4|Q[3]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.101     ; 1.171      ;
; -0.760 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[2]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.242      ;
; -0.748 ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[4]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.055     ; 1.688      ;
; -0.663 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[3]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.145      ;
; -0.663 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[1]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.145      ;
; -0.663 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[2]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.145      ;
; -0.663 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[4]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.145      ;
; -0.648 ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[2]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.055     ; 1.588      ;
; -0.646 ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.101     ; 1.040      ;
; -0.644 ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[3]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.055     ; 1.584      ;
; -0.642 ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.101     ; 1.036      ;
; -0.610 ; spi_dac:cp3|contador:cp4|Q[4]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.101     ; 1.004      ;
; -0.592 ; spi_dac:cp3|contador:cp4|Q[4]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.101     ; 0.986      ;
; -0.516 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[0]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 0.998      ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor_reloj:cp2|clkout'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                          ; Launch Clock                                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+
; -1.511 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.068     ; 2.381      ;
; -0.953 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.894      ;
; -0.944 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.885      ;
; -0.913 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.854      ;
; -0.861 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.802      ;
; -0.850 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.791      ;
; -0.847 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.788      ;
; -0.825 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.766      ;
; -0.825 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.766      ;
; -0.823 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.764      ;
; -0.822 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.763      ;
; -0.822 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.763      ;
; -0.815 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.756      ;
; -0.741 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.682      ;
; -0.728 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.669      ;
; -0.727 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.668      ;
; -0.725 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.666      ;
; -0.724 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.665      ;
; -0.719 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.660      ;
; -0.719 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.660      ;
; -0.716 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.657      ;
; -0.624 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.565      ;
; -0.623 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.564      ;
; -0.622 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.563      ;
; -0.622 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.563      ;
; -0.619 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.560      ;
; -0.277 ; spi_adc:cp1|\datoin:dato[0]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 2.630      ; 3.847      ;
; -0.185 ; spi_adc:cp1|\datoin:dato[9]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 2.633      ; 3.758      ;
; -0.159 ; spi_adc:cp1|\datoin:dato[1]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 2.630      ; 3.729      ;
; -0.127 ; spi_adc:cp1|\datoin:dato[6]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 2.630      ; 3.697      ;
; -0.086 ; spi_adc:cp1|\datoin:dato[4]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 2.630      ; 3.656      ;
; -0.033 ; spi_adc:cp1|\datoin:dato[7]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 2.630      ; 3.603      ;
; 0.014  ; spi_adc:cp1|\datoin:dato[3]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 2.630      ; 3.556      ;
; 0.075  ; spi_adc:cp1|\datoin:dato[5]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 2.630      ; 3.495      ;
; 0.098  ; spi_adc:cp1|\datoin:dato[2]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 2.630      ; 3.472      ;
; 0.139  ; spi_adc:cp1|\datoin:dato[8]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 2.630      ; 3.431      ;
; 0.191  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.227      ; 1.056      ;
; 0.191  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.228      ; 1.057      ;
; 0.316  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.227      ; 0.931      ;
; 0.316  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.228      ; 0.932      ;
; 0.335  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.227      ; 0.912      ;
; 0.335  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.228      ; 0.913      ;
; 0.336  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.227      ; 0.911      ;
; 0.336  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.228      ; 0.912      ;
; 0.354  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.227      ; 0.893      ;
; 0.354  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.228      ; 0.894      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                 ;
+---------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                      ; To Node                        ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -1.079  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[0]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.038      ; 1.732      ;
; -1.079  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[1]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.038      ; 1.732      ;
; -1.079  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[2]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.038      ; 1.732      ;
; -1.079  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[3]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.038      ; 1.732      ;
; -1.079  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[4]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.038      ; 1.732      ;
; -1.079  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[5]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.038      ; 1.732      ;
; -1.079  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[6]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.038      ; 1.732      ;
; -1.079  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[7]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.038      ; 1.732      ;
; -1.079  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[8]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.038      ; 1.732      ;
; -1.024  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[3] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.025      ; 1.664      ;
; -1.024  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[0] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.025      ; 1.664      ;
; -1.024  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[1] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.025      ; 1.664      ;
; -1.024  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[2] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.025      ; 1.664      ;
; -0.725  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[0]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.324      ; 1.664      ;
; -0.706  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[9]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.035      ; 1.356      ;
; -0.633  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[1]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.324      ; 1.572      ;
; -0.633  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[2]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.324      ; 1.572      ;
; -0.580  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|sc_prev            ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.025      ; 1.220      ;
; -0.498  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[3] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.025      ; 1.638      ;
; -0.498  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[0] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.025      ; 1.638      ;
; -0.498  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[1] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.025      ; 1.638      ;
; -0.498  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[2] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.025      ; 1.638      ;
; -0.484  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[0]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.038      ; 1.637      ;
; -0.484  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[1]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.038      ; 1.637      ;
; -0.484  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[2]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.038      ; 1.637      ;
; -0.484  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[3]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.038      ; 1.637      ;
; -0.484  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[4]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.038      ; 1.637      ;
; -0.484  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[5]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.038      ; 1.637      ;
; -0.484  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[6]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.038      ; 1.637      ;
; -0.484  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[7]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.038      ; 1.637      ;
; -0.484  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[8]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.038      ; 1.637      ;
; -0.325  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:scint      ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.033      ; 0.973      ;
; -0.320  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[3]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.033      ; 0.968      ;
; -0.217  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[0]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.324      ; 1.656      ;
; -0.144  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[9]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.035      ; 1.294      ;
; -0.110  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[1]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.324      ; 1.549      ;
; -0.107  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[2]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.324      ; 1.546      ;
; -0.062  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|sc_prev            ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.025      ; 1.202      ;
; 0.196   ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:scint      ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.033      ; 0.952      ;
; 0.200   ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[3]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.033      ; 0.948      ;
; 498.916 ; spi_adc:cp1|sc_prev            ; spi_adc:cp1|cs                 ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.080     ; 0.999      ;
; 994.926 ; spi_adc:cp1|\datoin:dato[5]    ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 5.014      ;
; 995.683 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.352     ; 3.960      ;
; 995.736 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.352     ; 3.907      ;
; 995.742 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.352     ; 3.901      ;
; 995.795 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.352     ; 3.848      ;
; 995.881 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.352     ; 3.762      ;
; 995.917 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.352     ; 3.726      ;
; 995.924 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.352     ; 3.719      ;
; 995.969 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.352     ; 3.674      ;
; 995.977 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.352     ; 3.666      ;
; 996.020 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 3.925      ;
; 996.028 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.352     ; 3.615      ;
; 996.063 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.352     ; 3.580      ;
; 996.073 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 3.872      ;
; 996.090 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.352     ; 3.553      ;
; 996.122 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.352     ; 3.521      ;
; 996.140 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.352     ; 3.503      ;
; 996.156 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 3.798      ;
; 996.157 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.352     ; 3.486      ;
; 996.165 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 3.789      ;
; 996.174 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 3.780      ;
; 996.185 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.352     ; 3.458      ;
; 996.186 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.352     ; 3.457      ;
; 996.193 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.352     ; 3.450      ;
; 996.207 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 3.747      ;
; 996.210 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.352     ; 3.433      ;
; 996.211 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 3.734      ;
; 996.244 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.352     ; 3.399      ;
; 996.283 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 3.671      ;
; 996.284 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 3.670      ;
; 996.306 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 3.639      ;
; 996.309 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.352     ; 3.334      ;
; 996.325 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 3.629      ;
; 996.329 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 3.625      ;
; 996.381 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.352     ; 3.262      ;
; 996.384 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 3.561      ;
; 996.398 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.352     ; 3.245      ;
; 996.400 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 3.554      ;
; 996.402 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 3.552      ;
; 996.412 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 3.542      ;
; 996.426 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.352     ; 3.217      ;
; 996.442 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 3.512      ;
; 996.447 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 3.507      ;
; 996.456 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 3.498      ;
; 996.477 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 3.468      ;
; 996.480 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 3.465      ;
; 996.498 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 3.456      ;
; 996.522 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.050     ; 3.423      ;
; 996.530 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 3.424      ;
; 996.552 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 3.402      ;
; 996.559 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 3.395      ;
; 996.564 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 3.390      ;
; 996.594 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 3.360      ;
; 996.601 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 3.353      ;
; 996.620 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 3.334      ;
; 996.623 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 3.331      ;
; 996.647 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 3.307      ;
; 996.665 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 3.289      ;
; 996.703 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 3.251      ;
+---------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                              ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 17.524 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[11] ; clk          ; clk         ; 20.000       ; -0.054     ; 2.417      ;
; 17.675 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.055     ; 2.265      ;
; 17.688 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[11] ; clk          ; clk         ; 20.000       ; -0.054     ; 2.253      ;
; 17.690 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.055     ; 2.250      ;
; 17.718 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.223      ;
; 17.733 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[11] ; clk          ; clk         ; 20.000       ; -0.054     ; 2.208      ;
; 17.735 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.206      ;
; 17.743 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.198      ;
; 17.748 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.193      ;
; 17.766 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.175      ;
; 17.777 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[11] ; clk          ; clk         ; 20.000       ; -0.054     ; 2.164      ;
; 17.779 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.055     ; 2.161      ;
; 17.781 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.055     ; 2.159      ;
; 17.794 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[11] ; clk          ; clk         ; 20.000       ; -0.054     ; 2.147      ;
; 17.801 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.055     ; 2.139      ;
; 17.816 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.125      ;
; 17.832 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.109      ;
; 17.837 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.104      ;
; 17.856 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.085      ;
; 17.856 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.085      ;
; 17.859 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.055     ; 2.081      ;
; 17.869 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.072      ;
; 17.880 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.055     ; 2.060      ;
; 17.881 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[0]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.060      ;
; 17.889 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[11] ; clk          ; clk         ; 20.000       ; -0.054     ; 2.052      ;
; 17.891 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.055     ; 2.049      ;
; 17.894 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[11] ; clk          ; clk         ; 20.000       ; -0.054     ; 2.047      ;
; 17.912 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.029      ;
; 17.917 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.024      ;
; 17.917 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.055     ; 2.023      ;
; 17.918 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.055     ; 2.022      ;
; 17.926 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.055     ; 2.014      ;
; 17.926 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.054     ; 2.015      ;
; 17.927 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.014      ;
; 17.933 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[11] ; clk          ; clk         ; 20.000       ; -0.054     ; 2.008      ;
; 17.933 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.008      ;
; 17.935 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.055     ; 2.005      ;
; 17.937 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[1]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.004      ;
; 17.937 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.004      ;
; 17.944 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.054     ; 1.997      ;
; 17.945 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.054     ; 1.996      ;
; 17.949 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.054     ; 1.992      ;
; 17.956 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.054     ; 1.985      ;
; 17.958 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; -0.054     ; 1.983      ;
; 17.988 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.054     ; 1.953      ;
; 17.988 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.054     ; 1.953      ;
; 17.990 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.055     ; 1.950      ;
; 17.993 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.054     ; 1.948      ;
; 18.004 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.054     ; 1.937      ;
; 18.015 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.055     ; 1.925      ;
; 18.020 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[0]  ; clk          ; clk         ; 20.000       ; -0.053     ; 1.922      ;
; 18.023 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.055     ; 1.917      ;
; 18.024 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[1]  ; clk          ; clk         ; 20.000       ; -0.054     ; 1.917      ;
; 18.025 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.054     ; 1.916      ;
; 18.033 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.055     ; 1.907      ;
; 18.038 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; -0.054     ; 1.903      ;
; 18.042 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.054     ; 1.899      ;
; 18.043 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.054     ; 1.898      ;
; 18.051 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.055     ; 1.889      ;
; 18.055 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|clkout       ; clk          ; clk         ; 20.000       ; -0.054     ; 1.886      ;
; 18.063 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[11] ; clk          ; clk         ; 20.000       ; -0.053     ; 1.879      ;
; 18.064 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.053     ; 1.878      ;
; 18.064 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.053     ; 1.878      ;
; 18.065 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[1]  ; clk          ; clk         ; 20.000       ; -0.053     ; 1.877      ;
; 18.066 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.054     ; 1.875      ;
; 18.066 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|clkout       ; clk          ; clk         ; 20.000       ; -0.054     ; 1.875      ;
; 18.084 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.054     ; 1.857      ;
; 18.089 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.055     ; 1.851      ;
; 18.091 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.054     ; 1.850      ;
; 18.091 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[0]  ; clk          ; clk         ; 20.000       ; -0.053     ; 1.851      ;
; 18.105 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[11] ; clk          ; clk         ; 20.000       ; -0.053     ; 1.837      ;
; 18.107 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.054     ; 1.834      ;
; 18.112 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.055     ; 1.828      ;
; 18.120 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.054     ; 1.821      ;
; 18.121 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.054     ; 1.820      ;
; 18.121 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; -0.054     ; 1.820      ;
; 18.121 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.054     ; 1.820      ;
; 18.122 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.054     ; 1.819      ;
; 18.124 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.054     ; 1.817      ;
; 18.127 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.055     ; 1.813      ;
; 18.141 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[11] ; clk          ; clk         ; 20.000       ; -0.053     ; 1.801      ;
; 18.142 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.053     ; 1.800      ;
; 18.142 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.053     ; 1.800      ;
; 18.143 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[1]  ; clk          ; clk         ; 20.000       ; -0.053     ; 1.799      ;
; 18.150 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.055     ; 1.790      ;
; 18.151 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.055     ; 1.789      ;
; 18.165 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.053     ; 1.777      ;
; 18.185 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[0]  ; clk          ; clk         ; 20.000       ; -0.053     ; 1.757      ;
; 18.191 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|clkout       ; clk          ; clk         ; 20.000       ; -0.053     ; 1.751      ;
; 18.224 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.055     ; 1.716      ;
; 18.241 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[1]  ; clk          ; clk         ; 20.000       ; -0.053     ; 1.701      ;
; 18.241 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.053     ; 1.701      ;
; 18.244 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.054     ; 1.697      ;
; 18.245 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.054     ; 1.696      ;
; 18.246 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.053     ; 1.696      ;
; 18.246 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; -0.053     ; 1.696      ;
; 18.247 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.053     ; 1.695      ;
; 18.249 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.053     ; 1.693      ;
; 18.250 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.055     ; 1.690      ;
; 18.269 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|clkout       ; clk          ; clk         ; 20.000       ; -0.053     ; 1.673      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_dac:cp3|divisor_reloj:cp2|clkout'                                                                                                                                                               ;
+--------+---------------------------------------+---------------------------------------+--------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                                           ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.187 ; spi_adc:cp1|\datoin:dato[5]           ; spi_dac:cp3|reg_des:cp1|Q[7]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.406      ;
; -0.173 ; spi_adc:cp1|\datoin:dato[6]           ; spi_dac:cp3|reg_des:cp1|Q[8]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.420      ;
; -0.150 ; spi_adc:cp1|\datoin:dato[1]           ; spi_dac:cp3|reg_des:cp1|Q[3]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.443      ;
; -0.141 ; spi_adc:cp1|\datoin:dato[7]           ; spi_dac:cp3|reg_des:cp1|Q[9]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.452      ;
; -0.101 ; spi_adc:cp1|\datoin:dato[5]           ; spi_dac:cp3|reg_des:cp1|Q[8]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.492      ;
; -0.091 ; divisor_reloj:cp2|clkout              ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; divisor_reloj:cp2|clkout                               ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 1.862      ; 2.115      ;
; -0.087 ; divisor_reloj:cp2|clkout              ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ; divisor_reloj:cp2|clkout                               ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 1.862      ; 2.119      ;
; -0.084 ; spi_adc:cp1|\datoin:dato[2]           ; spi_dac:cp3|reg_des:cp1|Q[4]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.509      ;
; -0.070 ; spi_adc:cp1|\datoin:dato[5]           ; spi_dac:cp3|reg_des:cp1|Q[11]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.523      ;
; -0.062 ; spi_adc:cp1|\datoin:dato[5]           ; spi_dac:cp3|reg_des:cp1|Q[10]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.531      ;
; -0.050 ; spi_adc:cp1|\datoin:dato[0]           ; spi_dac:cp3|reg_des:cp1|Q[3]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.543      ;
; -0.043 ; spi_adc:cp1|\datoin:dato[4]           ; spi_dac:cp3|reg_des:cp1|Q[6]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.550      ;
; -0.023 ; spi_adc:cp1|\datoin:dato[3]           ; spi_dac:cp3|reg_des:cp1|Q[5]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.570      ;
; -0.015 ; spi_adc:cp1|\datoin:dato[0]           ; spi_dac:cp3|reg_des:cp1|Q[8]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.578      ;
; -0.014 ; spi_adc:cp1|\datoin:dato[0]           ; spi_dac:cp3|reg_des:cp1|Q[5]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.579      ;
; -0.009 ; spi_adc:cp1|\datoin:dato[0]           ; spi_dac:cp3|reg_des:cp1|Q[6]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.584      ;
; -0.003 ; spi_adc:cp1|\datoin:dato[5]           ; spi_dac:cp3|reg_des:cp1|Q[9]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.590      ;
; 0.016  ; spi_adc:cp1|\datoin:dato[0]           ; spi_dac:cp3|reg_des:cp1|Q[11]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.609      ;
; 0.018  ; spi_adc:cp1|\datoin:dato[2]           ; spi_dac:cp3|reg_des:cp1|Q[8]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.611      ;
; 0.019  ; spi_adc:cp1|\datoin:dato[2]           ; spi_dac:cp3|reg_des:cp1|Q[5]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.612      ;
; 0.020  ; spi_adc:cp1|\datoin:dato[6]           ; spi_dac:cp3|reg_des:cp1|Q[11]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.613      ;
; 0.024  ; spi_adc:cp1|\datoin:dato[0]           ; spi_dac:cp3|reg_des:cp1|Q[10]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.617      ;
; 0.024  ; spi_adc:cp1|\datoin:dato[2]           ; spi_dac:cp3|reg_des:cp1|Q[6]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.617      ;
; 0.025  ; spi_adc:cp1|\datoin:dato[7]           ; spi_dac:cp3|reg_des:cp1|Q[11]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.618      ;
; 0.028  ; spi_adc:cp1|\datoin:dato[6]           ; spi_dac:cp3|reg_des:cp1|Q[10]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.621      ;
; 0.036  ; spi_adc:cp1|\datoin:dato[7]           ; spi_dac:cp3|reg_des:cp1|Q[10]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.629      ;
; 0.045  ; spi_adc:cp1|\datoin:dato[0]           ; spi_dac:cp3|reg_des:cp1|Q[4]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.638      ;
; 0.049  ; spi_adc:cp1|\datoin:dato[2]           ; spi_dac:cp3|reg_des:cp1|Q[11]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.642      ;
; 0.057  ; spi_adc:cp1|\datoin:dato[2]           ; spi_dac:cp3|reg_des:cp1|Q[10]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.650      ;
; 0.089  ; spi_adc:cp1|\datoin:dato[0]           ; spi_dac:cp3|reg_des:cp1|Q[9]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.682      ;
; 0.092  ; spi_adc:cp1|\datoin:dato[6]           ; spi_dac:cp3|reg_des:cp1|Q[9]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.685      ;
; 0.104  ; spi_adc:cp1|\datoin:dato[1]           ; spi_dac:cp3|reg_des:cp1|Q[5]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.697      ;
; 0.106  ; spi_adc:cp1|\datoin:dato[1]           ; spi_dac:cp3|reg_des:cp1|Q[8]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.699      ;
; 0.112  ; spi_adc:cp1|\datoin:dato[4]           ; spi_dac:cp3|reg_des:cp1|Q[8]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.705      ;
; 0.112  ; spi_adc:cp1|\datoin:dato[1]           ; spi_dac:cp3|reg_des:cp1|Q[6]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.705      ;
; 0.120  ; spi_adc:cp1|\datoin:dato[0]           ; spi_dac:cp3|reg_des:cp1|Q[7]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.713      ;
; 0.122  ; spi_adc:cp1|\datoin:dato[2]           ; spi_dac:cp3|reg_des:cp1|Q[9]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.715      ;
; 0.137  ; spi_adc:cp1|\datoin:dato[1]           ; spi_dac:cp3|reg_des:cp1|Q[11]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.730      ;
; 0.143  ; spi_adc:cp1|\datoin:dato[4]           ; spi_dac:cp3|reg_des:cp1|Q[11]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.736      ;
; 0.145  ; spi_adc:cp1|\datoin:dato[1]           ; spi_dac:cp3|reg_des:cp1|Q[10]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.738      ;
; 0.151  ; spi_adc:cp1|\datoin:dato[4]           ; spi_dac:cp3|reg_des:cp1|Q[10]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.744      ;
; 0.153  ; spi_adc:cp1|\datoin:dato[2]           ; spi_dac:cp3|reg_des:cp1|Q[7]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.746      ;
; 0.166  ; spi_adc:cp1|\datoin:dato[1]           ; spi_dac:cp3|reg_des:cp1|Q[4]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.759      ;
; 0.203  ; spi_adc:cp1|\datoin:dato[1]           ; spi_dac:cp3|reg_des:cp1|Q[9]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.796      ;
; 0.214  ; spi_adc:cp1|\datoin:dato[3]           ; spi_dac:cp3|reg_des:cp1|Q[8]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.807      ;
; 0.214  ; spi_adc:cp1|\datoin:dato[4]           ; spi_dac:cp3|reg_des:cp1|Q[9]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.807      ;
; 0.220  ; spi_adc:cp1|\datoin:dato[3]           ; spi_dac:cp3|reg_des:cp1|Q[6]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.813      ;
; 0.230  ; spi_adc:cp1|\datoin:dato[3]           ; spi_dac:cp3|reg_des:cp1|Q[11]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.823      ;
; 0.236  ; spi_adc:cp1|\datoin:dato[8]           ; spi_dac:cp3|reg_des:cp1|Q[10]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.829      ;
; 0.241  ; spi_adc:cp1|\datoin:dato[1]           ; spi_dac:cp3|reg_des:cp1|Q[7]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.834      ;
; 0.247  ; spi_adc:cp1|\datoin:dato[4]           ; spi_dac:cp3|reg_des:cp1|Q[7]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.840      ;
; 0.253  ; spi_adc:cp1|\datoin:dato[3]           ; spi_dac:cp3|reg_des:cp1|Q[10]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.846      ;
; 0.257  ; spi_adc:cp1|\datoin:dato[9]           ; spi_dac:cp3|reg_des:cp1|Q[11]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.872      ; 1.853      ;
; 0.295  ; spi_adc:cp1|\datoin:dato[3]           ; spi_dac:cp3|reg_des:cp1|Q[9]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.888      ;
; 0.311  ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.056      ; 0.511      ;
; 0.312  ; spi_dac:cp3|reg_des:cp1|Q[2]          ; spi_dac:cp3|reg_des:cp1|Q[2]          ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; spi_dac:cp3|contador:cp4|Q[0]         ; spi_dac:cp3|contador:cp4|Q[0]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.055      ; 0.511      ;
; 0.338  ; spi_dac:cp3|reg_des:cp1|Q[14]         ; spi_dac:cp3|reg_des:cp1|Q[15]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.055      ; 0.537      ;
; 0.338  ; spi_dac:cp3|reg_des:cp1|Q[3]          ; spi_dac:cp3|reg_des:cp1|Q[4]          ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.055      ; 0.537      ;
; 0.338  ; spi_dac:cp3|reg_des:cp1|Q[2]          ; spi_dac:cp3|reg_des:cp1|Q[3]          ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.055      ; 0.537      ;
; 0.339  ; spi_dac:cp3|reg_des:cp1|Q[12]         ; spi_dac:cp3|reg_des:cp1|Q[13]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.055      ; 0.538      ;
; 0.340  ; spi_dac:cp3|reg_des:cp1|Q[13]         ; spi_dac:cp3|reg_des:cp1|Q[14]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.055      ; 0.539      ;
; 0.349  ; spi_adc:cp1|\datoin:dato[3]           ; spi_dac:cp3|reg_des:cp1|Q[7]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.942      ;
; 0.363  ; spi_adc:cp1|\datoin:dato[8]           ; spi_dac:cp3|reg_des:cp1|Q[11]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 1.956      ;
; 0.432  ; divisor_reloj:cp2|clkout              ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; divisor_reloj:cp2|clkout                               ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.862      ; 2.138      ;
; 0.434  ; divisor_reloj:cp2|clkout              ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ; divisor_reloj:cp2|clkout                               ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.862      ; 2.140      ;
; 0.443  ; spi_adc:cp1|\datoin:dato[0]           ; spi_dac:cp3|reg_des:cp1|Q[2]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.869      ; 2.036      ;
; 0.474  ; spi_dac:cp3|reg_des:cp1|Q[11]         ; spi_dac:cp3|reg_des:cp1|Q[12]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.055      ; 0.673      ;
; 0.485  ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.056      ; 0.685      ;
; 0.495  ; spi_dac:cp3|reg_des:cp1|Q[7]          ; spi_dac:cp3|reg_des:cp1|Q[8]          ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.055      ; 0.694      ;
; 0.496  ; spi_dac:cp3|reg_des:cp1|Q[6]          ; spi_dac:cp3|reg_des:cp1|Q[7]          ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.055      ; 0.695      ;
; 0.497  ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.056      ; 0.697      ;
; 0.504  ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.055      ; 0.703      ;
; 0.505  ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.055      ; 0.704      ;
; 0.510  ; spi_dac:cp3|reg_des:cp1|Q[4]          ; spi_dac:cp3|reg_des:cp1|Q[5]          ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.055      ; 0.709      ;
; 0.513  ; spi_dac:cp3|reg_des:cp1|Q[10]         ; spi_dac:cp3|reg_des:cp1|Q[11]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.055      ; 0.712      ;
; 0.517  ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.055      ; 0.716      ;
; 0.531  ; spi_dac:cp3|reg_des:cp1|Q[9]          ; spi_dac:cp3|reg_des:cp1|Q[10]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.055      ; 0.730      ;
; 0.576  ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.056      ; 0.776      ;
; 0.643  ; spi_dac:cp3|reg_des:cp1|Q[5]          ; spi_dac:cp3|reg_des:cp1|Q[6]          ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.055      ; 0.842      ;
; 0.678  ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.055      ; 0.877      ;
; 0.687  ; spi_dac:cp3|reg_des:cp1|Q[8]          ; spi_dac:cp3|reg_des:cp1|Q[9]          ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.055      ; 0.886      ;
; 0.702  ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.056      ; 0.902      ;
; 0.714  ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.056      ; 0.914      ;
; 0.749  ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.055      ; 0.948      ;
; 0.752  ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.055      ; 0.951      ;
; 0.754  ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.055      ; 0.953      ;
; 0.759  ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.055      ; 0.958      ;
; 0.838  ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.055      ; 1.037      ;
; 0.848  ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.055      ; 1.047      ;
; 0.851  ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.056      ; 1.051      ;
; 0.852  ; spi_dac:cp3|contador:cp4|Q[0]         ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.055      ; 1.051      ;
; 0.934  ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.056      ; 1.134      ;
; 0.959  ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.056      ; 1.159      ;
; 1.069  ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|reg_des:cp1|Q[8]          ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.101      ; 0.834      ;
; 1.070  ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|reg_des:cp1|Q[15]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.101      ; 0.835      ;
; 1.071  ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|reg_des:cp1|Q[7]          ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.101      ; 0.836      ;
; 1.079  ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|reg_des:cp1|Q[3]          ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.101      ; 0.844      ;
; 1.082  ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|reg_des:cp1|Q[14]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.101      ; 0.847      ;
; 1.087  ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|reg_des:cp1|Q[12]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.101      ; 0.852      ;
+--------+---------------------------------------+---------------------------------------+--------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor_reloj:cp2|clkout'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                          ; Launch Clock                                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+
; -0.091 ; spi_adc:cp1|\datoin:dato[2]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 3.119      ; 3.277      ;
; -0.086 ; spi_adc:cp1|\datoin:dato[8]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 3.119      ; 3.282      ;
; -0.036 ; spi_adc:cp1|\datoin:dato[5]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 3.119      ; 3.332      ;
; 0.044  ; spi_adc:cp1|\datoin:dato[7]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 3.119      ; 3.412      ;
; 0.046  ; spi_adc:cp1|\datoin:dato[3]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 3.119      ; 3.414      ;
; 0.127  ; spi_adc:cp1|\datoin:dato[4]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 3.119      ; 3.495      ;
; 0.160  ; spi_adc:cp1|\datoin:dato[1]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 3.119      ; 3.528      ;
; 0.183  ; spi_adc:cp1|\datoin:dato[6]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 3.119      ; 3.551      ;
; 0.213  ; spi_adc:cp1|\datoin:dato[9]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 3.122      ; 3.584      ;
; 0.291  ; spi_adc:cp1|\datoin:dato[0]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 3.119      ; 3.659      ;
; 0.313  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.511      ;
; 0.328  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.341      ; 0.838      ;
; 0.330  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.341      ; 0.840      ;
; 0.344  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.341      ; 0.854      ;
; 0.346  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.341      ; 0.856      ;
; 0.347  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.341      ; 0.857      ;
; 0.349  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.341      ; 0.859      ;
; 0.362  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.341      ; 0.872      ;
; 0.364  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.341      ; 0.874      ;
; 0.504  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.341      ; 1.014      ;
; 0.506  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.341      ; 1.016      ;
; 0.561  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.759      ;
; 0.562  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.760      ;
; 0.696  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.894      ;
; 0.697  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.895      ;
; 0.775  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.973      ;
; 0.775  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.973      ;
; 0.836  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.034      ;
; 0.838  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.036      ;
; 0.885  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.083      ;
; 0.889  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.087      ;
; 0.895  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.093      ;
; 0.900  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.098      ;
; 0.926  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.124      ;
; 0.933  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.131      ;
; 0.933  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.131      ;
; 0.935  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.133      ;
; 0.935  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.133      ;
; 0.958  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.156      ;
; 0.988  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.186      ;
; 1.055  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.253      ;
; 1.058  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.256      ;
; 1.058  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.256      ;
; 1.085  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.283      ;
; 1.085  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.283      ;
; 2.140  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 2.293      ;
; 2.140  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 2.293      ;
; 2.140  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 2.293      ;
; 2.140  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 2.293      ;
; 2.140  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 2.293      ;
; 2.140  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 2.293      ;
; 2.140  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 2.293      ;
; 2.140  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 2.293      ;
; 2.140  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 2.293      ;
; 2.140  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 2.293      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+-------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.089 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[3]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.899      ;
; 0.092 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:scint      ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.902      ;
; 0.102 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[0] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.903      ;
; 0.106 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[1] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.907      ;
; 0.259 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[2]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.688      ; 1.371      ;
; 0.282 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[1]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.688      ; 1.394      ;
; 0.293 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[0]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.688      ; 1.405      ;
; 0.295 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[3] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.096      ;
; 0.301 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.307 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|sc_prev            ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.108      ;
; 0.309 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.519      ;
; 0.312 ; spi_adc:cp1|\datoin:dato[9]    ; spi_adc:cp1|\datoin:dato[9]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:indice[3]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:scint      ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; spi_adc:cp1|sc_prev            ; spi_adc:cp1|sc_prev            ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:altaimp[2] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:altaimp[1] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.321 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:altaimp[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.532 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[9]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.344      ;
; 0.549 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[2] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.350      ;
; 0.555 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|sc_prev            ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.745      ;
; 0.556 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:altaimp[2] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.754      ;
; 0.563 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.773      ;
; 0.583 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:altaimp[1] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.781      ;
; 0.607 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:altaimp[3] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.805      ;
; 0.615 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[3]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.386      ; 0.925      ;
; 0.619 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:scint      ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.386      ; 0.929      ;
; 0.645 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[0] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.377      ; 0.946      ;
; 0.648 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[1] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.377      ; 0.949      ;
; 0.694 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:altaimp[3] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.892      ;
; 0.708 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.209      ;
; 0.716 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:altaimp[2] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.914      ;
; 0.723 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.224      ;
; 0.755 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:altaimp[3] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.945      ;
; 0.756 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[1]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.688      ; 1.368      ;
; 0.757 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.258      ;
; 0.771 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[2]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.688      ; 1.383      ;
; 0.772 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:altaimp[3] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.970      ;
; 0.787 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:altaimp[1] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.977      ;
; 0.796 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:altaimp[3] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.994      ;
; 0.813 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:altaimp[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.003      ;
; 0.822 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[3] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.377      ; 1.123      ;
; 0.826 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[0]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.688      ; 1.438      ;
; 0.858 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[0]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.673      ;
; 0.858 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[1]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.673      ;
; 0.858 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[2]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.673      ;
; 0.858 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[3]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.673      ;
; 0.858 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[4]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.673      ;
; 0.858 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[5]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.673      ;
; 0.858 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[6]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.673      ;
; 0.858 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[7]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.673      ;
; 0.858 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[8]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.673      ;
; 0.861 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|sc_prev            ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.377      ; 1.162      ;
; 0.868 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:indice[3]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.067      ;
; 0.947 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.456      ;
; 0.948 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.457      ;
; 0.951 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.460      ;
; 0.957 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.458      ;
; 0.966 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.467      ;
; 0.966 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.467      ;
; 1.013 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:altaimp[2] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.203      ;
; 1.033 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.542      ;
; 1.033 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.542      ;
; 1.036 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.545      ;
; 1.039 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.249      ;
; 1.066 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[2] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.377      ; 1.367      ;
; 1.092 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[9]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.388      ; 1.404      ;
; 1.101 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.610      ;
; 1.110 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.619      ;
; 1.110 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.619      ;
; 1.127 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.636      ;
; 1.136 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.645      ;
; 1.136 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.645      ;
; 1.163 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[9]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.364      ;
; 1.237 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:scint      ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.436      ;
; 1.240 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.450      ;
; 1.249 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.459      ;
; 1.267 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.477      ;
; 1.268 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|sc_prev            ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.458      ;
; 1.276 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.486      ;
; 1.314 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[9]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.234     ; 1.224      ;
; 1.342 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:indice[3]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.236     ; 1.250      ;
; 1.350 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:scint      ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.236     ; 1.258      ;
; 1.352 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:indice[3]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.236     ; 1.260      ;
; 1.367 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|sc_prev            ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.245     ; 1.266      ;
; 1.368 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:indice[3]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.236     ; 1.276      ;
; 1.381 ; spi_adc:cp1|\datoin:dato[0]    ; spi_adc:cp1|\datoin:dato[0]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.580      ;
; 1.450 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[0]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.391      ; 1.765      ;
; 1.450 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[1]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.391      ; 1.765      ;
; 1.450 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[2]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.391      ; 1.765      ;
; 1.450 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[3]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.391      ; 1.765      ;
; 1.450 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[4]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.391      ; 1.765      ;
; 1.450 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[5]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.391      ; 1.765      ;
; 1.450 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[6]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.391      ; 1.765      ;
; 1.450 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[7]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.391      ; 1.765      ;
; 1.450 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[8]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.391      ; 1.765      ;
; 1.473 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[9]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.234     ; 1.383      ;
; 1.495 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[9]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.234     ; 1.405      ;
; 1.547 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[9]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.756      ;
+-------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                    ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.519      ;
; 0.341 ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.540      ;
; 0.343 ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.542      ;
; 0.343 ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.542      ;
; 0.357 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.054      ; 0.555      ;
; 0.522 ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.721      ;
; 0.524 ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.723      ;
; 0.542 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.054      ; 0.740      ;
; 0.708 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.054      ; 0.906      ;
; 0.709 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.054      ; 0.907      ;
; 0.712 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.054      ; 0.910      ;
; 0.713 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.054      ; 0.911      ;
; 0.713 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; 0.054      ; 0.911      ;
; 0.768 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.054      ; 0.966      ;
; 0.774 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.054      ; 0.972      ;
; 0.864 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.054      ; 1.062      ;
; 0.886 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.054      ; 1.084      ;
; 0.887 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[11]            ; clk          ; clk         ; 0.000        ; 0.054      ; 1.085      ;
; 0.888 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.086      ;
; 0.889 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[1]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.087      ;
; 0.889 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.087      ;
; 0.891 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.053      ; 1.088      ;
; 0.892 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.090      ;
; 0.892 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.090      ;
; 0.893 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.091      ;
; 0.893 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.091      ;
; 0.893 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.053      ; 1.090      ;
; 0.894 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.092      ;
; 0.896 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.094      ;
; 0.897 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.095      ;
; 0.897 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.095      ;
; 0.913 ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout      ; clk          ; clk         ; 0.000        ; 0.055      ; 1.112      ;
; 0.927 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[0]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.125      ;
; 0.949 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.053      ; 1.146      ;
; 1.033 ; divisor_reloj:cp2|contador[2]             ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.231      ;
; 1.050 ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; spi_dac:cp3|divisor_reloj:cp2|clkout      ; clk          ; clk         ; 0.000        ; 0.055      ; 1.249      ;
; 1.052 ; divisor_reloj:cp2|contador[8]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.250      ;
; 1.065 ; divisor_reloj:cp2|contador[1]             ; divisor_reloj:cp2|contador[1]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.263      ;
; 1.069 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[1]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.267      ;
; 1.069 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.267      ;
; 1.069 ; divisor_reloj:cp2|contador[0]             ; divisor_reloj:cp2|contador[0]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.267      ;
; 1.071 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.053      ; 1.268      ;
; 1.073 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[1]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.271      ;
; 1.073 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.271      ;
; 1.073 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.053      ; 1.270      ;
; 1.073 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[11]            ; clk          ; clk         ; 0.000        ; 0.054      ; 1.271      ;
; 1.074 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.272      ;
; 1.075 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.053      ; 1.272      ;
; 1.077 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.053      ; 1.274      ;
; 1.077 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[11]            ; clk          ; clk         ; 0.000        ; 0.054      ; 1.275      ;
; 1.078 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.276      ;
; 1.083 ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; spi_dac:cp3|divisor_reloj:cp2|clkout      ; clk          ; clk         ; 0.000        ; 0.055      ; 1.282      ;
; 1.104 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.302      ;
; 1.104 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.054      ; 1.302      ;
; 1.107 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[0]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.305      ;
; 1.111 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[0]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.309      ;
; 1.129 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.053      ; 1.326      ;
; 1.133 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.053      ; 1.330      ;
; 1.150 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|contador[11]            ; clk          ; clk         ; 0.000        ; 0.055      ; 1.349      ;
; 1.151 ; divisor_reloj:cp2|contador[8]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.053      ; 1.348      ;
; 1.163 ; divisor_reloj:cp2|contador[0]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.054      ; 1.361      ;
; 1.164 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.055      ; 1.363      ;
; 1.166 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.364      ;
; 1.186 ; divisor_reloj:cp2|contador[3]             ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.384      ;
; 1.206 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.054      ; 1.404      ;
; 1.216 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.055      ; 1.415      ;
; 1.220 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.055      ; 1.419      ;
; 1.220 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.055      ; 1.419      ;
; 1.221 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.055      ; 1.420      ;
; 1.221 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; 0.055      ; 1.420      ;
; 1.230 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[11]            ; clk          ; clk         ; 0.000        ; 0.055      ; 1.429      ;
; 1.253 ; divisor_reloj:cp2|contador[8]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.053      ; 1.450      ;
; 1.286 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.053      ; 1.483      ;
; 1.290 ; divisor_reloj:cp2|contador[1]             ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.488      ;
; 1.307 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.055      ; 1.506      ;
; 1.311 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.055      ; 1.510      ;
; 1.311 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.055      ; 1.510      ;
; 1.312 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.055      ; 1.511      ;
; 1.312 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; 0.055      ; 1.511      ;
; 1.318 ; divisor_reloj:cp2|contador[2]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.054      ; 1.516      ;
; 1.319 ; divisor_reloj:cp2|contador[1]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.054      ; 1.517      ;
; 1.332 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[11]            ; clk          ; clk         ; 0.000        ; 0.055      ; 1.531      ;
; 1.335 ; divisor_reloj:cp2|contador[0]             ; divisor_reloj:cp2|contador[1]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.533      ;
; 1.344 ; divisor_reloj:cp2|contador[2]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.053      ; 1.541      ;
; 1.352 ; divisor_reloj:cp2|contador[3]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.053      ; 1.549      ;
; 1.374 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.055      ; 1.573      ;
; 1.378 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.055      ; 1.577      ;
; 1.378 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.055      ; 1.577      ;
; 1.379 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.055      ; 1.578      ;
; 1.379 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; 0.055      ; 1.578      ;
; 1.379 ; divisor_reloj:cp2|contador[8]             ; divisor_reloj:cp2|contador[11]            ; clk          ; clk         ; 0.000        ; 0.054      ; 1.577      ;
; 1.379 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.053      ; 1.576      ;
; 1.384 ; divisor_reloj:cp2|contador[2]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.582      ;
; 1.386 ; divisor_reloj:cp2|contador[0]             ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.584      ;
; 1.393 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[1]             ; clk          ; clk         ; 0.000        ; 0.055      ; 1.592      ;
; 1.394 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; 0.055      ; 1.593      ;
; 1.401 ; divisor_reloj:cp2|contador[3]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.599      ;
; 1.407 ; divisor_reloj:cp2|contador[2]             ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.605      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'spi_dac:cp3|divisor_reloj:cp2|clkout'                                                                                                                                 ;
+--------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                       ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.837 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.319      ;
; -0.677 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[3] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.159      ;
; -0.677 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[1] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.159      ;
; -0.677 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[2] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.159      ;
; -0.677 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[4] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.013     ; 1.159      ;
+--------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'spi_dac:cp3|divisor_reloj:cp2|clkout'                                                                                                                                 ;
+-------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                       ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 1.253 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[3] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.101      ; 1.018      ;
; 1.253 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[1] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.101      ; 1.018      ;
; 1.253 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[2] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.101      ; 1.018      ;
; 1.253 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[4] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.101      ; 1.018      ;
; 1.428 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.101      ; 1.193      ;
+-------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisor_reloj:cp2|clkout'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ;
; 0.183  ; 0.413        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 0.184  ; 0.414        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 0.186  ; 0.416        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 0.188  ; 0.418        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0                    ;
; 0.188  ; 0.418        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1                    ;
; 0.188  ; 0.418        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2                    ;
; 0.188  ; 0.418        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3                    ;
; 0.188  ; 0.418        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4                    ;
; 0.188  ; 0.418        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5                    ;
; 0.188  ; 0.418        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6                    ;
; 0.188  ; 0.418        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7                    ;
; 0.188  ; 0.418        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8                    ;
; 0.188  ; 0.418        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9                    ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ;
; 0.309  ; 0.525        ; 0.216          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ;
; 0.309  ; 0.525        ; 0.216          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ;
; 0.309  ; 0.525        ; 0.216          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ;
; 0.309  ; 0.525        ; 0.216          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ;
; 0.309  ; 0.525        ; 0.216          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ;
; 0.351  ; 0.581        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0                    ;
; 0.351  ; 0.581        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1                    ;
; 0.351  ; 0.581        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2                    ;
; 0.351  ; 0.581        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3                    ;
; 0.351  ; 0.581        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4                    ;
; 0.351  ; 0.581        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5                    ;
; 0.351  ; 0.581        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6                    ;
; 0.351  ; 0.581        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7                    ;
; 0.351  ; 0.581        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8                    ;
; 0.351  ; 0.581        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9                    ;
; 0.353  ; 0.583        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 0.355  ; 0.585        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 0.357  ; 0.587        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|altsyncram2|ram_block3a0|clk0                                                                     ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[0]|clk                                                                      ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[1]|clk                                                                      ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[2]|clk                                                                      ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[3]|clk                                                                      ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[4]|clk                                                                      ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout~clkctrl|inclk[0]                                                                                                      ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout~clkctrl|outclk                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout|q                                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout|q                                                                                                                     ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout~clkctrl|inclk[0]                                                                                                      ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout~clkctrl|outclk                                                                                                        ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|altsyncram2|ram_block3a0|clk0                                                                     ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[0]|clk                                                                      ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[1]|clk                                                                      ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[2]|clk                                                                      ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[3]|clk                                                                      ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[4]|clk                                                                      ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_dac:cp3|divisor_reloj:cp2|clkout'                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[10]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[11]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[12]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[13]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[14]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[15]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[8]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[9]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ;
; 0.252  ; 0.468        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[0]         ;
; 0.252  ; 0.468        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[10]         ;
; 0.252  ; 0.468        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[11]         ;
; 0.252  ; 0.468        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[12]         ;
; 0.252  ; 0.468        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[13]         ;
; 0.252  ; 0.468        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[14]         ;
; 0.252  ; 0.468        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[15]         ;
; 0.252  ; 0.468        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[2]          ;
; 0.252  ; 0.468        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[3]          ;
; 0.252  ; 0.468        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[4]          ;
; 0.252  ; 0.468        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[5]          ;
; 0.252  ; 0.468        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[6]          ;
; 0.252  ; 0.468        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[7]          ;
; 0.252  ; 0.468        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[8]          ;
; 0.252  ; 0.468        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[9]          ;
; 0.253  ; 0.469        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[1]         ;
; 0.253  ; 0.469        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[2]         ;
; 0.253  ; 0.469        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[3]         ;
; 0.253  ; 0.469        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[4]         ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ;
; 0.294  ; 0.478        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ;
; 0.304  ; 0.520        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ;
; 0.304  ; 0.520        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ;
; 0.304  ; 0.520        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ;
; 0.304  ; 0.520        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ;
; 0.304  ; 0.520        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ;
; 0.346  ; 0.530        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[1]         ;
; 0.346  ; 0.530        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[2]         ;
; 0.346  ; 0.530        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[3]         ;
; 0.346  ; 0.530        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[4]         ;
; 0.347  ; 0.531        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[0]         ;
; 0.347  ; 0.531        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[10]         ;
; 0.347  ; 0.531        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[11]         ;
; 0.347  ; 0.531        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[12]         ;
; 0.347  ; 0.531        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[13]         ;
; 0.347  ; 0.531        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[14]         ;
; 0.347  ; 0.531        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[15]         ;
; 0.347  ; 0.531        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[2]          ;
; 0.347  ; 0.531        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[3]          ;
; 0.347  ; 0.531        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[4]          ;
; 0.347  ; 0.531        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[5]          ;
; 0.347  ; 0.531        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[6]          ;
; 0.347  ; 0.531        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[7]          ;
; 0.347  ; 0.531        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[8]          ;
; 0.347  ; 0.531        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[9]          ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[10]|clk                     ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[11]|clk                     ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[12]|clk                     ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[13]|clk                     ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[14]|clk                     ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[15]|clk                     ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[2]|clk                      ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[3]|clk                      ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[4]|clk                      ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[5]|clk                      ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[6]|clk                      ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[7]|clk                      ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[8]|clk                      ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[9]|clk                      ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp4|Q[0]|clk                      ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp3|estado.e0|clk                 ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp3|estado.e1|clk                 ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp4|Q[1]|clk                      ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp4|Q[2]|clk                      ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp4|Q[3]|clk                      ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp4|Q[4]|clk                      ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp5|est.e0|clk                    ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp5|est.e1|clk                    ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp5|est.e2|clk                    ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp2|clkout~clkctrl|inclk[0]       ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp2|clkout~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp2|clkout|q                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp2|clkout|q                      ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; 9.683  ; 9.867        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|clkout                                         ;
; 9.683  ; 9.867        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[0]                                    ;
; 9.683  ; 9.867        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[10]                                   ;
; 9.683  ; 9.867        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[11]                                   ;
; 9.683  ; 9.867        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[1]                                    ;
; 9.683  ; 9.867        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[2]                                    ;
; 9.683  ; 9.867        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[3]                                    ;
; 9.683  ; 9.867        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[4]                                    ;
; 9.683  ; 9.867        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[5]                                    ;
; 9.683  ; 9.867        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[6]                                    ;
; 9.683  ; 9.867        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[7]                                    ;
; 9.683  ; 9.867        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[8]                                    ;
; 9.683  ; 9.867        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[9]                                    ;
; 9.683  ; 9.867        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                             ;
; 9.683  ; 9.867        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[0]                        ;
; 9.683  ; 9.867        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[1]                        ;
; 9.683  ; 9.867        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[2]                        ;
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                      ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|clkout|clk                                                   ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[0]|clk                                              ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[10]|clk                                             ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[11]|clk                                             ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[1]|clk                                              ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[2]|clk                                              ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[3]|clk                                              ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[4]|clk                                              ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[5]|clk                                              ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[6]|clk                                              ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[7]|clk                                              ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[8]|clk                                              ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[9]|clk                                              ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp3|cp2|clkout|clk                                               ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp3|cp2|contador[0]|clk                                          ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp3|cp2|contador[1]|clk                                          ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp3|cp2|contador[2]|clk                                          ;
; 9.848  ; 9.848        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                        ;
; 9.848  ; 9.848        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                          ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.916  ; 10.132       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|clkout                                         ;
; 9.916  ; 10.132       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[0]                                    ;
; 9.916  ; 10.132       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[10]                                   ;
; 9.916  ; 10.132       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[11]                                   ;
; 9.916  ; 10.132       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[1]                                    ;
; 9.916  ; 10.132       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[2]                                    ;
; 9.916  ; 10.132       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[3]                                    ;
; 9.916  ; 10.132       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[4]                                    ;
; 9.916  ; 10.132       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[5]                                    ;
; 9.916  ; 10.132       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[6]                                    ;
; 9.916  ; 10.132       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[7]                                    ;
; 9.916  ; 10.132       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[8]                                    ;
; 9.916  ; 10.132       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[9]                                    ;
; 9.916  ; 10.132       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                             ;
; 9.916  ; 10.132       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[0]                        ;
; 9.916  ; 10.132       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[1]                        ;
; 9.916  ; 10.132       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[2]                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.151 ; 10.151       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                        ;
; 10.151 ; 10.151       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                          ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|clkout|clk                                                   ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[0]|clk                                              ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[10]|clk                                             ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[11]|clk                                             ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[1]|clk                                              ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[2]|clk                                              ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[3]|clk                                              ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[4]|clk                                              ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[5]|clk                                              ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[6]|clk                                              ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[7]|clk                                              ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[8]|clk                                              ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[9]|clk                                              ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp3|cp2|clkout|clk                                               ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp3|cp2|contador[0]|clk                                          ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp3|cp2|contador[1]|clk                                          ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp3|cp2|contador[2]|clk                                          ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                      ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                              ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|clkout                                         ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[0]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[10]                                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[11]                                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[1]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[2]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[3]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[4]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[5]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[6]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[7]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[8]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[9]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                             ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[0]                        ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[1]                        ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[2]                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'                                                                                                              ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                       ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------+
; 499.750 ; 499.966      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[0]                                                ;
; 499.750 ; 499.966      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[1]                                                ;
; 499.750 ; 499.966      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[2]                                                ;
; 499.752 ; 499.968      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[0]                                                  ;
; 499.752 ; 499.968      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[1]                                                  ;
; 499.752 ; 499.968      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[2]                                                  ;
; 499.752 ; 499.968      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[3]                                                  ;
; 499.752 ; 499.968      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[4]                                                  ;
; 499.752 ; 499.968      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[5]                                                  ;
; 499.752 ; 499.968      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[6]                                                  ;
; 499.752 ; 499.968      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[7]                                                  ;
; 499.752 ; 499.968      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[8]                                                  ;
; 499.752 ; 499.968      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[9]                                                  ;
; 499.752 ; 499.968      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[3]                                                ;
; 499.752 ; 499.968      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:scint                                                    ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[0]                                               ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[1]                                               ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[2]                                               ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[3]                                               ;
; 499.753 ; 499.969      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|sc_prev                                                          ;
; 499.790 ; 499.974      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; spi_adc:cp1|cs                                                               ;
; 499.807 ; 500.023      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; spi_adc:cp1|cs                                                               ;
; 499.847 ; 500.031      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[0]                                               ;
; 499.847 ; 500.031      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[1]                                               ;
; 499.847 ; 500.031      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[2]                                               ;
; 499.847 ; 500.031      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[3]                                               ;
; 499.847 ; 500.031      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[0]                                                  ;
; 499.847 ; 500.031      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[1]                                                  ;
; 499.847 ; 500.031      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[2]                                                  ;
; 499.847 ; 500.031      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[3]                                                  ;
; 499.847 ; 500.031      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[4]                                                  ;
; 499.847 ; 500.031      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[5]                                                  ;
; 499.847 ; 500.031      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[6]                                                  ;
; 499.847 ; 500.031      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[7]                                                  ;
; 499.847 ; 500.031      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[8]                                                  ;
; 499.847 ; 500.031      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[9]                                                  ;
; 499.847 ; 500.031      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[3]                                                ;
; 499.847 ; 500.031      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:scint                                                    ;
; 499.847 ; 500.031      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|sc_prev                                                          ;
; 499.849 ; 500.033      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[0]                                                ;
; 499.849 ; 500.033      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[1]                                                ;
; 499.849 ; 500.033      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[2]                                                ;
; 499.986 ; 499.986      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|clkadc|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 499.986 ; 499.986      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|clkadc|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|cs|clk                                                                   ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[0]|clk                                                    ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[1]|clk                                                    ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[2]|clk                                                    ;
; 499.992 ; 499.992      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[0]|clk                                                      ;
; 499.992 ; 499.992      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[1]|clk                                                      ;
; 499.992 ; 499.992      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[2]|clk                                                      ;
; 499.992 ; 499.992      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[3]|clk                                                      ;
; 499.992 ; 499.992      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[4]|clk                                                      ;
; 499.992 ; 499.992      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[5]|clk                                                      ;
; 499.992 ; 499.992      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[6]|clk                                                      ;
; 499.992 ; 499.992      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[7]|clk                                                      ;
; 499.992 ; 499.992      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[8]|clk                                                      ;
; 499.992 ; 499.992      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[9]|clk                                                      ;
; 499.992 ; 499.992      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[3]|clk                                                    ;
; 499.992 ; 499.992      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:scint|clk                                                        ;
; 499.993 ; 499.993      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[0]|clk                                                   ;
; 499.993 ; 499.993      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[1]|clk                                                   ;
; 499.993 ; 499.993      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[2]|clk                                                   ;
; 499.993 ; 499.993      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[3]|clk                                                   ;
; 499.993 ; 499.993      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|sc_prev|clk                                                              ;
; 500.007 ; 500.007      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[0]|clk                                                   ;
; 500.007 ; 500.007      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[1]|clk                                                   ;
; 500.007 ; 500.007      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[2]|clk                                                   ;
; 500.007 ; 500.007      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[3]|clk                                                   ;
; 500.007 ; 500.007      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[0]|clk                                                      ;
; 500.007 ; 500.007      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[1]|clk                                                      ;
; 500.007 ; 500.007      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[2]|clk                                                      ;
; 500.007 ; 500.007      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[3]|clk                                                      ;
; 500.007 ; 500.007      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[4]|clk                                                      ;
; 500.007 ; 500.007      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[5]|clk                                                      ;
; 500.007 ; 500.007      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[6]|clk                                                      ;
; 500.007 ; 500.007      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[7]|clk                                                      ;
; 500.007 ; 500.007      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[8]|clk                                                      ;
; 500.007 ; 500.007      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[9]|clk                                                      ;
; 500.007 ; 500.007      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[3]|clk                                                    ;
; 500.007 ; 500.007      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:scint|clk                                                        ;
; 500.007 ; 500.007      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|sc_prev|clk                                                              ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[0]|clk                                                    ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[1]|clk                                                    ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[2]|clk                                                    ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|cs|clk                                                                   ;
; 500.013 ; 500.013      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|clkadc|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 500.013 ; 500.013      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|clkadc|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[0]                                               ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[1]                                               ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[2]                                               ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[3]                                               ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[0]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[1]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[2]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[3]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[4]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[5]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[6]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[7]                                                  ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; reset     ; clk        ; 5.660 ; 6.046 ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; sdi       ; clk        ; 6.373 ; 6.842 ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; reset     ; clk        ; -4.699 ; -5.105 ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; sdi       ; clk        ; -3.366 ; -3.783 ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+
; sck_adc   ; clk                                  ; 2.244 ;       ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; cs_adc    ; clk                                  ; 3.722 ; 3.668 ; Fall       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; sck_adc   ; clk                                  ;       ; 2.172 ; Fall       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; cs_dac    ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 6.036 ; 6.005 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sck_dac   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 6.149 ; 6.097 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sdo       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 5.835 ; 5.789 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; cs_dac    ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 6.591 ; 6.521 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; eop       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 7.731 ; 7.701 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sck_dac   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 6.901 ; 6.827 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sdo       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 5.587 ; 5.565 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+
; sck_adc   ; clk                                  ; 1.914 ;       ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; cs_adc    ; clk                                  ; 3.327 ; 3.273 ; Fall       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; sck_adc   ; clk                                  ;       ; 1.844 ; Fall       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; cs_dac    ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 5.720 ; 5.584 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sck_dac   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 5.335 ; 5.927 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sdo       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 5.629 ; 5.574 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; cs_dac    ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 5.851 ; 5.807 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; eop       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 6.683 ; 6.681 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sck_dac   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 6.178 ; 5.184 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sdo       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 5.436 ; 5.415 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                              ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; -1.835 ; -20.820       ;
; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.601 ; -9.744        ;
; divisor_reloj:cp2|clkout                               ; -0.341 ; -4.314        ;
; clk                                                    ; 18.421 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                               ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; divisor_reloj:cp2|clkout                               ; -0.244 ; -0.244        ;
; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; -0.212 ; -1.706        ;
; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.087  ; 0.000         ;
; clk                                                    ; 0.187  ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                         ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.336 ; -1.204        ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                         ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.935 ; 0.000         ;
+--------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; -1.000  ; -24.000       ;
; divisor_reloj:cp2|clkout                               ; -1.000  ; -18.000       ;
; clk                                                    ; 9.443   ; 0.000         ;
; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 499.771 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_dac:cp3|divisor_reloj:cp2|clkout'                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                           ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.835 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[2]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.547      ;
; -1.776 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6 ; spi_dac:cp3|reg_des:cp1|Q[10]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.488      ;
; -1.775 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6 ; spi_dac:cp3|reg_des:cp1|Q[9]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.487      ;
; -1.775 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6 ; spi_dac:cp3|reg_des:cp1|Q[7]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.487      ;
; -1.760 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7 ; spi_dac:cp3|reg_des:cp1|Q[9]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.472      ;
; -1.760 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7 ; spi_dac:cp3|reg_des:cp1|Q[7]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.472      ;
; -1.734 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6 ; spi_dac:cp3|reg_des:cp1|Q[6]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.446      ;
; -1.734 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7 ; spi_dac:cp3|reg_des:cp1|Q[10]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.446      ;
; -1.730 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6 ; spi_dac:cp3|reg_des:cp1|Q[8]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.442      ;
; -1.729 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4 ; spi_dac:cp3|reg_des:cp1|Q[10]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.441      ;
; -1.728 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4 ; spi_dac:cp3|reg_des:cp1|Q[9]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.440      ;
; -1.703 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8 ; spi_dac:cp3|reg_des:cp1|Q[10]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.415      ;
; -1.702 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6 ; spi_dac:cp3|reg_des:cp1|Q[11]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.414      ;
; -1.702 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8 ; spi_dac:cp3|reg_des:cp1|Q[9]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.414      ;
; -1.702 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8 ; spi_dac:cp3|reg_des:cp1|Q[7]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.414      ;
; -1.692 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[9]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.404      ;
; -1.692 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[7]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.404      ;
; -1.692 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7 ; spi_dac:cp3|reg_des:cp1|Q[6]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.404      ;
; -1.689 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8 ; spi_dac:cp3|reg_des:cp1|Q[4]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.401      ;
; -1.689 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5 ; spi_dac:cp3|reg_des:cp1|Q[9]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.401      ;
; -1.689 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5 ; spi_dac:cp3|reg_des:cp1|Q[7]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.401      ;
; -1.688 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7 ; spi_dac:cp3|reg_des:cp1|Q[8]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.400      ;
; -1.687 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7 ; spi_dac:cp3|reg_des:cp1|Q[11]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.399      ;
; -1.683 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4 ; spi_dac:cp3|reg_des:cp1|Q[8]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.395      ;
; -1.661 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8 ; spi_dac:cp3|reg_des:cp1|Q[6]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.373      ;
; -1.660 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5 ; spi_dac:cp3|reg_des:cp1|Q[10]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.372      ;
; -1.657 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7 ; spi_dac:cp3|reg_des:cp1|Q[5]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.369      ;
; -1.657 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8 ; spi_dac:cp3|reg_des:cp1|Q[8]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.369      ;
; -1.655 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4 ; spi_dac:cp3|reg_des:cp1|Q[11]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.367      ;
; -1.652 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[10]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.364      ;
; -1.639 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2 ; spi_dac:cp3|reg_des:cp1|Q[10]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.351      ;
; -1.638 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[4]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.350      ;
; -1.634 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3 ; spi_dac:cp3|reg_des:cp1|Q[9]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.346      ;
; -1.629 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8 ; spi_dac:cp3|reg_des:cp1|Q[11]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.341      ;
; -1.619 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[11]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.331      ;
; -1.616 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5 ; spi_dac:cp3|reg_des:cp1|Q[11]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.328      ;
; -1.614 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5 ; spi_dac:cp3|reg_des:cp1|Q[8]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.326      ;
; -1.612 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3 ; spi_dac:cp3|reg_des:cp1|Q[10]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.324      ;
; -1.610 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[6]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.322      ;
; -1.606 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[8]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.318      ;
; -1.604 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[3]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.316      ;
; -1.599 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8 ; spi_dac:cp3|reg_des:cp1|Q[5]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.311      ;
; -1.595 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1 ; spi_dac:cp3|reg_des:cp1|Q[11]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.307      ;
; -1.589 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[5]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.301      ;
; -1.565 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2 ; spi_dac:cp3|reg_des:cp1|Q[11]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.277      ;
; -1.561 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3 ; spi_dac:cp3|reg_des:cp1|Q[11]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.273      ;
; -1.542 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7 ; spi_dac:cp3|reg_des:cp1|Q[4]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.254      ;
; -1.475 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4 ; spi_dac:cp3|reg_des:cp1|Q[7]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.187      ;
; -1.469 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1 ; spi_dac:cp3|reg_des:cp1|Q[10]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.181      ;
; -1.436 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5 ; spi_dac:cp3|reg_des:cp1|Q[6]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.148      ;
; -1.425 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6 ; spi_dac:cp3|reg_des:cp1|Q[5]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.137      ;
; -1.391 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2 ; spi_dac:cp3|reg_des:cp1|Q[9]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.103      ;
; -1.388 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3 ; spi_dac:cp3|reg_des:cp1|Q[8]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.100      ;
; -1.361 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8 ; spi_dac:cp3|reg_des:cp1|Q[3]      ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 1.073      ;
; -1.137 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0 ; spi_dac:cp3|reg_des:cp1|Q[11]     ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.775     ; 0.849      ;
; -0.593 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[11]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 1.097      ;
; -0.593 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[10]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 1.097      ;
; -0.593 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[9]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 1.097      ;
; -0.547 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[11]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 1.051      ;
; -0.547 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[10]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 1.051      ;
; -0.547 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[9]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 1.051      ;
; -0.464 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[15]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 0.968      ;
; -0.464 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[14]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 0.968      ;
; -0.464 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[13]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 0.968      ;
; -0.464 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[12]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 0.968      ;
; -0.464 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[8]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 0.968      ;
; -0.464 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[7]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 0.968      ;
; -0.464 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[6]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 0.968      ;
; -0.464 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[5]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 0.968      ;
; -0.464 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[4]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 0.968      ;
; -0.464 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[3]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 0.968      ;
; -0.418 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[15]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 0.922      ;
; -0.418 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[14]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 0.922      ;
; -0.418 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[13]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 0.922      ;
; -0.418 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[12]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 0.922      ;
; -0.418 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[8]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 0.922      ;
; -0.418 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[7]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 0.922      ;
; -0.418 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[6]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 0.922      ;
; -0.418 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[5]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 0.922      ;
; -0.418 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[4]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 0.922      ;
; -0.418 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[3]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 0.922      ;
; -0.393 ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.093     ; 0.787      ;
; -0.392 ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.093     ; 0.786      ;
; -0.331 ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.094     ; 0.724      ;
; -0.330 ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.094     ; 0.723      ;
; -0.325 ; spi_dac:cp3|contador:cp4|Q[3]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.094     ; 0.718      ;
; -0.324 ; spi_dac:cp3|contador:cp4|Q[3]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.094     ; 0.717      ;
; -0.256 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[2]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 0.760      ;
; -0.237 ; spi_dac:cp3|contador:cp4|Q[4]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.094     ; 0.630      ;
; -0.228 ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.094     ; 0.621      ;
; -0.227 ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.094     ; 0.620      ;
; -0.222 ; spi_dac:cp3|contador:cp4|Q[4]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.094     ; 0.615      ;
; -0.195 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[3]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 0.699      ;
; -0.195 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[1]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 0.699      ;
; -0.195 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[2]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 0.699      ;
; -0.195 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[4]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 0.699      ;
; -0.122 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[0]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 0.626      ;
; -0.116 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[2]      ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 0.620      ;
; -0.062 ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[4]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.038     ; 1.011      ;
; -0.050 ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[3]     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.038     ; 0.999      ;
+--------+---------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                 ;
+---------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                      ; To Node                        ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -0.601  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[3] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.094     ; 1.039      ;
; -0.601  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[0] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.094     ; 1.039      ;
; -0.601  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[1] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.094     ; 1.039      ;
; -0.601  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[2] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.094     ; 1.039      ;
; -0.581  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[0]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.085     ; 1.028      ;
; -0.581  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[1]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.085     ; 1.028      ;
; -0.581  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[2]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.085     ; 1.028      ;
; -0.581  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[3]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.085     ; 1.028      ;
; -0.581  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[4]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.085     ; 1.028      ;
; -0.581  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[5]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.085     ; 1.028      ;
; -0.581  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[6]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.085     ; 1.028      ;
; -0.581  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[7]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.085     ; 1.028      ;
; -0.581  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[8]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.085     ; 1.028      ;
; -0.396  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[0]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.087      ; 1.015      ;
; -0.367  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[9]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.087     ; 0.812      ;
; -0.345  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|sc_prev            ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.094     ; 0.783      ;
; -0.343  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[2]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.087      ; 0.962      ;
; -0.342  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[1]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.087      ; 0.961      ;
; -0.162  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:scint      ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.089     ; 0.605      ;
; -0.156  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[3]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.089     ; 0.599      ;
; -0.076  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[0]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.085     ; 1.023      ;
; -0.076  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[1]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.085     ; 1.023      ;
; -0.076  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[2]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.085     ; 1.023      ;
; -0.076  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[3]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.085     ; 1.023      ;
; -0.076  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[4]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.085     ; 1.023      ;
; -0.076  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[5]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.085     ; 1.023      ;
; -0.076  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[6]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.085     ; 1.023      ;
; -0.076  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[7]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.085     ; 1.023      ;
; -0.076  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[8]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.085     ; 1.023      ;
; -0.024  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[3] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.094     ; 0.962      ;
; -0.024  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[0] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.094     ; 0.962      ;
; -0.024  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[1] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.094     ; 0.962      ;
; -0.024  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[2] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.094     ; 0.962      ;
; 0.147   ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[0]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.087      ; 0.972      ;
; 0.162   ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[9]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.087     ; 0.783      ;
; 0.200   ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[2]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.087      ; 0.919      ;
; 0.201   ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[1]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.087      ; 0.918      ;
; 0.228   ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|sc_prev            ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.094     ; 0.710      ;
; 0.382   ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:scint      ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.089     ; 0.561      ;
; 0.387   ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[3]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.089     ; 0.556      ;
; 499.327 ; spi_adc:cp1|sc_prev            ; spi_adc:cp1|cs                 ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.028     ; 0.632      ;
; 996.564 ; spi_adc:cp1|\datoin:dato[5]    ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 3.387      ;
; 997.192 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.215     ; 2.580      ;
; 997.225 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.215     ; 2.547      ;
; 997.227 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.215     ; 2.545      ;
; 997.260 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.215     ; 2.512      ;
; 997.343 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.215     ; 2.429      ;
; 997.348 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.215     ; 2.424      ;
; 997.378 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.215     ; 2.394      ;
; 997.381 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.215     ; 2.391      ;
; 997.401 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 2.555      ;
; 997.413 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.215     ; 2.359      ;
; 997.434 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 2.522      ;
; 997.448 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.215     ; 2.324      ;
; 997.451 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.215     ; 2.321      ;
; 997.473 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.026     ; 2.488      ;
; 997.486 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.215     ; 2.286      ;
; 997.488 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.026     ; 2.473      ;
; 997.499 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.215     ; 2.273      ;
; 997.506 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.026     ; 2.455      ;
; 997.516 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.215     ; 2.256      ;
; 997.521 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.026     ; 2.440      ;
; 997.534 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.215     ; 2.238      ;
; 997.550 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.215     ; 2.222      ;
; 997.551 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.215     ; 2.221      ;
; 997.552 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 2.404      ;
; 997.556 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.026     ; 2.405      ;
; 997.569 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.215     ; 2.203      ;
; 997.569 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.215     ; 2.203      ;
; 997.585 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.215     ; 2.187      ;
; 997.589 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.026     ; 2.372      ;
; 997.607 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.215     ; 2.165      ;
; 997.622 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 2.334      ;
; 997.623 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.026     ; 2.338      ;
; 997.624 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.026     ; 2.337      ;
; 997.639 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.026     ; 2.322      ;
; 997.656 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.026     ; 2.305      ;
; 997.660 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 2.296      ;
; 997.672 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.215     ; 2.100      ;
; 997.690 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.215     ; 2.082      ;
; 997.694 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.026     ; 2.267      ;
; 997.706 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.215     ; 2.066      ;
; 997.707 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.026     ; 2.254      ;
; 997.709 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.026     ; 2.252      ;
; 997.725 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 2.231      ;
; 997.732 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.026     ; 2.229      ;
; 997.743 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 2.213      ;
; 997.747 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.026     ; 2.214      ;
; 997.759 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.031     ; 2.197      ;
; 997.774 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.026     ; 2.187      ;
; 997.777 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.026     ; 2.184      ;
; 997.797 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.026     ; 2.164      ;
; 997.812 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.026     ; 2.149      ;
; 997.815 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.026     ; 2.146      ;
; 997.815 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.026     ; 2.146      ;
; 997.830 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.026     ; 2.131      ;
; 997.831 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.026     ; 2.130      ;
; 997.844 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.026     ; 2.117      ;
; 997.846 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.026     ; 2.115      ;
; 997.880 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.026     ; 2.081      ;
+---------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor_reloj:cp2|clkout'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                          ; Launch Clock                                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+
; -0.341 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.048     ; 1.248      ;
; -0.236 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.036     ; 1.187      ;
; -0.227 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.036     ; 1.178      ;
; -0.204 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.036     ; 1.155      ;
; -0.166 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.036     ; 1.117      ;
; -0.157 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.036     ; 1.108      ;
; -0.156 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.036     ; 1.107      ;
; -0.154 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.036     ; 1.105      ;
; -0.154 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.036     ; 1.105      ;
; -0.151 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.036     ; 1.102      ;
; -0.142 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.036     ; 1.093      ;
; -0.135 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.036     ; 1.086      ;
; -0.134 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.036     ; 1.085      ;
; -0.096 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.036     ; 1.047      ;
; -0.094 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.036     ; 1.045      ;
; -0.092 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.036     ; 1.043      ;
; -0.089 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.036     ; 1.040      ;
; -0.089 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.036     ; 1.040      ;
; -0.065 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.036     ; 1.016      ;
; -0.062 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.036     ; 1.013      ;
; -0.061 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.036     ; 1.012      ;
; 0.000  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.036     ; 0.951      ;
; 0.000  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.036     ; 0.951      ;
; 0.000  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.036     ; 0.951      ;
; 0.003  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.036     ; 0.948      ;
; 0.004  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.036     ; 0.947      ;
; 0.044  ; spi_adc:cp1|\datoin:dato[0]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 1.762      ; 2.647      ;
; 0.125  ; spi_adc:cp1|\datoin:dato[6]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 1.762      ; 2.566      ;
; 0.138  ; spi_adc:cp1|\datoin:dato[9]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 1.765      ; 2.556      ;
; 0.152  ; spi_adc:cp1|\datoin:dato[4]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 1.762      ; 2.539      ;
; 0.163  ; spi_adc:cp1|\datoin:dato[7]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 1.762      ; 2.528      ;
; 0.190  ; spi_adc:cp1|\datoin:dato[1]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 1.762      ; 2.501      ;
; 0.248  ; spi_adc:cp1|\datoin:dato[3]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 1.762      ; 2.443      ;
; 0.249  ; spi_adc:cp1|\datoin:dato[5]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 1.762      ; 2.442      ;
; 0.295  ; spi_adc:cp1|\datoin:dato[2]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 1.762      ; 2.396      ;
; 0.319  ; spi_adc:cp1|\datoin:dato[8]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 1.762      ; 2.372      ;
; 0.465  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.142      ; 0.686      ;
; 0.467  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.144      ; 0.686      ;
; 0.548  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.142      ; 0.603      ;
; 0.550  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.144      ; 0.603      ;
; 0.564  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.142      ; 0.587      ;
; 0.564  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.142      ; 0.587      ;
; 0.566  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.144      ; 0.587      ;
; 0.566  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.144      ; 0.587      ;
; 0.576  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.142      ; 0.575      ;
; 0.578  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.144      ; 0.575      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                              ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 18.421 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[11] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.531      ;
; 18.501 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[11] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.451      ;
; 18.508 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.444      ;
; 18.528 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.424      ;
; 18.547 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.405      ;
; 18.548 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.404      ;
; 18.556 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.396      ;
; 18.561 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[11] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.391      ;
; 18.567 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.385      ;
; 18.576 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.376      ;
; 18.585 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.367      ;
; 18.588 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.364      ;
; 18.591 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[11] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.361      ;
; 18.615 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.337      ;
; 18.627 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.325      ;
; 18.628 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.324      ;
; 18.629 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.323      ;
; 18.636 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.316      ;
; 18.637 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[11] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.315      ;
; 18.642 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[11] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.310      ;
; 18.645 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.307      ;
; 18.648 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.304      ;
; 18.649 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.303      ;
; 18.651 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.301      ;
; 18.664 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.288      ;
; 18.665 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.287      ;
; 18.685 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[0]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.267      ;
; 18.687 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.265      ;
; 18.688 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.264      ;
; 18.695 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.257      ;
; 18.696 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.256      ;
; 18.700 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.252      ;
; 18.703 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.249      ;
; 18.709 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[11] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.243      ;
; 18.709 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.243      ;
; 18.712 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.240      ;
; 18.713 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[1]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.239      ;
; 18.713 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.239      ;
; 18.714 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[11] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.238      ;
; 18.714 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.238      ;
; 18.717 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.235      ;
; 18.718 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.234      ;
; 18.718 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.234      ;
; 18.725 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.227      ;
; 18.728 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.224      ;
; 18.731 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.221      ;
; 18.739 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.213      ;
; 18.748 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.204      ;
; 18.755 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.197      ;
; 18.761 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[1]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.191      ;
; 18.767 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.185      ;
; 18.768 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[0]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.184      ;
; 18.769 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.183      ;
; 18.769 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.183      ;
; 18.770 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.182      ;
; 18.781 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[11] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.171      ;
; 18.785 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.167      ;
; 18.789 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.163      ;
; 18.790 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|clkout       ; clk          ; clk         ; 20.000       ; -0.035     ; 1.162      ;
; 18.790 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.162      ;
; 18.791 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.161      ;
; 18.793 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|clkout       ; clk          ; clk         ; 20.000       ; -0.035     ; 1.159      ;
; 18.796 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[1]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.156      ;
; 18.796 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.156      ;
; 18.797 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[11] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.155      ;
; 18.797 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.155      ;
; 18.800 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.152      ;
; 18.801 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.151      ;
; 18.801 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.151      ;
; 18.806 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.146      ;
; 18.808 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.144      ;
; 18.815 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.137      ;
; 18.821 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.131      ;
; 18.823 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.129      ;
; 18.827 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.125      ;
; 18.827 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.125      ;
; 18.827 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.125      ;
; 18.829 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[0]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.123      ;
; 18.854 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[11] ; clk          ; clk         ; 20.000       ; -0.035     ; 1.098      ;
; 18.856 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.096      ;
; 18.857 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[1]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.095      ;
; 18.857 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.095      ;
; 18.858 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.094      ;
; 18.861 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.091      ;
; 18.862 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.090      ;
; 18.867 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.085      ;
; 18.872 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.080      ;
; 18.873 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.079      ;
; 18.873 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|clkout       ; clk          ; clk         ; 20.000       ; -0.035     ; 1.079      ;
; 18.895 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[0]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.057      ;
; 18.906 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.046      ;
; 18.910 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.042      ;
; 18.910 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.042      ;
; 18.910 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.042      ;
; 18.924 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[1]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.028      ;
; 18.924 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.028      ;
; 18.930 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.022      ;
; 18.931 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.021      ;
; 18.932 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|clkout       ; clk          ; clk         ; 20.000       ; -0.035     ; 1.020      ;
; 18.934 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|clkout       ; clk          ; clk         ; 20.000       ; -0.035     ; 1.018      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor_reloj:cp2|clkout'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                          ; Launch Clock                                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+
; -0.244 ; spi_adc:cp1|\datoin:dato[8]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 2.093      ; 2.033      ;
; -0.236 ; spi_adc:cp1|\datoin:dato[5]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 2.093      ; 2.041      ;
; -0.236 ; spi_adc:cp1|\datoin:dato[2]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 2.093      ; 2.041      ;
; -0.165 ; spi_adc:cp1|\datoin:dato[3]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 2.093      ; 2.112      ;
; -0.131 ; spi_adc:cp1|\datoin:dato[1]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 2.093      ; 2.146      ;
; -0.121 ; spi_adc:cp1|\datoin:dato[4]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 2.093      ; 2.156      ;
; -0.114 ; spi_adc:cp1|\datoin:dato[7]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 2.093      ; 2.163      ;
; -0.089 ; spi_adc:cp1|\datoin:dato[6]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 2.093      ; 2.188      ;
; -0.088 ; spi_adc:cp1|\datoin:dato[9]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 2.095      ; 2.191      ;
; -0.024 ; spi_adc:cp1|\datoin:dato[0]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 2.093      ; 2.253      ;
; 0.168  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.224      ; 0.496      ;
; 0.169  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.222      ; 0.495      ;
; 0.175  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.224      ; 0.503      ;
; 0.176  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.222      ; 0.502      ;
; 0.176  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.224      ; 0.504      ;
; 0.177  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.222      ; 0.503      ;
; 0.186  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.224      ; 0.514      ;
; 0.187  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.222      ; 0.513      ;
; 0.187  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.036      ; 0.307      ;
; 0.257  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.224      ; 0.585      ;
; 0.258  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.222      ; 0.584      ;
; 0.337  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.036      ; 0.457      ;
; 0.338  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.036      ; 0.458      ;
; 0.403  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.036      ; 0.523      ;
; 0.403  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.036      ; 0.523      ;
; 0.468  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.036      ; 0.588      ;
; 0.469  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.036      ; 0.589      ;
; 0.505  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.036      ; 0.625      ;
; 0.506  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.036      ; 0.626      ;
; 0.523  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.036      ; 0.643      ;
; 0.528  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.036      ; 0.648      ;
; 0.557  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.036      ; 0.677      ;
; 0.561  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.036      ; 0.681      ;
; 0.566  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.036      ; 0.686      ;
; 0.567  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.036      ; 0.687      ;
; 0.569  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.036      ; 0.689      ;
; 0.570  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.036      ; 0.690      ;
; 0.575  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.036      ; 0.695      ;
; 0.579  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.036      ; 0.699      ;
; 0.598  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.036      ; 0.718      ;
; 0.639  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.036      ; 0.759      ;
; 0.639  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.036      ; 0.759      ;
; 0.642  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.036      ; 0.762      ;
; 0.659  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.036      ; 0.779      ;
; 0.662  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.036      ; 0.782      ;
; 1.068  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 1.169      ;
; 1.068  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 1.169      ;
; 1.068  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 1.169      ;
; 1.068  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 1.169      ;
; 1.068  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 1.169      ;
; 1.068  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 1.169      ;
; 1.068  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 1.169      ;
; 1.068  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 1.169      ;
; 1.068  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 1.169      ;
; 1.068  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 1.169      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_dac:cp3|divisor_reloj:cp2|clkout'                                                                                                                                                               ;
+--------+---------------------------------------+---------------------------------------+--------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                                           ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.212 ; spi_adc:cp1|\datoin:dato[5]           ; spi_dac:cp3|reg_des:cp1|Q[7]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 0.814      ;
; -0.210 ; spi_adc:cp1|\datoin:dato[6]           ; spi_dac:cp3|reg_des:cp1|Q[8]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 0.816      ;
; -0.192 ; spi_adc:cp1|\datoin:dato[1]           ; spi_dac:cp3|reg_des:cp1|Q[3]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 0.834      ;
; -0.177 ; spi_adc:cp1|\datoin:dato[7]           ; spi_dac:cp3|reg_des:cp1|Q[9]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 0.849      ;
; -0.160 ; spi_adc:cp1|\datoin:dato[5]           ; spi_dac:cp3|reg_des:cp1|Q[8]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 0.866      ;
; -0.153 ; spi_adc:cp1|\datoin:dato[2]           ; spi_dac:cp3|reg_des:cp1|Q[4]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 0.873      ;
; -0.138 ; spi_adc:cp1|\datoin:dato[4]           ; spi_dac:cp3|reg_des:cp1|Q[6]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 0.888      ;
; -0.137 ; divisor_reloj:cp2|clkout              ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; divisor_reloj:cp2|clkout                               ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 1.220      ; 1.292      ;
; -0.135 ; divisor_reloj:cp2|clkout              ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ; divisor_reloj:cp2|clkout                               ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 1.220      ; 1.294      ;
; -0.125 ; spi_adc:cp1|\datoin:dato[3]           ; spi_dac:cp3|reg_des:cp1|Q[5]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 0.901      ;
; -0.114 ; spi_adc:cp1|\datoin:dato[5]           ; spi_dac:cp3|reg_des:cp1|Q[10]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 0.912      ;
; -0.113 ; spi_adc:cp1|\datoin:dato[5]           ; spi_dac:cp3|reg_des:cp1|Q[11]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 0.913      ;
; -0.099 ; spi_adc:cp1|\datoin:dato[0]           ; spi_dac:cp3|reg_des:cp1|Q[3]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 0.927      ;
; -0.083 ; spi_adc:cp1|\datoin:dato[2]           ; spi_dac:cp3|reg_des:cp1|Q[5]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 0.943      ;
; -0.081 ; spi_adc:cp1|\datoin:dato[2]           ; spi_dac:cp3|reg_des:cp1|Q[6]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 0.945      ;
; -0.081 ; spi_adc:cp1|\datoin:dato[0]           ; spi_dac:cp3|reg_des:cp1|Q[5]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 0.945      ;
; -0.079 ; spi_adc:cp1|\datoin:dato[0]           ; spi_dac:cp3|reg_des:cp1|Q[6]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 0.947      ;
; -0.075 ; spi_adc:cp1|\datoin:dato[5]           ; spi_dac:cp3|reg_des:cp1|Q[9]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 0.951      ;
; -0.074 ; spi_adc:cp1|\datoin:dato[2]           ; spi_dac:cp3|reg_des:cp1|Q[8]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 0.952      ;
; -0.072 ; spi_adc:cp1|\datoin:dato[0]           ; spi_dac:cp3|reg_des:cp1|Q[8]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 0.954      ;
; -0.071 ; spi_adc:cp1|\datoin:dato[7]           ; spi_dac:cp3|reg_des:cp1|Q[10]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 0.955      ;
; -0.070 ; spi_adc:cp1|\datoin:dato[7]           ; spi_dac:cp3|reg_des:cp1|Q[11]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 0.956      ;
; -0.068 ; spi_adc:cp1|\datoin:dato[6]           ; spi_dac:cp3|reg_des:cp1|Q[10]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 0.958      ;
; -0.067 ; spi_adc:cp1|\datoin:dato[6]           ; spi_dac:cp3|reg_des:cp1|Q[11]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 0.959      ;
; -0.055 ; spi_adc:cp1|\datoin:dato[0]           ; spi_dac:cp3|reg_des:cp1|Q[4]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 0.971      ;
; -0.035 ; spi_adc:cp1|\datoin:dato[4]           ; spi_dac:cp3|reg_des:cp1|Q[8]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 0.991      ;
; -0.029 ; spi_adc:cp1|\datoin:dato[1]           ; spi_dac:cp3|reg_des:cp1|Q[5]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 0.997      ;
; -0.029 ; spi_adc:cp1|\datoin:dato[6]           ; spi_dac:cp3|reg_des:cp1|Q[9]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 0.997      ;
; -0.028 ; spi_adc:cp1|\datoin:dato[2]           ; spi_dac:cp3|reg_des:cp1|Q[10]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 0.998      ;
; -0.027 ; spi_adc:cp1|\datoin:dato[2]           ; spi_dac:cp3|reg_des:cp1|Q[11]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 0.999      ;
; -0.027 ; spi_adc:cp1|\datoin:dato[1]           ; spi_dac:cp3|reg_des:cp1|Q[6]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 0.999      ;
; -0.026 ; spi_adc:cp1|\datoin:dato[0]           ; spi_dac:cp3|reg_des:cp1|Q[10]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 1.000      ;
; -0.025 ; spi_adc:cp1|\datoin:dato[0]           ; spi_dac:cp3|reg_des:cp1|Q[11]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 1.001      ;
; -0.020 ; spi_adc:cp1|\datoin:dato[1]           ; spi_dac:cp3|reg_des:cp1|Q[8]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 1.006      ;
; -0.003 ; spi_adc:cp1|\datoin:dato[1]           ; spi_dac:cp3|reg_des:cp1|Q[4]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 1.023      ;
; 0.011  ; spi_adc:cp1|\datoin:dato[2]           ; spi_dac:cp3|reg_des:cp1|Q[9]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 1.037      ;
; 0.011  ; spi_adc:cp1|\datoin:dato[4]           ; spi_dac:cp3|reg_des:cp1|Q[10]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 1.037      ;
; 0.012  ; spi_adc:cp1|\datoin:dato[4]           ; spi_dac:cp3|reg_des:cp1|Q[11]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 1.038      ;
; 0.013  ; spi_adc:cp1|\datoin:dato[0]           ; spi_dac:cp3|reg_des:cp1|Q[9]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 1.039      ;
; 0.019  ; spi_adc:cp1|\datoin:dato[2]           ; spi_dac:cp3|reg_des:cp1|Q[7]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 1.045      ;
; 0.021  ; spi_adc:cp1|\datoin:dato[0]           ; spi_dac:cp3|reg_des:cp1|Q[7]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 1.047      ;
; 0.022  ; spi_adc:cp1|\datoin:dato[3]           ; spi_dac:cp3|reg_des:cp1|Q[6]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 1.048      ;
; 0.026  ; spi_adc:cp1|\datoin:dato[1]           ; spi_dac:cp3|reg_des:cp1|Q[10]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 1.052      ;
; 0.027  ; spi_adc:cp1|\datoin:dato[1]           ; spi_dac:cp3|reg_des:cp1|Q[11]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 1.053      ;
; 0.029  ; spi_adc:cp1|\datoin:dato[3]           ; spi_dac:cp3|reg_des:cp1|Q[8]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 1.055      ;
; 0.047  ; spi_adc:cp1|\datoin:dato[8]           ; spi_dac:cp3|reg_des:cp1|Q[10]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 1.073      ;
; 0.050  ; spi_adc:cp1|\datoin:dato[4]           ; spi_dac:cp3|reg_des:cp1|Q[9]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 1.076      ;
; 0.058  ; spi_adc:cp1|\datoin:dato[4]           ; spi_dac:cp3|reg_des:cp1|Q[7]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 1.084      ;
; 0.065  ; spi_adc:cp1|\datoin:dato[1]           ; spi_dac:cp3|reg_des:cp1|Q[9]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 1.091      ;
; 0.073  ; spi_adc:cp1|\datoin:dato[1]           ; spi_dac:cp3|reg_des:cp1|Q[7]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 1.099      ;
; 0.075  ; spi_adc:cp1|\datoin:dato[3]           ; spi_dac:cp3|reg_des:cp1|Q[10]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 1.101      ;
; 0.076  ; spi_adc:cp1|\datoin:dato[3]           ; spi_dac:cp3|reg_des:cp1|Q[11]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 1.102      ;
; 0.091  ; spi_adc:cp1|\datoin:dato[9]           ; spi_dac:cp3|reg_des:cp1|Q[11]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.364      ; 1.119      ;
; 0.114  ; spi_adc:cp1|\datoin:dato[3]           ; spi_dac:cp3|reg_des:cp1|Q[9]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 1.140      ;
; 0.122  ; spi_adc:cp1|\datoin:dato[3]           ; spi_dac:cp3|reg_des:cp1|Q[7]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 1.148      ;
; 0.144  ; spi_adc:cp1|\datoin:dato[8]           ; spi_dac:cp3|reg_des:cp1|Q[11]         ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 1.170      ;
; 0.179  ; spi_adc:cp1|\datoin:dato[0]           ; spi_dac:cp3|reg_des:cp1|Q[2]          ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.362      ; 1.205      ;
; 0.185  ; spi_dac:cp3|reg_des:cp1|Q[2]          ; spi_dac:cp3|reg_des:cp1|Q[2]          ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; spi_dac:cp3|contador:cp4|Q[0]         ; spi_dac:cp3|contador:cp4|Q[0]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.038      ; 0.307      ;
; 0.187  ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.036      ; 0.307      ;
; 0.191  ; spi_dac:cp3|reg_des:cp1|Q[14]         ; spi_dac:cp3|reg_des:cp1|Q[15]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.038      ; 0.313      ;
; 0.191  ; spi_dac:cp3|reg_des:cp1|Q[3]          ; spi_dac:cp3|reg_des:cp1|Q[4]          ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.038      ; 0.313      ;
; 0.191  ; spi_dac:cp3|reg_des:cp1|Q[2]          ; spi_dac:cp3|reg_des:cp1|Q[3]          ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.038      ; 0.313      ;
; 0.192  ; spi_dac:cp3|reg_des:cp1|Q[12]         ; spi_dac:cp3|reg_des:cp1|Q[13]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.038      ; 0.314      ;
; 0.193  ; spi_dac:cp3|reg_des:cp1|Q[13]         ; spi_dac:cp3|reg_des:cp1|Q[14]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.038      ; 0.315      ;
; 0.261  ; spi_dac:cp3|reg_des:cp1|Q[11]         ; spi_dac:cp3|reg_des:cp1|Q[12]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.038      ; 0.383      ;
; 0.277  ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.036      ; 0.397      ;
; 0.292  ; spi_dac:cp3|reg_des:cp1|Q[7]          ; spi_dac:cp3|reg_des:cp1|Q[8]          ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.038      ; 0.414      ;
; 0.293  ; spi_dac:cp3|reg_des:cp1|Q[6]          ; spi_dac:cp3|reg_des:cp1|Q[7]          ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.038      ; 0.415      ;
; 0.297  ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.036      ; 0.417      ;
; 0.297  ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.039      ; 0.420      ;
; 0.297  ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.039      ; 0.420      ;
; 0.299  ; spi_dac:cp3|reg_des:cp1|Q[4]          ; spi_dac:cp3|reg_des:cp1|Q[5]          ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.038      ; 0.421      ;
; 0.302  ; spi_dac:cp3|reg_des:cp1|Q[10]         ; spi_dac:cp3|reg_des:cp1|Q[11]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.038      ; 0.424      ;
; 0.303  ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.039      ; 0.426      ;
; 0.313  ; spi_dac:cp3|reg_des:cp1|Q[9]          ; spi_dac:cp3|reg_des:cp1|Q[10]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.038      ; 0.435      ;
; 0.351  ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.036      ; 0.471      ;
; 0.367  ; spi_dac:cp3|reg_des:cp1|Q[5]          ; spi_dac:cp3|reg_des:cp1|Q[6]          ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.038      ; 0.489      ;
; 0.390  ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.039      ; 0.513      ;
; 0.393  ; spi_dac:cp3|reg_des:cp1|Q[8]          ; spi_dac:cp3|reg_des:cp1|Q[9]          ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.038      ; 0.515      ;
; 0.419  ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.036      ; 0.539      ;
; 0.421  ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.036      ; 0.541      ;
; 0.446  ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.039      ; 0.569      ;
; 0.455  ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.039      ; 0.578      ;
; 0.455  ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.039      ; 0.578      ;
; 0.458  ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.039      ; 0.581      ;
; 0.475  ; divisor_reloj:cp2|clkout              ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; divisor_reloj:cp2|clkout                               ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.220      ; 1.404      ;
; 0.477  ; divisor_reloj:cp2|clkout              ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ; divisor_reloj:cp2|clkout                               ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.220      ; 1.406      ;
; 0.487  ; spi_dac:cp3|contador:cp4|Q[0]         ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.039      ; 0.610      ;
; 0.492  ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.036      ; 0.612      ;
; 0.509  ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.039      ; 0.632      ;
; 0.521  ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.039      ; 0.644      ;
; 0.551  ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.036      ; 0.671      ;
; 0.574  ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.036      ; 0.694      ;
; 0.640  ; spi_dac:cp3|contador:cp4|Q[0]         ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.039      ; 0.763      ;
; 0.643  ; spi_dac:cp3|contador:cp4|Q[0]         ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.039      ; 0.766      ;
; 0.706  ; spi_dac:cp3|contador:cp4|Q[0]         ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.039      ; 0.829      ;
; 0.797  ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|reg_des:cp1|Q[8]          ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.093      ; 0.494      ;
; 0.798  ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|reg_des:cp1|Q[14]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.093      ; 0.495      ;
; 0.800  ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|reg_des:cp1|Q[15]         ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.093      ; 0.497      ;
+--------+---------------------------------------+---------------------------------------+--------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+-------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.087 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[3]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 0.527      ;
; 0.092 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:scint      ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 0.532      ;
; 0.100 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[0] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 0.535      ;
; 0.103 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[1] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 0.538      ;
; 0.180 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.187 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; spi_adc:cp1|sc_prev            ; spi_adc:cp1|sc_prev            ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_adc:cp1|\datoin:dato[9]    ; spi_adc:cp1|\datoin:dato[9]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:indice[3]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:scint      ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:altaimp[2] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:altaimp[1] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.195 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:altaimp[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.202 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[0]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 0.826      ;
; 0.206 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[2]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 0.830      ;
; 0.211 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[3] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 0.646      ;
; 0.219 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|sc_prev            ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 0.654      ;
; 0.219 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[1]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 0.843      ;
; 0.327 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|sc_prev            ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.441      ;
; 0.334 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.461      ;
; 0.336 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:altaimp[2] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.455      ;
; 0.352 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:altaimp[1] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.471      ;
; 0.354 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[2] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 0.789      ;
; 0.355 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:altaimp[3] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.474      ;
; 0.372 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[9]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 0.814      ;
; 0.411 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:altaimp[3] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.530      ;
; 0.422 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.725      ;
; 0.423 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:altaimp[2] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.542      ;
; 0.429 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.732      ;
; 0.443 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:altaimp[3] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.557      ;
; 0.453 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.756      ;
; 0.454 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:altaimp[3] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.463 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:altaimp[1] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.577      ;
; 0.469 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:altaimp[3] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.479 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:altaimp[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.593      ;
; 0.541 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:indice[3]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.660      ;
; 0.547 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.855      ;
; 0.548 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.856      ;
; 0.548 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.856      ;
; 0.565 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.868      ;
; 0.566 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.869      ;
; 0.566 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.869      ;
; 0.600 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[0]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.156      ; 1.045      ;
; 0.600 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[1]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.156      ; 1.045      ;
; 0.600 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[2]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.156      ; 1.045      ;
; 0.600 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[3]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.156      ; 1.045      ;
; 0.600 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[4]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.156      ; 1.045      ;
; 0.600 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[5]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.156      ; 1.045      ;
; 0.600 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[6]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.156      ; 1.045      ;
; 0.600 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[7]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.156      ; 1.045      ;
; 0.600 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[8]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.156      ; 1.045      ;
; 0.603 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.911      ;
; 0.604 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.912      ;
; 0.604 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.912      ;
; 0.605 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:altaimp[2] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.719      ;
; 0.612 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.739      ;
; 0.634 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[3]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.151      ; 0.574      ;
; 0.641 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:scint      ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.151      ; 0.581      ;
; 0.647 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.955      ;
; 0.648 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.956      ;
; 0.648 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.956      ;
; 0.661 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[0] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.146      ; 0.596      ;
; 0.665 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.973      ;
; 0.666 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.974      ;
; 0.666 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.974      ;
; 0.667 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[1] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.146      ; 0.602      ;
; 0.719 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[1]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.335      ; 0.843      ;
; 0.726 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[2]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.335      ; 0.850      ;
; 0.727 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.854      ;
; 0.727 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.854      ;
; 0.737 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:scint      ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.856      ;
; 0.743 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[9]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.864      ;
; 0.751 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.878      ;
; 0.752 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.879      ;
; 0.757 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|sc_prev            ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.871      ;
; 0.773 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[9]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.139     ; 0.718      ;
; 0.779 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[3] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.146      ; 0.714      ;
; 0.784 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[0]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.335      ; 0.908      ;
; 0.805 ; spi_adc:cp1|\datoin:dato[0]    ; spi_adc:cp1|\datoin:dato[0]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.925      ;
; 0.807 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|sc_prev            ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.146      ; 0.742      ;
; 0.812 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:indice[3]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 0.755      ;
; 0.813 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:indice[3]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 0.756      ;
; 0.814 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:indice[3]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 0.757      ;
; 0.842 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:scint      ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 0.785      ;
; 0.856 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|sc_prev            ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.146     ; 0.794      ;
; 0.897 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[9]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.023      ;
; 0.901 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[9]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.153      ; 0.843      ;
; 0.915 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:scint      ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 0.858      ;
; 0.928 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[2] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.146      ; 0.863      ;
; 0.932 ; spi_adc:cp1|\datoin:dato[8]    ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.052      ;
; 0.934 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[9]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.139     ; 0.879      ;
; 0.935 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:dato[9]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.056      ;
; 0.935 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|sc_prev            ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.146     ; 0.873      ;
; 0.936 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[9]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.139     ; 0.881      ;
; 0.953 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:dato[9]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.079      ;
; 0.987 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:scint      ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.141     ; 0.930      ;
; 0.997 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[9]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.123      ;
; 1.001 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|sc_prev            ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.146     ; 0.939      ;
; 1.015 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:dato[9]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.141      ;
+-------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                    ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.200 ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.320      ;
; 0.203 ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.323      ;
; 0.209 ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.329      ;
; 0.216 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.335      ;
; 0.313 ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.433      ;
; 0.314 ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.434      ;
; 0.323 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.442      ;
; 0.419 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.538      ;
; 0.438 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.557      ;
; 0.438 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.557      ;
; 0.439 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.558      ;
; 0.443 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.562      ;
; 0.451 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.570      ;
; 0.455 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.574      ;
; 0.511 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[11]            ; clk          ; clk         ; 0.000        ; 0.035      ; 0.630      ;
; 0.513 ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.633      ;
; 0.513 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.035      ; 0.632      ;
; 0.531 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.650      ;
; 0.543 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.662      ;
; 0.543 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.662      ;
; 0.544 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.663      ;
; 0.547 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.666      ;
; 0.547 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.666      ;
; 0.548 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.667      ;
; 0.548 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.667      ;
; 0.549 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.668      ;
; 0.551 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.670      ;
; 0.551 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.670      ;
; 0.552 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.671      ;
; 0.553 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.672      ;
; 0.554 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[1]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.673      ;
; 0.571 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[0]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.690      ;
; 0.590 ; divisor_reloj:cp2|contador[2]             ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.709      ;
; 0.595 ; divisor_reloj:cp2|contador[11]            ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.035      ; 0.714      ;
; 0.598 ; divisor_reloj:cp2|contador[8]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.717      ;
; 0.603 ; divisor_reloj:cp2|contador[1]             ; divisor_reloj:cp2|contador[1]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.722      ;
; 0.615 ; divisor_reloj:cp2|contador[0]             ; divisor_reloj:cp2|contador[0]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.734      ;
; 0.653 ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; spi_dac:cp3|divisor_reloj:cp2|clkout      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.773      ;
; 0.654 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.773      ;
; 0.656 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.775      ;
; 0.656 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.775      ;
; 0.658 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.777      ;
; 0.658 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.777      ;
; 0.658 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[11]            ; clk          ; clk         ; 0.000        ; 0.035      ; 0.777      ;
; 0.659 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.035      ; 0.778      ;
; 0.659 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[1]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.778      ;
; 0.660 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.779      ;
; 0.660 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.779      ;
; 0.662 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.781      ;
; 0.662 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[11]            ; clk          ; clk         ; 0.000        ; 0.035      ; 0.781      ;
; 0.663 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[1]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.782      ;
; 0.666 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.785      ;
; 0.666 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.785      ;
; 0.673 ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; spi_dac:cp3|divisor_reloj:cp2|clkout      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.793      ;
; 0.675 ; divisor_reloj:cp2|contador[3]             ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.794      ;
; 0.676 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[0]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.795      ;
; 0.679 ; divisor_reloj:cp2|contador[8]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.798      ;
; 0.680 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[0]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.799      ;
; 0.680 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.799      ;
; 0.691 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|contador[11]            ; clk          ; clk         ; 0.000        ; 0.035      ; 0.810      ;
; 0.700 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.035      ; 0.819      ;
; 0.704 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.035      ; 0.823      ;
; 0.706 ; divisor_reloj:cp2|contador[0]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.825      ;
; 0.712 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.831      ;
; 0.725 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.844      ;
; 0.725 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.844      ;
; 0.726 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.845      ;
; 0.728 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.035      ; 0.847      ;
; 0.730 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.849      ;
; 0.741 ; divisor_reloj:cp2|contador[8]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.035      ; 0.860      ;
; 0.742 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[11]            ; clk          ; clk         ; 0.000        ; 0.035      ; 0.861      ;
; 0.743 ; divisor_reloj:cp2|contador[1]             ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.862      ;
; 0.763 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.882      ;
; 0.766 ; divisor_reloj:cp2|contador[0]             ; divisor_reloj:cp2|contador[1]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.885      ;
; 0.767 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.886      ;
; 0.780 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.899      ;
; 0.780 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.899      ;
; 0.781 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.900      ;
; 0.785 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.904      ;
; 0.787 ; divisor_reloj:cp2|contador[1]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.906      ;
; 0.787 ; divisor_reloj:cp2|contador[2]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.906      ;
; 0.810 ; divisor_reloj:cp2|contador[3]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.929      ;
; 0.810 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.929      ;
; 0.810 ; divisor_reloj:cp2|contador[2]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.929      ;
; 0.811 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[11]            ; clk          ; clk         ; 0.000        ; 0.035      ; 0.930      ;
; 0.812 ; divisor_reloj:cp2|contador[3]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.931      ;
; 0.812 ; divisor_reloj:cp2|contador[2]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.931      ;
; 0.820 ; divisor_reloj:cp2|contador[0]             ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.939      ;
; 0.821 ; divisor_reloj:cp2|contador[2]             ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.940      ;
; 0.823 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.942      ;
; 0.823 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.942      ;
; 0.824 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.943      ;
; 0.824 ; divisor_reloj:cp2|contador[8]             ; divisor_reloj:cp2|contador[11]            ; clk          ; clk         ; 0.000        ; 0.035      ; 0.943      ;
; 0.828 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.947      ;
; 0.828 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.947      ;
; 0.836 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.955      ;
; 0.838 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.957      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'spi_dac:cp3|divisor_reloj:cp2|clkout'                                                                                                                                 ;
+--------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                       ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.336 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 0.840      ;
; -0.217 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[3] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 0.721      ;
; -0.217 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[1] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 0.721      ;
; -0.217 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[2] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 0.721      ;
; -0.217 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[4] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.017      ; 0.721      ;
+--------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'spi_dac:cp3|divisor_reloj:cp2|clkout'                                                                                                                                 ;
+-------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                       ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.935 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[3] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.094      ; 0.633      ;
; 0.935 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[1] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.094      ; 0.633      ;
; 0.935 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[2] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.094      ; 0.633      ;
; 0.935 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[4] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.094      ; 0.633      ;
; 1.038 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.093      ; 0.735      ;
+-------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_dac:cp3|divisor_reloj:cp2|clkout'                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[10]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[11]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[12]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[13]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[14]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[15]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[8]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[9]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[0]         ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[1]         ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[2]         ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[3]         ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[4]         ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[10]         ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[11]         ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[12]         ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[13]         ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[14]         ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[15]         ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[2]          ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[3]          ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[4]          ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[5]          ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[6]          ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[7]          ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[8]          ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[9]          ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ;
; 0.363  ; 0.547        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[0]         ;
; 0.363  ; 0.547        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[1]         ;
; 0.363  ; 0.547        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[2]         ;
; 0.363  ; 0.547        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[3]         ;
; 0.363  ; 0.547        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[4]         ;
; 0.363  ; 0.547        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[12]         ;
; 0.363  ; 0.547        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[13]         ;
; 0.363  ; 0.547        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[14]         ;
; 0.363  ; 0.547        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[15]         ;
; 0.363  ; 0.547        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[2]          ;
; 0.363  ; 0.547        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[3]          ;
; 0.363  ; 0.547        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[4]          ;
; 0.363  ; 0.547        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[5]          ;
; 0.363  ; 0.547        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[6]          ;
; 0.363  ; 0.547        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[7]          ;
; 0.363  ; 0.547        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[8]          ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[10]         ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[11]         ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[9]          ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[10]|clk                     ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[11]|clk                     ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[12]|clk                     ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[13]|clk                     ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[14]|clk                     ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[15]|clk                     ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[2]|clk                      ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[3]|clk                      ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[4]|clk                      ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[5]|clk                      ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[6]|clk                      ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[7]|clk                      ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[8]|clk                      ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[9]|clk                      ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp3|estado.e0|clk                 ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp3|estado.e1|clk                 ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp4|Q[0]|clk                      ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp4|Q[1]|clk                      ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp4|Q[2]|clk                      ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp4|Q[3]|clk                      ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp4|Q[4]|clk                      ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp5|est.e0|clk                    ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp5|est.e1|clk                    ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp5|est.e2|clk                    ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp2|clkout~clkctrl|inclk[0]       ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp2|clkout~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp2|clkout|q                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp2|clkout|q                      ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisor_reloj:cp2|clkout'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ;
; 0.133  ; 0.363        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 0.133  ; 0.363        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 0.134  ; 0.364        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 0.135  ; 0.365        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0                    ;
; 0.135  ; 0.365        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1                    ;
; 0.135  ; 0.365        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2                    ;
; 0.135  ; 0.365        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3                    ;
; 0.135  ; 0.365        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4                    ;
; 0.135  ; 0.365        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5                    ;
; 0.135  ; 0.365        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6                    ;
; 0.135  ; 0.365        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7                    ;
; 0.135  ; 0.365        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8                    ;
; 0.135  ; 0.365        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9                    ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|altsyncram2|ram_block3a0|clk0                                                                     ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[0]|clk                                                                      ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[1]|clk                                                                      ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[2]|clk                                                                      ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[3]|clk                                                                      ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[4]|clk                                                                      ;
; 0.383  ; 0.383        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout~clkctrl|inclk[0]                                                                                                      ;
; 0.383  ; 0.383        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout~clkctrl|outclk                                                                                                        ;
; 0.400  ; 0.616        ; 0.216          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ;
; 0.400  ; 0.616        ; 0.216          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ;
; 0.400  ; 0.616        ; 0.216          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ;
; 0.400  ; 0.616        ; 0.216          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ;
; 0.400  ; 0.616        ; 0.216          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ;
; 0.404  ; 0.634        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 0.405  ; 0.635        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0                    ;
; 0.405  ; 0.635        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 0.405  ; 0.635        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1                    ;
; 0.405  ; 0.635        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2                    ;
; 0.405  ; 0.635        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3                    ;
; 0.405  ; 0.635        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4                    ;
; 0.405  ; 0.635        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5                    ;
; 0.405  ; 0.635        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6                    ;
; 0.405  ; 0.635        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7                    ;
; 0.405  ; 0.635        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8                    ;
; 0.405  ; 0.635        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9                    ;
; 0.406  ; 0.636        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout|q                                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout|q                                                                                                                     ;
; 0.613  ; 0.613        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout~clkctrl|inclk[0]                                                                                                      ;
; 0.613  ; 0.613        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout~clkctrl|outclk                                                                                                        ;
; 0.622  ; 0.622        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|altsyncram2|ram_block3a0|clk0                                                                     ;
; 0.622  ; 0.622        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[0]|clk                                                                      ;
; 0.622  ; 0.622        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[1]|clk                                                                      ;
; 0.622  ; 0.622        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[2]|clk                                                                      ;
; 0.622  ; 0.622        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[3]|clk                                                                      ;
; 0.622  ; 0.622        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[4]|clk                                                                      ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; 9.443  ; 9.627        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|clkout                                         ;
; 9.443  ; 9.627        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[0]                                    ;
; 9.443  ; 9.627        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[11]                                   ;
; 9.443  ; 9.627        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[1]                                    ;
; 9.443  ; 9.627        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[2]                                    ;
; 9.443  ; 9.627        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[3]                                    ;
; 9.443  ; 9.627        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[4]                                    ;
; 9.443  ; 9.627        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[5]                                    ;
; 9.443  ; 9.627        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[6]                                    ;
; 9.443  ; 9.627        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[8]                                    ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[10]                                   ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[7]                                    ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[9]                                    ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                             ;
; 9.445  ; 9.629        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[0]                        ;
; 9.445  ; 9.629        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[1]                        ;
; 9.445  ; 9.629        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[2]                        ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.618  ; 9.618        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                      ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|clkout|clk                                                   ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[0]|clk                                              ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[10]|clk                                             ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[11]|clk                                             ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[1]|clk                                              ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[2]|clk                                              ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[3]|clk                                              ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[4]|clk                                              ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[5]|clk                                              ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[6]|clk                                              ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[7]|clk                                              ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[8]|clk                                              ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[9]|clk                                              ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp3|cp2|contador[0]|clk                                          ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp3|cp2|contador[1]|clk                                          ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp3|cp2|contador[2]|clk                                          ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp3|cp2|clkout|clk                                               ;
; 9.628  ; 9.628        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.632  ; 9.632        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                        ;
; 9.632  ; 9.632        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                             ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|clkout                                         ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[0]                                    ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[10]                                   ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[11]                                   ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[1]                                    ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[2]                                    ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[3]                                    ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[4]                                    ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[5]                                    ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[6]                                    ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[7]                                    ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[8]                                    ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[9]                                    ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[0]                        ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[1]                        ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[2]                        ;
; 10.367 ; 10.367       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                        ;
; 10.367 ; 10.367       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                          ;
; 10.371 ; 10.371       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.375 ; 10.375       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp3|cp2|contador[0]|clk                                          ;
; 10.375 ; 10.375       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp3|cp2|contador[1]|clk                                          ;
; 10.375 ; 10.375       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp3|cp2|contador[2]|clk                                          ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[10]|clk                                             ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[7]|clk                                              ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[9]|clk                                              ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp3|cp2|clkout|clk                                               ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|clkout|clk                                                   ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[0]|clk                                              ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[11]|clk                                             ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[1]|clk                                              ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[2]|clk                                              ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[3]|clk                                              ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[4]|clk                                              ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[5]|clk                                              ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[6]|clk                                              ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[8]|clk                                              ;
; 10.382 ; 10.382       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                      ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                              ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|clkout                                         ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[0]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[10]                                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[11]                                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[1]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[2]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[3]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[4]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[5]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[6]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[7]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[8]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[9]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                             ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[0]                        ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[1]                        ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[2]                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'                                                                                                              ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                       ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------+
; 499.771 ; 499.987      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; spi_adc:cp1|cs                                                               ;
; 499.787 ; 500.003      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[0]                                               ;
; 499.787 ; 500.003      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[1]                                               ;
; 499.787 ; 500.003      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[2]                                               ;
; 499.787 ; 500.003      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[3]                                               ;
; 499.787 ; 500.003      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[9]                                                  ;
; 499.787 ; 500.003      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|sc_prev                                                          ;
; 499.788 ; 500.004      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[0]                                                  ;
; 499.788 ; 500.004      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[1]                                                  ;
; 499.788 ; 500.004      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[2]                                                  ;
; 499.788 ; 500.004      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[3]                                                  ;
; 499.788 ; 500.004      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[4]                                                  ;
; 499.788 ; 500.004      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[5]                                                  ;
; 499.788 ; 500.004      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[6]                                                  ;
; 499.788 ; 500.004      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[7]                                                  ;
; 499.788 ; 500.004      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[8]                                                  ;
; 499.788 ; 500.004      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[3]                                                ;
; 499.788 ; 500.004      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:scint                                                    ;
; 499.794 ; 499.978      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[0]                                                ;
; 499.794 ; 499.978      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[1]                                                ;
; 499.794 ; 499.978      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[2]                                                ;
; 499.804 ; 500.020      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[0]                                                ;
; 499.804 ; 500.020      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[1]                                                ;
; 499.804 ; 500.020      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[2]                                                ;
; 499.810 ; 499.994      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[0]                                               ;
; 499.810 ; 499.994      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[1]                                               ;
; 499.810 ; 499.994      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[2]                                               ;
; 499.810 ; 499.994      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[3]                                               ;
; 499.810 ; 499.994      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[0]                                                  ;
; 499.810 ; 499.994      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[1]                                                  ;
; 499.810 ; 499.994      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[2]                                                  ;
; 499.810 ; 499.994      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[3]                                                  ;
; 499.810 ; 499.994      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[4]                                                  ;
; 499.810 ; 499.994      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[5]                                                  ;
; 499.810 ; 499.994      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[6]                                                  ;
; 499.810 ; 499.994      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[7]                                                  ;
; 499.810 ; 499.994      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[8]                                                  ;
; 499.810 ; 499.994      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[9]                                                  ;
; 499.810 ; 499.994      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[3]                                                ;
; 499.810 ; 499.994      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:scint                                                    ;
; 499.810 ; 499.994      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|sc_prev                                                          ;
; 499.828 ; 500.012      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; spi_adc:cp1|cs                                                               ;
; 499.974 ; 499.974      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[0]|clk                                                    ;
; 499.974 ; 499.974      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[1]|clk                                                    ;
; 499.974 ; 499.974      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[2]|clk                                                    ;
; 499.990 ; 499.990      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[0]|clk                                                   ;
; 499.990 ; 499.990      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[1]|clk                                                   ;
; 499.990 ; 499.990      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[2]|clk                                                   ;
; 499.990 ; 499.990      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[3]|clk                                                   ;
; 499.990 ; 499.990      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[0]|clk                                                      ;
; 499.990 ; 499.990      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[1]|clk                                                      ;
; 499.990 ; 499.990      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[2]|clk                                                      ;
; 499.990 ; 499.990      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[3]|clk                                                      ;
; 499.990 ; 499.990      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[4]|clk                                                      ;
; 499.990 ; 499.990      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[5]|clk                                                      ;
; 499.990 ; 499.990      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[6]|clk                                                      ;
; 499.990 ; 499.990      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[7]|clk                                                      ;
; 499.990 ; 499.990      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[8]|clk                                                      ;
; 499.990 ; 499.990      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[9]|clk                                                      ;
; 499.990 ; 499.990      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[3]|clk                                                    ;
; 499.990 ; 499.990      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:scint|clk                                                        ;
; 499.990 ; 499.990      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|sc_prev|clk                                                              ;
; 499.993 ; 499.993      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|cs|clk                                                                   ;
; 499.999 ; 499.999      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|clkadc|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 499.999 ; 499.999      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|clkadc|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 500.001 ; 500.001      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|clkadc|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 500.001 ; 500.001      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|clkadc|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 500.007 ; 500.007      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|cs|clk                                                                   ;
; 500.009 ; 500.009      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[0]|clk                                                   ;
; 500.009 ; 500.009      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[1]|clk                                                   ;
; 500.009 ; 500.009      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[2]|clk                                                   ;
; 500.009 ; 500.009      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[3]|clk                                                   ;
; 500.009 ; 500.009      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[9]|clk                                                      ;
; 500.009 ; 500.009      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|sc_prev|clk                                                              ;
; 500.010 ; 500.010      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[0]|clk                                                      ;
; 500.010 ; 500.010      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[1]|clk                                                      ;
; 500.010 ; 500.010      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[2]|clk                                                      ;
; 500.010 ; 500.010      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[3]|clk                                                      ;
; 500.010 ; 500.010      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[4]|clk                                                      ;
; 500.010 ; 500.010      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[5]|clk                                                      ;
; 500.010 ; 500.010      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[6]|clk                                                      ;
; 500.010 ; 500.010      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[7]|clk                                                      ;
; 500.010 ; 500.010      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[8]|clk                                                      ;
; 500.010 ; 500.010      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[3]|clk                                                    ;
; 500.010 ; 500.010      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:scint|clk                                                        ;
; 500.026 ; 500.026      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[0]|clk                                                    ;
; 500.026 ; 500.026      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[1]|clk                                                    ;
; 500.026 ; 500.026      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[2]|clk                                                    ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[0]                                               ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[1]                                               ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[2]                                               ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[3]                                               ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[0]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[1]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[2]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[3]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[4]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[5]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[6]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[7]                                                  ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; reset     ; clk        ; 3.657 ; 4.406 ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; sdi       ; clk        ; 4.120 ; 4.960 ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; reset     ; clk        ; -3.056 ; -3.764 ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; sdi       ; clk        ; -2.262 ; -2.917 ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+
; sck_adc   ; clk                                  ; 1.305 ;       ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; cs_adc    ; clk                                  ; 2.238 ; 2.325 ; Fall       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; sck_adc   ; clk                                  ;       ; 1.326 ; Fall       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; cs_dac    ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 3.790 ; 3.931 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sck_dac   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 3.865 ; 4.005 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sdo       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 3.654 ; 3.771 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; cs_dac    ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 4.188 ; 4.238 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; eop       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 4.924 ; 5.060 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sck_dac   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 4.364 ; 4.474 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sdo       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 3.547 ; 3.643 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+
; sck_adc   ; clk                                  ; 1.081 ;       ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; cs_adc    ; clk                                  ; 1.969 ; 2.052 ; Fall       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; sck_adc   ; clk                                  ;       ; 1.100 ; Fall       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; cs_dac    ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 3.614 ; 3.622 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sck_dac   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 3.279 ; 3.892 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sdo       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 3.527 ; 3.633 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; cs_dac    ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 3.692 ; 3.812 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; eop       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 4.253 ; 4.441 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sck_dac   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 3.940 ; 3.493 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sdo       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 3.450 ; 3.543 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+---------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                                   ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                        ; -3.578  ; -0.435 ; -0.981   ; 0.935   ; -2.174              ;
;  clk                                                    ; 17.218  ; 0.187  ; N/A      ; N/A     ; 9.443               ;
;  cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -1.349  ; 0.087  ; N/A      ; N/A     ; 499.750             ;
;  divisor_reloj:cp2|clkout                               ; -1.788  ; -0.292 ; N/A      ; N/A     ; -2.174              ;
;  spi_dac:cp3|divisor_reloj:cp2|clkout                   ; -3.578  ; -0.435 ; -0.981   ; 0.935   ; -1.000              ;
; Design-wide TNS                                         ; -93.252 ; -3.748 ; -4.145   ; 0.0     ; -57.262             ;
;  clk                                                    ; 0.000   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -23.003 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  divisor_reloj:cp2|clkout                               ; -23.737 ; -0.292 ; N/A      ; N/A     ; -33.262             ;
;  spi_dac:cp3|divisor_reloj:cp2|clkout                   ; -46.512 ; -3.456 ; -4.145   ; 0.000   ; -24.000             ;
+---------------------------------------------------------+---------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; reset     ; clk        ; 6.389 ; 6.918 ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; sdi       ; clk        ; 7.178 ; 7.812 ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; reset     ; clk        ; -3.056 ; -3.764 ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; sdi       ; clk        ; -2.262 ; -2.917 ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+
; sck_adc   ; clk                                  ; 2.244 ;       ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; cs_adc    ; clk                                  ; 3.765 ; 3.744 ; Fall       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; sck_adc   ; clk                                  ;       ; 2.172 ; Fall       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; cs_dac    ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 6.455 ; 6.479 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sck_dac   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 6.574 ; 6.617 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sdo       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 6.218 ; 6.270 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; cs_dac    ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 7.098 ; 7.047 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; eop       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 8.313 ; 8.330 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sck_dac   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 7.430 ; 7.431 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sdo       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 5.973 ; 6.029 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+
; sck_adc   ; clk                                  ; 1.081 ;       ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; cs_adc    ; clk                                  ; 1.969 ; 2.052 ; Fall       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; sck_adc   ; clk                                  ;       ; 1.100 ; Fall       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; cs_dac    ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 3.614 ; 3.622 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sck_dac   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 3.279 ; 3.892 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sdo       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 3.527 ; 3.633 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; cs_dac    ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 3.692 ; 3.812 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; eop       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 4.253 ; 4.441 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sck_dac   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 3.940 ; 3.493 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sdo       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 3.450 ; 3.543 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sck_dac       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cs_dac        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sck_adc       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cs_adc        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eop           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdo           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; en                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdi                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sck_dac       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; cs_dac        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sck_adc       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; cs_adc        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; eop           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; sdo           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sck_dac       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; cs_dac        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sck_adc       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; cs_adc        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; eop           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; sdo           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; clk                                                    ; clk                                                    ; 185      ; 0        ; 0        ; 0        ;
; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 249      ; 0        ; 1        ; 0        ;
; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 28       ; 28       ; 0        ; 0        ;
; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout                               ; 10       ; 0        ; 0        ; 0        ;
; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout                               ; 85       ; 0        ; 0        ; 0        ;
; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; 0        ; 0        ; 55       ; 0        ;
; divisor_reloj:cp2|clkout                               ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; 2        ; 2        ; 55       ; 0        ;
; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; 9        ; 10       ; 46       ; 29       ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; clk                                                    ; clk                                                    ; 185      ; 0        ; 0        ; 0        ;
; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 249      ; 0        ; 1        ; 0        ;
; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 28       ; 28       ; 0        ; 0        ;
; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout                               ; 10       ; 0        ; 0        ; 0        ;
; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout                               ; 85       ; 0        ; 0        ; 0        ;
; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; 0        ; 0        ; 55       ; 0        ;
; divisor_reloj:cp2|clkout                               ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; 2        ; 2        ; 55       ; 0        ;
; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; 9        ; 10       ; 46       ; 29       ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                      ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0        ; 0        ; 5        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                       ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0        ; 0        ; 5        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 69    ; 69   ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 23    ; 23   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Apr 04 16:12:36 2023
Info: Command: quartus_sta procesador_2 -c procesador_2
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'procesador_2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {cp1|clkadc|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]} {cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name spi_dac:cp3|divisor_reloj:cp2|clkout spi_dac:cp3|divisor_reloj:cp2|clkout
    Info (332105): create_clock -period 1.000 -name divisor_reloj:cp2|clkout divisor_reloj:cp2|clkout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.578
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.578             -46.512 spi_dac:cp3|divisor_reloj:cp2|clkout 
    Info (332119):    -1.788             -23.737 divisor_reloj:cp2|clkout 
    Info (332119):    -1.349             -23.003 cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.218               0.000 clk 
Info (332146): Worst-case hold slack is -0.435
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.435              -3.456 spi_dac:cp3|divisor_reloj:cp2|clkout 
    Info (332119):    -0.292              -0.292 divisor_reloj:cp2|clkout 
    Info (332119):     0.222               0.000 cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.359               0.000 clk 
Info (332146): Worst-case recovery slack is -0.981
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.981              -4.145 spi_dac:cp3|divisor_reloj:cp2|clkout 
Info (332146): Worst-case removal slack is 1.329
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.329               0.000 spi_dac:cp3|divisor_reloj:cp2|clkout 
Info (332146): Worst-case minimum pulse width slack is -2.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.174             -33.262 divisor_reloj:cp2|clkout 
    Info (332119):    -1.000             -24.000 spi_dac:cp3|divisor_reloj:cp2|clkout 
    Info (332119):     9.688               0.000 clk 
    Info (332119):   499.757               0.000 cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.222
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.222             -40.808 spi_dac:cp3|divisor_reloj:cp2|clkout 
    Info (332119):    -1.511             -19.750 divisor_reloj:cp2|clkout 
    Info (332119):    -1.079             -17.729 cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.524               0.000 clk 
Info (332146): Worst-case hold slack is -0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.187              -1.111 spi_dac:cp3|divisor_reloj:cp2|clkout 
    Info (332119):    -0.091              -0.091 divisor_reloj:cp2|clkout 
    Info (332119):     0.089               0.000 cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.312               0.000 clk 
Info (332146): Worst-case recovery slack is -0.837
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.837              -3.545 spi_dac:cp3|divisor_reloj:cp2|clkout 
Info (332146): Worst-case removal slack is 1.253
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.253               0.000 spi_dac:cp3|divisor_reloj:cp2|clkout 
Info (332146): Worst-case minimum pulse width slack is -2.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.174             -33.262 divisor_reloj:cp2|clkout 
    Info (332119):    -1.000             -24.000 spi_dac:cp3|divisor_reloj:cp2|clkout 
    Info (332119):     9.683               0.000 clk 
    Info (332119):   499.750               0.000 cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.835
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.835             -20.820 spi_dac:cp3|divisor_reloj:cp2|clkout 
    Info (332119):    -0.601              -9.744 cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.341              -4.314 divisor_reloj:cp2|clkout 
    Info (332119):    18.421               0.000 clk 
Info (332146): Worst-case hold slack is -0.244
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.244              -0.244 divisor_reloj:cp2|clkout 
    Info (332119):    -0.212              -1.706 spi_dac:cp3|divisor_reloj:cp2|clkout 
    Info (332119):     0.087               0.000 cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187               0.000 clk 
Info (332146): Worst-case recovery slack is -0.336
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.336              -1.204 spi_dac:cp3|divisor_reloj:cp2|clkout 
Info (332146): Worst-case removal slack is 0.935
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.935               0.000 spi_dac:cp3|divisor_reloj:cp2|clkout 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -24.000 spi_dac:cp3|divisor_reloj:cp2|clkout 
    Info (332119):    -1.000             -18.000 divisor_reloj:cp2|clkout 
    Info (332119):     9.443               0.000 clk 
    Info (332119):   499.771               0.000 cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4618 megabytes
    Info: Processing ended: Tue Apr 04 16:12:56 2023
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:05


