// Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2014.2 (win64) Build 928826 Thu Jun  5 18:17:50 MDT 2014
// Date        : Wed Aug 13 02:48:28 2014
// Host        : PC-UC-FTK-FW running 64-bit Service Pack 1  (build 7601)
// Command     : write_verilog -force -mode funcsim
//               C:/cygwin64/home/okumura/firmware_vivado/ipcore/xc7vx690t-ffg1927-2/gt64_rtm6r/gt64_rtm6r_funcsim.v
// Design      : gt64_rtm6r
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7vx690tffg1927-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "gt64_rtm6r,gtwizard_v3_3,{protocol_file=Start_from_scratch}" *) (* core_generation_info = "gt64_rtm6r,gtwizard_v3_3,{protocol_file=Start_from_scratch}" *) 
(* NotValidForBitStream *)
module gt64_rtm6r
   (SYSCLK_IN,
    SOFT_RESET_IN,
    DONT_RESET_ON_DATA_ERROR_IN,
    GT0_TX_FSM_RESET_DONE_OUT,
    GT0_RX_FSM_RESET_DONE_OUT,
    GT0_DATA_VALID_IN,
    GT1_TX_FSM_RESET_DONE_OUT,
    GT1_RX_FSM_RESET_DONE_OUT,
    GT1_DATA_VALID_IN,
    GT2_TX_FSM_RESET_DONE_OUT,
    GT2_RX_FSM_RESET_DONE_OUT,
    GT2_DATA_VALID_IN,
    GT3_TX_FSM_RESET_DONE_OUT,
    GT3_RX_FSM_RESET_DONE_OUT,
    GT3_DATA_VALID_IN,
    GT4_TX_FSM_RESET_DONE_OUT,
    GT4_RX_FSM_RESET_DONE_OUT,
    GT4_DATA_VALID_IN,
    GT5_TX_FSM_RESET_DONE_OUT,
    GT5_RX_FSM_RESET_DONE_OUT,
    GT5_DATA_VALID_IN,
    gt0_cpllfbclklost_out,
    gt0_cplllock_out,
    gt0_cplllockdetclk_in,
    gt0_cpllreset_in,
    gt0_gtrefclk0_in,
    gt0_drpaddr_in,
    gt0_drpclk_in,
    gt0_drpdi_in,
    gt0_drpdo_out,
    gt0_drpen_in,
    gt0_drprdy_out,
    gt0_drpwe_in,
    gt0_eyescanreset_in,
    gt0_rxuserrdy_in,
    gt0_eyescandataerror_out,
    gt0_eyescantrigger_in,
    gt0_dmonitorout_out,
    gt0_rxusrclk_in,
    gt0_rxusrclk2_in,
    gt0_rxdata_out,
    gt0_rxdisperr_out,
    gt0_rxnotintable_out,
    gt0_gthrxn_in,
    gt0_rxbyteisaligned_out,
    gt0_rxmcommaalignen_in,
    gt0_rxpcommaalignen_in,
    gt0_rxmonitorout_out,
    gt0_rxmonitorsel_in,
    gt0_gtrxreset_in,
    gt0_rxpolarity_in,
    gt0_rxcharisk_out,
    gt0_gthrxp_in,
    gt0_rxresetdone_out,
    gt0_gttxreset_in,
    gt0_txuserrdy_in,
    gt0_txusrclk_in,
    gt0_txusrclk2_in,
    gt0_txdata_in,
    gt0_gthtxn_out,
    gt0_gthtxp_out,
    gt0_txoutclk_out,
    gt0_txoutclkfabric_out,
    gt0_txoutclkpcs_out,
    gt0_txresetdone_out,
    gt0_txpolarity_in,
    gt0_txcharisk_in,
    gt1_cpllfbclklost_out,
    gt1_cplllock_out,
    gt1_cplllockdetclk_in,
    gt1_cpllreset_in,
    gt1_gtrefclk0_in,
    gt1_drpaddr_in,
    gt1_drpclk_in,
    gt1_drpdi_in,
    gt1_drpdo_out,
    gt1_drpen_in,
    gt1_drprdy_out,
    gt1_drpwe_in,
    gt1_eyescanreset_in,
    gt1_rxuserrdy_in,
    gt1_eyescandataerror_out,
    gt1_eyescantrigger_in,
    gt1_dmonitorout_out,
    gt1_rxusrclk_in,
    gt1_rxusrclk2_in,
    gt1_rxdata_out,
    gt1_rxdisperr_out,
    gt1_rxnotintable_out,
    gt1_gthrxn_in,
    gt1_rxbyteisaligned_out,
    gt1_rxmcommaalignen_in,
    gt1_rxpcommaalignen_in,
    gt1_rxmonitorout_out,
    gt1_rxmonitorsel_in,
    gt1_gtrxreset_in,
    gt1_rxpolarity_in,
    gt1_rxcharisk_out,
    gt1_gthrxp_in,
    gt1_rxresetdone_out,
    gt1_gttxreset_in,
    gt1_txuserrdy_in,
    gt1_txusrclk_in,
    gt1_txusrclk2_in,
    gt1_txdata_in,
    gt1_gthtxn_out,
    gt1_gthtxp_out,
    gt1_txoutclk_out,
    gt1_txoutclkfabric_out,
    gt1_txoutclkpcs_out,
    gt1_txresetdone_out,
    gt1_txpolarity_in,
    gt1_txcharisk_in,
    gt2_cpllfbclklost_out,
    gt2_cplllock_out,
    gt2_cplllockdetclk_in,
    gt2_cpllreset_in,
    gt2_gtrefclk0_in,
    gt2_drpaddr_in,
    gt2_drpclk_in,
    gt2_drpdi_in,
    gt2_drpdo_out,
    gt2_drpen_in,
    gt2_drprdy_out,
    gt2_drpwe_in,
    gt2_eyescanreset_in,
    gt2_rxuserrdy_in,
    gt2_eyescandataerror_out,
    gt2_eyescantrigger_in,
    gt2_dmonitorout_out,
    gt2_rxusrclk_in,
    gt2_rxusrclk2_in,
    gt2_rxdata_out,
    gt2_rxdisperr_out,
    gt2_rxnotintable_out,
    gt2_gthrxn_in,
    gt2_rxbyteisaligned_out,
    gt2_rxmcommaalignen_in,
    gt2_rxpcommaalignen_in,
    gt2_rxmonitorout_out,
    gt2_rxmonitorsel_in,
    gt2_gtrxreset_in,
    gt2_rxpolarity_in,
    gt2_rxcharisk_out,
    gt2_gthrxp_in,
    gt2_rxresetdone_out,
    gt2_gttxreset_in,
    gt2_txuserrdy_in,
    gt2_txusrclk_in,
    gt2_txusrclk2_in,
    gt2_txdata_in,
    gt2_gthtxn_out,
    gt2_gthtxp_out,
    gt2_txoutclk_out,
    gt2_txoutclkfabric_out,
    gt2_txoutclkpcs_out,
    gt2_txresetdone_out,
    gt2_txpolarity_in,
    gt2_txcharisk_in,
    gt3_cpllfbclklost_out,
    gt3_cplllock_out,
    gt3_cplllockdetclk_in,
    gt3_cpllreset_in,
    gt3_gtrefclk0_in,
    gt3_drpaddr_in,
    gt3_drpclk_in,
    gt3_drpdi_in,
    gt3_drpdo_out,
    gt3_drpen_in,
    gt3_drprdy_out,
    gt3_drpwe_in,
    gt3_eyescanreset_in,
    gt3_rxuserrdy_in,
    gt3_eyescandataerror_out,
    gt3_eyescantrigger_in,
    gt3_dmonitorout_out,
    gt3_rxusrclk_in,
    gt3_rxusrclk2_in,
    gt3_rxdata_out,
    gt3_rxdisperr_out,
    gt3_rxnotintable_out,
    gt3_gthrxn_in,
    gt3_rxbyteisaligned_out,
    gt3_rxmcommaalignen_in,
    gt3_rxpcommaalignen_in,
    gt3_rxmonitorout_out,
    gt3_rxmonitorsel_in,
    gt3_gtrxreset_in,
    gt3_rxpolarity_in,
    gt3_rxcharisk_out,
    gt3_gthrxp_in,
    gt3_rxresetdone_out,
    gt3_gttxreset_in,
    gt3_txuserrdy_in,
    gt3_txusrclk_in,
    gt3_txusrclk2_in,
    gt3_txdata_in,
    gt3_gthtxn_out,
    gt3_gthtxp_out,
    gt3_txoutclk_out,
    gt3_txoutclkfabric_out,
    gt3_txoutclkpcs_out,
    gt3_txresetdone_out,
    gt3_txpolarity_in,
    gt3_txcharisk_in,
    gt4_cpllfbclklost_out,
    gt4_cplllock_out,
    gt4_cplllockdetclk_in,
    gt4_cpllreset_in,
    gt4_gtrefclk0_in,
    gt4_drpaddr_in,
    gt4_drpclk_in,
    gt4_drpdi_in,
    gt4_drpdo_out,
    gt4_drpen_in,
    gt4_drprdy_out,
    gt4_drpwe_in,
    gt4_eyescanreset_in,
    gt4_rxuserrdy_in,
    gt4_eyescandataerror_out,
    gt4_eyescantrigger_in,
    gt4_dmonitorout_out,
    gt4_rxusrclk_in,
    gt4_rxusrclk2_in,
    gt4_rxdata_out,
    gt4_rxdisperr_out,
    gt4_rxnotintable_out,
    gt4_gthrxn_in,
    gt4_rxbyteisaligned_out,
    gt4_rxmcommaalignen_in,
    gt4_rxpcommaalignen_in,
    gt4_rxmonitorout_out,
    gt4_rxmonitorsel_in,
    gt4_gtrxreset_in,
    gt4_rxpolarity_in,
    gt4_rxcharisk_out,
    gt4_gthrxp_in,
    gt4_rxresetdone_out,
    gt4_gttxreset_in,
    gt4_txuserrdy_in,
    gt4_txusrclk_in,
    gt4_txusrclk2_in,
    gt4_txdata_in,
    gt4_gthtxn_out,
    gt4_gthtxp_out,
    gt4_txoutclk_out,
    gt4_txoutclkfabric_out,
    gt4_txoutclkpcs_out,
    gt4_txresetdone_out,
    gt4_txpolarity_in,
    gt4_txcharisk_in,
    gt5_cpllfbclklost_out,
    gt5_cplllock_out,
    gt5_cplllockdetclk_in,
    gt5_cpllreset_in,
    gt5_gtrefclk0_in,
    gt5_drpaddr_in,
    gt5_drpclk_in,
    gt5_drpdi_in,
    gt5_drpdo_out,
    gt5_drpen_in,
    gt5_drprdy_out,
    gt5_drpwe_in,
    gt5_eyescanreset_in,
    gt5_rxuserrdy_in,
    gt5_eyescandataerror_out,
    gt5_eyescantrigger_in,
    gt5_dmonitorout_out,
    gt5_rxusrclk_in,
    gt5_rxusrclk2_in,
    gt5_rxdata_out,
    gt5_rxdisperr_out,
    gt5_rxnotintable_out,
    gt5_gthrxn_in,
    gt5_rxbyteisaligned_out,
    gt5_rxmcommaalignen_in,
    gt5_rxpcommaalignen_in,
    gt5_rxmonitorout_out,
    gt5_rxmonitorsel_in,
    gt5_gtrxreset_in,
    gt5_rxpolarity_in,
    gt5_rxcharisk_out,
    gt5_gthrxp_in,
    gt5_rxresetdone_out,
    gt5_gttxreset_in,
    gt5_txuserrdy_in,
    gt5_txusrclk_in,
    gt5_txusrclk2_in,
    gt5_txdata_in,
    gt5_gthtxn_out,
    gt5_gthtxp_out,
    gt5_txoutclk_out,
    gt5_txoutclkfabric_out,
    gt5_txoutclkpcs_out,
    gt5_txresetdone_out,
    gt5_txpolarity_in,
    gt5_txcharisk_in,
    GT0_QPLLOUTCLK_IN,
    GT0_QPLLOUTREFCLK_IN,
    GT1_QPLLOUTCLK_IN,
    GT1_QPLLOUTREFCLK_IN);
  input SYSCLK_IN;
  input SOFT_RESET_IN;
  input DONT_RESET_ON_DATA_ERROR_IN;
  output GT0_TX_FSM_RESET_DONE_OUT;
  output GT0_RX_FSM_RESET_DONE_OUT;
  input GT0_DATA_VALID_IN;
  output GT1_TX_FSM_RESET_DONE_OUT;
  output GT1_RX_FSM_RESET_DONE_OUT;
  input GT1_DATA_VALID_IN;
  output GT2_TX_FSM_RESET_DONE_OUT;
  output GT2_RX_FSM_RESET_DONE_OUT;
  input GT2_DATA_VALID_IN;
  output GT3_TX_FSM_RESET_DONE_OUT;
  output GT3_RX_FSM_RESET_DONE_OUT;
  input GT3_DATA_VALID_IN;
  output GT4_TX_FSM_RESET_DONE_OUT;
  output GT4_RX_FSM_RESET_DONE_OUT;
  input GT4_DATA_VALID_IN;
  output GT5_TX_FSM_RESET_DONE_OUT;
  output GT5_RX_FSM_RESET_DONE_OUT;
  input GT5_DATA_VALID_IN;
  output gt0_cpllfbclklost_out;
  output gt0_cplllock_out;
  input gt0_cplllockdetclk_in;
  input gt0_cpllreset_in;
  input gt0_gtrefclk0_in;
  input [8:0]gt0_drpaddr_in;
  input gt0_drpclk_in;
  input [15:0]gt0_drpdi_in;
  output [15:0]gt0_drpdo_out;
  input gt0_drpen_in;
  output gt0_drprdy_out;
  input gt0_drpwe_in;
  input gt0_eyescanreset_in;
  input gt0_rxuserrdy_in;
  output gt0_eyescandataerror_out;
  input gt0_eyescantrigger_in;
  output [14:0]gt0_dmonitorout_out;
  input gt0_rxusrclk_in;
  input gt0_rxusrclk2_in;
  output [31:0]gt0_rxdata_out;
  output [3:0]gt0_rxdisperr_out;
  output [3:0]gt0_rxnotintable_out;
  input gt0_gthrxn_in;
  output gt0_rxbyteisaligned_out;
  input gt0_rxmcommaalignen_in;
  input gt0_rxpcommaalignen_in;
  output [6:0]gt0_rxmonitorout_out;
  input [1:0]gt0_rxmonitorsel_in;
  input gt0_gtrxreset_in;
  input gt0_rxpolarity_in;
  output [3:0]gt0_rxcharisk_out;
  input gt0_gthrxp_in;
  output gt0_rxresetdone_out;
  input gt0_gttxreset_in;
  input gt0_txuserrdy_in;
  input gt0_txusrclk_in;
  input gt0_txusrclk2_in;
  input [31:0]gt0_txdata_in;
  output gt0_gthtxn_out;
  output gt0_gthtxp_out;
  output gt0_txoutclk_out;
  output gt0_txoutclkfabric_out;
  output gt0_txoutclkpcs_out;
  output gt0_txresetdone_out;
  input gt0_txpolarity_in;
  input [3:0]gt0_txcharisk_in;
  output gt1_cpllfbclklost_out;
  output gt1_cplllock_out;
  input gt1_cplllockdetclk_in;
  input gt1_cpllreset_in;
  input gt1_gtrefclk0_in;
  input [8:0]gt1_drpaddr_in;
  input gt1_drpclk_in;
  input [15:0]gt1_drpdi_in;
  output [15:0]gt1_drpdo_out;
  input gt1_drpen_in;
  output gt1_drprdy_out;
  input gt1_drpwe_in;
  input gt1_eyescanreset_in;
  input gt1_rxuserrdy_in;
  output gt1_eyescandataerror_out;
  input gt1_eyescantrigger_in;
  output [14:0]gt1_dmonitorout_out;
  input gt1_rxusrclk_in;
  input gt1_rxusrclk2_in;
  output [31:0]gt1_rxdata_out;
  output [3:0]gt1_rxdisperr_out;
  output [3:0]gt1_rxnotintable_out;
  input gt1_gthrxn_in;
  output gt1_rxbyteisaligned_out;
  input gt1_rxmcommaalignen_in;
  input gt1_rxpcommaalignen_in;
  output [6:0]gt1_rxmonitorout_out;
  input [1:0]gt1_rxmonitorsel_in;
  input gt1_gtrxreset_in;
  input gt1_rxpolarity_in;
  output [3:0]gt1_rxcharisk_out;
  input gt1_gthrxp_in;
  output gt1_rxresetdone_out;
  input gt1_gttxreset_in;
  input gt1_txuserrdy_in;
  input gt1_txusrclk_in;
  input gt1_txusrclk2_in;
  input [31:0]gt1_txdata_in;
  output gt1_gthtxn_out;
  output gt1_gthtxp_out;
  output gt1_txoutclk_out;
  output gt1_txoutclkfabric_out;
  output gt1_txoutclkpcs_out;
  output gt1_txresetdone_out;
  input gt1_txpolarity_in;
  input [3:0]gt1_txcharisk_in;
  output gt2_cpllfbclklost_out;
  output gt2_cplllock_out;
  input gt2_cplllockdetclk_in;
  input gt2_cpllreset_in;
  input gt2_gtrefclk0_in;
  input [8:0]gt2_drpaddr_in;
  input gt2_drpclk_in;
  input [15:0]gt2_drpdi_in;
  output [15:0]gt2_drpdo_out;
  input gt2_drpen_in;
  output gt2_drprdy_out;
  input gt2_drpwe_in;
  input gt2_eyescanreset_in;
  input gt2_rxuserrdy_in;
  output gt2_eyescandataerror_out;
  input gt2_eyescantrigger_in;
  output [14:0]gt2_dmonitorout_out;
  input gt2_rxusrclk_in;
  input gt2_rxusrclk2_in;
  output [31:0]gt2_rxdata_out;
  output [3:0]gt2_rxdisperr_out;
  output [3:0]gt2_rxnotintable_out;
  input gt2_gthrxn_in;
  output gt2_rxbyteisaligned_out;
  input gt2_rxmcommaalignen_in;
  input gt2_rxpcommaalignen_in;
  output [6:0]gt2_rxmonitorout_out;
  input [1:0]gt2_rxmonitorsel_in;
  input gt2_gtrxreset_in;
  input gt2_rxpolarity_in;
  output [3:0]gt2_rxcharisk_out;
  input gt2_gthrxp_in;
  output gt2_rxresetdone_out;
  input gt2_gttxreset_in;
  input gt2_txuserrdy_in;
  input gt2_txusrclk_in;
  input gt2_txusrclk2_in;
  input [31:0]gt2_txdata_in;
  output gt2_gthtxn_out;
  output gt2_gthtxp_out;
  output gt2_txoutclk_out;
  output gt2_txoutclkfabric_out;
  output gt2_txoutclkpcs_out;
  output gt2_txresetdone_out;
  input gt2_txpolarity_in;
  input [3:0]gt2_txcharisk_in;
  output gt3_cpllfbclklost_out;
  output gt3_cplllock_out;
  input gt3_cplllockdetclk_in;
  input gt3_cpllreset_in;
  input gt3_gtrefclk0_in;
  input [8:0]gt3_drpaddr_in;
  input gt3_drpclk_in;
  input [15:0]gt3_drpdi_in;
  output [15:0]gt3_drpdo_out;
  input gt3_drpen_in;
  output gt3_drprdy_out;
  input gt3_drpwe_in;
  input gt3_eyescanreset_in;
  input gt3_rxuserrdy_in;
  output gt3_eyescandataerror_out;
  input gt3_eyescantrigger_in;
  output [14:0]gt3_dmonitorout_out;
  input gt3_rxusrclk_in;
  input gt3_rxusrclk2_in;
  output [31:0]gt3_rxdata_out;
  output [3:0]gt3_rxdisperr_out;
  output [3:0]gt3_rxnotintable_out;
  input gt3_gthrxn_in;
  output gt3_rxbyteisaligned_out;
  input gt3_rxmcommaalignen_in;
  input gt3_rxpcommaalignen_in;
  output [6:0]gt3_rxmonitorout_out;
  input [1:0]gt3_rxmonitorsel_in;
  input gt3_gtrxreset_in;
  input gt3_rxpolarity_in;
  output [3:0]gt3_rxcharisk_out;
  input gt3_gthrxp_in;
  output gt3_rxresetdone_out;
  input gt3_gttxreset_in;
  input gt3_txuserrdy_in;
  input gt3_txusrclk_in;
  input gt3_txusrclk2_in;
  input [31:0]gt3_txdata_in;
  output gt3_gthtxn_out;
  output gt3_gthtxp_out;
  output gt3_txoutclk_out;
  output gt3_txoutclkfabric_out;
  output gt3_txoutclkpcs_out;
  output gt3_txresetdone_out;
  input gt3_txpolarity_in;
  input [3:0]gt3_txcharisk_in;
  output gt4_cpllfbclklost_out;
  output gt4_cplllock_out;
  input gt4_cplllockdetclk_in;
  input gt4_cpllreset_in;
  input gt4_gtrefclk0_in;
  input [8:0]gt4_drpaddr_in;
  input gt4_drpclk_in;
  input [15:0]gt4_drpdi_in;
  output [15:0]gt4_drpdo_out;
  input gt4_drpen_in;
  output gt4_drprdy_out;
  input gt4_drpwe_in;
  input gt4_eyescanreset_in;
  input gt4_rxuserrdy_in;
  output gt4_eyescandataerror_out;
  input gt4_eyescantrigger_in;
  output [14:0]gt4_dmonitorout_out;
  input gt4_rxusrclk_in;
  input gt4_rxusrclk2_in;
  output [31:0]gt4_rxdata_out;
  output [3:0]gt4_rxdisperr_out;
  output [3:0]gt4_rxnotintable_out;
  input gt4_gthrxn_in;
  output gt4_rxbyteisaligned_out;
  input gt4_rxmcommaalignen_in;
  input gt4_rxpcommaalignen_in;
  output [6:0]gt4_rxmonitorout_out;
  input [1:0]gt4_rxmonitorsel_in;
  input gt4_gtrxreset_in;
  input gt4_rxpolarity_in;
  output [3:0]gt4_rxcharisk_out;
  input gt4_gthrxp_in;
  output gt4_rxresetdone_out;
  input gt4_gttxreset_in;
  input gt4_txuserrdy_in;
  input gt4_txusrclk_in;
  input gt4_txusrclk2_in;
  input [31:0]gt4_txdata_in;
  output gt4_gthtxn_out;
  output gt4_gthtxp_out;
  output gt4_txoutclk_out;
  output gt4_txoutclkfabric_out;
  output gt4_txoutclkpcs_out;
  output gt4_txresetdone_out;
  input gt4_txpolarity_in;
  input [3:0]gt4_txcharisk_in;
  output gt5_cpllfbclklost_out;
  output gt5_cplllock_out;
  input gt5_cplllockdetclk_in;
  input gt5_cpllreset_in;
  input gt5_gtrefclk0_in;
  input [8:0]gt5_drpaddr_in;
  input gt5_drpclk_in;
  input [15:0]gt5_drpdi_in;
  output [15:0]gt5_drpdo_out;
  input gt5_drpen_in;
  output gt5_drprdy_out;
  input gt5_drpwe_in;
  input gt5_eyescanreset_in;
  input gt5_rxuserrdy_in;
  output gt5_eyescandataerror_out;
  input gt5_eyescantrigger_in;
  output [14:0]gt5_dmonitorout_out;
  input gt5_rxusrclk_in;
  input gt5_rxusrclk2_in;
  output [31:0]gt5_rxdata_out;
  output [3:0]gt5_rxdisperr_out;
  output [3:0]gt5_rxnotintable_out;
  input gt5_gthrxn_in;
  output gt5_rxbyteisaligned_out;
  input gt5_rxmcommaalignen_in;
  input gt5_rxpcommaalignen_in;
  output [6:0]gt5_rxmonitorout_out;
  input [1:0]gt5_rxmonitorsel_in;
  input gt5_gtrxreset_in;
  input gt5_rxpolarity_in;
  output [3:0]gt5_rxcharisk_out;
  input gt5_gthrxp_in;
  output gt5_rxresetdone_out;
  input gt5_gttxreset_in;
  input gt5_txuserrdy_in;
  input gt5_txusrclk_in;
  input gt5_txusrclk2_in;
  input [31:0]gt5_txdata_in;
  output gt5_gthtxn_out;
  output gt5_gthtxp_out;
  output gt5_txoutclk_out;
  output gt5_txoutclkfabric_out;
  output gt5_txoutclkpcs_out;
  output gt5_txresetdone_out;
  input gt5_txpolarity_in;
  input [3:0]gt5_txcharisk_in;
  input GT0_QPLLOUTCLK_IN;
  input GT0_QPLLOUTREFCLK_IN;
  input GT1_QPLLOUTCLK_IN;
  input GT1_QPLLOUTREFCLK_IN;

  wire DONT_RESET_ON_DATA_ERROR_IN;
  wire GT0_DATA_VALID_IN;
  wire GT0_QPLLOUTCLK_IN;
  wire GT0_QPLLOUTREFCLK_IN;
  wire GT0_RX_FSM_RESET_DONE_OUT;
  wire GT0_TX_FSM_RESET_DONE_OUT;
  wire GT1_DATA_VALID_IN;
  wire GT1_QPLLOUTCLK_IN;
  wire GT1_QPLLOUTREFCLK_IN;
  wire GT1_RX_FSM_RESET_DONE_OUT;
  wire GT1_TX_FSM_RESET_DONE_OUT;
  wire GT2_DATA_VALID_IN;
  wire GT2_RX_FSM_RESET_DONE_OUT;
  wire GT2_TX_FSM_RESET_DONE_OUT;
  wire GT3_DATA_VALID_IN;
  wire GT3_RX_FSM_RESET_DONE_OUT;
  wire GT3_TX_FSM_RESET_DONE_OUT;
  wire GT4_DATA_VALID_IN;
  wire GT4_RX_FSM_RESET_DONE_OUT;
  wire GT4_TX_FSM_RESET_DONE_OUT;
  wire GT5_DATA_VALID_IN;
  wire GT5_RX_FSM_RESET_DONE_OUT;
  wire GT5_TX_FSM_RESET_DONE_OUT;
  wire SOFT_RESET_IN;
  wire SYSCLK_IN;
  wire gt0_cpllfbclklost_out;
  wire gt0_cplllock_out;
  wire gt0_cplllockdetclk_in;
  wire [14:0]gt0_dmonitorout_out;
  wire [8:0]gt0_drpaddr_in;
  wire gt0_drpclk_in;
  wire [15:0]gt0_drpdi_in;
  wire [15:0]gt0_drpdo_out;
  wire gt0_drpen_in;
  wire gt0_drprdy_out;
  wire gt0_drpwe_in;
  wire gt0_eyescandataerror_out;
  wire gt0_eyescanreset_in;
  wire gt0_eyescantrigger_in;
  wire gt0_gthrxn_in;
  wire gt0_gthrxp_in;
  wire gt0_gthtxn_out;
  wire gt0_gthtxp_out;
  wire gt0_gtrefclk0_in;
  wire gt0_rxbyteisaligned_out;
  wire [3:0]gt0_rxcharisk_out;
  wire [31:0]gt0_rxdata_out;
  wire [3:0]gt0_rxdisperr_out;
  wire gt0_rxmcommaalignen_in;
  wire [6:0]gt0_rxmonitorout_out;
  wire [1:0]gt0_rxmonitorsel_in;
  wire [3:0]gt0_rxnotintable_out;
  wire gt0_rxpcommaalignen_in;
  wire gt0_rxpolarity_in;
  wire gt0_rxresetdone_out;
  wire gt0_rxusrclk2_in;
  wire gt0_rxusrclk_in;
  wire [3:0]gt0_txcharisk_in;
  wire [31:0]gt0_txdata_in;
  wire gt0_txoutclk_out;
  wire gt0_txoutclkfabric_out;
  wire gt0_txoutclkpcs_out;
  wire gt0_txpolarity_in;
  wire gt0_txresetdone_out;
  wire gt0_txusrclk2_in;
  wire gt0_txusrclk_in;
  wire gt1_cpllfbclklost_out;
  wire gt1_cplllock_out;
  wire gt1_cplllockdetclk_in;
  wire [14:0]gt1_dmonitorout_out;
  wire [8:0]gt1_drpaddr_in;
  wire gt1_drpclk_in;
  wire [15:0]gt1_drpdi_in;
  wire [15:0]gt1_drpdo_out;
  wire gt1_drpen_in;
  wire gt1_drprdy_out;
  wire gt1_drpwe_in;
  wire gt1_eyescandataerror_out;
  wire gt1_eyescanreset_in;
  wire gt1_eyescantrigger_in;
  wire gt1_gthrxn_in;
  wire gt1_gthrxp_in;
  wire gt1_gthtxn_out;
  wire gt1_gthtxp_out;
  wire gt1_gtrefclk0_in;
  wire gt1_rxbyteisaligned_out;
  wire [3:0]gt1_rxcharisk_out;
  wire [31:0]gt1_rxdata_out;
  wire [3:0]gt1_rxdisperr_out;
  wire gt1_rxmcommaalignen_in;
  wire [6:0]gt1_rxmonitorout_out;
  wire [1:0]gt1_rxmonitorsel_in;
  wire [3:0]gt1_rxnotintable_out;
  wire gt1_rxpcommaalignen_in;
  wire gt1_rxpolarity_in;
  wire gt1_rxresetdone_out;
  wire gt1_rxusrclk2_in;
  wire gt1_rxusrclk_in;
  wire [3:0]gt1_txcharisk_in;
  wire [31:0]gt1_txdata_in;
  wire gt1_txoutclk_out;
  wire gt1_txoutclkfabric_out;
  wire gt1_txoutclkpcs_out;
  wire gt1_txpolarity_in;
  wire gt1_txresetdone_out;
  wire gt1_txusrclk2_in;
  wire gt1_txusrclk_in;
  wire gt2_cpllfbclklost_out;
  wire gt2_cplllock_out;
  wire gt2_cplllockdetclk_in;
  wire [14:0]gt2_dmonitorout_out;
  wire [8:0]gt2_drpaddr_in;
  wire gt2_drpclk_in;
  wire [15:0]gt2_drpdi_in;
  wire [15:0]gt2_drpdo_out;
  wire gt2_drpen_in;
  wire gt2_drprdy_out;
  wire gt2_drpwe_in;
  wire gt2_eyescandataerror_out;
  wire gt2_eyescanreset_in;
  wire gt2_eyescantrigger_in;
  wire gt2_gthrxn_in;
  wire gt2_gthrxp_in;
  wire gt2_gthtxn_out;
  wire gt2_gthtxp_out;
  wire gt2_gtrefclk0_in;
  wire gt2_rxbyteisaligned_out;
  wire [3:0]gt2_rxcharisk_out;
  wire [31:0]gt2_rxdata_out;
  wire [3:0]gt2_rxdisperr_out;
  wire gt2_rxmcommaalignen_in;
  wire [6:0]gt2_rxmonitorout_out;
  wire [1:0]gt2_rxmonitorsel_in;
  wire [3:0]gt2_rxnotintable_out;
  wire gt2_rxpcommaalignen_in;
  wire gt2_rxpolarity_in;
  wire gt2_rxresetdone_out;
  wire gt2_rxusrclk2_in;
  wire gt2_rxusrclk_in;
  wire [3:0]gt2_txcharisk_in;
  wire [31:0]gt2_txdata_in;
  wire gt2_txoutclk_out;
  wire gt2_txoutclkfabric_out;
  wire gt2_txoutclkpcs_out;
  wire gt2_txpolarity_in;
  wire gt2_txresetdone_out;
  wire gt2_txusrclk2_in;
  wire gt2_txusrclk_in;
  wire gt3_cpllfbclklost_out;
  wire gt3_cplllock_out;
  wire gt3_cplllockdetclk_in;
  wire [14:0]gt3_dmonitorout_out;
  wire [8:0]gt3_drpaddr_in;
  wire gt3_drpclk_in;
  wire [15:0]gt3_drpdi_in;
  wire [15:0]gt3_drpdo_out;
  wire gt3_drpen_in;
  wire gt3_drprdy_out;
  wire gt3_drpwe_in;
  wire gt3_eyescandataerror_out;
  wire gt3_eyescanreset_in;
  wire gt3_eyescantrigger_in;
  wire gt3_gthrxn_in;
  wire gt3_gthrxp_in;
  wire gt3_gthtxn_out;
  wire gt3_gthtxp_out;
  wire gt3_gtrefclk0_in;
  wire gt3_rxbyteisaligned_out;
  wire [3:0]gt3_rxcharisk_out;
  wire [31:0]gt3_rxdata_out;
  wire [3:0]gt3_rxdisperr_out;
  wire gt3_rxmcommaalignen_in;
  wire [6:0]gt3_rxmonitorout_out;
  wire [1:0]gt3_rxmonitorsel_in;
  wire [3:0]gt3_rxnotintable_out;
  wire gt3_rxpcommaalignen_in;
  wire gt3_rxpolarity_in;
  wire gt3_rxresetdone_out;
  wire gt3_rxusrclk2_in;
  wire gt3_rxusrclk_in;
  wire [3:0]gt3_txcharisk_in;
  wire [31:0]gt3_txdata_in;
  wire gt3_txoutclk_out;
  wire gt3_txoutclkfabric_out;
  wire gt3_txoutclkpcs_out;
  wire gt3_txpolarity_in;
  wire gt3_txresetdone_out;
  wire gt3_txusrclk2_in;
  wire gt3_txusrclk_in;
  wire gt4_cpllfbclklost_out;
  wire gt4_cplllock_out;
  wire gt4_cplllockdetclk_in;
  wire [14:0]gt4_dmonitorout_out;
  wire [8:0]gt4_drpaddr_in;
  wire gt4_drpclk_in;
  wire [15:0]gt4_drpdi_in;
  wire [15:0]gt4_drpdo_out;
  wire gt4_drpen_in;
  wire gt4_drprdy_out;
  wire gt4_drpwe_in;
  wire gt4_eyescandataerror_out;
  wire gt4_eyescanreset_in;
  wire gt4_eyescantrigger_in;
  wire gt4_gthrxn_in;
  wire gt4_gthrxp_in;
  wire gt4_gthtxn_out;
  wire gt4_gthtxp_out;
  wire gt4_gtrefclk0_in;
  wire gt4_rxbyteisaligned_out;
  wire [3:0]gt4_rxcharisk_out;
  wire [31:0]gt4_rxdata_out;
  wire [3:0]gt4_rxdisperr_out;
  wire gt4_rxmcommaalignen_in;
  wire [6:0]gt4_rxmonitorout_out;
  wire [1:0]gt4_rxmonitorsel_in;
  wire [3:0]gt4_rxnotintable_out;
  wire gt4_rxpcommaalignen_in;
  wire gt4_rxpolarity_in;
  wire gt4_rxresetdone_out;
  wire gt4_rxusrclk2_in;
  wire gt4_rxusrclk_in;
  wire [3:0]gt4_txcharisk_in;
  wire [31:0]gt4_txdata_in;
  wire gt4_txoutclk_out;
  wire gt4_txoutclkfabric_out;
  wire gt4_txoutclkpcs_out;
  wire gt4_txpolarity_in;
  wire gt4_txresetdone_out;
  wire gt4_txusrclk2_in;
  wire gt4_txusrclk_in;
  wire gt5_cpllfbclklost_out;
  wire gt5_cplllock_out;
  wire gt5_cplllockdetclk_in;
  wire [14:0]gt5_dmonitorout_out;
  wire [8:0]gt5_drpaddr_in;
  wire gt5_drpclk_in;
  wire [15:0]gt5_drpdi_in;
  wire [15:0]gt5_drpdo_out;
  wire gt5_drpen_in;
  wire gt5_drprdy_out;
  wire gt5_drpwe_in;
  wire gt5_eyescandataerror_out;
  wire gt5_eyescanreset_in;
  wire gt5_eyescantrigger_in;
  wire gt5_gthrxn_in;
  wire gt5_gthrxp_in;
  wire gt5_gthtxn_out;
  wire gt5_gthtxp_out;
  wire gt5_gtrefclk0_in;
  wire gt5_rxbyteisaligned_out;
  wire [3:0]gt5_rxcharisk_out;
  wire [31:0]gt5_rxdata_out;
  wire [3:0]gt5_rxdisperr_out;
  wire gt5_rxmcommaalignen_in;
  wire [6:0]gt5_rxmonitorout_out;
  wire [1:0]gt5_rxmonitorsel_in;
  wire [3:0]gt5_rxnotintable_out;
  wire gt5_rxpcommaalignen_in;
  wire gt5_rxpolarity_in;
  wire gt5_rxresetdone_out;
  wire gt5_rxusrclk2_in;
  wire gt5_rxusrclk_in;
  wire [3:0]gt5_txcharisk_in;
  wire [31:0]gt5_txdata_in;
  wire gt5_txoutclk_out;
  wire gt5_txoutclkfabric_out;
  wire gt5_txoutclkpcs_out;
  wire gt5_txpolarity_in;
  wire gt5_txresetdone_out;
  wire gt5_txusrclk2_in;
  wire gt5_txusrclk_in;

gt64_rtm6r_gt64_rtm6r_init__parameterized0 U0
       (.DONT_RESET_ON_DATA_ERROR_IN(DONT_RESET_ON_DATA_ERROR_IN),
        .GT0_DATA_VALID_IN(GT0_DATA_VALID_IN),
        .GT0_QPLLOUTCLK_IN(GT0_QPLLOUTCLK_IN),
        .GT0_QPLLOUTREFCLK_IN(GT0_QPLLOUTREFCLK_IN),
        .GT0_RX_FSM_RESET_DONE_OUT(GT0_RX_FSM_RESET_DONE_OUT),
        .GT0_TX_FSM_RESET_DONE_OUT(GT0_TX_FSM_RESET_DONE_OUT),
        .GT1_DATA_VALID_IN(GT1_DATA_VALID_IN),
        .GT1_QPLLOUTCLK_IN(GT1_QPLLOUTCLK_IN),
        .GT1_QPLLOUTREFCLK_IN(GT1_QPLLOUTREFCLK_IN),
        .GT1_RX_FSM_RESET_DONE_OUT(GT1_RX_FSM_RESET_DONE_OUT),
        .GT1_TX_FSM_RESET_DONE_OUT(GT1_TX_FSM_RESET_DONE_OUT),
        .GT2_DATA_VALID_IN(GT2_DATA_VALID_IN),
        .GT2_RX_FSM_RESET_DONE_OUT(GT2_RX_FSM_RESET_DONE_OUT),
        .GT2_TX_FSM_RESET_DONE_OUT(GT2_TX_FSM_RESET_DONE_OUT),
        .GT3_DATA_VALID_IN(GT3_DATA_VALID_IN),
        .GT3_RX_FSM_RESET_DONE_OUT(GT3_RX_FSM_RESET_DONE_OUT),
        .GT3_TX_FSM_RESET_DONE_OUT(GT3_TX_FSM_RESET_DONE_OUT),
        .GT4_DATA_VALID_IN(GT4_DATA_VALID_IN),
        .GT4_RX_FSM_RESET_DONE_OUT(GT4_RX_FSM_RESET_DONE_OUT),
        .GT4_TX_FSM_RESET_DONE_OUT(GT4_TX_FSM_RESET_DONE_OUT),
        .GT5_DATA_VALID_IN(GT5_DATA_VALID_IN),
        .GT5_RX_FSM_RESET_DONE_OUT(GT5_RX_FSM_RESET_DONE_OUT),
        .GT5_TX_FSM_RESET_DONE_OUT(GT5_TX_FSM_RESET_DONE_OUT),
        .SOFT_RESET_IN(SOFT_RESET_IN),
        .SYSCLK_IN(SYSCLK_IN),
        .gt0_cpllfbclklost_out(gt0_cpllfbclklost_out),
        .gt0_cplllock_out(gt0_cplllock_out),
        .gt0_cplllockdetclk_in(gt0_cplllockdetclk_in),
        .gt0_dmonitorout_out(gt0_dmonitorout_out),
        .gt0_drpaddr_in(gt0_drpaddr_in),
        .gt0_drpclk_in(gt0_drpclk_in),
        .gt0_drpdi_in(gt0_drpdi_in),
        .gt0_drpdo_out(gt0_drpdo_out),
        .gt0_drpen_in(gt0_drpen_in),
        .gt0_drprdy_out(gt0_drprdy_out),
        .gt0_drpwe_in(gt0_drpwe_in),
        .gt0_eyescandataerror_out(gt0_eyescandataerror_out),
        .gt0_eyescanreset_in(gt0_eyescanreset_in),
        .gt0_eyescantrigger_in(gt0_eyescantrigger_in),
        .gt0_gthrxn_in(gt0_gthrxn_in),
        .gt0_gthrxp_in(gt0_gthrxp_in),
        .gt0_gthtxn_out(gt0_gthtxn_out),
        .gt0_gthtxp_out(gt0_gthtxp_out),
        .gt0_gtrefclk0_in(gt0_gtrefclk0_in),
        .gt0_rxbyteisaligned_out(gt0_rxbyteisaligned_out),
        .gt0_rxcharisk_out(gt0_rxcharisk_out),
        .gt0_rxdata_out(gt0_rxdata_out),
        .gt0_rxdisperr_out(gt0_rxdisperr_out),
        .gt0_rxmcommaalignen_in(gt0_rxmcommaalignen_in),
        .gt0_rxmonitorout_out(gt0_rxmonitorout_out),
        .gt0_rxmonitorsel_in(gt0_rxmonitorsel_in),
        .gt0_rxnotintable_out(gt0_rxnotintable_out),
        .gt0_rxpcommaalignen_in(gt0_rxpcommaalignen_in),
        .gt0_rxpolarity_in(gt0_rxpolarity_in),
        .gt0_rxresetdone_out(gt0_rxresetdone_out),
        .gt0_rxusrclk2_in(gt0_rxusrclk2_in),
        .gt0_rxusrclk_in(gt0_rxusrclk_in),
        .gt0_txcharisk_in(gt0_txcharisk_in),
        .gt0_txdata_in(gt0_txdata_in),
        .gt0_txoutclk_out(gt0_txoutclk_out),
        .gt0_txoutclkfabric_out(gt0_txoutclkfabric_out),
        .gt0_txoutclkpcs_out(gt0_txoutclkpcs_out),
        .gt0_txpolarity_in(gt0_txpolarity_in),
        .gt0_txresetdone_out(gt0_txresetdone_out),
        .gt0_txusrclk2_in(gt0_txusrclk2_in),
        .gt0_txusrclk_in(gt0_txusrclk_in),
        .gt1_cpllfbclklost_out(gt1_cpllfbclklost_out),
        .gt1_cplllock_out(gt1_cplllock_out),
        .gt1_cplllockdetclk_in(gt1_cplllockdetclk_in),
        .gt1_dmonitorout_out(gt1_dmonitorout_out),
        .gt1_drpaddr_in(gt1_drpaddr_in),
        .gt1_drpclk_in(gt1_drpclk_in),
        .gt1_drpdi_in(gt1_drpdi_in),
        .gt1_drpdo_out(gt1_drpdo_out),
        .gt1_drpen_in(gt1_drpen_in),
        .gt1_drprdy_out(gt1_drprdy_out),
        .gt1_drpwe_in(gt1_drpwe_in),
        .gt1_eyescandataerror_out(gt1_eyescandataerror_out),
        .gt1_eyescanreset_in(gt1_eyescanreset_in),
        .gt1_eyescantrigger_in(gt1_eyescantrigger_in),
        .gt1_gthrxn_in(gt1_gthrxn_in),
        .gt1_gthrxp_in(gt1_gthrxp_in),
        .gt1_gthtxn_out(gt1_gthtxn_out),
        .gt1_gthtxp_out(gt1_gthtxp_out),
        .gt1_gtrefclk0_in(gt1_gtrefclk0_in),
        .gt1_rxbyteisaligned_out(gt1_rxbyteisaligned_out),
        .gt1_rxcharisk_out(gt1_rxcharisk_out),
        .gt1_rxdata_out(gt1_rxdata_out),
        .gt1_rxdisperr_out(gt1_rxdisperr_out),
        .gt1_rxmcommaalignen_in(gt1_rxmcommaalignen_in),
        .gt1_rxmonitorout_out(gt1_rxmonitorout_out),
        .gt1_rxmonitorsel_in(gt1_rxmonitorsel_in),
        .gt1_rxnotintable_out(gt1_rxnotintable_out),
        .gt1_rxpcommaalignen_in(gt1_rxpcommaalignen_in),
        .gt1_rxpolarity_in(gt1_rxpolarity_in),
        .gt1_rxresetdone_out(gt1_rxresetdone_out),
        .gt1_rxusrclk2_in(gt1_rxusrclk2_in),
        .gt1_rxusrclk_in(gt1_rxusrclk_in),
        .gt1_txcharisk_in(gt1_txcharisk_in),
        .gt1_txdata_in(gt1_txdata_in),
        .gt1_txoutclk_out(gt1_txoutclk_out),
        .gt1_txoutclkfabric_out(gt1_txoutclkfabric_out),
        .gt1_txoutclkpcs_out(gt1_txoutclkpcs_out),
        .gt1_txpolarity_in(gt1_txpolarity_in),
        .gt1_txresetdone_out(gt1_txresetdone_out),
        .gt1_txusrclk2_in(gt1_txusrclk2_in),
        .gt1_txusrclk_in(gt1_txusrclk_in),
        .gt2_cpllfbclklost_out(gt2_cpllfbclklost_out),
        .gt2_cplllock_out(gt2_cplllock_out),
        .gt2_cplllockdetclk_in(gt2_cplllockdetclk_in),
        .gt2_dmonitorout_out(gt2_dmonitorout_out),
        .gt2_drpaddr_in(gt2_drpaddr_in),
        .gt2_drpclk_in(gt2_drpclk_in),
        .gt2_drpdi_in(gt2_drpdi_in),
        .gt2_drpdo_out(gt2_drpdo_out),
        .gt2_drpen_in(gt2_drpen_in),
        .gt2_drprdy_out(gt2_drprdy_out),
        .gt2_drpwe_in(gt2_drpwe_in),
        .gt2_eyescandataerror_out(gt2_eyescandataerror_out),
        .gt2_eyescanreset_in(gt2_eyescanreset_in),
        .gt2_eyescantrigger_in(gt2_eyescantrigger_in),
        .gt2_gthrxn_in(gt2_gthrxn_in),
        .gt2_gthrxp_in(gt2_gthrxp_in),
        .gt2_gthtxn_out(gt2_gthtxn_out),
        .gt2_gthtxp_out(gt2_gthtxp_out),
        .gt2_gtrefclk0_in(gt2_gtrefclk0_in),
        .gt2_rxbyteisaligned_out(gt2_rxbyteisaligned_out),
        .gt2_rxcharisk_out(gt2_rxcharisk_out),
        .gt2_rxdata_out(gt2_rxdata_out),
        .gt2_rxdisperr_out(gt2_rxdisperr_out),
        .gt2_rxmcommaalignen_in(gt2_rxmcommaalignen_in),
        .gt2_rxmonitorout_out(gt2_rxmonitorout_out),
        .gt2_rxmonitorsel_in(gt2_rxmonitorsel_in),
        .gt2_rxnotintable_out(gt2_rxnotintable_out),
        .gt2_rxpcommaalignen_in(gt2_rxpcommaalignen_in),
        .gt2_rxpolarity_in(gt2_rxpolarity_in),
        .gt2_rxresetdone_out(gt2_rxresetdone_out),
        .gt2_rxusrclk2_in(gt2_rxusrclk2_in),
        .gt2_rxusrclk_in(gt2_rxusrclk_in),
        .gt2_txcharisk_in(gt2_txcharisk_in),
        .gt2_txdata_in(gt2_txdata_in),
        .gt2_txoutclk_out(gt2_txoutclk_out),
        .gt2_txoutclkfabric_out(gt2_txoutclkfabric_out),
        .gt2_txoutclkpcs_out(gt2_txoutclkpcs_out),
        .gt2_txpolarity_in(gt2_txpolarity_in),
        .gt2_txresetdone_out(gt2_txresetdone_out),
        .gt2_txusrclk2_in(gt2_txusrclk2_in),
        .gt2_txusrclk_in(gt2_txusrclk_in),
        .gt3_cpllfbclklost_out(gt3_cpllfbclklost_out),
        .gt3_cplllock_out(gt3_cplllock_out),
        .gt3_cplllockdetclk_in(gt3_cplllockdetclk_in),
        .gt3_dmonitorout_out(gt3_dmonitorout_out),
        .gt3_drpaddr_in(gt3_drpaddr_in),
        .gt3_drpclk_in(gt3_drpclk_in),
        .gt3_drpdi_in(gt3_drpdi_in),
        .gt3_drpdo_out(gt3_drpdo_out),
        .gt3_drpen_in(gt3_drpen_in),
        .gt3_drprdy_out(gt3_drprdy_out),
        .gt3_drpwe_in(gt3_drpwe_in),
        .gt3_eyescandataerror_out(gt3_eyescandataerror_out),
        .gt3_eyescanreset_in(gt3_eyescanreset_in),
        .gt3_eyescantrigger_in(gt3_eyescantrigger_in),
        .gt3_gthrxn_in(gt3_gthrxn_in),
        .gt3_gthrxp_in(gt3_gthrxp_in),
        .gt3_gthtxn_out(gt3_gthtxn_out),
        .gt3_gthtxp_out(gt3_gthtxp_out),
        .gt3_gtrefclk0_in(gt3_gtrefclk0_in),
        .gt3_rxbyteisaligned_out(gt3_rxbyteisaligned_out),
        .gt3_rxcharisk_out(gt3_rxcharisk_out),
        .gt3_rxdata_out(gt3_rxdata_out),
        .gt3_rxdisperr_out(gt3_rxdisperr_out),
        .gt3_rxmcommaalignen_in(gt3_rxmcommaalignen_in),
        .gt3_rxmonitorout_out(gt3_rxmonitorout_out),
        .gt3_rxmonitorsel_in(gt3_rxmonitorsel_in),
        .gt3_rxnotintable_out(gt3_rxnotintable_out),
        .gt3_rxpcommaalignen_in(gt3_rxpcommaalignen_in),
        .gt3_rxpolarity_in(gt3_rxpolarity_in),
        .gt3_rxresetdone_out(gt3_rxresetdone_out),
        .gt3_rxusrclk2_in(gt3_rxusrclk2_in),
        .gt3_rxusrclk_in(gt3_rxusrclk_in),
        .gt3_txcharisk_in(gt3_txcharisk_in),
        .gt3_txdata_in(gt3_txdata_in),
        .gt3_txoutclk_out(gt3_txoutclk_out),
        .gt3_txoutclkfabric_out(gt3_txoutclkfabric_out),
        .gt3_txoutclkpcs_out(gt3_txoutclkpcs_out),
        .gt3_txpolarity_in(gt3_txpolarity_in),
        .gt3_txresetdone_out(gt3_txresetdone_out),
        .gt3_txusrclk2_in(gt3_txusrclk2_in),
        .gt3_txusrclk_in(gt3_txusrclk_in),
        .gt4_cpllfbclklost_out(gt4_cpllfbclklost_out),
        .gt4_cplllock_out(gt4_cplllock_out),
        .gt4_cplllockdetclk_in(gt4_cplllockdetclk_in),
        .gt4_dmonitorout_out(gt4_dmonitorout_out),
        .gt4_drpaddr_in(gt4_drpaddr_in),
        .gt4_drpclk_in(gt4_drpclk_in),
        .gt4_drpdi_in(gt4_drpdi_in),
        .gt4_drpdo_out(gt4_drpdo_out),
        .gt4_drpen_in(gt4_drpen_in),
        .gt4_drprdy_out(gt4_drprdy_out),
        .gt4_drpwe_in(gt4_drpwe_in),
        .gt4_eyescandataerror_out(gt4_eyescandataerror_out),
        .gt4_eyescanreset_in(gt4_eyescanreset_in),
        .gt4_eyescantrigger_in(gt4_eyescantrigger_in),
        .gt4_gthrxn_in(gt4_gthrxn_in),
        .gt4_gthrxp_in(gt4_gthrxp_in),
        .gt4_gthtxn_out(gt4_gthtxn_out),
        .gt4_gthtxp_out(gt4_gthtxp_out),
        .gt4_gtrefclk0_in(gt4_gtrefclk0_in),
        .gt4_rxbyteisaligned_out(gt4_rxbyteisaligned_out),
        .gt4_rxcharisk_out(gt4_rxcharisk_out),
        .gt4_rxdata_out(gt4_rxdata_out),
        .gt4_rxdisperr_out(gt4_rxdisperr_out),
        .gt4_rxmcommaalignen_in(gt4_rxmcommaalignen_in),
        .gt4_rxmonitorout_out(gt4_rxmonitorout_out),
        .gt4_rxmonitorsel_in(gt4_rxmonitorsel_in),
        .gt4_rxnotintable_out(gt4_rxnotintable_out),
        .gt4_rxpcommaalignen_in(gt4_rxpcommaalignen_in),
        .gt4_rxpolarity_in(gt4_rxpolarity_in),
        .gt4_rxresetdone_out(gt4_rxresetdone_out),
        .gt4_rxusrclk2_in(gt4_rxusrclk2_in),
        .gt4_rxusrclk_in(gt4_rxusrclk_in),
        .gt4_txcharisk_in(gt4_txcharisk_in),
        .gt4_txdata_in(gt4_txdata_in),
        .gt4_txoutclk_out(gt4_txoutclk_out),
        .gt4_txoutclkfabric_out(gt4_txoutclkfabric_out),
        .gt4_txoutclkpcs_out(gt4_txoutclkpcs_out),
        .gt4_txpolarity_in(gt4_txpolarity_in),
        .gt4_txresetdone_out(gt4_txresetdone_out),
        .gt4_txusrclk2_in(gt4_txusrclk2_in),
        .gt4_txusrclk_in(gt4_txusrclk_in),
        .gt5_cpllfbclklost_out(gt5_cpllfbclklost_out),
        .gt5_cplllock_out(gt5_cplllock_out),
        .gt5_cplllockdetclk_in(gt5_cplllockdetclk_in),
        .gt5_dmonitorout_out(gt5_dmonitorout_out),
        .gt5_drpaddr_in(gt5_drpaddr_in),
        .gt5_drpclk_in(gt5_drpclk_in),
        .gt5_drpdi_in(gt5_drpdi_in),
        .gt5_drpdo_out(gt5_drpdo_out),
        .gt5_drpen_in(gt5_drpen_in),
        .gt5_drprdy_out(gt5_drprdy_out),
        .gt5_drpwe_in(gt5_drpwe_in),
        .gt5_eyescandataerror_out(gt5_eyescandataerror_out),
        .gt5_eyescanreset_in(gt5_eyescanreset_in),
        .gt5_eyescantrigger_in(gt5_eyescantrigger_in),
        .gt5_gthrxn_in(gt5_gthrxn_in),
        .gt5_gthrxp_in(gt5_gthrxp_in),
        .gt5_gthtxn_out(gt5_gthtxn_out),
        .gt5_gthtxp_out(gt5_gthtxp_out),
        .gt5_gtrefclk0_in(gt5_gtrefclk0_in),
        .gt5_rxbyteisaligned_out(gt5_rxbyteisaligned_out),
        .gt5_rxcharisk_out(gt5_rxcharisk_out),
        .gt5_rxdata_out(gt5_rxdata_out),
        .gt5_rxdisperr_out(gt5_rxdisperr_out),
        .gt5_rxmcommaalignen_in(gt5_rxmcommaalignen_in),
        .gt5_rxmonitorout_out(gt5_rxmonitorout_out),
        .gt5_rxmonitorsel_in(gt5_rxmonitorsel_in),
        .gt5_rxnotintable_out(gt5_rxnotintable_out),
        .gt5_rxpcommaalignen_in(gt5_rxpcommaalignen_in),
        .gt5_rxpolarity_in(gt5_rxpolarity_in),
        .gt5_rxresetdone_out(gt5_rxresetdone_out),
        .gt5_rxusrclk2_in(gt5_rxusrclk2_in),
        .gt5_rxusrclk_in(gt5_rxusrclk_in),
        .gt5_txcharisk_in(gt5_txcharisk_in),
        .gt5_txdata_in(gt5_txdata_in),
        .gt5_txoutclk_out(gt5_txoutclk_out),
        .gt5_txoutclkfabric_out(gt5_txoutclkfabric_out),
        .gt5_txoutclkpcs_out(gt5_txoutclkpcs_out),
        .gt5_txpolarity_in(gt5_txpolarity_in),
        .gt5_txresetdone_out(gt5_txresetdone_out),
        .gt5_txusrclk2_in(gt5_txusrclk2_in),
        .gt5_txusrclk_in(gt5_txusrclk_in));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_GT" *) 
module gt64_rtm6r_gt64_rtm6r_GT__parameterized0
   (gt0_cpllfbclklost_out,
    gt0_cplllock_out,
    gt0_drprdy_out,
    gt0_eyescandataerror_out,
    gt0_gthtxn_out,
    gt0_gthtxp_out,
    gt0_rxbyteisaligned_out,
    gt0_rxresetdone_out,
    gt0_txoutclk_out,
    gt0_txoutclkfabric_out,
    gt0_txoutclkpcs_out,
    gt0_txresetdone_out,
    gt0_dmonitorout_out,
    gt0_drpdo_out,
    gt0_rxdata_out,
    gt0_rxmonitorout_out,
    gt0_rxcharisk_out,
    gt0_rxdisperr_out,
    gt0_rxnotintable_out,
    gt0_gtrefclk0_in,
    gt0_cplllockdetclk_in,
    gt0_drpclk_in,
    gt0_drpen_in,
    gt0_drpwe_in,
    gt0_eyescanreset_in,
    gt0_eyescantrigger_in,
    gt0_gthrxn_in,
    gt0_gthrxp_in,
    SR,
    GTTXRESET,
    GT0_QPLLOUTCLK_IN,
    GT0_QPLLOUTREFCLK_IN,
    RXDFELFHOLD,
    gt0_rxmcommaalignen_in,
    gt0_rxpcommaalignen_in,
    gt0_rxpolarity_in,
    RXUSERRDY,
    gt0_rxusrclk_in,
    gt0_rxusrclk2_in,
    gt0_txpolarity_in,
    TXUSERRDY,
    gt0_txusrclk_in,
    gt0_txusrclk2_in,
    gt0_drpdi_in,
    gt0_rxmonitorsel_in,
    gt0_txdata_in,
    gt0_txcharisk_in,
    gt0_drpaddr_in,
    data_in);
  output gt0_cpllfbclklost_out;
  output gt0_cplllock_out;
  output gt0_drprdy_out;
  output gt0_eyescandataerror_out;
  output gt0_gthtxn_out;
  output gt0_gthtxp_out;
  output gt0_rxbyteisaligned_out;
  output gt0_rxresetdone_out;
  output gt0_txoutclk_out;
  output gt0_txoutclkfabric_out;
  output gt0_txoutclkpcs_out;
  output gt0_txresetdone_out;
  output [14:0]gt0_dmonitorout_out;
  output [15:0]gt0_drpdo_out;
  output [31:0]gt0_rxdata_out;
  output [6:0]gt0_rxmonitorout_out;
  output [3:0]gt0_rxcharisk_out;
  output [3:0]gt0_rxdisperr_out;
  output [3:0]gt0_rxnotintable_out;
  input gt0_gtrefclk0_in;
  input gt0_cplllockdetclk_in;
  input gt0_drpclk_in;
  input gt0_drpen_in;
  input gt0_drpwe_in;
  input gt0_eyescanreset_in;
  input gt0_eyescantrigger_in;
  input gt0_gthrxn_in;
  input gt0_gthrxp_in;
  input [0:0]SR;
  input GTTXRESET;
  input GT0_QPLLOUTCLK_IN;
  input GT0_QPLLOUTREFCLK_IN;
  input RXDFELFHOLD;
  input gt0_rxmcommaalignen_in;
  input gt0_rxpcommaalignen_in;
  input gt0_rxpolarity_in;
  input RXUSERRDY;
  input gt0_rxusrclk_in;
  input gt0_rxusrclk2_in;
  input gt0_txpolarity_in;
  input TXUSERRDY;
  input gt0_txusrclk_in;
  input gt0_txusrclk2_in;
  input [15:0]gt0_drpdi_in;
  input [1:0]gt0_rxmonitorsel_in;
  input [31:0]gt0_txdata_in;
  input [3:0]gt0_txcharisk_in;
  input [8:0]gt0_drpaddr_in;
  input data_in;

  wire CPLLPD;
  wire CPLLREFCLKLOST;
  wire CPLLRESET;
  wire GT0_QPLLOUTCLK_IN;
  wire GT0_QPLLOUTREFCLK_IN;
  wire GTTXRESET;
  wire RXDFELFHOLD;
  wire RXPMARESETDONE;
  wire RXUSERRDY;
  wire [0:0]SR;
  wire TXPMARESETDONE;
  wire TXUSERRDY;
  wire cpllreset_ovrd_i;
  wire data_in;
  wire gt0_cpllfbclklost_out;
  wire gt0_cplllock_out;
  wire gt0_cplllockdetclk_in;
  wire [14:0]gt0_dmonitorout_out;
  wire [8:0]gt0_drpaddr_in;
  wire gt0_drpclk_in;
  wire [15:0]gt0_drpdi_in;
  wire [15:0]gt0_drpdo_out;
  wire gt0_drpen_in;
  wire gt0_drprdy_out;
  wire gt0_drpwe_in;
  wire gt0_eyescandataerror_out;
  wire gt0_eyescanreset_in;
  wire gt0_eyescantrigger_in;
  wire gt0_gthrxn_in;
  wire gt0_gthrxp_in;
  wire gt0_gthtxn_out;
  wire gt0_gthtxp_out;
  wire gt0_gtrefclk0_in;
  wire gt0_rxbyteisaligned_out;
  wire [3:0]gt0_rxcharisk_out;
  wire [31:0]gt0_rxdata_out;
  wire [3:0]gt0_rxdisperr_out;
  wire gt0_rxmcommaalignen_in;
  wire [6:0]gt0_rxmonitorout_out;
  wire [1:0]gt0_rxmonitorsel_in;
  wire [3:0]gt0_rxnotintable_out;
  wire gt0_rxpcommaalignen_in;
  wire gt0_rxpolarity_in;
  wire gt0_rxresetdone_out;
  wire gt0_rxusrclk2_in;
  wire gt0_rxusrclk_in;
  wire [3:0]gt0_txcharisk_in;
  wire [31:0]gt0_txdata_in;
  wire gt0_txoutclk_out;
  wire gt0_txoutclkfabric_out;
  wire gt0_txoutclkpcs_out;
  wire gt0_txpolarity_in;
  wire gt0_txresetdone_out;
  wire gt0_txusrclk2_in;
  wire gt0_txusrclk_in;
  wire \n_0_cpllpd_wait_reg[94]_srl31 ;
  wire \n_0_cpllreset_wait_reg[126]_srl31 ;
  wire \n_1_cpllpd_wait_reg[31]_srl32 ;
  wire \n_1_cpllpd_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[31]_srl32 ;
  wire \n_1_cpllreset_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[95]_srl32 ;
  wire n_29_gthe2_i;
  wire \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ;
  wire NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED;
  wire NLW_gthe2_i_PHYSTATUS_UNCONNECTED;
  wire NLW_gthe2_i_RSOSINTDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED;
  wire NLW_gthe2_i_RXCDRLOCK_UNCONNECTED;
  wire NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED;
  wire NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED;
  wire NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMINITDET_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMMADET_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMSASDET_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXELECIDLE_UNCONNECTED;
  wire NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED;
  wire NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED;
  wire NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXPRBSERR_UNCONNECTED;
  wire NLW_gthe2_i_RXQPISENN_UNCONNECTED;
  wire NLW_gthe2_i_RXQPISENP_UNCONNECTED;
  wire NLW_gthe2_i_RXRATEDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXSYNCDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXSYNCOUT_UNCONNECTED;
  wire NLW_gthe2_i_RXVALID_UNCONNECTED;
  wire NLW_gthe2_i_TXCOMFINISH_UNCONNECTED;
  wire NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED;
  wire NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXPHINITDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXQPISENN_UNCONNECTED;
  wire NLW_gthe2_i_TXQPISENP_UNCONNECTED;
  wire NLW_gthe2_i_TXRATEDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXSYNCDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXSYNCOUT_UNCONNECTED;
  wire [15:0]NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED;
  wire [2:0]NLW_gthe2_i_RXBUFSTATUS_UNCONNECTED;
  wire [7:0]NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED;
  wire [7:4]NLW_gthe2_i_RXCHARISK_UNCONNECTED;
  wire [4:0]NLW_gthe2_i_RXCHBONDO_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED;
  wire [63:32]NLW_gthe2_i_RXDATA_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_RXDATAVALID_UNCONNECTED;
  wire [7:4]NLW_gthe2_i_RXDISPERR_UNCONNECTED;
  wire [5:0]NLW_gthe2_i_RXHEADER_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_RXHEADERVALID_UNCONNECTED;
  wire [7:4]NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED;
  wire [4:0]NLW_gthe2_i_RXPHMONITOR_UNCONNECTED;
  wire [4:0]NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED;
  wire [2:0]NLW_gthe2_i_RXSTATUS_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_TXBUFSTATUS_UNCONNECTED;

(* srl_bus_name = "\U0/gt64_rtm6r_i/gt0_gt64_rtm6r_i/cpllpd_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt0_gt64_rtm6r_i/cpllpd_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt0_gtrefclk0_in),
        .D(1'b0),
        .Q(\NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[31]_srl32 ));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt0_gt64_rtm6r_i/cpllpd_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt0_gt64_rtm6r_i/cpllpd_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt0_gtrefclk0_in),
        .D(\n_1_cpllpd_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[63]_srl32 ));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt0_gt64_rtm6r_i/cpllpd_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt0_gt64_rtm6r_i/cpllpd_wait_reg[94]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h7FFFFFFF)) 
     \cpllpd_wait_reg[94]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt0_gtrefclk0_in),
        .D(\n_1_cpllpd_wait_reg[63]_srl32 ),
        .Q(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q31(\NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b1)) 
     \cpllpd_wait_reg[95] 
       (.C(gt0_gtrefclk0_in),
        .CE(1'b1),
        .D(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q(CPLLPD),
        .R(1'b0));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt0_gt64_rtm6r_i/cpllreset_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt0_gt64_rtm6r_i/cpllreset_wait_reg[126]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[126]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt0_gtrefclk0_in),
        .D(\n_1_cpllreset_wait_reg[95]_srl32 ),
        .Q(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q31(\NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b0)) 
     \cpllreset_wait_reg[127] 
       (.C(gt0_gtrefclk0_in),
        .CE(1'b1),
        .D(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q(cpllreset_ovrd_i),
        .R(1'b0));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt0_gt64_rtm6r_i/cpllreset_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt0_gt64_rtm6r_i/cpllreset_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h000000FF)) 
     \cpllreset_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt0_gtrefclk0_in),
        .D(1'b0),
        .Q(\NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[31]_srl32 ));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt0_gt64_rtm6r_i/cpllreset_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt0_gt64_rtm6r_i/cpllreset_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt0_gtrefclk0_in),
        .D(\n_1_cpllreset_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[63]_srl32 ));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt0_gt64_rtm6r_i/cpllreset_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt0_gt64_rtm6r_i/cpllreset_wait_reg[95]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[95]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt0_gtrefclk0_in),
        .D(\n_1_cpllreset_wait_reg[63]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[95]_srl32 ));
(* box_type = "PRIMITIVE" *) 
   GTHE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'h00C10),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(4),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(42'h24800040E80),
    .CFOK_CFG2(6'b100000),
    .CFOK_CFG3(6'b100000),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(20),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0100000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(29'h00BC07DC),
    .CPLL_FBDIV(4),
    .CPLL_FBDIV_45(4),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000A00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("TRUE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD_ATTR(48'h000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h3C),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'b00000000000000011000010010000000),
    .PMA_RSV2(32'b00011100000000000000000000001010),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(15'b000000000001000),
    .PMA_RSV5(4'b0000),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0002007FE2000C2080018),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00001000000000),
    .RXLPM_LF_CFG(18'b001001000000000000),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h084020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b00),
    .RXPI_CFG2(2'b00),
    .RXPI_CFG3(2'b11),
    .RXPI_CFG4(1'b1),
    .RXPI_CFG5(1'b1),
    .RXPI_CFG6(3'b001),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(24'b000011000000000000010000),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(8),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1100),
    .RX_DATA_WIDTH(40),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b0),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b00),
    .RX_DFE_AGC_CFG1(3'b100),
    .RX_DFE_AGC_CFG2(4'b0000),
    .RX_DFE_AGC_OVRDEN(1'b1),
    .RX_DFE_GAIN_CFG(23'h0020C0),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011100000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_H6_CFG(11'b00000100000),
    .RX_DFE_H7_CFG(11'b00000100000),
    .RX_DFE_KL_CFG(33'b001000001000000000000001100010000),
    .RX_DFE_KL_LPM_KH_CFG0(2'b01),
    .RX_DFE_KL_LPM_KH_CFG1(3'b010),
    .RX_DFE_KL_LPM_KH_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KH_OVRDEN(1'b1),
    .RX_DFE_KL_LPM_KL_CFG0(2'b10),
    .RX_DFE_KL_LPM_KL_CFG1(3'b010),
    .RX_DFE_KL_LPM_KL_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KL_OVRDEN(1'b1),
    .RX_DFE_LPM_CFG(16'h0080),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DFE_ST_CFG(54'h00E100000C003F),
    .RX_DFE_UT_CFG(17'b00011100000000000),
    .RX_DFE_VP_CFG(17'b00011101010100011),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(1),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(10),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b111),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b111),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("X"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b0),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b100),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00001),
    .TXSYNC_MULTILANE(1'b0),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(8),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(40),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b110),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(1),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001110),
    .TX_MARGIN_FULL_1(7'b1001001),
    .TX_MARGIN_FULL_2(7'b1000101),
    .TX_MARGIN_FULL_3(7'b1000010),
    .TX_MARGIN_FULL_4(7'b1000000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000100),
    .TX_MARGIN_LOW_2(7'b1000010),
    .TX_MARGIN_LOW_3(7'b1000000),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h1832),
    .TX_RXDETECT_PRECHARGE_TIME(17'h155CC),
    .TX_RXDETECT_REF(3'b100),
    .TX_XCLK_SEL("TXOUT"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
     gthe2_i
       (.CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(gt0_cpllfbclklost_out),
        .CPLLLOCK(gt0_cplllock_out),
        .CPLLLOCKDETCLK(gt0_cplllockdetclk_in),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(CPLLPD),
        .CPLLREFCLKLOST(CPLLREFCLKLOST),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(CPLLRESET),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT(gt0_dmonitorout_out),
        .DRPADDR(gt0_drpaddr_in),
        .DRPCLK(gt0_drpclk_in),
        .DRPDI(gt0_drpdi_in),
        .DRPDO(gt0_drpdo_out),
        .DRPEN(gt0_drpen_in),
        .DRPRDY(gt0_drprdy_out),
        .DRPWE(gt0_drpwe_in),
        .EYESCANDATAERROR(gt0_eyescandataerror_out),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(gt0_eyescanreset_in),
        .EYESCANTRIGGER(gt0_eyescantrigger_in),
        .GTGREFCLK(1'b0),
        .GTHRXN(gt0_gthrxn_in),
        .GTHRXP(gt0_gthrxp_in),
        .GTHTXN(gt0_gthtxn_out),
        .GTHTXP(gt0_gthtxp_out),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(gt0_gtrefclk0_in),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(SR),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTTXRESET),
        .LOOPBACK({1'b0,1'b0,1'b0}),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED[15:0]),
        .PHYSTATUS(NLW_gthe2_i_PHYSTATUS_UNCONNECTED),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(GT0_QPLLOUTCLK_IN),
        .QPLLREFCLK(GT0_QPLLOUTREFCLK_IN),
        .RESETOVRD(1'b0),
        .RSOSINTDONE(NLW_gthe2_i_RSOSINTDONE_UNCONNECTED),
        .RX8B10BEN(1'b1),
        .RXADAPTSELTEST({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS(NLW_gthe2_i_RXBUFSTATUS_UNCONNECTED[2:0]),
        .RXBYTEISALIGNED(gt0_rxbyteisaligned_out),
        .RXBYTEREALIGN(NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(NLW_gthe2_i_RXCDRLOCK_UNCONNECTED),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED),
        .RXCHANISALIGNED(NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED),
        .RXCHANREALIGN(NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED),
        .RXCHARISCOMMA(NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED[7:0]),
        .RXCHARISK({NLW_gthe2_i_RXCHARISK_UNCONNECTED[7:4],gt0_rxcharisk_out}),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO(NLW_gthe2_i_RXCHBONDO_UNCONNECTED[4:0]),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED[1:0]),
        .RXCOMINITDET(NLW_gthe2_i_RXCOMINITDET_UNCONNECTED),
        .RXCOMMADET(NLW_gthe2_i_RXCOMMADET_UNCONNECTED),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(NLW_gthe2_i_RXCOMSASDET_UNCONNECTED),
        .RXCOMWAKEDET(NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED),
        .RXDATA({NLW_gthe2_i_RXDATA_UNCONNECTED[63:32],gt0_rxdata_out}),
        .RXDATAVALID(NLW_gthe2_i_RXDATAVALID_UNCONNECTED[1:0]),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(RXDFELFHOLD),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFEAGCTRL({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(RXDFELFHOLD),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFESLIDETAP({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPADAPTEN(1'b0),
        .RXDFESLIDETAPHOLD(1'b0),
        .RXDFESLIDETAPID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPINITOVRDEN(1'b0),
        .RXDFESLIDETAPONLYADAPTEN(1'b0),
        .RXDFESLIDETAPOVRDEN(1'b0),
        .RXDFESLIDETAPSTARTED(NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED),
        .RXDFESLIDETAPSTROBE(1'b0),
        .RXDFESLIDETAPSTROBEDONE(NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED),
        .RXDFESLIDETAPSTROBESTARTED(NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED),
        .RXDFESTADAPTDONE(NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDISPERR({NLW_gthe2_i_RXDISPERR_UNCONNECTED[7:4],gt0_rxdisperr_out}),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED),
        .RXELECIDLE(NLW_gthe2_i_RXELECIDLE_UNCONNECTED),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(NLW_gthe2_i_RXHEADER_UNCONNECTED[5:0]),
        .RXHEADERVALID(NLW_gthe2_i_RXHEADERVALID_UNCONNECTED[1:0]),
        .RXLPMEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(gt0_rxmcommaalignen_in),
        .RXMONITOROUT(gt0_rxmonitorout_out),
        .RXMONITORSEL(gt0_rxmonitorsel_in),
        .RXNOTINTABLE({NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED[7:4],gt0_rxnotintable_out}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTCFG({1'b0,1'b1,1'b1,1'b0}),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTID0({1'b0,1'b0,1'b0,1'b0}),
        .RXOSINTNTRLEN(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTSTARTED(NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED),
        .RXOSINTSTROBESTARTED(NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(n_29_gthe2_i),
        .RXOUTCLKFABRIC(NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED),
        .RXOUTCLKPCS(NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(gt0_rxpcommaalignen_in),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(NLW_gthe2_i_RXPHMONITOR_UNCONNECTED[4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED[4:0]),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(RXPMARESETDONE),
        .RXPOLARITY(gt0_rxpolarity_in),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(NLW_gthe2_i_RXPRBSERR_UNCONNECTED),
        .RXPRBSSEL({1'b0,1'b0,1'b0}),
        .RXQPIEN(1'b0),
        .RXQPISENN(NLW_gthe2_i_RXQPISENN_UNCONNECTED),
        .RXQPISENP(NLW_gthe2_i_RXQPISENP_UNCONNECTED),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(NLW_gthe2_i_RXRATEDONE_UNCONNECTED),
        .RXRATEMODE(1'b0),
        .RXRESETDONE(gt0_rxresetdone_out),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED[1:0]),
        .RXSTATUS(NLW_gthe2_i_RXSTATUS_UNCONNECTED[2:0]),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(NLW_gthe2_i_RXSYNCDONE_UNCONNECTED),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(NLW_gthe2_i_RXSYNCOUT_UNCONNECTED),
        .RXSYSCLKSEL({1'b0,1'b0}),
        .RXUSERRDY(RXUSERRDY),
        .RXUSRCLK(gt0_rxusrclk_in),
        .RXUSRCLK2(gt0_rxusrclk2_in),
        .RXVALID(NLW_gthe2_i_RXVALID_UNCONNECTED),
        .SETERRSTATUS(1'b0),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b1),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(NLW_gthe2_i_TXBUFSTATUS_UNCONNECTED[1:0]),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,gt0_txcharisk_in}),
        .TXCOMFINISH(NLW_gthe2_i_TXCOMFINISH_UNCONNECTED),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gt0_txdata_in}),
        .TXDEEMPH(1'b0),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b0,1'b0,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXGEARBOXREADY(NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXMAINCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXOUTCLK(gt0_txoutclk_out),
        .TXOUTCLKFABRIC(gt0_txoutclkfabric_out),
        .TXOUTCLKPCS(gt0_txoutclkpcs_out),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(NLW_gthe2_i_TXPHINITDONE_UNCONNECTED),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(TXPMARESETDONE),
        .TXPOLARITY(gt0_txpolarity_in),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(NLW_gthe2_i_TXQPISENN_UNCONNECTED),
        .TXQPISENP(NLW_gthe2_i_TXQPISENP_UNCONNECTED),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,1'b0,1'b0}),
        .TXRATEDONE(NLW_gthe2_i_TXRATEDONE_UNCONNECTED),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(gt0_txresetdone_out),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(NLW_gthe2_i_TXSYNCDONE_UNCONNECTED),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(NLW_gthe2_i_TXSYNCOUT_UNCONNECTED),
        .TXSYSCLKSEL({1'b0,1'b0}),
        .TXUSERRDY(TXUSERRDY),
        .TXUSRCLK(gt0_txusrclk_in),
        .TXUSRCLK2(gt0_txusrclk2_in));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_19 sync_cpllreset
       (.CPLLRESET(CPLLRESET),
        .cpllreset_ovrd_i(cpllreset_ovrd_i),
        .data_in(data_in),
        .gt0_gtrefclk0_in(gt0_gtrefclk0_in));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_GT" *) 
module gt64_rtm6r_gt64_rtm6r_GT__parameterized0_10
   (gt1_cpllfbclklost_out,
    gt1_cplllock_out,
    gt1_drprdy_out,
    gt1_eyescandataerror_out,
    gt1_gthtxn_out,
    gt1_gthtxp_out,
    gt1_rxbyteisaligned_out,
    gt1_rxresetdone_out,
    gt1_txoutclk_out,
    gt1_txoutclkfabric_out,
    gt1_txoutclkpcs_out,
    gt1_txresetdone_out,
    gt1_dmonitorout_out,
    gt1_drpdo_out,
    gt1_rxdata_out,
    gt1_rxmonitorout_out,
    gt1_rxcharisk_out,
    gt1_rxdisperr_out,
    gt1_rxnotintable_out,
    gt1_gtrefclk0_in,
    gt1_cplllockdetclk_in,
    gt1_drpclk_in,
    gt1_drpen_in,
    gt1_drpwe_in,
    gt1_eyescanreset_in,
    gt1_eyescantrigger_in,
    gt1_gthrxn_in,
    gt1_gthrxp_in,
    I1,
    I2,
    GT0_QPLLOUTCLK_IN,
    GT0_QPLLOUTREFCLK_IN,
    I3,
    gt1_rxmcommaalignen_in,
    gt1_rxpcommaalignen_in,
    gt1_rxpolarity_in,
    I4,
    gt1_rxusrclk_in,
    gt1_rxusrclk2_in,
    gt1_txpolarity_in,
    I5,
    gt1_txusrclk_in,
    gt1_txusrclk2_in,
    gt1_drpdi_in,
    gt1_rxmonitorsel_in,
    gt1_txdata_in,
    gt1_txcharisk_in,
    gt1_drpaddr_in,
    I26);
  output gt1_cpllfbclklost_out;
  output gt1_cplllock_out;
  output gt1_drprdy_out;
  output gt1_eyescandataerror_out;
  output gt1_gthtxn_out;
  output gt1_gthtxp_out;
  output gt1_rxbyteisaligned_out;
  output gt1_rxresetdone_out;
  output gt1_txoutclk_out;
  output gt1_txoutclkfabric_out;
  output gt1_txoutclkpcs_out;
  output gt1_txresetdone_out;
  output [14:0]gt1_dmonitorout_out;
  output [15:0]gt1_drpdo_out;
  output [31:0]gt1_rxdata_out;
  output [6:0]gt1_rxmonitorout_out;
  output [3:0]gt1_rxcharisk_out;
  output [3:0]gt1_rxdisperr_out;
  output [3:0]gt1_rxnotintable_out;
  input gt1_gtrefclk0_in;
  input gt1_cplllockdetclk_in;
  input gt1_drpclk_in;
  input gt1_drpen_in;
  input gt1_drpwe_in;
  input gt1_eyescanreset_in;
  input gt1_eyescantrigger_in;
  input gt1_gthrxn_in;
  input gt1_gthrxp_in;
  input I1;
  input I2;
  input GT0_QPLLOUTCLK_IN;
  input GT0_QPLLOUTREFCLK_IN;
  input I3;
  input gt1_rxmcommaalignen_in;
  input gt1_rxpcommaalignen_in;
  input gt1_rxpolarity_in;
  input I4;
  input gt1_rxusrclk_in;
  input gt1_rxusrclk2_in;
  input gt1_txpolarity_in;
  input I5;
  input gt1_txusrclk_in;
  input gt1_txusrclk2_in;
  input [15:0]gt1_drpdi_in;
  input [1:0]gt1_rxmonitorsel_in;
  input [31:0]gt1_txdata_in;
  input [3:0]gt1_txcharisk_in;
  input [8:0]gt1_drpaddr_in;
  input I26;

  wire CPLLPD;
  wire CPLLRESET;
  wire GT0_QPLLOUTCLK_IN;
  wire GT0_QPLLOUTREFCLK_IN;
  wire I1;
  wire I2;
  wire I26;
  wire I3;
  wire I4;
  wire I5;
  wire cpllreset_ovrd_i;
  wire gt1_cpllfbclklost_out;
  wire gt1_cplllock_out;
  wire gt1_cplllockdetclk_in;
  wire [14:0]gt1_dmonitorout_out;
  wire [8:0]gt1_drpaddr_in;
  wire gt1_drpclk_in;
  wire [15:0]gt1_drpdi_in;
  wire [15:0]gt1_drpdo_out;
  wire gt1_drpen_in;
  wire gt1_drprdy_out;
  wire gt1_drpwe_in;
  wire gt1_eyescandataerror_out;
  wire gt1_eyescanreset_in;
  wire gt1_eyescantrigger_in;
  wire gt1_gthrxn_in;
  wire gt1_gthrxp_in;
  wire gt1_gthtxn_out;
  wire gt1_gthtxp_out;
  wire gt1_gtrefclk0_in;
  wire gt1_rxbyteisaligned_out;
  wire [3:0]gt1_rxcharisk_out;
  wire [31:0]gt1_rxdata_out;
  wire [3:0]gt1_rxdisperr_out;
  wire gt1_rxmcommaalignen_in;
  wire [6:0]gt1_rxmonitorout_out;
  wire [1:0]gt1_rxmonitorsel_in;
  wire [3:0]gt1_rxnotintable_out;
  wire gt1_rxpcommaalignen_in;
  wire gt1_rxpolarity_in;
  wire gt1_rxresetdone_out;
  wire gt1_rxusrclk2_in;
  wire gt1_rxusrclk_in;
  wire [3:0]gt1_txcharisk_in;
  wire [31:0]gt1_txdata_in;
  wire gt1_txoutclk_out;
  wire gt1_txoutclkfabric_out;
  wire gt1_txoutclkpcs_out;
  wire gt1_txpolarity_in;
  wire gt1_txresetdone_out;
  wire gt1_txusrclk2_in;
  wire gt1_txusrclk_in;
  wire \n_0_cpllpd_wait_reg[94]_srl31 ;
  wire \n_0_cpllreset_wait_reg[126]_srl31 ;
  wire \n_1_cpllpd_wait_reg[31]_srl32 ;
  wire \n_1_cpllpd_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[31]_srl32 ;
  wire \n_1_cpllreset_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[95]_srl32 ;
  wire n_29_gthe2_i;
  wire n_2_gthe2_i;
  wire n_33_gthe2_i;
  wire n_50_gthe2_i;
  wire \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ;
  wire NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED;
  wire NLW_gthe2_i_PHYSTATUS_UNCONNECTED;
  wire NLW_gthe2_i_RSOSINTDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED;
  wire NLW_gthe2_i_RXCDRLOCK_UNCONNECTED;
  wire NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED;
  wire NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED;
  wire NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMINITDET_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMMADET_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMSASDET_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXELECIDLE_UNCONNECTED;
  wire NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED;
  wire NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED;
  wire NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXPRBSERR_UNCONNECTED;
  wire NLW_gthe2_i_RXQPISENN_UNCONNECTED;
  wire NLW_gthe2_i_RXQPISENP_UNCONNECTED;
  wire NLW_gthe2_i_RXRATEDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXSYNCDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXSYNCOUT_UNCONNECTED;
  wire NLW_gthe2_i_RXVALID_UNCONNECTED;
  wire NLW_gthe2_i_TXCOMFINISH_UNCONNECTED;
  wire NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED;
  wire NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXPHINITDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXQPISENN_UNCONNECTED;
  wire NLW_gthe2_i_TXQPISENP_UNCONNECTED;
  wire NLW_gthe2_i_TXRATEDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXSYNCDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXSYNCOUT_UNCONNECTED;
  wire [15:0]NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED;
  wire [2:0]NLW_gthe2_i_RXBUFSTATUS_UNCONNECTED;
  wire [7:0]NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED;
  wire [7:4]NLW_gthe2_i_RXCHARISK_UNCONNECTED;
  wire [4:0]NLW_gthe2_i_RXCHBONDO_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED;
  wire [63:32]NLW_gthe2_i_RXDATA_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_RXDATAVALID_UNCONNECTED;
  wire [7:4]NLW_gthe2_i_RXDISPERR_UNCONNECTED;
  wire [5:0]NLW_gthe2_i_RXHEADER_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_RXHEADERVALID_UNCONNECTED;
  wire [7:4]NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED;
  wire [4:0]NLW_gthe2_i_RXPHMONITOR_UNCONNECTED;
  wire [4:0]NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED;
  wire [2:0]NLW_gthe2_i_RXSTATUS_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_TXBUFSTATUS_UNCONNECTED;

(* srl_bus_name = "\U0/gt64_rtm6r_i/gt1_gt64_rtm6r_i/cpllpd_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt1_gt64_rtm6r_i/cpllpd_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt1_gtrefclk0_in),
        .D(1'b0),
        .Q(\NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[31]_srl32 ));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt1_gt64_rtm6r_i/cpllpd_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt1_gt64_rtm6r_i/cpllpd_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt1_gtrefclk0_in),
        .D(\n_1_cpllpd_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[63]_srl32 ));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt1_gt64_rtm6r_i/cpllpd_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt1_gt64_rtm6r_i/cpllpd_wait_reg[94]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h7FFFFFFF)) 
     \cpllpd_wait_reg[94]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt1_gtrefclk0_in),
        .D(\n_1_cpllpd_wait_reg[63]_srl32 ),
        .Q(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q31(\NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b1)) 
     \cpllpd_wait_reg[95] 
       (.C(gt1_gtrefclk0_in),
        .CE(1'b1),
        .D(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q(CPLLPD),
        .R(1'b0));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt1_gt64_rtm6r_i/cpllreset_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt1_gt64_rtm6r_i/cpllreset_wait_reg[126]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[126]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt1_gtrefclk0_in),
        .D(\n_1_cpllreset_wait_reg[95]_srl32 ),
        .Q(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q31(\NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b0)) 
     \cpllreset_wait_reg[127] 
       (.C(gt1_gtrefclk0_in),
        .CE(1'b1),
        .D(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q(cpllreset_ovrd_i),
        .R(1'b0));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt1_gt64_rtm6r_i/cpllreset_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt1_gt64_rtm6r_i/cpllreset_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h000000FF)) 
     \cpllreset_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt1_gtrefclk0_in),
        .D(1'b0),
        .Q(\NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[31]_srl32 ));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt1_gt64_rtm6r_i/cpllreset_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt1_gt64_rtm6r_i/cpllreset_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt1_gtrefclk0_in),
        .D(\n_1_cpllreset_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[63]_srl32 ));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt1_gt64_rtm6r_i/cpllreset_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt1_gt64_rtm6r_i/cpllreset_wait_reg[95]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[95]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt1_gtrefclk0_in),
        .D(\n_1_cpllreset_wait_reg[63]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[95]_srl32 ));
(* box_type = "PRIMITIVE" *) 
   GTHE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'h00C10),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(4),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(42'h24800040E80),
    .CFOK_CFG2(6'b100000),
    .CFOK_CFG3(6'b100000),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(20),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0100000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(29'h00BC07DC),
    .CPLL_FBDIV(4),
    .CPLL_FBDIV_45(4),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000A00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("TRUE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD_ATTR(48'h000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h3C),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'b00000000000000011000010010000000),
    .PMA_RSV2(32'b00011100000000000000000000001010),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(15'b000000000001000),
    .PMA_RSV5(4'b0000),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0002007FE2000C2080018),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00001000000000),
    .RXLPM_LF_CFG(18'b001001000000000000),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h084020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b00),
    .RXPI_CFG2(2'b00),
    .RXPI_CFG3(2'b11),
    .RXPI_CFG4(1'b1),
    .RXPI_CFG5(1'b1),
    .RXPI_CFG6(3'b001),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(24'b000011000000000000010000),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(8),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1100),
    .RX_DATA_WIDTH(40),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b0),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b00),
    .RX_DFE_AGC_CFG1(3'b100),
    .RX_DFE_AGC_CFG2(4'b0000),
    .RX_DFE_AGC_OVRDEN(1'b1),
    .RX_DFE_GAIN_CFG(23'h0020C0),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011100000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_H6_CFG(11'b00000100000),
    .RX_DFE_H7_CFG(11'b00000100000),
    .RX_DFE_KL_CFG(33'b001000001000000000000001100010000),
    .RX_DFE_KL_LPM_KH_CFG0(2'b01),
    .RX_DFE_KL_LPM_KH_CFG1(3'b010),
    .RX_DFE_KL_LPM_KH_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KH_OVRDEN(1'b1),
    .RX_DFE_KL_LPM_KL_CFG0(2'b10),
    .RX_DFE_KL_LPM_KL_CFG1(3'b010),
    .RX_DFE_KL_LPM_KL_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KL_OVRDEN(1'b1),
    .RX_DFE_LPM_CFG(16'h0080),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DFE_ST_CFG(54'h00E100000C003F),
    .RX_DFE_UT_CFG(17'b00011100000000000),
    .RX_DFE_VP_CFG(17'b00011101010100011),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(1),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(10),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b111),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b111),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("X"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b0),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b100),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00001),
    .TXSYNC_MULTILANE(1'b0),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(8),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(40),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b110),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(1),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001110),
    .TX_MARGIN_FULL_1(7'b1001001),
    .TX_MARGIN_FULL_2(7'b1000101),
    .TX_MARGIN_FULL_3(7'b1000010),
    .TX_MARGIN_FULL_4(7'b1000000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000100),
    .TX_MARGIN_LOW_2(7'b1000010),
    .TX_MARGIN_LOW_3(7'b1000000),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h1832),
    .TX_RXDETECT_PRECHARGE_TIME(17'h155CC),
    .TX_RXDETECT_REF(3'b100),
    .TX_XCLK_SEL("TXOUT"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
     gthe2_i
       (.CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(gt1_cpllfbclklost_out),
        .CPLLLOCK(gt1_cplllock_out),
        .CPLLLOCKDETCLK(gt1_cplllockdetclk_in),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(CPLLPD),
        .CPLLREFCLKLOST(n_2_gthe2_i),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(CPLLRESET),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT(gt1_dmonitorout_out),
        .DRPADDR(gt1_drpaddr_in),
        .DRPCLK(gt1_drpclk_in),
        .DRPDI(gt1_drpdi_in),
        .DRPDO(gt1_drpdo_out),
        .DRPEN(gt1_drpen_in),
        .DRPRDY(gt1_drprdy_out),
        .DRPWE(gt1_drpwe_in),
        .EYESCANDATAERROR(gt1_eyescandataerror_out),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(gt1_eyescanreset_in),
        .EYESCANTRIGGER(gt1_eyescantrigger_in),
        .GTGREFCLK(1'b0),
        .GTHRXN(gt1_gthrxn_in),
        .GTHRXP(gt1_gthrxp_in),
        .GTHTXN(gt1_gthtxn_out),
        .GTHTXP(gt1_gthtxp_out),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(gt1_gtrefclk0_in),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(I1),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(I2),
        .LOOPBACK({1'b0,1'b0,1'b0}),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED[15:0]),
        .PHYSTATUS(NLW_gthe2_i_PHYSTATUS_UNCONNECTED),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(GT0_QPLLOUTCLK_IN),
        .QPLLREFCLK(GT0_QPLLOUTREFCLK_IN),
        .RESETOVRD(1'b0),
        .RSOSINTDONE(NLW_gthe2_i_RSOSINTDONE_UNCONNECTED),
        .RX8B10BEN(1'b1),
        .RXADAPTSELTEST({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS(NLW_gthe2_i_RXBUFSTATUS_UNCONNECTED[2:0]),
        .RXBYTEISALIGNED(gt1_rxbyteisaligned_out),
        .RXBYTEREALIGN(NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(NLW_gthe2_i_RXCDRLOCK_UNCONNECTED),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED),
        .RXCHANISALIGNED(NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED),
        .RXCHANREALIGN(NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED),
        .RXCHARISCOMMA(NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED[7:0]),
        .RXCHARISK({NLW_gthe2_i_RXCHARISK_UNCONNECTED[7:4],gt1_rxcharisk_out}),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO(NLW_gthe2_i_RXCHBONDO_UNCONNECTED[4:0]),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED[1:0]),
        .RXCOMINITDET(NLW_gthe2_i_RXCOMINITDET_UNCONNECTED),
        .RXCOMMADET(NLW_gthe2_i_RXCOMMADET_UNCONNECTED),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(NLW_gthe2_i_RXCOMSASDET_UNCONNECTED),
        .RXCOMWAKEDET(NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED),
        .RXDATA({NLW_gthe2_i_RXDATA_UNCONNECTED[63:32],gt1_rxdata_out}),
        .RXDATAVALID(NLW_gthe2_i_RXDATAVALID_UNCONNECTED[1:0]),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(I3),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFEAGCTRL({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(I3),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFESLIDETAP({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPADAPTEN(1'b0),
        .RXDFESLIDETAPHOLD(1'b0),
        .RXDFESLIDETAPID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPINITOVRDEN(1'b0),
        .RXDFESLIDETAPONLYADAPTEN(1'b0),
        .RXDFESLIDETAPOVRDEN(1'b0),
        .RXDFESLIDETAPSTARTED(NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED),
        .RXDFESLIDETAPSTROBE(1'b0),
        .RXDFESLIDETAPSTROBEDONE(NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED),
        .RXDFESLIDETAPSTROBESTARTED(NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED),
        .RXDFESTADAPTDONE(NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDISPERR({NLW_gthe2_i_RXDISPERR_UNCONNECTED[7:4],gt1_rxdisperr_out}),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED),
        .RXELECIDLE(NLW_gthe2_i_RXELECIDLE_UNCONNECTED),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(NLW_gthe2_i_RXHEADER_UNCONNECTED[5:0]),
        .RXHEADERVALID(NLW_gthe2_i_RXHEADERVALID_UNCONNECTED[1:0]),
        .RXLPMEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(gt1_rxmcommaalignen_in),
        .RXMONITOROUT(gt1_rxmonitorout_out),
        .RXMONITORSEL(gt1_rxmonitorsel_in),
        .RXNOTINTABLE({NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED[7:4],gt1_rxnotintable_out}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTCFG({1'b0,1'b1,1'b1,1'b0}),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTID0({1'b0,1'b0,1'b0,1'b0}),
        .RXOSINTNTRLEN(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTSTARTED(NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED),
        .RXOSINTSTROBESTARTED(NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(n_29_gthe2_i),
        .RXOUTCLKFABRIC(NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED),
        .RXOUTCLKPCS(NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(gt1_rxpcommaalignen_in),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(NLW_gthe2_i_RXPHMONITOR_UNCONNECTED[4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED[4:0]),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(n_33_gthe2_i),
        .RXPOLARITY(gt1_rxpolarity_in),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(NLW_gthe2_i_RXPRBSERR_UNCONNECTED),
        .RXPRBSSEL({1'b0,1'b0,1'b0}),
        .RXQPIEN(1'b0),
        .RXQPISENN(NLW_gthe2_i_RXQPISENN_UNCONNECTED),
        .RXQPISENP(NLW_gthe2_i_RXQPISENP_UNCONNECTED),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(NLW_gthe2_i_RXRATEDONE_UNCONNECTED),
        .RXRATEMODE(1'b0),
        .RXRESETDONE(gt1_rxresetdone_out),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED[1:0]),
        .RXSTATUS(NLW_gthe2_i_RXSTATUS_UNCONNECTED[2:0]),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(NLW_gthe2_i_RXSYNCDONE_UNCONNECTED),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(NLW_gthe2_i_RXSYNCOUT_UNCONNECTED),
        .RXSYSCLKSEL({1'b0,1'b0}),
        .RXUSERRDY(I4),
        .RXUSRCLK(gt1_rxusrclk_in),
        .RXUSRCLK2(gt1_rxusrclk2_in),
        .RXVALID(NLW_gthe2_i_RXVALID_UNCONNECTED),
        .SETERRSTATUS(1'b0),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b1),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(NLW_gthe2_i_TXBUFSTATUS_UNCONNECTED[1:0]),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,gt1_txcharisk_in}),
        .TXCOMFINISH(NLW_gthe2_i_TXCOMFINISH_UNCONNECTED),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gt1_txdata_in}),
        .TXDEEMPH(1'b0),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b0,1'b0,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXGEARBOXREADY(NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXMAINCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXOUTCLK(gt1_txoutclk_out),
        .TXOUTCLKFABRIC(gt1_txoutclkfabric_out),
        .TXOUTCLKPCS(gt1_txoutclkpcs_out),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(NLW_gthe2_i_TXPHINITDONE_UNCONNECTED),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(n_50_gthe2_i),
        .TXPOLARITY(gt1_txpolarity_in),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(NLW_gthe2_i_TXQPISENN_UNCONNECTED),
        .TXQPISENP(NLW_gthe2_i_TXQPISENP_UNCONNECTED),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,1'b0,1'b0}),
        .TXRATEDONE(NLW_gthe2_i_TXRATEDONE_UNCONNECTED),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(gt1_txresetdone_out),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(NLW_gthe2_i_TXSYNCDONE_UNCONNECTED),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(NLW_gthe2_i_TXSYNCOUT_UNCONNECTED),
        .TXSYSCLKSEL({1'b0,1'b0}),
        .TXUSERRDY(I5),
        .TXUSRCLK(gt1_txusrclk_in),
        .TXUSRCLK2(gt1_txusrclk2_in));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_18 sync_cpllreset
       (.CPLLRESET(CPLLRESET),
        .I26(I26),
        .cpllreset_ovrd_i(cpllreset_ovrd_i),
        .gt1_gtrefclk0_in(gt1_gtrefclk0_in));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_GT" *) 
module gt64_rtm6r_gt64_rtm6r_GT__parameterized0_11
   (gt2_cpllfbclklost_out,
    gt2_cplllock_out,
    gt2_drprdy_out,
    gt2_eyescandataerror_out,
    gt2_gthtxn_out,
    gt2_gthtxp_out,
    gt2_rxbyteisaligned_out,
    gt2_rxresetdone_out,
    gt2_txoutclk_out,
    gt2_txoutclkfabric_out,
    gt2_txoutclkpcs_out,
    gt2_txresetdone_out,
    gt2_dmonitorout_out,
    gt2_drpdo_out,
    gt2_rxdata_out,
    gt2_rxmonitorout_out,
    gt2_rxcharisk_out,
    gt2_rxdisperr_out,
    gt2_rxnotintable_out,
    gt2_gtrefclk0_in,
    gt2_cplllockdetclk_in,
    gt2_drpclk_in,
    gt2_drpen_in,
    gt2_drpwe_in,
    gt2_eyescanreset_in,
    gt2_eyescantrigger_in,
    gt2_gthrxn_in,
    gt2_gthrxp_in,
    I6,
    I7,
    GT0_QPLLOUTCLK_IN,
    GT0_QPLLOUTREFCLK_IN,
    I8,
    gt2_rxmcommaalignen_in,
    gt2_rxpcommaalignen_in,
    gt2_rxpolarity_in,
    I9,
    gt2_rxusrclk_in,
    gt2_rxusrclk2_in,
    gt2_txpolarity_in,
    I10,
    gt2_txusrclk_in,
    gt2_txusrclk2_in,
    gt2_drpdi_in,
    gt2_rxmonitorsel_in,
    gt2_txdata_in,
    gt2_txcharisk_in,
    gt2_drpaddr_in,
    I27);
  output gt2_cpllfbclklost_out;
  output gt2_cplllock_out;
  output gt2_drprdy_out;
  output gt2_eyescandataerror_out;
  output gt2_gthtxn_out;
  output gt2_gthtxp_out;
  output gt2_rxbyteisaligned_out;
  output gt2_rxresetdone_out;
  output gt2_txoutclk_out;
  output gt2_txoutclkfabric_out;
  output gt2_txoutclkpcs_out;
  output gt2_txresetdone_out;
  output [14:0]gt2_dmonitorout_out;
  output [15:0]gt2_drpdo_out;
  output [31:0]gt2_rxdata_out;
  output [6:0]gt2_rxmonitorout_out;
  output [3:0]gt2_rxcharisk_out;
  output [3:0]gt2_rxdisperr_out;
  output [3:0]gt2_rxnotintable_out;
  input gt2_gtrefclk0_in;
  input gt2_cplllockdetclk_in;
  input gt2_drpclk_in;
  input gt2_drpen_in;
  input gt2_drpwe_in;
  input gt2_eyescanreset_in;
  input gt2_eyescantrigger_in;
  input gt2_gthrxn_in;
  input gt2_gthrxp_in;
  input I6;
  input I7;
  input GT0_QPLLOUTCLK_IN;
  input GT0_QPLLOUTREFCLK_IN;
  input I8;
  input gt2_rxmcommaalignen_in;
  input gt2_rxpcommaalignen_in;
  input gt2_rxpolarity_in;
  input I9;
  input gt2_rxusrclk_in;
  input gt2_rxusrclk2_in;
  input gt2_txpolarity_in;
  input I10;
  input gt2_txusrclk_in;
  input gt2_txusrclk2_in;
  input [15:0]gt2_drpdi_in;
  input [1:0]gt2_rxmonitorsel_in;
  input [31:0]gt2_txdata_in;
  input [3:0]gt2_txcharisk_in;
  input [8:0]gt2_drpaddr_in;
  input I27;

  wire CPLLPD;
  wire CPLLRESET;
  wire GT0_QPLLOUTCLK_IN;
  wire GT0_QPLLOUTREFCLK_IN;
  wire I10;
  wire I27;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire cpllreset_ovrd_i;
  wire gt2_cpllfbclklost_out;
  wire gt2_cplllock_out;
  wire gt2_cplllockdetclk_in;
  wire [14:0]gt2_dmonitorout_out;
  wire [8:0]gt2_drpaddr_in;
  wire gt2_drpclk_in;
  wire [15:0]gt2_drpdi_in;
  wire [15:0]gt2_drpdo_out;
  wire gt2_drpen_in;
  wire gt2_drprdy_out;
  wire gt2_drpwe_in;
  wire gt2_eyescandataerror_out;
  wire gt2_eyescanreset_in;
  wire gt2_eyescantrigger_in;
  wire gt2_gthrxn_in;
  wire gt2_gthrxp_in;
  wire gt2_gthtxn_out;
  wire gt2_gthtxp_out;
  wire gt2_gtrefclk0_in;
  wire gt2_rxbyteisaligned_out;
  wire [3:0]gt2_rxcharisk_out;
  wire [31:0]gt2_rxdata_out;
  wire [3:0]gt2_rxdisperr_out;
  wire gt2_rxmcommaalignen_in;
  wire [6:0]gt2_rxmonitorout_out;
  wire [1:0]gt2_rxmonitorsel_in;
  wire [3:0]gt2_rxnotintable_out;
  wire gt2_rxpcommaalignen_in;
  wire gt2_rxpolarity_in;
  wire gt2_rxresetdone_out;
  wire gt2_rxusrclk2_in;
  wire gt2_rxusrclk_in;
  wire [3:0]gt2_txcharisk_in;
  wire [31:0]gt2_txdata_in;
  wire gt2_txoutclk_out;
  wire gt2_txoutclkfabric_out;
  wire gt2_txoutclkpcs_out;
  wire gt2_txpolarity_in;
  wire gt2_txresetdone_out;
  wire gt2_txusrclk2_in;
  wire gt2_txusrclk_in;
  wire \n_0_cpllpd_wait_reg[94]_srl31 ;
  wire \n_0_cpllreset_wait_reg[126]_srl31 ;
  wire \n_1_cpllpd_wait_reg[31]_srl32 ;
  wire \n_1_cpllpd_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[31]_srl32 ;
  wire \n_1_cpllreset_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[95]_srl32 ;
  wire n_29_gthe2_i;
  wire n_2_gthe2_i;
  wire n_33_gthe2_i;
  wire n_50_gthe2_i;
  wire \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ;
  wire NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED;
  wire NLW_gthe2_i_PHYSTATUS_UNCONNECTED;
  wire NLW_gthe2_i_RSOSINTDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED;
  wire NLW_gthe2_i_RXCDRLOCK_UNCONNECTED;
  wire NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED;
  wire NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED;
  wire NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMINITDET_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMMADET_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMSASDET_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXELECIDLE_UNCONNECTED;
  wire NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED;
  wire NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED;
  wire NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXPRBSERR_UNCONNECTED;
  wire NLW_gthe2_i_RXQPISENN_UNCONNECTED;
  wire NLW_gthe2_i_RXQPISENP_UNCONNECTED;
  wire NLW_gthe2_i_RXRATEDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXSYNCDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXSYNCOUT_UNCONNECTED;
  wire NLW_gthe2_i_RXVALID_UNCONNECTED;
  wire NLW_gthe2_i_TXCOMFINISH_UNCONNECTED;
  wire NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED;
  wire NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXPHINITDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXQPISENN_UNCONNECTED;
  wire NLW_gthe2_i_TXQPISENP_UNCONNECTED;
  wire NLW_gthe2_i_TXRATEDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXSYNCDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXSYNCOUT_UNCONNECTED;
  wire [15:0]NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED;
  wire [2:0]NLW_gthe2_i_RXBUFSTATUS_UNCONNECTED;
  wire [7:0]NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED;
  wire [7:4]NLW_gthe2_i_RXCHARISK_UNCONNECTED;
  wire [4:0]NLW_gthe2_i_RXCHBONDO_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED;
  wire [63:32]NLW_gthe2_i_RXDATA_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_RXDATAVALID_UNCONNECTED;
  wire [7:4]NLW_gthe2_i_RXDISPERR_UNCONNECTED;
  wire [5:0]NLW_gthe2_i_RXHEADER_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_RXHEADERVALID_UNCONNECTED;
  wire [7:4]NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED;
  wire [4:0]NLW_gthe2_i_RXPHMONITOR_UNCONNECTED;
  wire [4:0]NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED;
  wire [2:0]NLW_gthe2_i_RXSTATUS_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_TXBUFSTATUS_UNCONNECTED;

(* srl_bus_name = "\U0/gt64_rtm6r_i/gt2_gt64_rtm6r_i/cpllpd_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt2_gt64_rtm6r_i/cpllpd_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt2_gtrefclk0_in),
        .D(1'b0),
        .Q(\NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[31]_srl32 ));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt2_gt64_rtm6r_i/cpllpd_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt2_gt64_rtm6r_i/cpllpd_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt2_gtrefclk0_in),
        .D(\n_1_cpllpd_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[63]_srl32 ));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt2_gt64_rtm6r_i/cpllpd_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt2_gt64_rtm6r_i/cpllpd_wait_reg[94]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h7FFFFFFF)) 
     \cpllpd_wait_reg[94]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt2_gtrefclk0_in),
        .D(\n_1_cpllpd_wait_reg[63]_srl32 ),
        .Q(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q31(\NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b1)) 
     \cpllpd_wait_reg[95] 
       (.C(gt2_gtrefclk0_in),
        .CE(1'b1),
        .D(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q(CPLLPD),
        .R(1'b0));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt2_gt64_rtm6r_i/cpllreset_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt2_gt64_rtm6r_i/cpllreset_wait_reg[126]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[126]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt2_gtrefclk0_in),
        .D(\n_1_cpllreset_wait_reg[95]_srl32 ),
        .Q(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q31(\NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b0)) 
     \cpllreset_wait_reg[127] 
       (.C(gt2_gtrefclk0_in),
        .CE(1'b1),
        .D(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q(cpllreset_ovrd_i),
        .R(1'b0));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt2_gt64_rtm6r_i/cpllreset_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt2_gt64_rtm6r_i/cpllreset_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h000000FF)) 
     \cpllreset_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt2_gtrefclk0_in),
        .D(1'b0),
        .Q(\NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[31]_srl32 ));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt2_gt64_rtm6r_i/cpllreset_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt2_gt64_rtm6r_i/cpllreset_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt2_gtrefclk0_in),
        .D(\n_1_cpllreset_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[63]_srl32 ));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt2_gt64_rtm6r_i/cpllreset_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt2_gt64_rtm6r_i/cpllreset_wait_reg[95]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[95]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt2_gtrefclk0_in),
        .D(\n_1_cpllreset_wait_reg[63]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[95]_srl32 ));
(* box_type = "PRIMITIVE" *) 
   GTHE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'h00C10),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(4),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(42'h24800040E80),
    .CFOK_CFG2(6'b100000),
    .CFOK_CFG3(6'b100000),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(20),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0100000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(29'h00BC07DC),
    .CPLL_FBDIV(4),
    .CPLL_FBDIV_45(4),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000A00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("TRUE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD_ATTR(48'h000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h3C),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'b00000000000000011000010010000000),
    .PMA_RSV2(32'b00011100000000000000000000001010),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(15'b000000000001000),
    .PMA_RSV5(4'b0000),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0002007FE2000C2080018),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00001000000000),
    .RXLPM_LF_CFG(18'b001001000000000000),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h084020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b00),
    .RXPI_CFG2(2'b00),
    .RXPI_CFG3(2'b11),
    .RXPI_CFG4(1'b1),
    .RXPI_CFG5(1'b1),
    .RXPI_CFG6(3'b001),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(24'b000011000000000000010000),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(8),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1100),
    .RX_DATA_WIDTH(40),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b0),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b00),
    .RX_DFE_AGC_CFG1(3'b100),
    .RX_DFE_AGC_CFG2(4'b0000),
    .RX_DFE_AGC_OVRDEN(1'b1),
    .RX_DFE_GAIN_CFG(23'h0020C0),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011100000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_H6_CFG(11'b00000100000),
    .RX_DFE_H7_CFG(11'b00000100000),
    .RX_DFE_KL_CFG(33'b001000001000000000000001100010000),
    .RX_DFE_KL_LPM_KH_CFG0(2'b01),
    .RX_DFE_KL_LPM_KH_CFG1(3'b010),
    .RX_DFE_KL_LPM_KH_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KH_OVRDEN(1'b1),
    .RX_DFE_KL_LPM_KL_CFG0(2'b10),
    .RX_DFE_KL_LPM_KL_CFG1(3'b010),
    .RX_DFE_KL_LPM_KL_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KL_OVRDEN(1'b1),
    .RX_DFE_LPM_CFG(16'h0080),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DFE_ST_CFG(54'h00E100000C003F),
    .RX_DFE_UT_CFG(17'b00011100000000000),
    .RX_DFE_VP_CFG(17'b00011101010100011),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(1),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(10),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b111),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b111),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("X"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b0),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b100),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00001),
    .TXSYNC_MULTILANE(1'b0),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(8),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(40),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b110),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(1),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001110),
    .TX_MARGIN_FULL_1(7'b1001001),
    .TX_MARGIN_FULL_2(7'b1000101),
    .TX_MARGIN_FULL_3(7'b1000010),
    .TX_MARGIN_FULL_4(7'b1000000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000100),
    .TX_MARGIN_LOW_2(7'b1000010),
    .TX_MARGIN_LOW_3(7'b1000000),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h1832),
    .TX_RXDETECT_PRECHARGE_TIME(17'h155CC),
    .TX_RXDETECT_REF(3'b100),
    .TX_XCLK_SEL("TXOUT"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
     gthe2_i
       (.CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(gt2_cpllfbclklost_out),
        .CPLLLOCK(gt2_cplllock_out),
        .CPLLLOCKDETCLK(gt2_cplllockdetclk_in),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(CPLLPD),
        .CPLLREFCLKLOST(n_2_gthe2_i),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(CPLLRESET),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT(gt2_dmonitorout_out),
        .DRPADDR(gt2_drpaddr_in),
        .DRPCLK(gt2_drpclk_in),
        .DRPDI(gt2_drpdi_in),
        .DRPDO(gt2_drpdo_out),
        .DRPEN(gt2_drpen_in),
        .DRPRDY(gt2_drprdy_out),
        .DRPWE(gt2_drpwe_in),
        .EYESCANDATAERROR(gt2_eyescandataerror_out),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(gt2_eyescanreset_in),
        .EYESCANTRIGGER(gt2_eyescantrigger_in),
        .GTGREFCLK(1'b0),
        .GTHRXN(gt2_gthrxn_in),
        .GTHRXP(gt2_gthrxp_in),
        .GTHTXN(gt2_gthtxn_out),
        .GTHTXP(gt2_gthtxp_out),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(gt2_gtrefclk0_in),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(I6),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(I7),
        .LOOPBACK({1'b0,1'b0,1'b0}),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED[15:0]),
        .PHYSTATUS(NLW_gthe2_i_PHYSTATUS_UNCONNECTED),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(GT0_QPLLOUTCLK_IN),
        .QPLLREFCLK(GT0_QPLLOUTREFCLK_IN),
        .RESETOVRD(1'b0),
        .RSOSINTDONE(NLW_gthe2_i_RSOSINTDONE_UNCONNECTED),
        .RX8B10BEN(1'b1),
        .RXADAPTSELTEST({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS(NLW_gthe2_i_RXBUFSTATUS_UNCONNECTED[2:0]),
        .RXBYTEISALIGNED(gt2_rxbyteisaligned_out),
        .RXBYTEREALIGN(NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(NLW_gthe2_i_RXCDRLOCK_UNCONNECTED),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED),
        .RXCHANISALIGNED(NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED),
        .RXCHANREALIGN(NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED),
        .RXCHARISCOMMA(NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED[7:0]),
        .RXCHARISK({NLW_gthe2_i_RXCHARISK_UNCONNECTED[7:4],gt2_rxcharisk_out}),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO(NLW_gthe2_i_RXCHBONDO_UNCONNECTED[4:0]),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED[1:0]),
        .RXCOMINITDET(NLW_gthe2_i_RXCOMINITDET_UNCONNECTED),
        .RXCOMMADET(NLW_gthe2_i_RXCOMMADET_UNCONNECTED),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(NLW_gthe2_i_RXCOMSASDET_UNCONNECTED),
        .RXCOMWAKEDET(NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED),
        .RXDATA({NLW_gthe2_i_RXDATA_UNCONNECTED[63:32],gt2_rxdata_out}),
        .RXDATAVALID(NLW_gthe2_i_RXDATAVALID_UNCONNECTED[1:0]),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(I8),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFEAGCTRL({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(I8),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFESLIDETAP({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPADAPTEN(1'b0),
        .RXDFESLIDETAPHOLD(1'b0),
        .RXDFESLIDETAPID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPINITOVRDEN(1'b0),
        .RXDFESLIDETAPONLYADAPTEN(1'b0),
        .RXDFESLIDETAPOVRDEN(1'b0),
        .RXDFESLIDETAPSTARTED(NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED),
        .RXDFESLIDETAPSTROBE(1'b0),
        .RXDFESLIDETAPSTROBEDONE(NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED),
        .RXDFESLIDETAPSTROBESTARTED(NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED),
        .RXDFESTADAPTDONE(NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDISPERR({NLW_gthe2_i_RXDISPERR_UNCONNECTED[7:4],gt2_rxdisperr_out}),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED),
        .RXELECIDLE(NLW_gthe2_i_RXELECIDLE_UNCONNECTED),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(NLW_gthe2_i_RXHEADER_UNCONNECTED[5:0]),
        .RXHEADERVALID(NLW_gthe2_i_RXHEADERVALID_UNCONNECTED[1:0]),
        .RXLPMEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(gt2_rxmcommaalignen_in),
        .RXMONITOROUT(gt2_rxmonitorout_out),
        .RXMONITORSEL(gt2_rxmonitorsel_in),
        .RXNOTINTABLE({NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED[7:4],gt2_rxnotintable_out}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTCFG({1'b0,1'b1,1'b1,1'b0}),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTID0({1'b0,1'b0,1'b0,1'b0}),
        .RXOSINTNTRLEN(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTSTARTED(NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED),
        .RXOSINTSTROBESTARTED(NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(n_29_gthe2_i),
        .RXOUTCLKFABRIC(NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED),
        .RXOUTCLKPCS(NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(gt2_rxpcommaalignen_in),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(NLW_gthe2_i_RXPHMONITOR_UNCONNECTED[4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED[4:0]),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(n_33_gthe2_i),
        .RXPOLARITY(gt2_rxpolarity_in),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(NLW_gthe2_i_RXPRBSERR_UNCONNECTED),
        .RXPRBSSEL({1'b0,1'b0,1'b0}),
        .RXQPIEN(1'b0),
        .RXQPISENN(NLW_gthe2_i_RXQPISENN_UNCONNECTED),
        .RXQPISENP(NLW_gthe2_i_RXQPISENP_UNCONNECTED),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(NLW_gthe2_i_RXRATEDONE_UNCONNECTED),
        .RXRATEMODE(1'b0),
        .RXRESETDONE(gt2_rxresetdone_out),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED[1:0]),
        .RXSTATUS(NLW_gthe2_i_RXSTATUS_UNCONNECTED[2:0]),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(NLW_gthe2_i_RXSYNCDONE_UNCONNECTED),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(NLW_gthe2_i_RXSYNCOUT_UNCONNECTED),
        .RXSYSCLKSEL({1'b0,1'b0}),
        .RXUSERRDY(I9),
        .RXUSRCLK(gt2_rxusrclk_in),
        .RXUSRCLK2(gt2_rxusrclk2_in),
        .RXVALID(NLW_gthe2_i_RXVALID_UNCONNECTED),
        .SETERRSTATUS(1'b0),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b1),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(NLW_gthe2_i_TXBUFSTATUS_UNCONNECTED[1:0]),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,gt2_txcharisk_in}),
        .TXCOMFINISH(NLW_gthe2_i_TXCOMFINISH_UNCONNECTED),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gt2_txdata_in}),
        .TXDEEMPH(1'b0),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b0,1'b0,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXGEARBOXREADY(NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXMAINCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXOUTCLK(gt2_txoutclk_out),
        .TXOUTCLKFABRIC(gt2_txoutclkfabric_out),
        .TXOUTCLKPCS(gt2_txoutclkpcs_out),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(NLW_gthe2_i_TXPHINITDONE_UNCONNECTED),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(n_50_gthe2_i),
        .TXPOLARITY(gt2_txpolarity_in),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(NLW_gthe2_i_TXQPISENN_UNCONNECTED),
        .TXQPISENP(NLW_gthe2_i_TXQPISENP_UNCONNECTED),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,1'b0,1'b0}),
        .TXRATEDONE(NLW_gthe2_i_TXRATEDONE_UNCONNECTED),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(gt2_txresetdone_out),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(NLW_gthe2_i_TXSYNCDONE_UNCONNECTED),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(NLW_gthe2_i_TXSYNCOUT_UNCONNECTED),
        .TXSYSCLKSEL({1'b0,1'b0}),
        .TXUSERRDY(I10),
        .TXUSRCLK(gt2_txusrclk_in),
        .TXUSRCLK2(gt2_txusrclk2_in));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_17 sync_cpllreset
       (.CPLLRESET(CPLLRESET),
        .I27(I27),
        .cpllreset_ovrd_i(cpllreset_ovrd_i),
        .gt2_gtrefclk0_in(gt2_gtrefclk0_in));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_GT" *) 
module gt64_rtm6r_gt64_rtm6r_GT__parameterized0_12
   (gt3_cpllfbclklost_out,
    gt3_cplllock_out,
    gt3_drprdy_out,
    gt3_eyescandataerror_out,
    gt3_gthtxn_out,
    gt3_gthtxp_out,
    gt3_rxbyteisaligned_out,
    gt3_rxresetdone_out,
    gt3_txoutclk_out,
    gt3_txoutclkfabric_out,
    gt3_txoutclkpcs_out,
    gt3_txresetdone_out,
    gt3_dmonitorout_out,
    gt3_drpdo_out,
    gt3_rxdata_out,
    gt3_rxmonitorout_out,
    gt3_rxcharisk_out,
    gt3_rxdisperr_out,
    gt3_rxnotintable_out,
    gt3_gtrefclk0_in,
    gt3_cplllockdetclk_in,
    gt3_drpclk_in,
    gt3_drpen_in,
    gt3_drpwe_in,
    gt3_eyescanreset_in,
    gt3_eyescantrigger_in,
    gt3_gthrxn_in,
    gt3_gthrxp_in,
    I11,
    I12,
    GT0_QPLLOUTCLK_IN,
    GT0_QPLLOUTREFCLK_IN,
    I13,
    gt3_rxmcommaalignen_in,
    gt3_rxpcommaalignen_in,
    gt3_rxpolarity_in,
    I14,
    gt3_rxusrclk_in,
    gt3_rxusrclk2_in,
    gt3_txpolarity_in,
    I15,
    gt3_txusrclk_in,
    gt3_txusrclk2_in,
    gt3_drpdi_in,
    gt3_rxmonitorsel_in,
    gt3_txdata_in,
    gt3_txcharisk_in,
    gt3_drpaddr_in,
    I28);
  output gt3_cpllfbclklost_out;
  output gt3_cplllock_out;
  output gt3_drprdy_out;
  output gt3_eyescandataerror_out;
  output gt3_gthtxn_out;
  output gt3_gthtxp_out;
  output gt3_rxbyteisaligned_out;
  output gt3_rxresetdone_out;
  output gt3_txoutclk_out;
  output gt3_txoutclkfabric_out;
  output gt3_txoutclkpcs_out;
  output gt3_txresetdone_out;
  output [14:0]gt3_dmonitorout_out;
  output [15:0]gt3_drpdo_out;
  output [31:0]gt3_rxdata_out;
  output [6:0]gt3_rxmonitorout_out;
  output [3:0]gt3_rxcharisk_out;
  output [3:0]gt3_rxdisperr_out;
  output [3:0]gt3_rxnotintable_out;
  input gt3_gtrefclk0_in;
  input gt3_cplllockdetclk_in;
  input gt3_drpclk_in;
  input gt3_drpen_in;
  input gt3_drpwe_in;
  input gt3_eyescanreset_in;
  input gt3_eyescantrigger_in;
  input gt3_gthrxn_in;
  input gt3_gthrxp_in;
  input I11;
  input I12;
  input GT0_QPLLOUTCLK_IN;
  input GT0_QPLLOUTREFCLK_IN;
  input I13;
  input gt3_rxmcommaalignen_in;
  input gt3_rxpcommaalignen_in;
  input gt3_rxpolarity_in;
  input I14;
  input gt3_rxusrclk_in;
  input gt3_rxusrclk2_in;
  input gt3_txpolarity_in;
  input I15;
  input gt3_txusrclk_in;
  input gt3_txusrclk2_in;
  input [15:0]gt3_drpdi_in;
  input [1:0]gt3_rxmonitorsel_in;
  input [31:0]gt3_txdata_in;
  input [3:0]gt3_txcharisk_in;
  input [8:0]gt3_drpaddr_in;
  input I28;

  wire CPLLPD;
  wire CPLLRESET;
  wire GT0_QPLLOUTCLK_IN;
  wire GT0_QPLLOUTREFCLK_IN;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I28;
  wire cpllreset_ovrd_i;
  wire gt3_cpllfbclklost_out;
  wire gt3_cplllock_out;
  wire gt3_cplllockdetclk_in;
  wire [14:0]gt3_dmonitorout_out;
  wire [8:0]gt3_drpaddr_in;
  wire gt3_drpclk_in;
  wire [15:0]gt3_drpdi_in;
  wire [15:0]gt3_drpdo_out;
  wire gt3_drpen_in;
  wire gt3_drprdy_out;
  wire gt3_drpwe_in;
  wire gt3_eyescandataerror_out;
  wire gt3_eyescanreset_in;
  wire gt3_eyescantrigger_in;
  wire gt3_gthrxn_in;
  wire gt3_gthrxp_in;
  wire gt3_gthtxn_out;
  wire gt3_gthtxp_out;
  wire gt3_gtrefclk0_in;
  wire gt3_rxbyteisaligned_out;
  wire [3:0]gt3_rxcharisk_out;
  wire [31:0]gt3_rxdata_out;
  wire [3:0]gt3_rxdisperr_out;
  wire gt3_rxmcommaalignen_in;
  wire [6:0]gt3_rxmonitorout_out;
  wire [1:0]gt3_rxmonitorsel_in;
  wire [3:0]gt3_rxnotintable_out;
  wire gt3_rxpcommaalignen_in;
  wire gt3_rxpolarity_in;
  wire gt3_rxresetdone_out;
  wire gt3_rxusrclk2_in;
  wire gt3_rxusrclk_in;
  wire [3:0]gt3_txcharisk_in;
  wire [31:0]gt3_txdata_in;
  wire gt3_txoutclk_out;
  wire gt3_txoutclkfabric_out;
  wire gt3_txoutclkpcs_out;
  wire gt3_txpolarity_in;
  wire gt3_txresetdone_out;
  wire gt3_txusrclk2_in;
  wire gt3_txusrclk_in;
  wire \n_0_cpllpd_wait_reg[94]_srl31 ;
  wire \n_0_cpllreset_wait_reg[126]_srl31 ;
  wire \n_1_cpllpd_wait_reg[31]_srl32 ;
  wire \n_1_cpllpd_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[31]_srl32 ;
  wire \n_1_cpllreset_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[95]_srl32 ;
  wire n_29_gthe2_i;
  wire n_2_gthe2_i;
  wire n_33_gthe2_i;
  wire n_50_gthe2_i;
  wire \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ;
  wire NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED;
  wire NLW_gthe2_i_PHYSTATUS_UNCONNECTED;
  wire NLW_gthe2_i_RSOSINTDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED;
  wire NLW_gthe2_i_RXCDRLOCK_UNCONNECTED;
  wire NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED;
  wire NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED;
  wire NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMINITDET_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMMADET_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMSASDET_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXELECIDLE_UNCONNECTED;
  wire NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED;
  wire NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED;
  wire NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXPRBSERR_UNCONNECTED;
  wire NLW_gthe2_i_RXQPISENN_UNCONNECTED;
  wire NLW_gthe2_i_RXQPISENP_UNCONNECTED;
  wire NLW_gthe2_i_RXRATEDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXSYNCDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXSYNCOUT_UNCONNECTED;
  wire NLW_gthe2_i_RXVALID_UNCONNECTED;
  wire NLW_gthe2_i_TXCOMFINISH_UNCONNECTED;
  wire NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED;
  wire NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXPHINITDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXQPISENN_UNCONNECTED;
  wire NLW_gthe2_i_TXQPISENP_UNCONNECTED;
  wire NLW_gthe2_i_TXRATEDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXSYNCDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXSYNCOUT_UNCONNECTED;
  wire [15:0]NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED;
  wire [2:0]NLW_gthe2_i_RXBUFSTATUS_UNCONNECTED;
  wire [7:0]NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED;
  wire [7:4]NLW_gthe2_i_RXCHARISK_UNCONNECTED;
  wire [4:0]NLW_gthe2_i_RXCHBONDO_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED;
  wire [63:32]NLW_gthe2_i_RXDATA_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_RXDATAVALID_UNCONNECTED;
  wire [7:4]NLW_gthe2_i_RXDISPERR_UNCONNECTED;
  wire [5:0]NLW_gthe2_i_RXHEADER_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_RXHEADERVALID_UNCONNECTED;
  wire [7:4]NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED;
  wire [4:0]NLW_gthe2_i_RXPHMONITOR_UNCONNECTED;
  wire [4:0]NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED;
  wire [2:0]NLW_gthe2_i_RXSTATUS_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_TXBUFSTATUS_UNCONNECTED;

(* srl_bus_name = "\U0/gt64_rtm6r_i/gt3_gt64_rtm6r_i/cpllpd_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt3_gt64_rtm6r_i/cpllpd_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt3_gtrefclk0_in),
        .D(1'b0),
        .Q(\NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[31]_srl32 ));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt3_gt64_rtm6r_i/cpllpd_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt3_gt64_rtm6r_i/cpllpd_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt3_gtrefclk0_in),
        .D(\n_1_cpllpd_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[63]_srl32 ));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt3_gt64_rtm6r_i/cpllpd_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt3_gt64_rtm6r_i/cpllpd_wait_reg[94]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h7FFFFFFF)) 
     \cpllpd_wait_reg[94]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt3_gtrefclk0_in),
        .D(\n_1_cpllpd_wait_reg[63]_srl32 ),
        .Q(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q31(\NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b1)) 
     \cpllpd_wait_reg[95] 
       (.C(gt3_gtrefclk0_in),
        .CE(1'b1),
        .D(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q(CPLLPD),
        .R(1'b0));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt3_gt64_rtm6r_i/cpllreset_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt3_gt64_rtm6r_i/cpllreset_wait_reg[126]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[126]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt3_gtrefclk0_in),
        .D(\n_1_cpllreset_wait_reg[95]_srl32 ),
        .Q(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q31(\NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b0)) 
     \cpllreset_wait_reg[127] 
       (.C(gt3_gtrefclk0_in),
        .CE(1'b1),
        .D(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q(cpllreset_ovrd_i),
        .R(1'b0));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt3_gt64_rtm6r_i/cpllreset_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt3_gt64_rtm6r_i/cpllreset_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h000000FF)) 
     \cpllreset_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt3_gtrefclk0_in),
        .D(1'b0),
        .Q(\NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[31]_srl32 ));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt3_gt64_rtm6r_i/cpllreset_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt3_gt64_rtm6r_i/cpllreset_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt3_gtrefclk0_in),
        .D(\n_1_cpllreset_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[63]_srl32 ));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt3_gt64_rtm6r_i/cpllreset_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt3_gt64_rtm6r_i/cpllreset_wait_reg[95]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[95]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt3_gtrefclk0_in),
        .D(\n_1_cpllreset_wait_reg[63]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[95]_srl32 ));
(* box_type = "PRIMITIVE" *) 
   GTHE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'h00C10),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(4),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(42'h24800040E80),
    .CFOK_CFG2(6'b100000),
    .CFOK_CFG3(6'b100000),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(20),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0100000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(29'h00BC07DC),
    .CPLL_FBDIV(4),
    .CPLL_FBDIV_45(4),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000A00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("TRUE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD_ATTR(48'h000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h3C),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'b00000000000000011000010010000000),
    .PMA_RSV2(32'b00011100000000000000000000001010),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(15'b000000000001000),
    .PMA_RSV5(4'b0000),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0002007FE2000C2080018),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00001000000000),
    .RXLPM_LF_CFG(18'b001001000000000000),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h084020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b00),
    .RXPI_CFG2(2'b00),
    .RXPI_CFG3(2'b11),
    .RXPI_CFG4(1'b1),
    .RXPI_CFG5(1'b1),
    .RXPI_CFG6(3'b001),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(24'b000011000000000000010000),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(8),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1100),
    .RX_DATA_WIDTH(40),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b0),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b00),
    .RX_DFE_AGC_CFG1(3'b100),
    .RX_DFE_AGC_CFG2(4'b0000),
    .RX_DFE_AGC_OVRDEN(1'b1),
    .RX_DFE_GAIN_CFG(23'h0020C0),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011100000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_H6_CFG(11'b00000100000),
    .RX_DFE_H7_CFG(11'b00000100000),
    .RX_DFE_KL_CFG(33'b001000001000000000000001100010000),
    .RX_DFE_KL_LPM_KH_CFG0(2'b01),
    .RX_DFE_KL_LPM_KH_CFG1(3'b010),
    .RX_DFE_KL_LPM_KH_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KH_OVRDEN(1'b1),
    .RX_DFE_KL_LPM_KL_CFG0(2'b10),
    .RX_DFE_KL_LPM_KL_CFG1(3'b010),
    .RX_DFE_KL_LPM_KL_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KL_OVRDEN(1'b1),
    .RX_DFE_LPM_CFG(16'h0080),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DFE_ST_CFG(54'h00E100000C003F),
    .RX_DFE_UT_CFG(17'b00011100000000000),
    .RX_DFE_VP_CFG(17'b00011101010100011),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(1),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(10),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b111),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b111),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("X"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b0),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b100),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00001),
    .TXSYNC_MULTILANE(1'b0),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(8),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(40),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b110),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(1),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001110),
    .TX_MARGIN_FULL_1(7'b1001001),
    .TX_MARGIN_FULL_2(7'b1000101),
    .TX_MARGIN_FULL_3(7'b1000010),
    .TX_MARGIN_FULL_4(7'b1000000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000100),
    .TX_MARGIN_LOW_2(7'b1000010),
    .TX_MARGIN_LOW_3(7'b1000000),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h1832),
    .TX_RXDETECT_PRECHARGE_TIME(17'h155CC),
    .TX_RXDETECT_REF(3'b100),
    .TX_XCLK_SEL("TXOUT"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
     gthe2_i
       (.CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(gt3_cpllfbclklost_out),
        .CPLLLOCK(gt3_cplllock_out),
        .CPLLLOCKDETCLK(gt3_cplllockdetclk_in),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(CPLLPD),
        .CPLLREFCLKLOST(n_2_gthe2_i),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(CPLLRESET),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT(gt3_dmonitorout_out),
        .DRPADDR(gt3_drpaddr_in),
        .DRPCLK(gt3_drpclk_in),
        .DRPDI(gt3_drpdi_in),
        .DRPDO(gt3_drpdo_out),
        .DRPEN(gt3_drpen_in),
        .DRPRDY(gt3_drprdy_out),
        .DRPWE(gt3_drpwe_in),
        .EYESCANDATAERROR(gt3_eyescandataerror_out),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(gt3_eyescanreset_in),
        .EYESCANTRIGGER(gt3_eyescantrigger_in),
        .GTGREFCLK(1'b0),
        .GTHRXN(gt3_gthrxn_in),
        .GTHRXP(gt3_gthrxp_in),
        .GTHTXN(gt3_gthtxn_out),
        .GTHTXP(gt3_gthtxp_out),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(gt3_gtrefclk0_in),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(I11),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(I12),
        .LOOPBACK({1'b0,1'b0,1'b0}),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED[15:0]),
        .PHYSTATUS(NLW_gthe2_i_PHYSTATUS_UNCONNECTED),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(GT0_QPLLOUTCLK_IN),
        .QPLLREFCLK(GT0_QPLLOUTREFCLK_IN),
        .RESETOVRD(1'b0),
        .RSOSINTDONE(NLW_gthe2_i_RSOSINTDONE_UNCONNECTED),
        .RX8B10BEN(1'b1),
        .RXADAPTSELTEST({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS(NLW_gthe2_i_RXBUFSTATUS_UNCONNECTED[2:0]),
        .RXBYTEISALIGNED(gt3_rxbyteisaligned_out),
        .RXBYTEREALIGN(NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(NLW_gthe2_i_RXCDRLOCK_UNCONNECTED),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED),
        .RXCHANISALIGNED(NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED),
        .RXCHANREALIGN(NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED),
        .RXCHARISCOMMA(NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED[7:0]),
        .RXCHARISK({NLW_gthe2_i_RXCHARISK_UNCONNECTED[7:4],gt3_rxcharisk_out}),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO(NLW_gthe2_i_RXCHBONDO_UNCONNECTED[4:0]),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED[1:0]),
        .RXCOMINITDET(NLW_gthe2_i_RXCOMINITDET_UNCONNECTED),
        .RXCOMMADET(NLW_gthe2_i_RXCOMMADET_UNCONNECTED),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(NLW_gthe2_i_RXCOMSASDET_UNCONNECTED),
        .RXCOMWAKEDET(NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED),
        .RXDATA({NLW_gthe2_i_RXDATA_UNCONNECTED[63:32],gt3_rxdata_out}),
        .RXDATAVALID(NLW_gthe2_i_RXDATAVALID_UNCONNECTED[1:0]),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(I13),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFEAGCTRL({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(I13),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFESLIDETAP({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPADAPTEN(1'b0),
        .RXDFESLIDETAPHOLD(1'b0),
        .RXDFESLIDETAPID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPINITOVRDEN(1'b0),
        .RXDFESLIDETAPONLYADAPTEN(1'b0),
        .RXDFESLIDETAPOVRDEN(1'b0),
        .RXDFESLIDETAPSTARTED(NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED),
        .RXDFESLIDETAPSTROBE(1'b0),
        .RXDFESLIDETAPSTROBEDONE(NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED),
        .RXDFESLIDETAPSTROBESTARTED(NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED),
        .RXDFESTADAPTDONE(NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDISPERR({NLW_gthe2_i_RXDISPERR_UNCONNECTED[7:4],gt3_rxdisperr_out}),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED),
        .RXELECIDLE(NLW_gthe2_i_RXELECIDLE_UNCONNECTED),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(NLW_gthe2_i_RXHEADER_UNCONNECTED[5:0]),
        .RXHEADERVALID(NLW_gthe2_i_RXHEADERVALID_UNCONNECTED[1:0]),
        .RXLPMEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(gt3_rxmcommaalignen_in),
        .RXMONITOROUT(gt3_rxmonitorout_out),
        .RXMONITORSEL(gt3_rxmonitorsel_in),
        .RXNOTINTABLE({NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED[7:4],gt3_rxnotintable_out}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTCFG({1'b0,1'b1,1'b1,1'b0}),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTID0({1'b0,1'b0,1'b0,1'b0}),
        .RXOSINTNTRLEN(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTSTARTED(NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED),
        .RXOSINTSTROBESTARTED(NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(n_29_gthe2_i),
        .RXOUTCLKFABRIC(NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED),
        .RXOUTCLKPCS(NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(gt3_rxpcommaalignen_in),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(NLW_gthe2_i_RXPHMONITOR_UNCONNECTED[4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED[4:0]),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(n_33_gthe2_i),
        .RXPOLARITY(gt3_rxpolarity_in),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(NLW_gthe2_i_RXPRBSERR_UNCONNECTED),
        .RXPRBSSEL({1'b0,1'b0,1'b0}),
        .RXQPIEN(1'b0),
        .RXQPISENN(NLW_gthe2_i_RXQPISENN_UNCONNECTED),
        .RXQPISENP(NLW_gthe2_i_RXQPISENP_UNCONNECTED),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(NLW_gthe2_i_RXRATEDONE_UNCONNECTED),
        .RXRATEMODE(1'b0),
        .RXRESETDONE(gt3_rxresetdone_out),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED[1:0]),
        .RXSTATUS(NLW_gthe2_i_RXSTATUS_UNCONNECTED[2:0]),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(NLW_gthe2_i_RXSYNCDONE_UNCONNECTED),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(NLW_gthe2_i_RXSYNCOUT_UNCONNECTED),
        .RXSYSCLKSEL({1'b0,1'b0}),
        .RXUSERRDY(I14),
        .RXUSRCLK(gt3_rxusrclk_in),
        .RXUSRCLK2(gt3_rxusrclk2_in),
        .RXVALID(NLW_gthe2_i_RXVALID_UNCONNECTED),
        .SETERRSTATUS(1'b0),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b1),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(NLW_gthe2_i_TXBUFSTATUS_UNCONNECTED[1:0]),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,gt3_txcharisk_in}),
        .TXCOMFINISH(NLW_gthe2_i_TXCOMFINISH_UNCONNECTED),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gt3_txdata_in}),
        .TXDEEMPH(1'b0),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b0,1'b0,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXGEARBOXREADY(NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXMAINCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXOUTCLK(gt3_txoutclk_out),
        .TXOUTCLKFABRIC(gt3_txoutclkfabric_out),
        .TXOUTCLKPCS(gt3_txoutclkpcs_out),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(NLW_gthe2_i_TXPHINITDONE_UNCONNECTED),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(n_50_gthe2_i),
        .TXPOLARITY(gt3_txpolarity_in),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(NLW_gthe2_i_TXQPISENN_UNCONNECTED),
        .TXQPISENP(NLW_gthe2_i_TXQPISENP_UNCONNECTED),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,1'b0,1'b0}),
        .TXRATEDONE(NLW_gthe2_i_TXRATEDONE_UNCONNECTED),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(gt3_txresetdone_out),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(NLW_gthe2_i_TXSYNCDONE_UNCONNECTED),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(NLW_gthe2_i_TXSYNCOUT_UNCONNECTED),
        .TXSYSCLKSEL({1'b0,1'b0}),
        .TXUSERRDY(I15),
        .TXUSRCLK(gt3_txusrclk_in),
        .TXUSRCLK2(gt3_txusrclk2_in));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_16 sync_cpllreset
       (.CPLLRESET(CPLLRESET),
        .I28(I28),
        .cpllreset_ovrd_i(cpllreset_ovrd_i),
        .gt3_gtrefclk0_in(gt3_gtrefclk0_in));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_GT" *) 
module gt64_rtm6r_gt64_rtm6r_GT__parameterized0_13
   (gt4_cpllfbclklost_out,
    gt4_cplllock_out,
    gt4_drprdy_out,
    gt4_eyescandataerror_out,
    gt4_gthtxn_out,
    gt4_gthtxp_out,
    gt4_rxbyteisaligned_out,
    gt4_rxresetdone_out,
    gt4_txoutclk_out,
    gt4_txoutclkfabric_out,
    gt4_txoutclkpcs_out,
    gt4_txresetdone_out,
    gt4_dmonitorout_out,
    gt4_drpdo_out,
    gt4_rxdata_out,
    gt4_rxmonitorout_out,
    gt4_rxcharisk_out,
    gt4_rxdisperr_out,
    gt4_rxnotintable_out,
    gt4_gtrefclk0_in,
    gt4_cplllockdetclk_in,
    gt4_drpclk_in,
    gt4_drpen_in,
    gt4_drpwe_in,
    gt4_eyescanreset_in,
    gt4_eyescantrigger_in,
    gt4_gthrxn_in,
    gt4_gthrxp_in,
    I16,
    I17,
    GT1_QPLLOUTCLK_IN,
    GT1_QPLLOUTREFCLK_IN,
    I18,
    gt4_rxmcommaalignen_in,
    gt4_rxpcommaalignen_in,
    gt4_rxpolarity_in,
    I19,
    gt4_rxusrclk_in,
    gt4_rxusrclk2_in,
    gt4_txpolarity_in,
    I20,
    gt4_txusrclk_in,
    gt4_txusrclk2_in,
    gt4_drpdi_in,
    gt4_rxmonitorsel_in,
    gt4_txdata_in,
    gt4_txcharisk_in,
    gt4_drpaddr_in,
    I29);
  output gt4_cpllfbclklost_out;
  output gt4_cplllock_out;
  output gt4_drprdy_out;
  output gt4_eyescandataerror_out;
  output gt4_gthtxn_out;
  output gt4_gthtxp_out;
  output gt4_rxbyteisaligned_out;
  output gt4_rxresetdone_out;
  output gt4_txoutclk_out;
  output gt4_txoutclkfabric_out;
  output gt4_txoutclkpcs_out;
  output gt4_txresetdone_out;
  output [14:0]gt4_dmonitorout_out;
  output [15:0]gt4_drpdo_out;
  output [31:0]gt4_rxdata_out;
  output [6:0]gt4_rxmonitorout_out;
  output [3:0]gt4_rxcharisk_out;
  output [3:0]gt4_rxdisperr_out;
  output [3:0]gt4_rxnotintable_out;
  input gt4_gtrefclk0_in;
  input gt4_cplllockdetclk_in;
  input gt4_drpclk_in;
  input gt4_drpen_in;
  input gt4_drpwe_in;
  input gt4_eyescanreset_in;
  input gt4_eyescantrigger_in;
  input gt4_gthrxn_in;
  input gt4_gthrxp_in;
  input I16;
  input I17;
  input GT1_QPLLOUTCLK_IN;
  input GT1_QPLLOUTREFCLK_IN;
  input I18;
  input gt4_rxmcommaalignen_in;
  input gt4_rxpcommaalignen_in;
  input gt4_rxpolarity_in;
  input I19;
  input gt4_rxusrclk_in;
  input gt4_rxusrclk2_in;
  input gt4_txpolarity_in;
  input I20;
  input gt4_txusrclk_in;
  input gt4_txusrclk2_in;
  input [15:0]gt4_drpdi_in;
  input [1:0]gt4_rxmonitorsel_in;
  input [31:0]gt4_txdata_in;
  input [3:0]gt4_txcharisk_in;
  input [8:0]gt4_drpaddr_in;
  input I29;

  wire CPLLPD;
  wire CPLLRESET;
  wire GT1_QPLLOUTCLK_IN;
  wire GT1_QPLLOUTREFCLK_IN;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I20;
  wire I29;
  wire cpllreset_ovrd_i;
  wire gt4_cpllfbclklost_out;
  wire gt4_cplllock_out;
  wire gt4_cplllockdetclk_in;
  wire [14:0]gt4_dmonitorout_out;
  wire [8:0]gt4_drpaddr_in;
  wire gt4_drpclk_in;
  wire [15:0]gt4_drpdi_in;
  wire [15:0]gt4_drpdo_out;
  wire gt4_drpen_in;
  wire gt4_drprdy_out;
  wire gt4_drpwe_in;
  wire gt4_eyescandataerror_out;
  wire gt4_eyescanreset_in;
  wire gt4_eyescantrigger_in;
  wire gt4_gthrxn_in;
  wire gt4_gthrxp_in;
  wire gt4_gthtxn_out;
  wire gt4_gthtxp_out;
  wire gt4_gtrefclk0_in;
  wire gt4_rxbyteisaligned_out;
  wire [3:0]gt4_rxcharisk_out;
  wire [31:0]gt4_rxdata_out;
  wire [3:0]gt4_rxdisperr_out;
  wire gt4_rxmcommaalignen_in;
  wire [6:0]gt4_rxmonitorout_out;
  wire [1:0]gt4_rxmonitorsel_in;
  wire [3:0]gt4_rxnotintable_out;
  wire gt4_rxpcommaalignen_in;
  wire gt4_rxpolarity_in;
  wire gt4_rxresetdone_out;
  wire gt4_rxusrclk2_in;
  wire gt4_rxusrclk_in;
  wire [3:0]gt4_txcharisk_in;
  wire [31:0]gt4_txdata_in;
  wire gt4_txoutclk_out;
  wire gt4_txoutclkfabric_out;
  wire gt4_txoutclkpcs_out;
  wire gt4_txpolarity_in;
  wire gt4_txresetdone_out;
  wire gt4_txusrclk2_in;
  wire gt4_txusrclk_in;
  wire \n_0_cpllpd_wait_reg[94]_srl31 ;
  wire \n_0_cpllreset_wait_reg[126]_srl31 ;
  wire \n_1_cpllpd_wait_reg[31]_srl32 ;
  wire \n_1_cpllpd_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[31]_srl32 ;
  wire \n_1_cpllreset_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[95]_srl32 ;
  wire n_29_gthe2_i;
  wire n_2_gthe2_i;
  wire n_33_gthe2_i;
  wire n_50_gthe2_i;
  wire \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ;
  wire NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED;
  wire NLW_gthe2_i_PHYSTATUS_UNCONNECTED;
  wire NLW_gthe2_i_RSOSINTDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED;
  wire NLW_gthe2_i_RXCDRLOCK_UNCONNECTED;
  wire NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED;
  wire NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED;
  wire NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMINITDET_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMMADET_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMSASDET_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXELECIDLE_UNCONNECTED;
  wire NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED;
  wire NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED;
  wire NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXPRBSERR_UNCONNECTED;
  wire NLW_gthe2_i_RXQPISENN_UNCONNECTED;
  wire NLW_gthe2_i_RXQPISENP_UNCONNECTED;
  wire NLW_gthe2_i_RXRATEDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXSYNCDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXSYNCOUT_UNCONNECTED;
  wire NLW_gthe2_i_RXVALID_UNCONNECTED;
  wire NLW_gthe2_i_TXCOMFINISH_UNCONNECTED;
  wire NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED;
  wire NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXPHINITDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXQPISENN_UNCONNECTED;
  wire NLW_gthe2_i_TXQPISENP_UNCONNECTED;
  wire NLW_gthe2_i_TXRATEDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXSYNCDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXSYNCOUT_UNCONNECTED;
  wire [15:0]NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED;
  wire [2:0]NLW_gthe2_i_RXBUFSTATUS_UNCONNECTED;
  wire [7:0]NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED;
  wire [7:4]NLW_gthe2_i_RXCHARISK_UNCONNECTED;
  wire [4:0]NLW_gthe2_i_RXCHBONDO_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED;
  wire [63:32]NLW_gthe2_i_RXDATA_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_RXDATAVALID_UNCONNECTED;
  wire [7:4]NLW_gthe2_i_RXDISPERR_UNCONNECTED;
  wire [5:0]NLW_gthe2_i_RXHEADER_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_RXHEADERVALID_UNCONNECTED;
  wire [7:4]NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED;
  wire [4:0]NLW_gthe2_i_RXPHMONITOR_UNCONNECTED;
  wire [4:0]NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED;
  wire [2:0]NLW_gthe2_i_RXSTATUS_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_TXBUFSTATUS_UNCONNECTED;

(* srl_bus_name = "\U0/gt64_rtm6r_i/gt4_gt64_rtm6r_i/cpllpd_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt4_gt64_rtm6r_i/cpllpd_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt4_gtrefclk0_in),
        .D(1'b0),
        .Q(\NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[31]_srl32 ));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt4_gt64_rtm6r_i/cpllpd_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt4_gt64_rtm6r_i/cpllpd_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt4_gtrefclk0_in),
        .D(\n_1_cpllpd_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[63]_srl32 ));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt4_gt64_rtm6r_i/cpllpd_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt4_gt64_rtm6r_i/cpllpd_wait_reg[94]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h7FFFFFFF)) 
     \cpllpd_wait_reg[94]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt4_gtrefclk0_in),
        .D(\n_1_cpllpd_wait_reg[63]_srl32 ),
        .Q(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q31(\NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b1)) 
     \cpllpd_wait_reg[95] 
       (.C(gt4_gtrefclk0_in),
        .CE(1'b1),
        .D(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q(CPLLPD),
        .R(1'b0));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt4_gt64_rtm6r_i/cpllreset_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt4_gt64_rtm6r_i/cpllreset_wait_reg[126]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[126]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt4_gtrefclk0_in),
        .D(\n_1_cpllreset_wait_reg[95]_srl32 ),
        .Q(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q31(\NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b0)) 
     \cpllreset_wait_reg[127] 
       (.C(gt4_gtrefclk0_in),
        .CE(1'b1),
        .D(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q(cpllreset_ovrd_i),
        .R(1'b0));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt4_gt64_rtm6r_i/cpllreset_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt4_gt64_rtm6r_i/cpllreset_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h000000FF)) 
     \cpllreset_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt4_gtrefclk0_in),
        .D(1'b0),
        .Q(\NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[31]_srl32 ));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt4_gt64_rtm6r_i/cpllreset_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt4_gt64_rtm6r_i/cpllreset_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt4_gtrefclk0_in),
        .D(\n_1_cpllreset_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[63]_srl32 ));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt4_gt64_rtm6r_i/cpllreset_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt4_gt64_rtm6r_i/cpllreset_wait_reg[95]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[95]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt4_gtrefclk0_in),
        .D(\n_1_cpllreset_wait_reg[63]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[95]_srl32 ));
(* box_type = "PRIMITIVE" *) 
   GTHE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'h00C10),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(4),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(42'h24800040E80),
    .CFOK_CFG2(6'b100000),
    .CFOK_CFG3(6'b100000),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(20),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0100000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(29'h00BC07DC),
    .CPLL_FBDIV(4),
    .CPLL_FBDIV_45(4),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000A00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("TRUE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD_ATTR(48'h000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h3C),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'b00000000000000011000010010000000),
    .PMA_RSV2(32'b00011100000000000000000000001010),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(15'b000000000001000),
    .PMA_RSV5(4'b0000),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0002007FE2000C2080018),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00001000000000),
    .RXLPM_LF_CFG(18'b001001000000000000),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h084020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b00),
    .RXPI_CFG2(2'b00),
    .RXPI_CFG3(2'b11),
    .RXPI_CFG4(1'b1),
    .RXPI_CFG5(1'b1),
    .RXPI_CFG6(3'b001),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(24'b000011000000000000010000),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(8),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1100),
    .RX_DATA_WIDTH(40),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b0),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b00),
    .RX_DFE_AGC_CFG1(3'b100),
    .RX_DFE_AGC_CFG2(4'b0000),
    .RX_DFE_AGC_OVRDEN(1'b1),
    .RX_DFE_GAIN_CFG(23'h0020C0),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011100000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_H6_CFG(11'b00000100000),
    .RX_DFE_H7_CFG(11'b00000100000),
    .RX_DFE_KL_CFG(33'b001000001000000000000001100010000),
    .RX_DFE_KL_LPM_KH_CFG0(2'b01),
    .RX_DFE_KL_LPM_KH_CFG1(3'b010),
    .RX_DFE_KL_LPM_KH_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KH_OVRDEN(1'b1),
    .RX_DFE_KL_LPM_KL_CFG0(2'b10),
    .RX_DFE_KL_LPM_KL_CFG1(3'b010),
    .RX_DFE_KL_LPM_KL_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KL_OVRDEN(1'b1),
    .RX_DFE_LPM_CFG(16'h0080),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DFE_ST_CFG(54'h00E100000C003F),
    .RX_DFE_UT_CFG(17'b00011100000000000),
    .RX_DFE_VP_CFG(17'b00011101010100011),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(1),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(10),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b111),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b111),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("X"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b0),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b100),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00001),
    .TXSYNC_MULTILANE(1'b0),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(8),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(40),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b110),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(1),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001110),
    .TX_MARGIN_FULL_1(7'b1001001),
    .TX_MARGIN_FULL_2(7'b1000101),
    .TX_MARGIN_FULL_3(7'b1000010),
    .TX_MARGIN_FULL_4(7'b1000000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000100),
    .TX_MARGIN_LOW_2(7'b1000010),
    .TX_MARGIN_LOW_3(7'b1000000),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h1832),
    .TX_RXDETECT_PRECHARGE_TIME(17'h155CC),
    .TX_RXDETECT_REF(3'b100),
    .TX_XCLK_SEL("TXOUT"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
     gthe2_i
       (.CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(gt4_cpllfbclklost_out),
        .CPLLLOCK(gt4_cplllock_out),
        .CPLLLOCKDETCLK(gt4_cplllockdetclk_in),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(CPLLPD),
        .CPLLREFCLKLOST(n_2_gthe2_i),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(CPLLRESET),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT(gt4_dmonitorout_out),
        .DRPADDR(gt4_drpaddr_in),
        .DRPCLK(gt4_drpclk_in),
        .DRPDI(gt4_drpdi_in),
        .DRPDO(gt4_drpdo_out),
        .DRPEN(gt4_drpen_in),
        .DRPRDY(gt4_drprdy_out),
        .DRPWE(gt4_drpwe_in),
        .EYESCANDATAERROR(gt4_eyescandataerror_out),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(gt4_eyescanreset_in),
        .EYESCANTRIGGER(gt4_eyescantrigger_in),
        .GTGREFCLK(1'b0),
        .GTHRXN(gt4_gthrxn_in),
        .GTHRXP(gt4_gthrxp_in),
        .GTHTXN(gt4_gthtxn_out),
        .GTHTXP(gt4_gthtxp_out),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(gt4_gtrefclk0_in),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(I16),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(I17),
        .LOOPBACK({1'b0,1'b0,1'b0}),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED[15:0]),
        .PHYSTATUS(NLW_gthe2_i_PHYSTATUS_UNCONNECTED),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(GT1_QPLLOUTCLK_IN),
        .QPLLREFCLK(GT1_QPLLOUTREFCLK_IN),
        .RESETOVRD(1'b0),
        .RSOSINTDONE(NLW_gthe2_i_RSOSINTDONE_UNCONNECTED),
        .RX8B10BEN(1'b1),
        .RXADAPTSELTEST({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS(NLW_gthe2_i_RXBUFSTATUS_UNCONNECTED[2:0]),
        .RXBYTEISALIGNED(gt4_rxbyteisaligned_out),
        .RXBYTEREALIGN(NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(NLW_gthe2_i_RXCDRLOCK_UNCONNECTED),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED),
        .RXCHANISALIGNED(NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED),
        .RXCHANREALIGN(NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED),
        .RXCHARISCOMMA(NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED[7:0]),
        .RXCHARISK({NLW_gthe2_i_RXCHARISK_UNCONNECTED[7:4],gt4_rxcharisk_out}),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO(NLW_gthe2_i_RXCHBONDO_UNCONNECTED[4:0]),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED[1:0]),
        .RXCOMINITDET(NLW_gthe2_i_RXCOMINITDET_UNCONNECTED),
        .RXCOMMADET(NLW_gthe2_i_RXCOMMADET_UNCONNECTED),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(NLW_gthe2_i_RXCOMSASDET_UNCONNECTED),
        .RXCOMWAKEDET(NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED),
        .RXDATA({NLW_gthe2_i_RXDATA_UNCONNECTED[63:32],gt4_rxdata_out}),
        .RXDATAVALID(NLW_gthe2_i_RXDATAVALID_UNCONNECTED[1:0]),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(I18),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFEAGCTRL({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(I18),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFESLIDETAP({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPADAPTEN(1'b0),
        .RXDFESLIDETAPHOLD(1'b0),
        .RXDFESLIDETAPID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPINITOVRDEN(1'b0),
        .RXDFESLIDETAPONLYADAPTEN(1'b0),
        .RXDFESLIDETAPOVRDEN(1'b0),
        .RXDFESLIDETAPSTARTED(NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED),
        .RXDFESLIDETAPSTROBE(1'b0),
        .RXDFESLIDETAPSTROBEDONE(NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED),
        .RXDFESLIDETAPSTROBESTARTED(NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED),
        .RXDFESTADAPTDONE(NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDISPERR({NLW_gthe2_i_RXDISPERR_UNCONNECTED[7:4],gt4_rxdisperr_out}),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED),
        .RXELECIDLE(NLW_gthe2_i_RXELECIDLE_UNCONNECTED),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(NLW_gthe2_i_RXHEADER_UNCONNECTED[5:0]),
        .RXHEADERVALID(NLW_gthe2_i_RXHEADERVALID_UNCONNECTED[1:0]),
        .RXLPMEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(gt4_rxmcommaalignen_in),
        .RXMONITOROUT(gt4_rxmonitorout_out),
        .RXMONITORSEL(gt4_rxmonitorsel_in),
        .RXNOTINTABLE({NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED[7:4],gt4_rxnotintable_out}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTCFG({1'b0,1'b1,1'b1,1'b0}),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTID0({1'b0,1'b0,1'b0,1'b0}),
        .RXOSINTNTRLEN(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTSTARTED(NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED),
        .RXOSINTSTROBESTARTED(NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(n_29_gthe2_i),
        .RXOUTCLKFABRIC(NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED),
        .RXOUTCLKPCS(NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(gt4_rxpcommaalignen_in),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(NLW_gthe2_i_RXPHMONITOR_UNCONNECTED[4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED[4:0]),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(n_33_gthe2_i),
        .RXPOLARITY(gt4_rxpolarity_in),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(NLW_gthe2_i_RXPRBSERR_UNCONNECTED),
        .RXPRBSSEL({1'b0,1'b0,1'b0}),
        .RXQPIEN(1'b0),
        .RXQPISENN(NLW_gthe2_i_RXQPISENN_UNCONNECTED),
        .RXQPISENP(NLW_gthe2_i_RXQPISENP_UNCONNECTED),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(NLW_gthe2_i_RXRATEDONE_UNCONNECTED),
        .RXRATEMODE(1'b0),
        .RXRESETDONE(gt4_rxresetdone_out),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED[1:0]),
        .RXSTATUS(NLW_gthe2_i_RXSTATUS_UNCONNECTED[2:0]),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(NLW_gthe2_i_RXSYNCDONE_UNCONNECTED),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(NLW_gthe2_i_RXSYNCOUT_UNCONNECTED),
        .RXSYSCLKSEL({1'b0,1'b0}),
        .RXUSERRDY(I19),
        .RXUSRCLK(gt4_rxusrclk_in),
        .RXUSRCLK2(gt4_rxusrclk2_in),
        .RXVALID(NLW_gthe2_i_RXVALID_UNCONNECTED),
        .SETERRSTATUS(1'b0),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b1),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(NLW_gthe2_i_TXBUFSTATUS_UNCONNECTED[1:0]),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,gt4_txcharisk_in}),
        .TXCOMFINISH(NLW_gthe2_i_TXCOMFINISH_UNCONNECTED),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gt4_txdata_in}),
        .TXDEEMPH(1'b0),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b0,1'b0,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXGEARBOXREADY(NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXMAINCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXOUTCLK(gt4_txoutclk_out),
        .TXOUTCLKFABRIC(gt4_txoutclkfabric_out),
        .TXOUTCLKPCS(gt4_txoutclkpcs_out),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(NLW_gthe2_i_TXPHINITDONE_UNCONNECTED),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(n_50_gthe2_i),
        .TXPOLARITY(gt4_txpolarity_in),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(NLW_gthe2_i_TXQPISENN_UNCONNECTED),
        .TXQPISENP(NLW_gthe2_i_TXQPISENP_UNCONNECTED),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,1'b0,1'b0}),
        .TXRATEDONE(NLW_gthe2_i_TXRATEDONE_UNCONNECTED),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(gt4_txresetdone_out),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(NLW_gthe2_i_TXSYNCDONE_UNCONNECTED),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(NLW_gthe2_i_TXSYNCOUT_UNCONNECTED),
        .TXSYSCLKSEL({1'b0,1'b0}),
        .TXUSERRDY(I20),
        .TXUSRCLK(gt4_txusrclk_in),
        .TXUSRCLK2(gt4_txusrclk2_in));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_15 sync_cpllreset
       (.CPLLRESET(CPLLRESET),
        .I29(I29),
        .cpllreset_ovrd_i(cpllreset_ovrd_i),
        .gt4_gtrefclk0_in(gt4_gtrefclk0_in));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_GT" *) 
module gt64_rtm6r_gt64_rtm6r_GT__parameterized0_14
   (gt5_cpllfbclklost_out,
    gt5_cplllock_out,
    gt5_drprdy_out,
    gt5_eyescandataerror_out,
    gt5_gthtxn_out,
    gt5_gthtxp_out,
    gt5_rxbyteisaligned_out,
    gt5_rxresetdone_out,
    gt5_txoutclk_out,
    gt5_txoutclkfabric_out,
    gt5_txoutclkpcs_out,
    gt5_txresetdone_out,
    gt5_dmonitorout_out,
    gt5_drpdo_out,
    gt5_rxdata_out,
    gt5_rxmonitorout_out,
    gt5_rxcharisk_out,
    gt5_rxdisperr_out,
    gt5_rxnotintable_out,
    gt5_gtrefclk0_in,
    gt5_cplllockdetclk_in,
    gt5_drpclk_in,
    gt5_drpen_in,
    gt5_drpwe_in,
    gt5_eyescanreset_in,
    gt5_eyescantrigger_in,
    gt5_gthrxn_in,
    gt5_gthrxp_in,
    I21,
    I22,
    GT1_QPLLOUTCLK_IN,
    GT1_QPLLOUTREFCLK_IN,
    I23,
    gt5_rxmcommaalignen_in,
    gt5_rxpcommaalignen_in,
    gt5_rxpolarity_in,
    I24,
    gt5_rxusrclk_in,
    gt5_rxusrclk2_in,
    gt5_txpolarity_in,
    I25,
    gt5_txusrclk_in,
    gt5_txusrclk2_in,
    gt5_drpdi_in,
    gt5_rxmonitorsel_in,
    gt5_txdata_in,
    gt5_txcharisk_in,
    gt5_drpaddr_in,
    I30);
  output gt5_cpllfbclklost_out;
  output gt5_cplllock_out;
  output gt5_drprdy_out;
  output gt5_eyescandataerror_out;
  output gt5_gthtxn_out;
  output gt5_gthtxp_out;
  output gt5_rxbyteisaligned_out;
  output gt5_rxresetdone_out;
  output gt5_txoutclk_out;
  output gt5_txoutclkfabric_out;
  output gt5_txoutclkpcs_out;
  output gt5_txresetdone_out;
  output [14:0]gt5_dmonitorout_out;
  output [15:0]gt5_drpdo_out;
  output [31:0]gt5_rxdata_out;
  output [6:0]gt5_rxmonitorout_out;
  output [3:0]gt5_rxcharisk_out;
  output [3:0]gt5_rxdisperr_out;
  output [3:0]gt5_rxnotintable_out;
  input gt5_gtrefclk0_in;
  input gt5_cplllockdetclk_in;
  input gt5_drpclk_in;
  input gt5_drpen_in;
  input gt5_drpwe_in;
  input gt5_eyescanreset_in;
  input gt5_eyescantrigger_in;
  input gt5_gthrxn_in;
  input gt5_gthrxp_in;
  input I21;
  input I22;
  input GT1_QPLLOUTCLK_IN;
  input GT1_QPLLOUTREFCLK_IN;
  input I23;
  input gt5_rxmcommaalignen_in;
  input gt5_rxpcommaalignen_in;
  input gt5_rxpolarity_in;
  input I24;
  input gt5_rxusrclk_in;
  input gt5_rxusrclk2_in;
  input gt5_txpolarity_in;
  input I25;
  input gt5_txusrclk_in;
  input gt5_txusrclk2_in;
  input [15:0]gt5_drpdi_in;
  input [1:0]gt5_rxmonitorsel_in;
  input [31:0]gt5_txdata_in;
  input [3:0]gt5_txcharisk_in;
  input [8:0]gt5_drpaddr_in;
  input I30;

  wire CPLLPD;
  wire CPLLRESET;
  wire GT1_QPLLOUTCLK_IN;
  wire GT1_QPLLOUTREFCLK_IN;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I30;
  wire cpllreset_ovrd_i;
  wire gt5_cpllfbclklost_out;
  wire gt5_cplllock_out;
  wire gt5_cplllockdetclk_in;
  wire [14:0]gt5_dmonitorout_out;
  wire [8:0]gt5_drpaddr_in;
  wire gt5_drpclk_in;
  wire [15:0]gt5_drpdi_in;
  wire [15:0]gt5_drpdo_out;
  wire gt5_drpen_in;
  wire gt5_drprdy_out;
  wire gt5_drpwe_in;
  wire gt5_eyescandataerror_out;
  wire gt5_eyescanreset_in;
  wire gt5_eyescantrigger_in;
  wire gt5_gthrxn_in;
  wire gt5_gthrxp_in;
  wire gt5_gthtxn_out;
  wire gt5_gthtxp_out;
  wire gt5_gtrefclk0_in;
  wire gt5_rxbyteisaligned_out;
  wire [3:0]gt5_rxcharisk_out;
  wire [31:0]gt5_rxdata_out;
  wire [3:0]gt5_rxdisperr_out;
  wire gt5_rxmcommaalignen_in;
  wire [6:0]gt5_rxmonitorout_out;
  wire [1:0]gt5_rxmonitorsel_in;
  wire [3:0]gt5_rxnotintable_out;
  wire gt5_rxpcommaalignen_in;
  wire gt5_rxpolarity_in;
  wire gt5_rxresetdone_out;
  wire gt5_rxusrclk2_in;
  wire gt5_rxusrclk_in;
  wire [3:0]gt5_txcharisk_in;
  wire [31:0]gt5_txdata_in;
  wire gt5_txoutclk_out;
  wire gt5_txoutclkfabric_out;
  wire gt5_txoutclkpcs_out;
  wire gt5_txpolarity_in;
  wire gt5_txresetdone_out;
  wire gt5_txusrclk2_in;
  wire gt5_txusrclk_in;
  wire \n_0_cpllpd_wait_reg[94]_srl31 ;
  wire \n_0_cpllreset_wait_reg[126]_srl31 ;
  wire \n_1_cpllpd_wait_reg[31]_srl32 ;
  wire \n_1_cpllpd_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[31]_srl32 ;
  wire \n_1_cpllreset_wait_reg[63]_srl32 ;
  wire \n_1_cpllreset_wait_reg[95]_srl32 ;
  wire n_29_gthe2_i;
  wire n_2_gthe2_i;
  wire n_33_gthe2_i;
  wire n_50_gthe2_i;
  wire \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ;
  wire \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ;
  wire NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED;
  wire NLW_gthe2_i_PHYSTATUS_UNCONNECTED;
  wire NLW_gthe2_i_RSOSINTDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED;
  wire NLW_gthe2_i_RXCDRLOCK_UNCONNECTED;
  wire NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED;
  wire NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED;
  wire NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMINITDET_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMMADET_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMSASDET_UNCONNECTED;
  wire NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXELECIDLE_UNCONNECTED;
  wire NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED;
  wire NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED;
  wire NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED;
  wire NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXPRBSERR_UNCONNECTED;
  wire NLW_gthe2_i_RXQPISENN_UNCONNECTED;
  wire NLW_gthe2_i_RXQPISENP_UNCONNECTED;
  wire NLW_gthe2_i_RXRATEDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXSYNCDONE_UNCONNECTED;
  wire NLW_gthe2_i_RXSYNCOUT_UNCONNECTED;
  wire NLW_gthe2_i_RXVALID_UNCONNECTED;
  wire NLW_gthe2_i_TXCOMFINISH_UNCONNECTED;
  wire NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED;
  wire NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXPHINITDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXQPISENN_UNCONNECTED;
  wire NLW_gthe2_i_TXQPISENP_UNCONNECTED;
  wire NLW_gthe2_i_TXRATEDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXSYNCDONE_UNCONNECTED;
  wire NLW_gthe2_i_TXSYNCOUT_UNCONNECTED;
  wire [15:0]NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED;
  wire [2:0]NLW_gthe2_i_RXBUFSTATUS_UNCONNECTED;
  wire [7:0]NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED;
  wire [7:4]NLW_gthe2_i_RXCHARISK_UNCONNECTED;
  wire [4:0]NLW_gthe2_i_RXCHBONDO_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED;
  wire [63:32]NLW_gthe2_i_RXDATA_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_RXDATAVALID_UNCONNECTED;
  wire [7:4]NLW_gthe2_i_RXDISPERR_UNCONNECTED;
  wire [5:0]NLW_gthe2_i_RXHEADER_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_RXHEADERVALID_UNCONNECTED;
  wire [7:4]NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED;
  wire [4:0]NLW_gthe2_i_RXPHMONITOR_UNCONNECTED;
  wire [4:0]NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED;
  wire [2:0]NLW_gthe2_i_RXSTATUS_UNCONNECTED;
  wire [1:0]NLW_gthe2_i_TXBUFSTATUS_UNCONNECTED;

(* srl_bus_name = "\U0/gt64_rtm6r_i/gt5_gt64_rtm6r_i/cpllpd_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt5_gt64_rtm6r_i/cpllpd_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt5_gtrefclk0_in),
        .D(1'b0),
        .Q(\NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[31]_srl32 ));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt5_gt64_rtm6r_i/cpllpd_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt5_gt64_rtm6r_i/cpllpd_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'hFFFFFFFF)) 
     \cpllpd_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt5_gtrefclk0_in),
        .D(\n_1_cpllpd_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllpd_wait_reg[63]_srl32 ));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt5_gt64_rtm6r_i/cpllpd_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt5_gt64_rtm6r_i/cpllpd_wait_reg[94]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h7FFFFFFF)) 
     \cpllpd_wait_reg[94]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt5_gtrefclk0_in),
        .D(\n_1_cpllpd_wait_reg[63]_srl32 ),
        .Q(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q31(\NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b1)) 
     \cpllpd_wait_reg[95] 
       (.C(gt5_gtrefclk0_in),
        .CE(1'b1),
        .D(\n_0_cpllpd_wait_reg[94]_srl31 ),
        .Q(CPLLPD),
        .R(1'b0));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt5_gt64_rtm6r_i/cpllreset_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt5_gt64_rtm6r_i/cpllreset_wait_reg[126]_srl31 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[126]_srl31 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gt5_gtrefclk0_in),
        .D(\n_1_cpllreset_wait_reg[95]_srl32 ),
        .Q(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q31(\NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED ));
FDRE #(
    .INIT(1'b0)) 
     \cpllreset_wait_reg[127] 
       (.C(gt5_gtrefclk0_in),
        .CE(1'b1),
        .D(\n_0_cpllreset_wait_reg[126]_srl31 ),
        .Q(cpllreset_ovrd_i),
        .R(1'b0));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt5_gt64_rtm6r_i/cpllreset_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt5_gt64_rtm6r_i/cpllreset_wait_reg[31]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h000000FF)) 
     \cpllreset_wait_reg[31]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt5_gtrefclk0_in),
        .D(1'b0),
        .Q(\NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[31]_srl32 ));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt5_gt64_rtm6r_i/cpllreset_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt5_gt64_rtm6r_i/cpllreset_wait_reg[63]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[63]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt5_gtrefclk0_in),
        .D(\n_1_cpllreset_wait_reg[31]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[63]_srl32 ));
(* srl_bus_name = "\U0/gt64_rtm6r_i/gt5_gt64_rtm6r_i/cpllreset_wait_reg " *) 
   (* srl_name = "\U0/gt64_rtm6r_i/gt5_gt64_rtm6r_i/cpllreset_wait_reg[95]_srl32 " *) 
   SRLC32E #(
    .INIT(32'h00000000)) 
     \cpllreset_wait_reg[95]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(gt5_gtrefclk0_in),
        .D(\n_1_cpllreset_wait_reg[63]_srl32 ),
        .Q(\NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED ),
        .Q31(\n_1_cpllreset_wait_reg[95]_srl32 ));
(* box_type = "PRIMITIVE" *) 
   GTHE2_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(20'h00C10),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(4),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CFOK_CFG(42'h24800040E80),
    .CFOK_CFG2(6'b100000),
    .CFOK_CFG3(6'b100000),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(20),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0100000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(29'h00BC07DC),
    .CPLL_FBDIV(4),
    .CPLL_FBDIV_45(4),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000A00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("TRUE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(3'b000),
    .IS_CLKRSVD0_INVERTED(1'b0),
    .IS_CLKRSVD1_INVERTED(1'b0),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DMONITORCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_SIGVALIDCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .LOOPBACK_CFG(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD_ATTR(48'h000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h3C),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'b00000000000000011000010010000000),
    .PMA_RSV2(32'b00011100000000000000000000001010),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(15'b000000000001000),
    .PMA_RSV5(4'b0000),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(83'h0002007FE2000C2080018),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00001000000000),
    .RXLPM_LF_CFG(18'b001001000000000000),
    .RXOOB_CFG(7'b0000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOSCALRESET_TIMEOUT(5'b00000),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h084020),
    .RXPH_CFG(24'hC00002),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b00),
    .RXPI_CFG2(2'b00),
    .RXPI_CFG3(2'b11),
    .RXPI_CFG4(1'b1),
    .RXPI_CFG5(1'b1),
    .RXPI_CFG6(3'b001),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_BIAS_CFG(24'b000011000000000000010000),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(8),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1100),
    .RX_DATA_WIDTH(40),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(14'b00000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b0),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b00),
    .RX_DFE_AGC_CFG1(3'b100),
    .RX_DFE_AGC_CFG2(4'b0000),
    .RX_DFE_AGC_OVRDEN(1'b1),
    .RX_DFE_GAIN_CFG(23'h0020C0),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011100000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_H6_CFG(11'b00000100000),
    .RX_DFE_H7_CFG(11'b00000100000),
    .RX_DFE_KL_CFG(33'b001000001000000000000001100010000),
    .RX_DFE_KL_LPM_KH_CFG0(2'b01),
    .RX_DFE_KL_LPM_KH_CFG1(3'b010),
    .RX_DFE_KL_LPM_KH_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KH_OVRDEN(1'b1),
    .RX_DFE_KL_LPM_KL_CFG0(2'b10),
    .RX_DFE_KL_LPM_KL_CFG1(3'b010),
    .RX_DFE_KL_LPM_KL_CFG2(4'b0010),
    .RX_DFE_KL_LPM_KL_OVRDEN(1'b1),
    .RX_DFE_LPM_CFG(16'h0080),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DFE_ST_CFG(54'h00E100000C003F),
    .RX_DFE_UT_CFG(17'b00011100000000000),
    .RX_DFE_VP_CFG(17'b00011101010100011),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(1),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(10),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b111),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b111),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("X"),
    .SIM_VERSION("2.0"),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("FALSE"),
    .TXOOB_CFG(1'b0),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b0),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b100),
    .TXPI_GREY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b000),
    .TXPMARESET_TIME(5'b00001),
    .TXSYNC_MULTILANE(1'b0),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(8),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(40),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b110),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(1),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001110),
    .TX_MARGIN_FULL_1(7'b1001001),
    .TX_MARGIN_FULL_2(7'b1000101),
    .TX_MARGIN_FULL_3(7'b1000010),
    .TX_MARGIN_FULL_4(7'b1000000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000100),
    .TX_MARGIN_LOW_2(7'b1000010),
    .TX_MARGIN_LOW_3(7'b1000000),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h1832),
    .TX_RXDETECT_PRECHARGE_TIME(17'h155CC),
    .TX_RXDETECT_REF(3'b100),
    .TX_XCLK_SEL("TXOUT"),
    .UCODEER_CLR(1'b0),
    .USE_PCS_CLK_PHASE_SEL(1'b0)) 
     gthe2_i
       (.CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(gt5_cpllfbclklost_out),
        .CPLLLOCK(gt5_cplllock_out),
        .CPLLLOCKDETCLK(gt5_cplllockdetclk_in),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(CPLLPD),
        .CPLLREFCLKLOST(n_2_gthe2_i),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(CPLLRESET),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT(gt5_dmonitorout_out),
        .DRPADDR(gt5_drpaddr_in),
        .DRPCLK(gt5_drpclk_in),
        .DRPDI(gt5_drpdi_in),
        .DRPDO(gt5_drpdo_out),
        .DRPEN(gt5_drpen_in),
        .DRPRDY(gt5_drprdy_out),
        .DRPWE(gt5_drpwe_in),
        .EYESCANDATAERROR(gt5_eyescandataerror_out),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(gt5_eyescanreset_in),
        .EYESCANTRIGGER(gt5_eyescantrigger_in),
        .GTGREFCLK(1'b0),
        .GTHRXN(gt5_gthrxn_in),
        .GTHRXP(gt5_gthrxp_in),
        .GTHTXN(gt5_gthtxn_out),
        .GTHTXP(gt5_gthtxp_out),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(gt5_gtrefclk0_in),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(I21),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(I22),
        .LOOPBACK({1'b0,1'b0,1'b0}),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED[15:0]),
        .PHYSTATUS(NLW_gthe2_i_PHYSTATUS_UNCONNECTED),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(GT1_QPLLOUTCLK_IN),
        .QPLLREFCLK(GT1_QPLLOUTREFCLK_IN),
        .RESETOVRD(1'b0),
        .RSOSINTDONE(NLW_gthe2_i_RSOSINTDONE_UNCONNECTED),
        .RX8B10BEN(1'b1),
        .RXADAPTSELTEST({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS(NLW_gthe2_i_RXBUFSTATUS_UNCONNECTED[2:0]),
        .RXBYTEISALIGNED(gt5_rxbyteisaligned_out),
        .RXBYTEREALIGN(NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(NLW_gthe2_i_RXCDRLOCK_UNCONNECTED),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED),
        .RXCHANISALIGNED(NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED),
        .RXCHANREALIGN(NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED),
        .RXCHARISCOMMA(NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED[7:0]),
        .RXCHARISK({NLW_gthe2_i_RXCHARISK_UNCONNECTED[7:4],gt5_rxcharisk_out}),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO(NLW_gthe2_i_RXCHBONDO_UNCONNECTED[4:0]),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED[1:0]),
        .RXCOMINITDET(NLW_gthe2_i_RXCOMINITDET_UNCONNECTED),
        .RXCOMMADET(NLW_gthe2_i_RXCOMMADET_UNCONNECTED),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(NLW_gthe2_i_RXCOMSASDET_UNCONNECTED),
        .RXCOMWAKEDET(NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED),
        .RXDATA({NLW_gthe2_i_RXDATA_UNCONNECTED[63:32],gt5_rxdata_out}),
        .RXDATAVALID(NLW_gthe2_i_RXDATAVALID_UNCONNECTED[1:0]),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(I23),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFEAGCTRL({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(I23),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFESLIDETAP({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPADAPTEN(1'b0),
        .RXDFESLIDETAPHOLD(1'b0),
        .RXDFESLIDETAPID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXDFESLIDETAPINITOVRDEN(1'b0),
        .RXDFESLIDETAPONLYADAPTEN(1'b0),
        .RXDFESLIDETAPOVRDEN(1'b0),
        .RXDFESLIDETAPSTARTED(NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED),
        .RXDFESLIDETAPSTROBE(1'b0),
        .RXDFESLIDETAPSTROBEDONE(NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED),
        .RXDFESLIDETAPSTROBESTARTED(NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED),
        .RXDFESTADAPTDONE(NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDISPERR({NLW_gthe2_i_RXDISPERR_UNCONNECTED[7:4],gt5_rxdisperr_out}),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED),
        .RXELECIDLE(NLW_gthe2_i_RXELECIDLE_UNCONNECTED),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER(NLW_gthe2_i_RXHEADER_UNCONNECTED[5:0]),
        .RXHEADERVALID(NLW_gthe2_i_RXHEADERVALID_UNCONNECTED[1:0]),
        .RXLPMEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(gt5_rxmcommaalignen_in),
        .RXMONITOROUT(gt5_rxmonitorout_out),
        .RXMONITORSEL(gt5_rxmonitorsel_in),
        .RXNOTINTABLE({NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED[7:4],gt5_rxnotintable_out}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTCFG({1'b0,1'b1,1'b1,1'b0}),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTID0({1'b0,1'b0,1'b0,1'b0}),
        .RXOSINTNTRLEN(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTSTARTED(NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED),
        .RXOSINTSTROBESTARTED(NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(n_29_gthe2_i),
        .RXOUTCLKFABRIC(NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED),
        .RXOUTCLKPCS(NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(gt5_rxpcommaalignen_in),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(NLW_gthe2_i_RXPHMONITOR_UNCONNECTED[4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED[4:0]),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(n_33_gthe2_i),
        .RXPOLARITY(gt5_rxpolarity_in),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(NLW_gthe2_i_RXPRBSERR_UNCONNECTED),
        .RXPRBSSEL({1'b0,1'b0,1'b0}),
        .RXQPIEN(1'b0),
        .RXQPISENN(NLW_gthe2_i_RXQPISENN_UNCONNECTED),
        .RXQPISENP(NLW_gthe2_i_RXQPISENP_UNCONNECTED),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(NLW_gthe2_i_RXRATEDONE_UNCONNECTED),
        .RXRATEMODE(1'b0),
        .RXRESETDONE(gt5_rxresetdone_out),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED[1:0]),
        .RXSTATUS(NLW_gthe2_i_RXSTATUS_UNCONNECTED[2:0]),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(NLW_gthe2_i_RXSYNCDONE_UNCONNECTED),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(NLW_gthe2_i_RXSYNCOUT_UNCONNECTED),
        .RXSYSCLKSEL({1'b0,1'b0}),
        .RXUSERRDY(I24),
        .RXUSRCLK(gt5_rxusrclk_in),
        .RXUSRCLK2(gt5_rxusrclk2_in),
        .RXVALID(NLW_gthe2_i_RXVALID_UNCONNECTED),
        .SETERRSTATUS(1'b0),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b1),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS(NLW_gthe2_i_TXBUFSTATUS_UNCONNECTED[1:0]),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,gt5_txcharisk_in}),
        .TXCOMFINISH(NLW_gthe2_i_TXCOMFINISH_UNCONNECTED),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gt5_txdata_in}),
        .TXDEEMPH(1'b0),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b0,1'b0,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXGEARBOXREADY(NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED),
        .TXHEADER({1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXMAINCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXOUTCLK(gt5_txoutclk_out),
        .TXOUTCLKFABRIC(gt5_txoutclkfabric_out),
        .TXOUTCLKPCS(gt5_txoutclkpcs_out),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(NLW_gthe2_i_TXPHINITDONE_UNCONNECTED),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(n_50_gthe2_i),
        .TXPOLARITY(gt5_txpolarity_in),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(NLW_gthe2_i_TXQPISENN_UNCONNECTED),
        .TXQPISENP(NLW_gthe2_i_TXQPISENP_UNCONNECTED),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,1'b0,1'b0}),
        .TXRATEDONE(NLW_gthe2_i_TXRATEDONE_UNCONNECTED),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(gt5_txresetdone_out),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(NLW_gthe2_i_TXSYNCDONE_UNCONNECTED),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(NLW_gthe2_i_TXSYNCOUT_UNCONNECTED),
        .TXSYSCLKSEL({1'b0,1'b0}),
        .TXUSERRDY(I25),
        .TXUSRCLK(gt5_txusrclk_in),
        .TXUSRCLK2(gt5_txusrclk2_in));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0 sync_cpllreset
       (.CPLLRESET(CPLLRESET),
        .I30(I30),
        .cpllreset_ovrd_i(cpllreset_ovrd_i),
        .gt5_gtrefclk0_in(gt5_gtrefclk0_in));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_RX_STARTUP_FSM" *) 
module gt64_rtm6r_gt64_rtm6r_RX_STARTUP_FSM__parameterized0
   (SR,
    GT0_RX_FSM_RESET_DONE_OUT,
    RXUSERRDY,
    RXDFELFHOLD,
    SYSCLK_IN,
    gt0_rxusrclk_in,
    SOFT_RESET_IN,
    I1,
    DONT_RESET_ON_DATA_ERROR_IN,
    TXUSERRDY,
    gt0_rxresetdone_out,
    GT0_DATA_VALID_IN,
    gt0_cplllock_out);
  output [0:0]SR;
  output GT0_RX_FSM_RESET_DONE_OUT;
  output RXUSERRDY;
  output RXDFELFHOLD;
  input SYSCLK_IN;
  input gt0_rxusrclk_in;
  input SOFT_RESET_IN;
  input I1;
  input DONT_RESET_ON_DATA_ERROR_IN;
  input TXUSERRDY;
  input gt0_rxresetdone_out;
  input GT0_DATA_VALID_IN;
  input gt0_cplllock_out;

  wire DONT_RESET_ON_DATA_ERROR_IN;
  wire GT0_DATA_VALID_IN;
  wire GT0_RX_FSM_RESET_DONE_OUT;
  wire I1;
  wire RXDFELFHOLD;
  wire RXUSERRDY;
  wire SOFT_RESET_IN;
  wire [0:0]SR;
  wire SYSCLK_IN;
  wire TXUSERRDY;
  wire [18:0]\adapt_wait_hw.adapt_count_reg ;
  wire check_tlock_max;
  wire data_out;
  wire gt0_cplllock_out;
  wire gt0_rxresetdone_out;
  wire gt0_rxusrclk_in;
  wire [5:0]init_wait_count_reg__0;
  wire [9:0]mmcm_lock_count_reg__0;
  wire mmcm_lock_reclocked;
  wire \n_0_FSM_onehot_rx_state[10]_i_1 ;
  wire \n_0_FSM_onehot_rx_state[10]_i_2 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_10 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_12 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_13 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_14 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_17 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_18 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_3 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_4__0 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_5 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_7__3 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_9 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_3 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_4 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_5 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_6 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_7 ;
  wire \n_0_FSM_onehot_rx_state[3]_i_1 ;
  wire \n_0_FSM_onehot_rx_state[4]_i_1 ;
  wire \n_0_FSM_onehot_rx_state[4]_i_2 ;
  wire \n_0_FSM_onehot_rx_state[4]_i_3 ;
  wire \n_0_FSM_onehot_rx_state[5]_i_1 ;
  wire \n_0_FSM_onehot_rx_state[6]_i_1 ;
  wire \n_0_FSM_onehot_rx_state[7]_i_1 ;
  wire \n_0_FSM_onehot_rx_state[7]_i_2__1 ;
  wire \n_0_FSM_onehot_rx_state[7]_i_3 ;
  wire \n_0_FSM_onehot_rx_state[7]_i_4 ;
  wire \n_0_FSM_onehot_rx_state[8]_i_1 ;
  wire \n_0_FSM_onehot_rx_state[8]_i_2 ;
  wire \n_0_FSM_onehot_rx_state[9]_i_1 ;
  wire \n_0_FSM_onehot_rx_state[9]_i_2 ;
  wire \n_0_FSM_onehot_rx_state[9]_i_3 ;
  wire \n_0_FSM_onehot_rx_state[9]_i_4 ;
  wire \n_0_FSM_onehot_rx_state_reg[10] ;
  wire \n_0_FSM_onehot_rx_state_reg[11] ;
  wire \n_0_FSM_onehot_rx_state_reg[1] ;
  wire \n_0_FSM_onehot_rx_state_reg[2] ;
  wire \n_0_FSM_onehot_rx_state_reg[3] ;
  wire \n_0_FSM_onehot_rx_state_reg[4] ;
  wire \n_0_FSM_onehot_rx_state_reg[5] ;
  wire \n_0_FSM_onehot_rx_state_reg[7] ;
  wire \n_0_FSM_onehot_rx_state_reg[8] ;
  wire n_0_RXDFEAGCHOLD_i_1;
  wire n_0_RXDFEAGCHOLD_i_2;
  wire n_0_RXUSERRDY_i_1;
  wire n_0_RXUSERRDY_i_2__0;
  wire n_0_RXUSERRDY_i_3;
  wire n_0_adapt_count_reset_i_2;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_1 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_3 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_4 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_5 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_6 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_7 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_8 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_9 ;
  wire \n_0_adapt_wait_hw.adapt_count[12]_i_2 ;
  wire \n_0_adapt_wait_hw.adapt_count[12]_i_3 ;
  wire \n_0_adapt_wait_hw.adapt_count[12]_i_4 ;
  wire \n_0_adapt_wait_hw.adapt_count[12]_i_5 ;
  wire \n_0_adapt_wait_hw.adapt_count[16]_i_2 ;
  wire \n_0_adapt_wait_hw.adapt_count[16]_i_3 ;
  wire \n_0_adapt_wait_hw.adapt_count[16]_i_4 ;
  wire \n_0_adapt_wait_hw.adapt_count[4]_i_2 ;
  wire \n_0_adapt_wait_hw.adapt_count[4]_i_3 ;
  wire \n_0_adapt_wait_hw.adapt_count[4]_i_4 ;
  wire \n_0_adapt_wait_hw.adapt_count[4]_i_5 ;
  wire \n_0_adapt_wait_hw.adapt_count[8]_i_2 ;
  wire \n_0_adapt_wait_hw.adapt_count[8]_i_3 ;
  wire \n_0_adapt_wait_hw.adapt_count[8]_i_4 ;
  wire \n_0_adapt_wait_hw.adapt_count[8]_i_5 ;
  wire \n_0_adapt_wait_hw.adapt_count_reg[0]_i_2 ;
  wire \n_0_adapt_wait_hw.adapt_count_reg[12]_i_1 ;
  wire \n_0_adapt_wait_hw.adapt_count_reg[4]_i_1 ;
  wire \n_0_adapt_wait_hw.adapt_count_reg[8]_i_1 ;
  wire \n_0_adapt_wait_hw.time_out_adapt_i_1 ;
  wire \n_0_adapt_wait_hw.time_out_adapt_reg ;
  wire n_0_check_tlock_max_i_1;
  wire n_0_check_tlock_max_i_2;
  wire n_0_check_tlock_max_reg;
  wire n_0_gtrxreset_i_i_1;
  wire n_0_gtrxreset_i_i_2;
  wire n_0_gtrxreset_i_i_3__0;
  wire n_0_gtrxreset_i_i_4;
  wire \n_0_init_wait_count[0]_i_1__5 ;
  wire \n_0_init_wait_count[5]_i_1__5 ;
  wire n_0_init_wait_done_i_1__5;
  wire n_0_init_wait_done_i_2__5;
  wire n_0_init_wait_done_reg;
  wire \n_0_mmcm_lock_count[0]_i_1__5 ;
  wire \n_0_mmcm_lock_count[9]_i_2__5 ;
  wire \n_0_mmcm_lock_count[9]_i_4__5 ;
  wire n_0_mmcm_lock_reclocked_i_2__5;
  wire n_0_reset_time_out_i_3__7;
  wire n_0_reset_time_out_i_5__5;
  wire n_0_reset_time_out_i_6__5;
  wire n_0_reset_time_out_i_8__2;
  wire n_0_reset_time_out_reg;
  wire n_0_run_phase_alignment_int_i_1__5;
  wire n_0_run_phase_alignment_int_i_2__4;
  wire n_0_run_phase_alignment_int_reg;
  wire n_0_run_phase_alignment_int_s3_reg;
  wire n_0_rx_fsm_reset_done_int_i_2;
  wire n_0_rx_fsm_reset_done_int_i_3;
  wire n_0_sync_CPLLLOCK;
  wire n_0_sync_data_valid;
  wire n_0_sync_mmcm_lock_reclocked;
  wire n_0_time_out_100us_i_1;
  wire n_0_time_out_100us_i_2;
  wire n_0_time_out_100us_i_3;
  wire n_0_time_out_100us_i_4;
  wire n_0_time_out_100us_reg;
  wire n_0_time_out_1us_i_1;
  wire n_0_time_out_1us_i_2;
  wire n_0_time_out_1us_i_3;
  wire n_0_time_out_1us_i_4;
  wire n_0_time_out_1us_reg;
  wire n_0_time_out_2ms_i_1;
  wire n_0_time_out_2ms_reg;
  wire \n_0_time_out_counter[0]_i_1 ;
  wire \n_0_time_out_counter[0]_i_10 ;
  wire \n_0_time_out_counter[0]_i_4__3 ;
  wire \n_0_time_out_counter[0]_i_5__3 ;
  wire \n_0_time_out_counter[0]_i_6 ;
  wire \n_0_time_out_counter[0]_i_7 ;
  wire \n_0_time_out_counter[0]_i_8__5 ;
  wire \n_0_time_out_counter[0]_i_9__3 ;
  wire \n_0_time_out_counter[12]_i_2 ;
  wire \n_0_time_out_counter[12]_i_3 ;
  wire \n_0_time_out_counter[12]_i_4 ;
  wire \n_0_time_out_counter[12]_i_5 ;
  wire \n_0_time_out_counter[16]_i_2 ;
  wire \n_0_time_out_counter[4]_i_2 ;
  wire \n_0_time_out_counter[4]_i_3 ;
  wire \n_0_time_out_counter[4]_i_4 ;
  wire \n_0_time_out_counter[4]_i_5 ;
  wire \n_0_time_out_counter[8]_i_2 ;
  wire \n_0_time_out_counter[8]_i_3 ;
  wire \n_0_time_out_counter[8]_i_4 ;
  wire \n_0_time_out_counter[8]_i_5 ;
  wire \n_0_time_out_counter_reg[0]_i_2 ;
  wire \n_0_time_out_counter_reg[12]_i_1 ;
  wire \n_0_time_out_counter_reg[4]_i_1 ;
  wire \n_0_time_out_counter_reg[8]_i_1 ;
  wire n_0_time_out_wait_bypass_i_1__5;
  wire n_0_time_out_wait_bypass_reg;
  wire n_0_time_tlock_max_i_10;
  wire n_0_time_tlock_max_i_11;
  wire n_0_time_tlock_max_i_12;
  wire n_0_time_tlock_max_i_13;
  wire n_0_time_tlock_max_i_14;
  wire n_0_time_tlock_max_i_15;
  wire n_0_time_tlock_max_i_16;
  wire n_0_time_tlock_max_i_17;
  wire n_0_time_tlock_max_i_18;
  wire n_0_time_tlock_max_i_19;
  wire n_0_time_tlock_max_i_1__5;
  wire n_0_time_tlock_max_i_4;
  wire n_0_time_tlock_max_i_6;
  wire n_0_time_tlock_max_i_7;
  wire n_0_time_tlock_max_i_8;
  wire n_0_time_tlock_max_i_9;
  wire n_0_time_tlock_max_reg_i_3;
  wire n_0_time_tlock_max_reg_i_5;
  wire \n_0_wait_bypass_count[0]_i_1__5 ;
  wire \n_0_wait_bypass_count[0]_i_2__5 ;
  wire \n_0_wait_bypass_count[0]_i_4__5 ;
  wire \n_0_wait_bypass_count[0]_i_5__5 ;
  wire \n_0_wait_bypass_count[0]_i_6__5 ;
  wire \n_0_wait_bypass_count[0]_i_7__5 ;
  wire \n_0_wait_bypass_count[0]_i_8__5 ;
  wire \n_0_wait_bypass_count[0]_i_9 ;
  wire \n_0_wait_bypass_count[12]_i_2__5 ;
  wire \n_0_wait_bypass_count[4]_i_2__5 ;
  wire \n_0_wait_bypass_count[4]_i_3__5 ;
  wire \n_0_wait_bypass_count[4]_i_4__5 ;
  wire \n_0_wait_bypass_count[4]_i_5__5 ;
  wire \n_0_wait_bypass_count[8]_i_2__5 ;
  wire \n_0_wait_bypass_count[8]_i_3__5 ;
  wire \n_0_wait_bypass_count[8]_i_4__5 ;
  wire \n_0_wait_bypass_count[8]_i_5__5 ;
  wire \n_0_wait_bypass_count_reg[0]_i_3__5 ;
  wire \n_0_wait_bypass_count_reg[4]_i_1__5 ;
  wire \n_0_wait_bypass_count_reg[8]_i_1__5 ;
  wire \n_0_wait_time_cnt[1]_i_1__5 ;
  wire \n_0_wait_time_cnt[6]_i_1__5 ;
  wire \n_0_wait_time_cnt[6]_i_2 ;
  wire \n_0_wait_time_cnt[6]_i_4__5 ;
  wire \n_0_wait_time_cnt[6]_i_5__7 ;
  wire \n_1_adapt_wait_hw.adapt_count_reg[0]_i_2 ;
  wire \n_1_adapt_wait_hw.adapt_count_reg[12]_i_1 ;
  wire \n_1_adapt_wait_hw.adapt_count_reg[4]_i_1 ;
  wire \n_1_adapt_wait_hw.adapt_count_reg[8]_i_1 ;
  wire n_1_sync_CPLLLOCK;
  wire n_1_sync_data_valid;
  wire n_1_sync_mmcm_lock_reclocked;
  wire \n_1_time_out_counter_reg[0]_i_2 ;
  wire \n_1_time_out_counter_reg[12]_i_1 ;
  wire \n_1_time_out_counter_reg[4]_i_1 ;
  wire \n_1_time_out_counter_reg[8]_i_1 ;
  wire n_1_time_tlock_max_reg_i_3;
  wire n_1_time_tlock_max_reg_i_5;
  wire \n_1_wait_bypass_count_reg[0]_i_3__5 ;
  wire \n_1_wait_bypass_count_reg[4]_i_1__5 ;
  wire \n_1_wait_bypass_count_reg[8]_i_1__5 ;
  wire \n_2_adapt_wait_hw.adapt_count_reg[0]_i_2 ;
  wire \n_2_adapt_wait_hw.adapt_count_reg[12]_i_1 ;
  wire \n_2_adapt_wait_hw.adapt_count_reg[16]_i_1 ;
  wire \n_2_adapt_wait_hw.adapt_count_reg[4]_i_1 ;
  wire \n_2_adapt_wait_hw.adapt_count_reg[8]_i_1 ;
  wire n_2_sync_CPLLLOCK;
  wire n_2_sync_data_valid;
  wire \n_2_time_out_counter_reg[0]_i_2 ;
  wire \n_2_time_out_counter_reg[12]_i_1 ;
  wire \n_2_time_out_counter_reg[4]_i_1 ;
  wire \n_2_time_out_counter_reg[8]_i_1 ;
  wire n_2_time_tlock_max_reg_i_3;
  wire n_2_time_tlock_max_reg_i_5;
  wire \n_2_wait_bypass_count_reg[0]_i_3__5 ;
  wire \n_2_wait_bypass_count_reg[4]_i_1__5 ;
  wire \n_2_wait_bypass_count_reg[8]_i_1__5 ;
  wire \n_3_adapt_wait_hw.adapt_count_reg[0]_i_2 ;
  wire \n_3_adapt_wait_hw.adapt_count_reg[12]_i_1 ;
  wire \n_3_adapt_wait_hw.adapt_count_reg[16]_i_1 ;
  wire \n_3_adapt_wait_hw.adapt_count_reg[4]_i_1 ;
  wire \n_3_adapt_wait_hw.adapt_count_reg[8]_i_1 ;
  wire n_3_sync_data_valid;
  wire \n_3_time_out_counter_reg[0]_i_2 ;
  wire \n_3_time_out_counter_reg[12]_i_1 ;
  wire \n_3_time_out_counter_reg[4]_i_1 ;
  wire \n_3_time_out_counter_reg[8]_i_1 ;
  wire n_3_time_tlock_max_reg_i_3;
  wire n_3_time_tlock_max_reg_i_5;
  wire \n_3_wait_bypass_count_reg[0]_i_3__5 ;
  wire \n_3_wait_bypass_count_reg[4]_i_1__5 ;
  wire \n_3_wait_bypass_count_reg[8]_i_1__5 ;
  wire \n_4_adapt_wait_hw.adapt_count_reg[0]_i_2 ;
  wire \n_4_adapt_wait_hw.adapt_count_reg[12]_i_1 ;
  wire \n_4_adapt_wait_hw.adapt_count_reg[4]_i_1 ;
  wire \n_4_adapt_wait_hw.adapt_count_reg[8]_i_1 ;
  wire n_4_sync_data_valid;
  wire \n_4_time_out_counter_reg[0]_i_2 ;
  wire \n_4_time_out_counter_reg[12]_i_1 ;
  wire \n_4_time_out_counter_reg[4]_i_1 ;
  wire \n_4_time_out_counter_reg[8]_i_1 ;
  wire \n_4_wait_bypass_count_reg[0]_i_3__5 ;
  wire \n_4_wait_bypass_count_reg[4]_i_1__5 ;
  wire \n_4_wait_bypass_count_reg[8]_i_1__5 ;
  wire \n_5_adapt_wait_hw.adapt_count_reg[0]_i_2 ;
  wire \n_5_adapt_wait_hw.adapt_count_reg[12]_i_1 ;
  wire \n_5_adapt_wait_hw.adapt_count_reg[16]_i_1 ;
  wire \n_5_adapt_wait_hw.adapt_count_reg[4]_i_1 ;
  wire \n_5_adapt_wait_hw.adapt_count_reg[8]_i_1 ;
  wire \n_5_time_out_counter_reg[0]_i_2 ;
  wire \n_5_time_out_counter_reg[12]_i_1 ;
  wire \n_5_time_out_counter_reg[4]_i_1 ;
  wire \n_5_time_out_counter_reg[8]_i_1 ;
  wire \n_5_wait_bypass_count_reg[0]_i_3__5 ;
  wire \n_5_wait_bypass_count_reg[4]_i_1__5 ;
  wire \n_5_wait_bypass_count_reg[8]_i_1__5 ;
  wire \n_6_adapt_wait_hw.adapt_count_reg[0]_i_2 ;
  wire \n_6_adapt_wait_hw.adapt_count_reg[12]_i_1 ;
  wire \n_6_adapt_wait_hw.adapt_count_reg[16]_i_1 ;
  wire \n_6_adapt_wait_hw.adapt_count_reg[4]_i_1 ;
  wire \n_6_adapt_wait_hw.adapt_count_reg[8]_i_1 ;
  wire \n_6_time_out_counter_reg[0]_i_2 ;
  wire \n_6_time_out_counter_reg[12]_i_1 ;
  wire \n_6_time_out_counter_reg[4]_i_1 ;
  wire \n_6_time_out_counter_reg[8]_i_1 ;
  wire \n_6_wait_bypass_count_reg[0]_i_3__5 ;
  wire \n_6_wait_bypass_count_reg[4]_i_1__5 ;
  wire \n_6_wait_bypass_count_reg[8]_i_1__5 ;
  wire \n_7_adapt_wait_hw.adapt_count_reg[0]_i_2 ;
  wire \n_7_adapt_wait_hw.adapt_count_reg[12]_i_1 ;
  wire \n_7_adapt_wait_hw.adapt_count_reg[16]_i_1 ;
  wire \n_7_adapt_wait_hw.adapt_count_reg[4]_i_1 ;
  wire \n_7_adapt_wait_hw.adapt_count_reg[8]_i_1 ;
  wire \n_7_time_out_counter_reg[0]_i_2 ;
  wire \n_7_time_out_counter_reg[12]_i_1 ;
  wire \n_7_time_out_counter_reg[16]_i_1 ;
  wire \n_7_time_out_counter_reg[4]_i_1 ;
  wire \n_7_time_out_counter_reg[8]_i_1 ;
  wire \n_7_wait_bypass_count_reg[0]_i_3__5 ;
  wire \n_7_wait_bypass_count_reg[12]_i_1__5 ;
  wire \n_7_wait_bypass_count_reg[4]_i_1__5 ;
  wire \n_7_wait_bypass_count_reg[8]_i_1__5 ;
  wire [5:1]p_0_in__11;
  wire [9:1]p_0_in__12;
  wire recclk_mon_count_reset;
  wire run_phase_alignment_int;
  wire rx_fsm_reset_done_int_s2;
  wire rx_fsm_reset_done_int_s3;
  wire rxresetdone_s2;
  wire rxresetdone_s3;
  wire time_out_2ms;
  wire [16:0]time_out_counter_reg;
  wire time_out_wait_bypass_s2;
  wire time_out_wait_bypass_s3;
  wire time_tlock_max;
  wire time_tlock_max1;
  wire [12:0]wait_bypass_count_reg;
  wire [6:0]wait_time_cnt0__5;
  wire [6:0]wait_time_cnt_reg__0;
  wire [3:2]\NLW_adapt_wait_hw.adapt_count_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_adapt_wait_hw.adapt_count_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_time_tlock_max_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_time_tlock_max_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_time_tlock_max_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_time_tlock_max_reg_i_5_O_UNCONNECTED;
  wire [3:0]\NLW_wait_bypass_count_reg[12]_i_1__5_CO_UNCONNECTED ;
  wire [3:1]\NLW_wait_bypass_count_reg[12]_i_1__5_O_UNCONNECTED ;

LUT5 #(
    .INIT(32'h00000A20)) 
     \FSM_onehot_rx_state[10]_i_1 
       (.I0(\n_0_FSM_onehot_rx_state[11]_i_10 ),
        .I1(time_out_wait_bypass_s3),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I4(\n_0_FSM_onehot_rx_state[10]_i_2 ),
        .O(\n_0_FSM_onehot_rx_state[10]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_rx_state[10]_i_2 
       (.I0(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[8] ),
        .O(\n_0_FSM_onehot_rx_state[10]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_rx_state[11]_i_10 
       (.I0(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I2(check_tlock_max),
        .I3(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I5(\n_0_FSM_onehot_rx_state_reg[1] ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_10 ));
LUT6 #(
    .INIT(64'h0000000010110000)) 
     \FSM_onehot_rx_state[11]_i_12 
       (.I0(mmcm_lock_reclocked),
        .I1(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I2(n_0_reset_time_out_reg),
        .I3(time_tlock_max),
        .I4(\n_0_FSM_onehot_rx_state[9]_i_3 ),
        .I5(\n_0_FSM_onehot_rx_state[11]_i_18 ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_12 ));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT4 #(
    .INIT(16'h0002)) 
     \FSM_onehot_rx_state[11]_i_13 
       (.I0(\n_0_FSM_onehot_rx_state[7]_i_3 ),
        .I1(check_tlock_max),
        .I2(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I3(I1),
        .O(\n_0_FSM_onehot_rx_state[11]_i_13 ));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \FSM_onehot_rx_state[11]_i_14 
       (.I0(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[3] ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_14 ));
LUT6 #(
    .INIT(64'h0000000010100010)) 
     \FSM_onehot_rx_state[11]_i_17 
       (.I0(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I2(\n_0_FSM_onehot_rx_state[9]_i_3 ),
        .I3(n_0_time_out_2ms_reg),
        .I4(n_0_reset_time_out_reg),
        .I5(rxresetdone_s3),
        .O(\n_0_FSM_onehot_rx_state[11]_i_17 ));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_rx_state[11]_i_18 
       (.I0(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[8] ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_18 ));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT5 #(
    .INIT(32'h0000FF0B)) 
     \FSM_onehot_rx_state[11]_i_3 
       (.I0(\n_0_FSM_onehot_rx_state[11]_i_12 ),
        .I1(check_tlock_max),
        .I2(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I3(\n_0_FSM_onehot_rx_state[11]_i_13 ),
        .I4(\n_0_FSM_onehot_rx_state_reg[3] ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_rx_state[11]_i_4__0 
       (.I0(check_tlock_max),
        .I1(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[7] ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_4__0 ));
LUT6 #(
    .INIT(64'hAAAAAAAABABAAABA)) 
     \FSM_onehot_rx_state[11]_i_5 
       (.I0(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_rx_state[11]_i_14 ),
        .I2(n_0_run_phase_alignment_int_i_2__4),
        .I3(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I4(n_0_init_wait_done_reg),
        .I5(\n_0_FSM_onehot_rx_state_reg[11] ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF1)) 
     \FSM_onehot_rx_state[11]_i_7__3 
       (.I0(\n_0_wait_time_cnt[6]_i_5__7 ),
        .I1(wait_time_cnt_reg__0[6]),
        .I2(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I3(run_phase_alignment_int),
        .I4(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I5(\n_0_FSM_onehot_rx_state_reg[10] ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_7__3 ));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_rx_state[11]_i_9 
       (.I0(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I1(run_phase_alignment_int),
        .O(\n_0_FSM_onehot_rx_state[11]_i_9 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFCF05F)) 
     \FSM_onehot_rx_state[2]_i_3 
       (.I0(n_0_time_out_2ms_reg),
        .I1(\n_0_FSM_onehot_rx_state[2]_i_6 ),
        .I2(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I4(check_tlock_max),
        .I5(\n_0_FSM_onehot_rx_state_reg[5] ),
        .O(\n_0_FSM_onehot_rx_state[2]_i_3 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_rx_state[2]_i_4 
       (.I0(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[3] ),
        .O(\n_0_FSM_onehot_rx_state[2]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFBF0F0F0FF)) 
     \FSM_onehot_rx_state[2]_i_5 
       (.I0(n_0_reset_time_out_reg),
        .I1(n_0_time_out_2ms_reg),
        .I2(\n_0_FSM_onehot_rx_state[2]_i_7 ),
        .I3(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I4(run_phase_alignment_int),
        .I5(\n_0_FSM_onehot_rx_state_reg[8] ),
        .O(\n_0_FSM_onehot_rx_state[2]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \FSM_onehot_rx_state[2]_i_6 
       (.I0(n_0_reset_time_out_reg),
        .I1(time_tlock_max),
        .O(\n_0_FSM_onehot_rx_state[2]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \FSM_onehot_rx_state[2]_i_7 
       (.I0(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I2(check_tlock_max),
        .I3(\n_0_FSM_onehot_rx_state_reg[5] ),
        .O(\n_0_FSM_onehot_rx_state[2]_i_7 ));
LUT6 #(
    .INIT(64'h0000020000000000)) 
     \FSM_onehot_rx_state[3]_i_1 
       (.I0(\n_0_FSM_onehot_rx_state[4]_i_2 ),
        .I1(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I5(\n_0_FSM_onehot_rx_state[4]_i_3 ),
        .O(\n_0_FSM_onehot_rx_state[3]_i_1 ));
LUT6 #(
    .INIT(64'h0000020000000000)) 
     \FSM_onehot_rx_state[4]_i_1 
       (.I0(\n_0_FSM_onehot_rx_state[4]_i_2 ),
        .I1(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I5(\n_0_FSM_onehot_rx_state[4]_i_3 ),
        .O(\n_0_FSM_onehot_rx_state[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_rx_state[4]_i_2 
       (.I0(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I2(check_tlock_max),
        .I3(\n_0_FSM_onehot_rx_state_reg[4] ),
        .O(\n_0_FSM_onehot_rx_state[4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_rx_state[4]_i_3 
       (.I0(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_rx_state_reg[8] ),
        .O(\n_0_FSM_onehot_rx_state[4]_i_3 ));
LUT4 #(
    .INIT(16'h0800)) 
     \FSM_onehot_rx_state[5]_i_1 
       (.I0(\n_0_FSM_onehot_rx_state[11]_i_10 ),
        .I1(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I2(n_0_time_out_2ms_reg),
        .I3(\n_0_FSM_onehot_rx_state[7]_i_3 ),
        .O(\n_0_FSM_onehot_rx_state[5]_i_1 ));
LUT6 #(
    .INIT(64'h0000010000000000)) 
     \FSM_onehot_rx_state[6]_i_1 
       (.I0(\n_0_FSM_onehot_rx_state[7]_i_4 ),
        .I1(check_tlock_max),
        .I2(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I3(\n_0_FSM_onehot_rx_state[7]_i_3 ),
        .I4(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I5(\n_0_FSM_onehot_rx_state_reg[5] ),
        .O(\n_0_FSM_onehot_rx_state[6]_i_1 ));
LUT6 #(
    .INIT(64'h0000000008080008)) 
     \FSM_onehot_rx_state[7]_i_1 
       (.I0(\n_0_FSM_onehot_rx_state[7]_i_2__1 ),
        .I1(\n_0_FSM_onehot_rx_state[7]_i_3 ),
        .I2(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I3(time_tlock_max),
        .I4(n_0_reset_time_out_reg),
        .I5(\n_0_FSM_onehot_rx_state[7]_i_4 ),
        .O(\n_0_FSM_onehot_rx_state[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \FSM_onehot_rx_state[7]_i_2__1 
       (.I0(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I1(check_tlock_max),
        .I2(\n_0_FSM_onehot_rx_state_reg[5] ),
        .O(\n_0_FSM_onehot_rx_state[7]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_rx_state[7]_i_3 
       (.I0(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_rx_state_reg[8] ),
        .O(\n_0_FSM_onehot_rx_state[7]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_rx_state[7]_i_4 
       (.I0(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[2] ),
        .O(\n_0_FSM_onehot_rx_state[7]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \FSM_onehot_rx_state[8]_i_1 
       (.I0(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I5(\n_0_FSM_onehot_rx_state[8]_i_2 ),
        .O(\n_0_FSM_onehot_rx_state[8]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \FSM_onehot_rx_state[8]_i_2 
       (.I0(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I1(check_tlock_max),
        .I2(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I4(run_phase_alignment_int),
        .I5(\n_0_FSM_onehot_rx_state_reg[10] ),
        .O(\n_0_FSM_onehot_rx_state[8]_i_2 ));
LUT6 #(
    .INIT(64'h0000000080880000)) 
     \FSM_onehot_rx_state[9]_i_1 
       (.I0(\n_0_FSM_onehot_rx_state[9]_i_2 ),
        .I1(\n_0_FSM_onehot_rx_state[9]_i_3 ),
        .I2(n_0_reset_time_out_reg),
        .I3(n_0_time_out_2ms_reg),
        .I4(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I5(\n_0_FSM_onehot_rx_state_reg[11] ),
        .O(\n_0_FSM_onehot_rx_state[9]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     \FSM_onehot_rx_state[9]_i_2 
       (.I0(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I3(\n_0_FSM_onehot_rx_state[9]_i_4 ),
        .I4(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I5(\n_0_FSM_onehot_rx_state_reg[4] ),
        .O(\n_0_FSM_onehot_rx_state[9]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_rx_state[9]_i_3 
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_rx_state_reg[10] ),
        .O(\n_0_FSM_onehot_rx_state[9]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_rx_state[9]_i_4 
       (.I0(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I1(check_tlock_max),
        .O(\n_0_FSM_onehot_rx_state[9]_i_4 ));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[10] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[10]_i_1 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[10] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[11] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(n_0_sync_data_valid),
        .Q(\n_0_FSM_onehot_rx_state_reg[11] ),
        .R(SOFT_RESET_IN));
FDSE #(
    .INIT(1'b1)) 
     \FSM_onehot_rx_state_reg[1] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_rx_state_reg[1] ),
        .S(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[2] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(n_1_sync_data_valid),
        .Q(\n_0_FSM_onehot_rx_state_reg[2] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[3] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[3]_i_1 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[3] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[4] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[4]_i_1 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[4] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[5] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[5]_i_1 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[5] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[6] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[6]_i_1 ),
        .Q(check_tlock_max),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[7] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[7]_i_1 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[7] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[8] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[8]_i_1 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[8] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[9] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[9]_i_1 ),
        .Q(run_phase_alignment_int),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
     RXDFEAGCHOLD_i_1
       (.I0(\n_0_adapt_wait_hw.time_out_adapt_reg ),
        .I1(n_0_RXDFEAGCHOLD_i_2),
        .I2(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I4(\n_0_FSM_onehot_rx_state[9]_i_3 ),
        .I5(RXDFELFHOLD),
        .O(n_0_RXDFEAGCHOLD_i_1));
LUT5 #(
    .INIT(32'h00000080)) 
     RXDFEAGCHOLD_i_2
       (.I0(n_0_run_phase_alignment_int_i_2__4),
        .I1(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I2(\n_0_adapt_wait_hw.time_out_adapt_reg ),
        .I3(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[1] ),
        .O(n_0_RXDFEAGCHOLD_i_2));
FDRE RXDFEAGCHOLD_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_RXDFEAGCHOLD_i_1),
        .Q(RXDFELFHOLD),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'hF777FFFFA0000000)) 
     RXUSERRDY_i_1
       (.I0(n_0_RXUSERRDY_i_2__0),
        .I1(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I2(TXUSERRDY),
        .I3(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I4(n_0_RXUSERRDY_i_3),
        .I5(RXUSERRDY),
        .O(n_0_RXUSERRDY_i_1));
LUT6 #(
    .INIT(64'h0000000000000700)) 
     RXUSERRDY_i_2__0
       (.I0(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I3(\n_0_FSM_onehot_rx_state[9]_i_4 ),
        .I4(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I5(\n_0_FSM_onehot_rx_state_reg[4] ),
        .O(n_0_RXUSERRDY_i_2__0));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     RXUSERRDY_i_3
       (.I0(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[11] ),
        .O(n_0_RXUSERRDY_i_3));
FDRE #(
    .INIT(1'b0)) 
     RXUSERRDY_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_RXUSERRDY_i_1),
        .Q(RXUSERRDY),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'h0000000000000700)) 
     adapt_count_reset_i_2
       (.I0(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I3(n_0_gtrxreset_i_i_2),
        .I4(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I5(\n_0_FSM_onehot_rx_state_reg[1] ),
        .O(n_0_adapt_count_reset_i_2));
FDSE #(
    .INIT(1'b0)) 
     adapt_count_reset_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_2_sync_CPLLLOCK),
        .Q(recclk_mon_count_reset),
        .S(SOFT_RESET_IN));
LUT4 #(
    .INIT(16'h7FFF)) 
     \adapt_wait_hw.adapt_count[0]_i_1 
       (.I0(\n_0_adapt_wait_hw.adapt_count[0]_i_3 ),
        .I1(\n_0_adapt_wait_hw.adapt_count[0]_i_4 ),
        .I2(\adapt_wait_hw.adapt_count_reg [18]),
        .I3(\n_0_adapt_wait_hw.adapt_count[0]_i_5 ),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000008000)) 
     \adapt_wait_hw.adapt_count[0]_i_3 
       (.I0(\adapt_wait_hw.adapt_count_reg [12]),
        .I1(\adapt_wait_hw.adapt_count_reg [5]),
        .I2(\adapt_wait_hw.adapt_count_reg [3]),
        .I3(\adapt_wait_hw.adapt_count_reg [13]),
        .I4(\adapt_wait_hw.adapt_count_reg [17]),
        .I5(\adapt_wait_hw.adapt_count_reg [7]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000400000)) 
     \adapt_wait_hw.adapt_count[0]_i_4 
       (.I0(\adapt_wait_hw.adapt_count_reg [8]),
        .I1(\adapt_wait_hw.adapt_count_reg [10]),
        .I2(\adapt_wait_hw.adapt_count_reg [6]),
        .I3(\adapt_wait_hw.adapt_count_reg [16]),
        .I4(\adapt_wait_hw.adapt_count_reg [2]),
        .I5(\adapt_wait_hw.adapt_count_reg [14]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \adapt_wait_hw.adapt_count[0]_i_5 
       (.I0(\adapt_wait_hw.adapt_count_reg [1]),
        .I1(\adapt_wait_hw.adapt_count_reg [15]),
        .I2(\adapt_wait_hw.adapt_count_reg [0]),
        .I3(\adapt_wait_hw.adapt_count_reg [4]),
        .I4(\adapt_wait_hw.adapt_count_reg [9]),
        .I5(\adapt_wait_hw.adapt_count_reg [11]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[0]_i_6 
       (.I0(\adapt_wait_hw.adapt_count_reg [3]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_6 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[0]_i_7 
       (.I0(\adapt_wait_hw.adapt_count_reg [2]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_7 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[0]_i_8 
       (.I0(\adapt_wait_hw.adapt_count_reg [1]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_8 ));
LUT1 #(
    .INIT(2'h1)) 
     \adapt_wait_hw.adapt_count[0]_i_9 
       (.I0(\adapt_wait_hw.adapt_count_reg [0]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_9 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[12]_i_2 
       (.I0(\adapt_wait_hw.adapt_count_reg [15]),
        .O(\n_0_adapt_wait_hw.adapt_count[12]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[12]_i_3 
       (.I0(\adapt_wait_hw.adapt_count_reg [14]),
        .O(\n_0_adapt_wait_hw.adapt_count[12]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[12]_i_4 
       (.I0(\adapt_wait_hw.adapt_count_reg [13]),
        .O(\n_0_adapt_wait_hw.adapt_count[12]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[12]_i_5 
       (.I0(\adapt_wait_hw.adapt_count_reg [12]),
        .O(\n_0_adapt_wait_hw.adapt_count[12]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[16]_i_2 
       (.I0(\adapt_wait_hw.adapt_count_reg [18]),
        .O(\n_0_adapt_wait_hw.adapt_count[16]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[16]_i_3 
       (.I0(\adapt_wait_hw.adapt_count_reg [17]),
        .O(\n_0_adapt_wait_hw.adapt_count[16]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[16]_i_4 
       (.I0(\adapt_wait_hw.adapt_count_reg [16]),
        .O(\n_0_adapt_wait_hw.adapt_count[16]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[4]_i_2 
       (.I0(\adapt_wait_hw.adapt_count_reg [7]),
        .O(\n_0_adapt_wait_hw.adapt_count[4]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[4]_i_3 
       (.I0(\adapt_wait_hw.adapt_count_reg [6]),
        .O(\n_0_adapt_wait_hw.adapt_count[4]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[4]_i_4 
       (.I0(\adapt_wait_hw.adapt_count_reg [5]),
        .O(\n_0_adapt_wait_hw.adapt_count[4]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[4]_i_5 
       (.I0(\adapt_wait_hw.adapt_count_reg [4]),
        .O(\n_0_adapt_wait_hw.adapt_count[4]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[8]_i_2 
       (.I0(\adapt_wait_hw.adapt_count_reg [11]),
        .O(\n_0_adapt_wait_hw.adapt_count[8]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[8]_i_3 
       (.I0(\adapt_wait_hw.adapt_count_reg [10]),
        .O(\n_0_adapt_wait_hw.adapt_count[8]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[8]_i_4 
       (.I0(\adapt_wait_hw.adapt_count_reg [9]),
        .O(\n_0_adapt_wait_hw.adapt_count[8]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[8]_i_5 
       (.I0(\adapt_wait_hw.adapt_count_reg [8]),
        .O(\n_0_adapt_wait_hw.adapt_count[8]_i_5 ));
(* counter = "61" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1 ),
        .D(\n_7_adapt_wait_hw.adapt_count_reg[0]_i_2 ),
        .Q(\adapt_wait_hw.adapt_count_reg [0]),
        .R(recclk_mon_count_reset));
CARRY4 \adapt_wait_hw.adapt_count_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\n_0_adapt_wait_hw.adapt_count_reg[0]_i_2 ,\n_1_adapt_wait_hw.adapt_count_reg[0]_i_2 ,\n_2_adapt_wait_hw.adapt_count_reg[0]_i_2 ,\n_3_adapt_wait_hw.adapt_count_reg[0]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_adapt_wait_hw.adapt_count_reg[0]_i_2 ,\n_5_adapt_wait_hw.adapt_count_reg[0]_i_2 ,\n_6_adapt_wait_hw.adapt_count_reg[0]_i_2 ,\n_7_adapt_wait_hw.adapt_count_reg[0]_i_2 }),
        .S({\n_0_adapt_wait_hw.adapt_count[0]_i_6 ,\n_0_adapt_wait_hw.adapt_count[0]_i_7 ,\n_0_adapt_wait_hw.adapt_count[0]_i_8 ,\n_0_adapt_wait_hw.adapt_count[0]_i_9 }));
(* counter = "61" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[10] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1 ),
        .D(\n_5_adapt_wait_hw.adapt_count_reg[8]_i_1 ),
        .Q(\adapt_wait_hw.adapt_count_reg [10]),
        .R(recclk_mon_count_reset));
(* counter = "61" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[11] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1 ),
        .D(\n_4_adapt_wait_hw.adapt_count_reg[8]_i_1 ),
        .Q(\adapt_wait_hw.adapt_count_reg [11]),
        .R(recclk_mon_count_reset));
(* counter = "61" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[12] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1 ),
        .D(\n_7_adapt_wait_hw.adapt_count_reg[12]_i_1 ),
        .Q(\adapt_wait_hw.adapt_count_reg [12]),
        .R(recclk_mon_count_reset));
CARRY4 \adapt_wait_hw.adapt_count_reg[12]_i_1 
       (.CI(\n_0_adapt_wait_hw.adapt_count_reg[8]_i_1 ),
        .CO({\n_0_adapt_wait_hw.adapt_count_reg[12]_i_1 ,\n_1_adapt_wait_hw.adapt_count_reg[12]_i_1 ,\n_2_adapt_wait_hw.adapt_count_reg[12]_i_1 ,\n_3_adapt_wait_hw.adapt_count_reg[12]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_adapt_wait_hw.adapt_count_reg[12]_i_1 ,\n_5_adapt_wait_hw.adapt_count_reg[12]_i_1 ,\n_6_adapt_wait_hw.adapt_count_reg[12]_i_1 ,\n_7_adapt_wait_hw.adapt_count_reg[12]_i_1 }),
        .S({\n_0_adapt_wait_hw.adapt_count[12]_i_2 ,\n_0_adapt_wait_hw.adapt_count[12]_i_3 ,\n_0_adapt_wait_hw.adapt_count[12]_i_4 ,\n_0_adapt_wait_hw.adapt_count[12]_i_5 }));
(* counter = "61" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[13] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1 ),
        .D(\n_6_adapt_wait_hw.adapt_count_reg[12]_i_1 ),
        .Q(\adapt_wait_hw.adapt_count_reg [13]),
        .R(recclk_mon_count_reset));
(* counter = "61" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[14] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1 ),
        .D(\n_5_adapt_wait_hw.adapt_count_reg[12]_i_1 ),
        .Q(\adapt_wait_hw.adapt_count_reg [14]),
        .R(recclk_mon_count_reset));
(* counter = "61" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[15] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1 ),
        .D(\n_4_adapt_wait_hw.adapt_count_reg[12]_i_1 ),
        .Q(\adapt_wait_hw.adapt_count_reg [15]),
        .R(recclk_mon_count_reset));
(* counter = "61" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[16] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1 ),
        .D(\n_7_adapt_wait_hw.adapt_count_reg[16]_i_1 ),
        .Q(\adapt_wait_hw.adapt_count_reg [16]),
        .R(recclk_mon_count_reset));
CARRY4 \adapt_wait_hw.adapt_count_reg[16]_i_1 
       (.CI(\n_0_adapt_wait_hw.adapt_count_reg[12]_i_1 ),
        .CO({\NLW_adapt_wait_hw.adapt_count_reg[16]_i_1_CO_UNCONNECTED [3:2],\n_2_adapt_wait_hw.adapt_count_reg[16]_i_1 ,\n_3_adapt_wait_hw.adapt_count_reg[16]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_adapt_wait_hw.adapt_count_reg[16]_i_1_O_UNCONNECTED [3],\n_5_adapt_wait_hw.adapt_count_reg[16]_i_1 ,\n_6_adapt_wait_hw.adapt_count_reg[16]_i_1 ,\n_7_adapt_wait_hw.adapt_count_reg[16]_i_1 }),
        .S({1'b0,\n_0_adapt_wait_hw.adapt_count[16]_i_2 ,\n_0_adapt_wait_hw.adapt_count[16]_i_3 ,\n_0_adapt_wait_hw.adapt_count[16]_i_4 }));
(* counter = "61" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[17] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1 ),
        .D(\n_6_adapt_wait_hw.adapt_count_reg[16]_i_1 ),
        .Q(\adapt_wait_hw.adapt_count_reg [17]),
        .R(recclk_mon_count_reset));
(* counter = "61" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[18] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1 ),
        .D(\n_5_adapt_wait_hw.adapt_count_reg[16]_i_1 ),
        .Q(\adapt_wait_hw.adapt_count_reg [18]),
        .R(recclk_mon_count_reset));
(* counter = "61" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1 ),
        .D(\n_6_adapt_wait_hw.adapt_count_reg[0]_i_2 ),
        .Q(\adapt_wait_hw.adapt_count_reg [1]),
        .R(recclk_mon_count_reset));
(* counter = "61" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1 ),
        .D(\n_5_adapt_wait_hw.adapt_count_reg[0]_i_2 ),
        .Q(\adapt_wait_hw.adapt_count_reg [2]),
        .R(recclk_mon_count_reset));
(* counter = "61" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1 ),
        .D(\n_4_adapt_wait_hw.adapt_count_reg[0]_i_2 ),
        .Q(\adapt_wait_hw.adapt_count_reg [3]),
        .R(recclk_mon_count_reset));
(* counter = "61" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1 ),
        .D(\n_7_adapt_wait_hw.adapt_count_reg[4]_i_1 ),
        .Q(\adapt_wait_hw.adapt_count_reg [4]),
        .R(recclk_mon_count_reset));
CARRY4 \adapt_wait_hw.adapt_count_reg[4]_i_1 
       (.CI(\n_0_adapt_wait_hw.adapt_count_reg[0]_i_2 ),
        .CO({\n_0_adapt_wait_hw.adapt_count_reg[4]_i_1 ,\n_1_adapt_wait_hw.adapt_count_reg[4]_i_1 ,\n_2_adapt_wait_hw.adapt_count_reg[4]_i_1 ,\n_3_adapt_wait_hw.adapt_count_reg[4]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_adapt_wait_hw.adapt_count_reg[4]_i_1 ,\n_5_adapt_wait_hw.adapt_count_reg[4]_i_1 ,\n_6_adapt_wait_hw.adapt_count_reg[4]_i_1 ,\n_7_adapt_wait_hw.adapt_count_reg[4]_i_1 }),
        .S({\n_0_adapt_wait_hw.adapt_count[4]_i_2 ,\n_0_adapt_wait_hw.adapt_count[4]_i_3 ,\n_0_adapt_wait_hw.adapt_count[4]_i_4 ,\n_0_adapt_wait_hw.adapt_count[4]_i_5 }));
(* counter = "61" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1 ),
        .D(\n_6_adapt_wait_hw.adapt_count_reg[4]_i_1 ),
        .Q(\adapt_wait_hw.adapt_count_reg [5]),
        .R(recclk_mon_count_reset));
(* counter = "61" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1 ),
        .D(\n_5_adapt_wait_hw.adapt_count_reg[4]_i_1 ),
        .Q(\adapt_wait_hw.adapt_count_reg [6]),
        .R(recclk_mon_count_reset));
(* counter = "61" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[7] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1 ),
        .D(\n_4_adapt_wait_hw.adapt_count_reg[4]_i_1 ),
        .Q(\adapt_wait_hw.adapt_count_reg [7]),
        .R(recclk_mon_count_reset));
(* counter = "61" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[8] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1 ),
        .D(\n_7_adapt_wait_hw.adapt_count_reg[8]_i_1 ),
        .Q(\adapt_wait_hw.adapt_count_reg [8]),
        .R(recclk_mon_count_reset));
CARRY4 \adapt_wait_hw.adapt_count_reg[8]_i_1 
       (.CI(\n_0_adapt_wait_hw.adapt_count_reg[4]_i_1 ),
        .CO({\n_0_adapt_wait_hw.adapt_count_reg[8]_i_1 ,\n_1_adapt_wait_hw.adapt_count_reg[8]_i_1 ,\n_2_adapt_wait_hw.adapt_count_reg[8]_i_1 ,\n_3_adapt_wait_hw.adapt_count_reg[8]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_adapt_wait_hw.adapt_count_reg[8]_i_1 ,\n_5_adapt_wait_hw.adapt_count_reg[8]_i_1 ,\n_6_adapt_wait_hw.adapt_count_reg[8]_i_1 ,\n_7_adapt_wait_hw.adapt_count_reg[8]_i_1 }),
        .S({\n_0_adapt_wait_hw.adapt_count[8]_i_2 ,\n_0_adapt_wait_hw.adapt_count[8]_i_3 ,\n_0_adapt_wait_hw.adapt_count[8]_i_4 ,\n_0_adapt_wait_hw.adapt_count[8]_i_5 }));
(* counter = "61" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[9] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1 ),
        .D(\n_6_adapt_wait_hw.adapt_count_reg[8]_i_1 ),
        .Q(\adapt_wait_hw.adapt_count_reg [9]),
        .R(recclk_mon_count_reset));
LUT6 #(
    .INIT(64'h00000000FFFF8000)) 
     \adapt_wait_hw.time_out_adapt_i_1 
       (.I0(\n_0_adapt_wait_hw.adapt_count[0]_i_3 ),
        .I1(\n_0_adapt_wait_hw.adapt_count[0]_i_4 ),
        .I2(\adapt_wait_hw.adapt_count_reg [18]),
        .I3(\n_0_adapt_wait_hw.adapt_count[0]_i_5 ),
        .I4(\n_0_adapt_wait_hw.time_out_adapt_reg ),
        .I5(recclk_mon_count_reset),
        .O(\n_0_adapt_wait_hw.time_out_adapt_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \adapt_wait_hw.time_out_adapt_reg 
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(\n_0_adapt_wait_hw.time_out_adapt_i_1 ),
        .Q(\n_0_adapt_wait_hw.time_out_adapt_reg ),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFDFDFFFF00080000)) 
     check_tlock_max_i_1
       (.I0(n_0_check_tlock_max_i_2),
        .I1(check_tlock_max),
        .I2(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I4(\n_0_FSM_onehot_rx_state[7]_i_3 ),
        .I5(n_0_check_tlock_max_reg),
        .O(n_0_check_tlock_max_i_1));
LUT6 #(
    .INIT(64'h0000000001010100)) 
     check_tlock_max_i_2
       (.I0(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I4(check_tlock_max),
        .I5(\n_0_FSM_onehot_rx_state_reg[7] ),
        .O(n_0_check_tlock_max_i_2));
FDRE #(
    .INIT(1'b0)) 
     check_tlock_max_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_check_tlock_max_i_1),
        .Q(n_0_check_tlock_max_reg),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'hFFFFBFFF00002000)) 
     gtrxreset_i_i_1
       (.I0(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I2(n_0_gtrxreset_i_i_2),
        .I3(n_0_gtrxreset_i_i_3__0),
        .I4(n_0_gtrxreset_i_i_4),
        .I5(SR),
        .O(n_0_gtrxreset_i_i_1));
LUT2 #(
    .INIT(4'h1)) 
     gtrxreset_i_i_2
       (.I0(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[10] ),
        .O(n_0_gtrxreset_i_i_2));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT3 #(
    .INIT(8'h01)) 
     gtrxreset_i_i_3__0
       (.I0(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[1] ),
        .O(n_0_gtrxreset_i_i_3__0));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     gtrxreset_i_i_4
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I3(check_tlock_max),
        .O(n_0_gtrxreset_i_i_4));
FDRE #(
    .INIT(1'b0)) 
     gtrxreset_i_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_gtrxreset_i_i_1),
        .Q(SR),
        .R(SOFT_RESET_IN));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \init_wait_count[0]_i_1__5 
       (.I0(init_wait_count_reg__0[0]),
        .O(\n_0_init_wait_count[0]_i_1__5 ));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \init_wait_count[1]_i_1__5 
       (.I0(init_wait_count_reg__0[1]),
        .I1(init_wait_count_reg__0[0]),
        .O(p_0_in__11[1]));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \init_wait_count[2]_i_1__5 
       (.I0(init_wait_count_reg__0[2]),
        .I1(init_wait_count_reg__0[0]),
        .I2(init_wait_count_reg__0[1]),
        .O(p_0_in__11[2]));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \init_wait_count[3]_i_1__5 
       (.I0(init_wait_count_reg__0[3]),
        .I1(init_wait_count_reg__0[1]),
        .I2(init_wait_count_reg__0[0]),
        .I3(init_wait_count_reg__0[2]),
        .O(p_0_in__11[3]));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \init_wait_count[4]_i_1__5 
       (.I0(init_wait_count_reg__0[4]),
        .I1(init_wait_count_reg__0[2]),
        .I2(init_wait_count_reg__0[0]),
        .I3(init_wait_count_reg__0[1]),
        .I4(init_wait_count_reg__0[3]),
        .O(p_0_in__11[4]));
LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFFFF)) 
     \init_wait_count[5]_i_1__5 
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[4]),
        .I2(init_wait_count_reg__0[3]),
        .I3(init_wait_count_reg__0[0]),
        .I4(init_wait_count_reg__0[1]),
        .I5(init_wait_count_reg__0[2]),
        .O(\n_0_init_wait_count[5]_i_1__5 ));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \init_wait_count[5]_i_2__5 
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[3]),
        .I2(init_wait_count_reg__0[1]),
        .I3(init_wait_count_reg__0[0]),
        .I4(init_wait_count_reg__0[2]),
        .I5(init_wait_count_reg__0[4]),
        .O(p_0_in__11[5]));
(* counter = "59" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__5 ),
        .CLR(SOFT_RESET_IN),
        .D(\n_0_init_wait_count[0]_i_1__5 ),
        .Q(init_wait_count_reg__0[0]));
(* counter = "59" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__5 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__11[1]),
        .Q(init_wait_count_reg__0[1]));
(* counter = "59" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__5 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__11[2]),
        .Q(init_wait_count_reg__0[2]));
(* counter = "59" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__5 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__11[3]),
        .Q(init_wait_count_reg__0[3]));
(* counter = "59" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__5 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__11[4]),
        .Q(init_wait_count_reg__0[4]));
(* counter = "59" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__5 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__11[5]),
        .Q(init_wait_count_reg__0[5]));
LUT6 #(
    .INIT(64'hFFFFFFFF00000200)) 
     init_wait_done_i_1__5
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[4]),
        .I2(init_wait_count_reg__0[3]),
        .I3(n_0_init_wait_done_i_2__5),
        .I4(init_wait_count_reg__0[2]),
        .I5(n_0_init_wait_done_reg),
        .O(n_0_init_wait_done_i_1__5));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT2 #(
    .INIT(4'h8)) 
     init_wait_done_i_2__5
       (.I0(init_wait_count_reg__0[1]),
        .I1(init_wait_count_reg__0[0]),
        .O(n_0_init_wait_done_i_2__5));
FDCE #(
    .INIT(1'b0)) 
     init_wait_done_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .CLR(SOFT_RESET_IN),
        .D(n_0_init_wait_done_i_1__5),
        .Q(n_0_init_wait_done_reg));
LUT1 #(
    .INIT(2'h1)) 
     \mmcm_lock_count[0]_i_1__5 
       (.I0(mmcm_lock_count_reg__0[0]),
        .O(\n_0_mmcm_lock_count[0]_i_1__5 ));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \mmcm_lock_count[1]_i_1__5 
       (.I0(mmcm_lock_count_reg__0[1]),
        .I1(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__12[1]));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \mmcm_lock_count[2]_i_1__5 
       (.I0(mmcm_lock_count_reg__0[2]),
        .I1(mmcm_lock_count_reg__0[1]),
        .I2(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__12[2]));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \mmcm_lock_count[3]_i_1__5 
       (.I0(mmcm_lock_count_reg__0[3]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[1]),
        .I3(mmcm_lock_count_reg__0[2]),
        .O(p_0_in__12[3]));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \mmcm_lock_count[4]_i_1__5 
       (.I0(mmcm_lock_count_reg__0[4]),
        .I1(mmcm_lock_count_reg__0[3]),
        .I2(mmcm_lock_count_reg__0[2]),
        .I3(mmcm_lock_count_reg__0[1]),
        .I4(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__12[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \mmcm_lock_count[5]_i_1__5 
       (.I0(mmcm_lock_count_reg__0[5]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[1]),
        .I3(mmcm_lock_count_reg__0[2]),
        .I4(mmcm_lock_count_reg__0[3]),
        .I5(mmcm_lock_count_reg__0[4]),
        .O(p_0_in__12[5]));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \mmcm_lock_count[6]_i_1__5 
       (.I0(\n_0_mmcm_lock_count[9]_i_4__5 ),
        .I1(mmcm_lock_count_reg__0[6]),
        .O(p_0_in__12[6]));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT3 #(
    .INIT(8'h9A)) 
     \mmcm_lock_count[7]_i_1__5 
       (.I0(mmcm_lock_count_reg__0[7]),
        .I1(\n_0_mmcm_lock_count[9]_i_4__5 ),
        .I2(mmcm_lock_count_reg__0[6]),
        .O(p_0_in__12[7]));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT4 #(
    .INIT(16'hA6AA)) 
     \mmcm_lock_count[8]_i_1__5 
       (.I0(mmcm_lock_count_reg__0[8]),
        .I1(mmcm_lock_count_reg__0[6]),
        .I2(\n_0_mmcm_lock_count[9]_i_4__5 ),
        .I3(mmcm_lock_count_reg__0[7]),
        .O(p_0_in__12[8]));
LUT5 #(
    .INIT(32'hF7FFFFFF)) 
     \mmcm_lock_count[9]_i_2__5 
       (.I0(mmcm_lock_count_reg__0[8]),
        .I1(mmcm_lock_count_reg__0[6]),
        .I2(\n_0_mmcm_lock_count[9]_i_4__5 ),
        .I3(mmcm_lock_count_reg__0[7]),
        .I4(mmcm_lock_count_reg__0[9]),
        .O(\n_0_mmcm_lock_count[9]_i_2__5 ));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT5 #(
    .INIT(32'hA6AAAAAA)) 
     \mmcm_lock_count[9]_i_3__5 
       (.I0(mmcm_lock_count_reg__0[9]),
        .I1(mmcm_lock_count_reg__0[7]),
        .I2(\n_0_mmcm_lock_count[9]_i_4__5 ),
        .I3(mmcm_lock_count_reg__0[6]),
        .I4(mmcm_lock_count_reg__0[8]),
        .O(p_0_in__12[9]));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \mmcm_lock_count[9]_i_4__5 
       (.I0(mmcm_lock_count_reg__0[1]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[4]),
        .I3(mmcm_lock_count_reg__0[5]),
        .I4(mmcm_lock_count_reg__0[2]),
        .I5(mmcm_lock_count_reg__0[3]),
        .O(\n_0_mmcm_lock_count[9]_i_4__5 ));
(* counter = "60" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__5 ),
        .D(\n_0_mmcm_lock_count[0]_i_1__5 ),
        .Q(mmcm_lock_count_reg__0[0]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "60" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__5 ),
        .D(p_0_in__12[1]),
        .Q(mmcm_lock_count_reg__0[1]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "60" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__5 ),
        .D(p_0_in__12[2]),
        .Q(mmcm_lock_count_reg__0[2]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "60" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__5 ),
        .D(p_0_in__12[3]),
        .Q(mmcm_lock_count_reg__0[3]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "60" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__5 ),
        .D(p_0_in__12[4]),
        .Q(mmcm_lock_count_reg__0[4]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "60" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__5 ),
        .D(p_0_in__12[5]),
        .Q(mmcm_lock_count_reg__0[5]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "60" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__5 ),
        .D(p_0_in__12[6]),
        .Q(mmcm_lock_count_reg__0[6]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "60" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[7] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__5 ),
        .D(p_0_in__12[7]),
        .Q(mmcm_lock_count_reg__0[7]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "60" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[8] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__5 ),
        .D(p_0_in__12[8]),
        .Q(mmcm_lock_count_reg__0[8]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "60" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[9] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__5 ),
        .D(p_0_in__12[9]),
        .Q(mmcm_lock_count_reg__0[9]),
        .R(n_0_sync_mmcm_lock_reclocked));
LUT2 #(
    .INIT(4'h2)) 
     mmcm_lock_reclocked_i_2__5
       (.I0(mmcm_lock_count_reg__0[6]),
        .I1(\n_0_mmcm_lock_count[9]_i_4__5 ),
        .O(n_0_mmcm_lock_reclocked_i_2__5));
FDRE #(
    .INIT(1'b0)) 
     mmcm_lock_reclocked_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_1_sync_mmcm_lock_reclocked),
        .Q(mmcm_lock_reclocked),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     reset_time_out_i_3__7
       (.I0(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I1(check_tlock_max),
        .I2(\n_0_FSM_onehot_rx_state_reg[5] ),
        .O(n_0_reset_time_out_i_3__7));
LUT6 #(
    .INIT(64'hFFFFFFFF032C0000)) 
     reset_time_out_i_5__5
       (.I0(I1),
        .I1(check_tlock_max),
        .I2(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I4(\n_0_FSM_onehot_rx_state[7]_i_3 ),
        .I5(n_0_reset_time_out_i_8__2),
        .O(n_0_reset_time_out_i_5__5));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE0)) 
     reset_time_out_i_6__5
       (.I0(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I1(\n_0_FSM_onehot_rx_state[8]_i_2 ),
        .I2(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I5(\n_0_FSM_onehot_rx_state_reg[1] ),
        .O(n_0_reset_time_out_i_6__5));
LUT6 #(
    .INIT(64'hAAAAAAABAAABABBA)) 
     reset_time_out_i_8__2
       (.I0(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I1(n_0_reset_time_out_i_3__7),
        .I2(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I3(run_phase_alignment_int),
        .I4(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I5(\n_0_FSM_onehot_rx_state_reg[10] ),
        .O(n_0_reset_time_out_i_8__2));
FDSE #(
    .INIT(1'b0)) 
     reset_time_out_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_3_sync_data_valid),
        .Q(n_0_reset_time_out_reg),
        .S(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'hDFFFFFFF40000000)) 
     run_phase_alignment_int_i_1__5
       (.I0(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I1(run_phase_alignment_int),
        .I2(n_0_gtrxreset_i_i_2),
        .I3(n_0_gtrxreset_i_i_3__0),
        .I4(n_0_run_phase_alignment_int_i_2__4),
        .I5(n_0_run_phase_alignment_int_reg),
        .O(n_0_run_phase_alignment_int_i_1__5));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     run_phase_alignment_int_i_2__4
       (.I0(check_tlock_max),
        .I1(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[7] ),
        .O(n_0_run_phase_alignment_int_i_2__4));
FDRE #(
    .INIT(1'b0)) 
     run_phase_alignment_int_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_run_phase_alignment_int_i_1__5),
        .Q(n_0_run_phase_alignment_int_reg),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     run_phase_alignment_int_s3_reg
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(data_out),
        .Q(n_0_run_phase_alignment_int_s3_reg),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     rx_fsm_reset_done_int_i_2
       (.I0(n_0_time_out_1us_reg),
        .I1(n_0_reset_time_out_reg),
        .O(n_0_rx_fsm_reset_done_int_i_2));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT4 #(
    .INIT(16'h0004)) 
     rx_fsm_reset_done_int_i_3
       (.I0(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I1(\n_0_FSM_onehot_rx_state[11]_i_10 ),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_rx_state_reg[8] ),
        .O(n_0_rx_fsm_reset_done_int_i_3));
FDRE #(
    .INIT(1'b0)) 
     rx_fsm_reset_done_int_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_4_sync_data_valid),
        .Q(GT0_RX_FSM_RESET_DONE_OUT),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     rx_fsm_reset_done_int_s3_reg
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(rx_fsm_reset_done_int_s2),
        .Q(rx_fsm_reset_done_int_s3),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     rxresetdone_s3_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(rxresetdone_s2),
        .Q(rxresetdone_s3),
        .R(1'b0));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_91 sync_CPLLLOCK
       (.E(n_0_sync_CPLLLOCK),
        .I1(\n_0_FSM_onehot_rx_state[11]_i_3 ),
        .I10(n_0_time_out_2ms_reg),
        .I11(I1),
        .I12(n_0_adapt_count_reset_i_2),
        .I13(n_0_gtrxreset_i_i_4),
        .I2(\n_0_FSM_onehot_rx_state[11]_i_4__0 ),
        .I3(\n_0_FSM_onehot_rx_state[11]_i_5 ),
        .I4(\n_0_FSM_onehot_rx_state[11]_i_7__3 ),
        .I5(n_2_sync_data_valid),
        .I6(n_0_run_phase_alignment_int_i_2__4),
        .I7(\n_0_wait_time_cnt[6]_i_4__5 ),
        .I8(\n_0_FSM_onehot_rx_state[4]_i_3 ),
        .I9(\n_0_FSM_onehot_rx_state[9]_i_4 ),
        .O1(n_1_sync_CPLLLOCK),
        .O2(n_2_sync_CPLLLOCK),
        .Q({\n_0_FSM_onehot_rx_state_reg[11] ,\n_0_FSM_onehot_rx_state_reg[7] ,check_tlock_max,\n_0_FSM_onehot_rx_state_reg[5] ,\n_0_FSM_onehot_rx_state_reg[4] ,\n_0_FSM_onehot_rx_state_reg[3] ,\n_0_FSM_onehot_rx_state_reg[2] ,\n_0_FSM_onehot_rx_state_reg[1] }),
        .SYSCLK_IN(SYSCLK_IN),
        .gt0_cplllock_out(gt0_cplllock_out),
        .mmcm_lock_reclocked(mmcm_lock_reclocked),
        .recclk_mon_count_reset(recclk_mon_count_reset));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_92 sync_RXRESETDONE
       (.SYSCLK_IN(SYSCLK_IN),
        .data_out(rxresetdone_s2),
        .gt0_rxresetdone_out(gt0_rxresetdone_out));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_93 sync_data_valid
       (.D({n_0_sync_data_valid,n_1_sync_data_valid}),
        .DONT_RESET_ON_DATA_ERROR_IN(DONT_RESET_ON_DATA_ERROR_IN),
        .GT0_DATA_VALID_IN(GT0_DATA_VALID_IN),
        .GT0_RX_FSM_RESET_DONE_OUT(GT0_RX_FSM_RESET_DONE_OUT),
        .I1(n_0_reset_time_out_reg),
        .I10(n_0_time_out_100us_reg),
        .I11(n_0_reset_time_out_i_3__7),
        .I12(n_1_sync_CPLLLOCK),
        .I13(n_0_reset_time_out_i_5__5),
        .I14(n_0_reset_time_out_i_6__5),
        .I15(n_0_rx_fsm_reset_done_int_i_2),
        .I16(n_0_rx_fsm_reset_done_int_i_3),
        .I2(n_0_time_out_1us_reg),
        .I3(\n_0_FSM_onehot_rx_state[4]_i_3 ),
        .I4(\n_0_FSM_onehot_rx_state[2]_i_3 ),
        .I5(\n_0_FSM_onehot_rx_state[2]_i_4 ),
        .I6(\n_0_FSM_onehot_rx_state[2]_i_5 ),
        .I7(\n_0_FSM_onehot_rx_state[11]_i_9 ),
        .I8(\n_0_FSM_onehot_rx_state[11]_i_10 ),
        .I9(\n_0_FSM_onehot_rx_state[11]_i_17 ),
        .O1(n_2_sync_data_valid),
        .O2(n_3_sync_data_valid),
        .O3(n_4_sync_data_valid),
        .Q({\n_0_FSM_onehot_rx_state_reg[11] ,\n_0_FSM_onehot_rx_state_reg[10] ,run_phase_alignment_int,\n_0_FSM_onehot_rx_state_reg[8] ,\n_0_FSM_onehot_rx_state_reg[7] ,\n_0_FSM_onehot_rx_state_reg[4] }),
        .SYSCLK_IN(SYSCLK_IN),
        .rxresetdone_s3(rxresetdone_s3),
        .time_out_wait_bypass_s3(time_out_wait_bypass_s3));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_94 sync_mmcm_lock_reclocked
       (.I1(n_0_mmcm_lock_reclocked_i_2__5),
        .O1(n_1_sync_mmcm_lock_reclocked),
        .Q(mmcm_lock_count_reg__0[9:7]),
        .SR(n_0_sync_mmcm_lock_reclocked),
        .SYSCLK_IN(SYSCLK_IN),
        .mmcm_lock_reclocked(mmcm_lock_reclocked));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_95 sync_run_phase_alignment_int
       (.data_in(n_0_run_phase_alignment_int_reg),
        .data_out(data_out),
        .gt0_rxusrclk_in(gt0_rxusrclk_in));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_96 sync_rx_fsm_reset_done_int
       (.GT0_RX_FSM_RESET_DONE_OUT(GT0_RX_FSM_RESET_DONE_OUT),
        .data_out(rx_fsm_reset_done_int_s2),
        .gt0_rxusrclk_in(gt0_rxusrclk_in));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_97 sync_time_out_wait_bypass
       (.SYSCLK_IN(SYSCLK_IN),
        .data_in(n_0_time_out_wait_bypass_reg),
        .data_out(time_out_wait_bypass_s2));
LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
     time_out_100us_i_1
       (.I0(time_out_counter_reg[16]),
        .I1(time_out_counter_reg[14]),
        .I2(time_out_counter_reg[8]),
        .I3(time_out_counter_reg[9]),
        .I4(n_0_time_out_100us_i_2),
        .I5(n_0_time_out_100us_reg),
        .O(n_0_time_out_100us_i_1));
LUT6 #(
    .INIT(64'h0010000000000000)) 
     time_out_100us_i_2
       (.I0(time_out_counter_reg[10]),
        .I1(time_out_counter_reg[11]),
        .I2(time_out_counter_reg[12]),
        .I3(time_out_counter_reg[13]),
        .I4(n_0_time_out_100us_i_3),
        .I5(n_0_time_out_100us_i_4),
        .O(n_0_time_out_100us_i_2));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT5 #(
    .INIT(32'h00000004)) 
     time_out_100us_i_3
       (.I0(time_out_counter_reg[0]),
        .I1(time_out_counter_reg[3]),
        .I2(time_out_counter_reg[15]),
        .I3(time_out_counter_reg[2]),
        .I4(time_out_counter_reg[1]),
        .O(n_0_time_out_100us_i_3));
LUT4 #(
    .INIT(16'h0004)) 
     time_out_100us_i_4
       (.I0(time_out_counter_reg[6]),
        .I1(time_out_counter_reg[7]),
        .I2(time_out_counter_reg[5]),
        .I3(time_out_counter_reg[4]),
        .O(n_0_time_out_100us_i_4));
FDRE #(
    .INIT(1'b0)) 
     time_out_100us_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_out_100us_i_1),
        .Q(n_0_time_out_100us_reg),
        .R(n_0_reset_time_out_reg));
LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
     time_out_1us_i_1
       (.I0(n_0_time_out_1us_i_2),
        .I1(n_0_time_out_1us_i_3),
        .I2(n_0_time_out_1us_i_4),
        .I3(time_out_counter_reg[14]),
        .I4(time_out_counter_reg[16]),
        .I5(n_0_time_out_1us_reg),
        .O(n_0_time_out_1us_i_1));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     time_out_1us_i_2
       (.I0(time_out_counter_reg[3]),
        .I1(time_out_counter_reg[6]),
        .I2(time_out_counter_reg[0]),
        .I3(time_out_counter_reg[8]),
        .I4(time_out_counter_reg[12]),
        .I5(time_out_counter_reg[11]),
        .O(n_0_time_out_1us_i_2));
LUT6 #(
    .INIT(64'h0000000000100000)) 
     time_out_1us_i_3
       (.I0(time_out_counter_reg[15]),
        .I1(time_out_counter_reg[10]),
        .I2(time_out_counter_reg[5]),
        .I3(time_out_counter_reg[9]),
        .I4(time_out_counter_reg[4]),
        .I5(time_out_counter_reg[7]),
        .O(n_0_time_out_1us_i_3));
LUT3 #(
    .INIT(8'h04)) 
     time_out_1us_i_4
       (.I0(time_out_counter_reg[13]),
        .I1(time_out_counter_reg[1]),
        .I2(time_out_counter_reg[2]),
        .O(n_0_time_out_1us_i_4));
FDRE #(
    .INIT(1'b0)) 
     time_out_1us_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_out_1us_i_1),
        .Q(n_0_time_out_1us_reg),
        .R(n_0_reset_time_out_reg));
LUT2 #(
    .INIT(4'hE)) 
     time_out_2ms_i_1
       (.I0(time_out_2ms),
        .I1(n_0_time_out_2ms_reg),
        .O(n_0_time_out_2ms_i_1));
FDRE #(
    .INIT(1'b0)) 
     time_out_2ms_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_out_2ms_i_1),
        .Q(n_0_time_out_2ms_reg),
        .R(n_0_reset_time_out_reg));
LUT1 #(
    .INIT(2'h1)) 
     \time_out_counter[0]_i_1 
       (.I0(time_out_2ms),
        .O(\n_0_time_out_counter[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \time_out_counter[0]_i_10 
       (.I0(time_out_counter_reg[1]),
        .I1(time_out_counter_reg[2]),
        .O(\n_0_time_out_counter[0]_i_10 ));
LUT6 #(
    .INIT(64'h0000000004000000)) 
     \time_out_counter[0]_i_3__3 
       (.I0(time_out_counter_reg[13]),
        .I1(time_out_counter_reg[10]),
        .I2(time_out_counter_reg[14]),
        .I3(\n_0_time_out_counter[0]_i_8__5 ),
        .I4(\n_0_time_out_counter[0]_i_9__3 ),
        .I5(\n_0_time_out_counter[0]_i_10 ),
        .O(time_out_2ms));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_4__3 
       (.I0(time_out_counter_reg[3]),
        .O(\n_0_time_out_counter[0]_i_4__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_5__3 
       (.I0(time_out_counter_reg[2]),
        .O(\n_0_time_out_counter[0]_i_5__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_6 
       (.I0(time_out_counter_reg[1]),
        .O(\n_0_time_out_counter[0]_i_6 ));
LUT1 #(
    .INIT(2'h1)) 
     \time_out_counter[0]_i_7 
       (.I0(time_out_counter_reg[0]),
        .O(\n_0_time_out_counter[0]_i_7 ));
LUT6 #(
    .INIT(64'h4000000000000000)) 
     \time_out_counter[0]_i_8__5 
       (.I0(time_out_counter_reg[4]),
        .I1(time_out_counter_reg[15]),
        .I2(time_out_counter_reg[5]),
        .I3(time_out_counter_reg[9]),
        .I4(time_out_counter_reg[7]),
        .I5(time_out_counter_reg[16]),
        .O(\n_0_time_out_counter[0]_i_8__5 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \time_out_counter[0]_i_9__3 
       (.I0(time_out_counter_reg[12]),
        .I1(time_out_counter_reg[11]),
        .I2(time_out_counter_reg[3]),
        .I3(time_out_counter_reg[6]),
        .I4(time_out_counter_reg[0]),
        .I5(time_out_counter_reg[8]),
        .O(\n_0_time_out_counter[0]_i_9__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_2 
       (.I0(time_out_counter_reg[15]),
        .O(\n_0_time_out_counter[12]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_3 
       (.I0(time_out_counter_reg[14]),
        .O(\n_0_time_out_counter[12]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_4 
       (.I0(time_out_counter_reg[13]),
        .O(\n_0_time_out_counter[12]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_5 
       (.I0(time_out_counter_reg[12]),
        .O(\n_0_time_out_counter[12]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[16]_i_2 
       (.I0(time_out_counter_reg[16]),
        .O(\n_0_time_out_counter[16]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_2 
       (.I0(time_out_counter_reg[7]),
        .O(\n_0_time_out_counter[4]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_3 
       (.I0(time_out_counter_reg[6]),
        .O(\n_0_time_out_counter[4]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_4 
       (.I0(time_out_counter_reg[5]),
        .O(\n_0_time_out_counter[4]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_5 
       (.I0(time_out_counter_reg[4]),
        .O(\n_0_time_out_counter[4]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_2 
       (.I0(time_out_counter_reg[11]),
        .O(\n_0_time_out_counter[8]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_3 
       (.I0(time_out_counter_reg[10]),
        .O(\n_0_time_out_counter[8]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_4 
       (.I0(time_out_counter_reg[9]),
        .O(\n_0_time_out_counter[8]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_5 
       (.I0(time_out_counter_reg[8]),
        .O(\n_0_time_out_counter[8]_i_5 ));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_7_time_out_counter_reg[0]_i_2 ),
        .Q(time_out_counter_reg[0]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\n_0_time_out_counter_reg[0]_i_2 ,\n_1_time_out_counter_reg[0]_i_2 ,\n_2_time_out_counter_reg[0]_i_2 ,\n_3_time_out_counter_reg[0]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_time_out_counter_reg[0]_i_2 ,\n_5_time_out_counter_reg[0]_i_2 ,\n_6_time_out_counter_reg[0]_i_2 ,\n_7_time_out_counter_reg[0]_i_2 }),
        .S({\n_0_time_out_counter[0]_i_4__3 ,\n_0_time_out_counter[0]_i_5__3 ,\n_0_time_out_counter[0]_i_6 ,\n_0_time_out_counter[0]_i_7 }));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[10] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_5_time_out_counter_reg[8]_i_1 ),
        .Q(time_out_counter_reg[10]),
        .R(n_0_reset_time_out_reg));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[11] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_4_time_out_counter_reg[8]_i_1 ),
        .Q(time_out_counter_reg[11]),
        .R(n_0_reset_time_out_reg));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[12] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_7_time_out_counter_reg[12]_i_1 ),
        .Q(time_out_counter_reg[12]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[12]_i_1 
       (.CI(\n_0_time_out_counter_reg[8]_i_1 ),
        .CO({\n_0_time_out_counter_reg[12]_i_1 ,\n_1_time_out_counter_reg[12]_i_1 ,\n_2_time_out_counter_reg[12]_i_1 ,\n_3_time_out_counter_reg[12]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[12]_i_1 ,\n_5_time_out_counter_reg[12]_i_1 ,\n_6_time_out_counter_reg[12]_i_1 ,\n_7_time_out_counter_reg[12]_i_1 }),
        .S({\n_0_time_out_counter[12]_i_2 ,\n_0_time_out_counter[12]_i_3 ,\n_0_time_out_counter[12]_i_4 ,\n_0_time_out_counter[12]_i_5 }));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[13] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_6_time_out_counter_reg[12]_i_1 ),
        .Q(time_out_counter_reg[13]),
        .R(n_0_reset_time_out_reg));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[14] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_5_time_out_counter_reg[12]_i_1 ),
        .Q(time_out_counter_reg[14]),
        .R(n_0_reset_time_out_reg));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[15] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_4_time_out_counter_reg[12]_i_1 ),
        .Q(time_out_counter_reg[15]),
        .R(n_0_reset_time_out_reg));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[16] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_7_time_out_counter_reg[16]_i_1 ),
        .Q(time_out_counter_reg[16]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[16]_i_1 
       (.CI(\n_0_time_out_counter_reg[12]_i_1 ),
        .CO(\NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED [3:1],\n_7_time_out_counter_reg[16]_i_1 }),
        .S({1'b0,1'b0,1'b0,\n_0_time_out_counter[16]_i_2 }));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_6_time_out_counter_reg[0]_i_2 ),
        .Q(time_out_counter_reg[1]),
        .R(n_0_reset_time_out_reg));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_5_time_out_counter_reg[0]_i_2 ),
        .Q(time_out_counter_reg[2]),
        .R(n_0_reset_time_out_reg));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_4_time_out_counter_reg[0]_i_2 ),
        .Q(time_out_counter_reg[3]),
        .R(n_0_reset_time_out_reg));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_7_time_out_counter_reg[4]_i_1 ),
        .Q(time_out_counter_reg[4]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[4]_i_1 
       (.CI(\n_0_time_out_counter_reg[0]_i_2 ),
        .CO({\n_0_time_out_counter_reg[4]_i_1 ,\n_1_time_out_counter_reg[4]_i_1 ,\n_2_time_out_counter_reg[4]_i_1 ,\n_3_time_out_counter_reg[4]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[4]_i_1 ,\n_5_time_out_counter_reg[4]_i_1 ,\n_6_time_out_counter_reg[4]_i_1 ,\n_7_time_out_counter_reg[4]_i_1 }),
        .S({\n_0_time_out_counter[4]_i_2 ,\n_0_time_out_counter[4]_i_3 ,\n_0_time_out_counter[4]_i_4 ,\n_0_time_out_counter[4]_i_5 }));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_6_time_out_counter_reg[4]_i_1 ),
        .Q(time_out_counter_reg[5]),
        .R(n_0_reset_time_out_reg));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_5_time_out_counter_reg[4]_i_1 ),
        .Q(time_out_counter_reg[6]),
        .R(n_0_reset_time_out_reg));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[7] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_4_time_out_counter_reg[4]_i_1 ),
        .Q(time_out_counter_reg[7]),
        .R(n_0_reset_time_out_reg));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[8] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_7_time_out_counter_reg[8]_i_1 ),
        .Q(time_out_counter_reg[8]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[8]_i_1 
       (.CI(\n_0_time_out_counter_reg[4]_i_1 ),
        .CO({\n_0_time_out_counter_reg[8]_i_1 ,\n_1_time_out_counter_reg[8]_i_1 ,\n_2_time_out_counter_reg[8]_i_1 ,\n_3_time_out_counter_reg[8]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[8]_i_1 ,\n_5_time_out_counter_reg[8]_i_1 ,\n_6_time_out_counter_reg[8]_i_1 ,\n_7_time_out_counter_reg[8]_i_1 }),
        .S({\n_0_time_out_counter[8]_i_2 ,\n_0_time_out_counter[8]_i_3 ,\n_0_time_out_counter[8]_i_4 ,\n_0_time_out_counter[8]_i_5 }));
(* counter = "24" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[9] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1 ),
        .D(\n_6_time_out_counter_reg[8]_i_1 ),
        .Q(time_out_counter_reg[9]),
        .R(n_0_reset_time_out_reg));
LUT6 #(
    .INIT(64'hFF00FF0100000000)) 
     time_out_wait_bypass_i_1__5
       (.I0(\n_0_wait_bypass_count[0]_i_4__5 ),
        .I1(wait_bypass_count_reg[3]),
        .I2(\n_0_wait_bypass_count[0]_i_5__5 ),
        .I3(n_0_time_out_wait_bypass_reg),
        .I4(rx_fsm_reset_done_int_s3),
        .I5(n_0_run_phase_alignment_int_s3_reg),
        .O(n_0_time_out_wait_bypass_i_1__5));
FDRE #(
    .INIT(1'b0)) 
     time_out_wait_bypass_reg
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(n_0_time_out_wait_bypass_i_1__5),
        .Q(n_0_time_out_wait_bypass_reg),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     time_out_wait_bypass_s3_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(time_out_wait_bypass_s2),
        .Q(time_out_wait_bypass_s3),
        .R(1'b0));
LUT2 #(
    .INIT(4'h1)) 
     time_tlock_max_i_10
       (.I0(time_out_counter_reg[10]),
        .I1(time_out_counter_reg[11]),
        .O(n_0_time_tlock_max_i_10));
LUT2 #(
    .INIT(4'h8)) 
     time_tlock_max_i_11
       (.I0(time_out_counter_reg[9]),
        .I1(time_out_counter_reg[8]),
        .O(n_0_time_tlock_max_i_11));
LUT2 #(
    .INIT(4'h8)) 
     time_tlock_max_i_12
       (.I0(time_out_counter_reg[7]),
        .I1(time_out_counter_reg[6]),
        .O(n_0_time_tlock_max_i_12));
LUT2 #(
    .INIT(4'hE)) 
     time_tlock_max_i_13
       (.I0(time_out_counter_reg[5]),
        .I1(time_out_counter_reg[4]),
        .O(n_0_time_tlock_max_i_13));
LUT2 #(
    .INIT(4'h8)) 
     time_tlock_max_i_14
       (.I0(time_out_counter_reg[3]),
        .I1(time_out_counter_reg[2]),
        .O(n_0_time_tlock_max_i_14));
LUT2 #(
    .INIT(4'hE)) 
     time_tlock_max_i_15
       (.I0(time_out_counter_reg[1]),
        .I1(time_out_counter_reg[0]),
        .O(n_0_time_tlock_max_i_15));
LUT2 #(
    .INIT(4'h2)) 
     time_tlock_max_i_16
       (.I0(time_out_counter_reg[7]),
        .I1(time_out_counter_reg[6]),
        .O(n_0_time_tlock_max_i_16));
LUT2 #(
    .INIT(4'h1)) 
     time_tlock_max_i_17
       (.I0(time_out_counter_reg[4]),
        .I1(time_out_counter_reg[5]),
        .O(n_0_time_tlock_max_i_17));
LUT2 #(
    .INIT(4'h2)) 
     time_tlock_max_i_18
       (.I0(time_out_counter_reg[3]),
        .I1(time_out_counter_reg[2]),
        .O(n_0_time_tlock_max_i_18));
LUT2 #(
    .INIT(4'h1)) 
     time_tlock_max_i_19
       (.I0(time_out_counter_reg[0]),
        .I1(time_out_counter_reg[1]),
        .O(n_0_time_tlock_max_i_19));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     time_tlock_max_i_1__5
       (.I0(n_0_check_tlock_max_reg),
        .I1(time_tlock_max1),
        .I2(time_tlock_max),
        .O(n_0_time_tlock_max_i_1__5));
LUT1 #(
    .INIT(2'h1)) 
     time_tlock_max_i_4
       (.I0(time_out_counter_reg[16]),
        .O(n_0_time_tlock_max_i_4));
LUT2 #(
    .INIT(4'hE)) 
     time_tlock_max_i_6
       (.I0(time_out_counter_reg[15]),
        .I1(time_out_counter_reg[14]),
        .O(n_0_time_tlock_max_i_6));
LUT2 #(
    .INIT(4'hE)) 
     time_tlock_max_i_7
       (.I0(time_out_counter_reg[11]),
        .I1(time_out_counter_reg[10]),
        .O(n_0_time_tlock_max_i_7));
LUT2 #(
    .INIT(4'h1)) 
     time_tlock_max_i_8
       (.I0(time_out_counter_reg[14]),
        .I1(time_out_counter_reg[15]),
        .O(n_0_time_tlock_max_i_8));
LUT2 #(
    .INIT(4'h2)) 
     time_tlock_max_i_9
       (.I0(time_out_counter_reg[12]),
        .I1(time_out_counter_reg[13]),
        .O(n_0_time_tlock_max_i_9));
FDRE #(
    .INIT(1'b0)) 
     time_tlock_max_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_tlock_max_i_1__5),
        .Q(time_tlock_max),
        .R(n_0_reset_time_out_reg));
CARRY4 time_tlock_max_reg_i_2
       (.CI(n_0_time_tlock_max_reg_i_3),
        .CO({NLW_time_tlock_max_reg_i_2_CO_UNCONNECTED[3:1],time_tlock_max1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,time_out_counter_reg[16]}),
        .O(NLW_time_tlock_max_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,n_0_time_tlock_max_i_4}));
CARRY4 time_tlock_max_reg_i_3
       (.CI(n_0_time_tlock_max_reg_i_5),
        .CO({n_0_time_tlock_max_reg_i_3,n_1_time_tlock_max_reg_i_3,n_2_time_tlock_max_reg_i_3,n_3_time_tlock_max_reg_i_3}),
        .CYINIT(1'b0),
        .DI({n_0_time_tlock_max_i_6,time_out_counter_reg[13],n_0_time_tlock_max_i_7,1'b0}),
        .O(NLW_time_tlock_max_reg_i_3_O_UNCONNECTED[3:0]),
        .S({n_0_time_tlock_max_i_8,n_0_time_tlock_max_i_9,n_0_time_tlock_max_i_10,n_0_time_tlock_max_i_11}));
CARRY4 time_tlock_max_reg_i_5
       (.CI(1'b0),
        .CO({n_0_time_tlock_max_reg_i_5,n_1_time_tlock_max_reg_i_5,n_2_time_tlock_max_reg_i_5,n_3_time_tlock_max_reg_i_5}),
        .CYINIT(1'b0),
        .DI({n_0_time_tlock_max_i_12,n_0_time_tlock_max_i_13,n_0_time_tlock_max_i_14,n_0_time_tlock_max_i_15}),
        .O(NLW_time_tlock_max_reg_i_5_O_UNCONNECTED[3:0]),
        .S({n_0_time_tlock_max_i_16,n_0_time_tlock_max_i_17,n_0_time_tlock_max_i_18,n_0_time_tlock_max_i_19}));
LUT1 #(
    .INIT(2'h1)) 
     \wait_bypass_count[0]_i_1__5 
       (.I0(n_0_run_phase_alignment_int_s3_reg),
        .O(\n_0_wait_bypass_count[0]_i_1__5 ));
LUT4 #(
    .INIT(16'h00FE)) 
     \wait_bypass_count[0]_i_2__5 
       (.I0(\n_0_wait_bypass_count[0]_i_4__5 ),
        .I1(wait_bypass_count_reg[3]),
        .I2(\n_0_wait_bypass_count[0]_i_5__5 ),
        .I3(rx_fsm_reset_done_int_s3),
        .O(\n_0_wait_bypass_count[0]_i_2__5 ));
LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
     \wait_bypass_count[0]_i_4__5 
       (.I0(wait_bypass_count_reg[11]),
        .I1(wait_bypass_count_reg[4]),
        .I2(wait_bypass_count_reg[0]),
        .I3(wait_bypass_count_reg[9]),
        .I4(wait_bypass_count_reg[10]),
        .I5(wait_bypass_count_reg[2]),
        .O(\n_0_wait_bypass_count[0]_i_4__5 ));
LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
     \wait_bypass_count[0]_i_5__5 
       (.I0(wait_bypass_count_reg[1]),
        .I1(wait_bypass_count_reg[6]),
        .I2(wait_bypass_count_reg[5]),
        .I3(wait_bypass_count_reg[12]),
        .I4(wait_bypass_count_reg[8]),
        .I5(wait_bypass_count_reg[7]),
        .O(\n_0_wait_bypass_count[0]_i_5__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_6__5 
       (.I0(wait_bypass_count_reg[3]),
        .O(\n_0_wait_bypass_count[0]_i_6__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_7__5 
       (.I0(wait_bypass_count_reg[2]),
        .O(\n_0_wait_bypass_count[0]_i_7__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_8__5 
       (.I0(wait_bypass_count_reg[1]),
        .O(\n_0_wait_bypass_count[0]_i_8__5 ));
LUT1 #(
    .INIT(2'h1)) 
     \wait_bypass_count[0]_i_9 
       (.I0(wait_bypass_count_reg[0]),
        .O(\n_0_wait_bypass_count[0]_i_9 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[12]_i_2__5 
       (.I0(wait_bypass_count_reg[12]),
        .O(\n_0_wait_bypass_count[12]_i_2__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_2__5 
       (.I0(wait_bypass_count_reg[7]),
        .O(\n_0_wait_bypass_count[4]_i_2__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_3__5 
       (.I0(wait_bypass_count_reg[6]),
        .O(\n_0_wait_bypass_count[4]_i_3__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_4__5 
       (.I0(wait_bypass_count_reg[5]),
        .O(\n_0_wait_bypass_count[4]_i_4__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_5__5 
       (.I0(wait_bypass_count_reg[4]),
        .O(\n_0_wait_bypass_count[4]_i_5__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_2__5 
       (.I0(wait_bypass_count_reg[11]),
        .O(\n_0_wait_bypass_count[8]_i_2__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_3__5 
       (.I0(wait_bypass_count_reg[10]),
        .O(\n_0_wait_bypass_count[8]_i_3__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_4__5 
       (.I0(wait_bypass_count_reg[9]),
        .O(\n_0_wait_bypass_count[8]_i_4__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_5__5 
       (.I0(wait_bypass_count_reg[8]),
        .O(\n_0_wait_bypass_count[8]_i_5__5 ));
(* counter = "25" *) 
   FDRE \wait_bypass_count_reg[0] 
       (.C(gt0_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__5 ),
        .D(\n_7_wait_bypass_count_reg[0]_i_3__5 ),
        .Q(wait_bypass_count_reg[0]),
        .R(\n_0_wait_bypass_count[0]_i_1__5 ));
CARRY4 \wait_bypass_count_reg[0]_i_3__5 
       (.CI(1'b0),
        .CO({\n_0_wait_bypass_count_reg[0]_i_3__5 ,\n_1_wait_bypass_count_reg[0]_i_3__5 ,\n_2_wait_bypass_count_reg[0]_i_3__5 ,\n_3_wait_bypass_count_reg[0]_i_3__5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_wait_bypass_count_reg[0]_i_3__5 ,\n_5_wait_bypass_count_reg[0]_i_3__5 ,\n_6_wait_bypass_count_reg[0]_i_3__5 ,\n_7_wait_bypass_count_reg[0]_i_3__5 }),
        .S({\n_0_wait_bypass_count[0]_i_6__5 ,\n_0_wait_bypass_count[0]_i_7__5 ,\n_0_wait_bypass_count[0]_i_8__5 ,\n_0_wait_bypass_count[0]_i_9 }));
(* counter = "25" *) 
   FDRE \wait_bypass_count_reg[10] 
       (.C(gt0_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__5 ),
        .D(\n_5_wait_bypass_count_reg[8]_i_1__5 ),
        .Q(wait_bypass_count_reg[10]),
        .R(\n_0_wait_bypass_count[0]_i_1__5 ));
(* counter = "25" *) 
   FDRE \wait_bypass_count_reg[11] 
       (.C(gt0_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__5 ),
        .D(\n_4_wait_bypass_count_reg[8]_i_1__5 ),
        .Q(wait_bypass_count_reg[11]),
        .R(\n_0_wait_bypass_count[0]_i_1__5 ));
(* counter = "25" *) 
   FDRE \wait_bypass_count_reg[12] 
       (.C(gt0_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__5 ),
        .D(\n_7_wait_bypass_count_reg[12]_i_1__5 ),
        .Q(wait_bypass_count_reg[12]),
        .R(\n_0_wait_bypass_count[0]_i_1__5 ));
CARRY4 \wait_bypass_count_reg[12]_i_1__5 
       (.CI(\n_0_wait_bypass_count_reg[8]_i_1__5 ),
        .CO(\NLW_wait_bypass_count_reg[12]_i_1__5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_wait_bypass_count_reg[12]_i_1__5_O_UNCONNECTED [3:1],\n_7_wait_bypass_count_reg[12]_i_1__5 }),
        .S({1'b0,1'b0,1'b0,\n_0_wait_bypass_count[12]_i_2__5 }));
(* counter = "25" *) 
   FDRE \wait_bypass_count_reg[1] 
       (.C(gt0_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__5 ),
        .D(\n_6_wait_bypass_count_reg[0]_i_3__5 ),
        .Q(wait_bypass_count_reg[1]),
        .R(\n_0_wait_bypass_count[0]_i_1__5 ));
(* counter = "25" *) 
   FDRE \wait_bypass_count_reg[2] 
       (.C(gt0_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__5 ),
        .D(\n_5_wait_bypass_count_reg[0]_i_3__5 ),
        .Q(wait_bypass_count_reg[2]),
        .R(\n_0_wait_bypass_count[0]_i_1__5 ));
(* counter = "25" *) 
   FDRE \wait_bypass_count_reg[3] 
       (.C(gt0_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__5 ),
        .D(\n_4_wait_bypass_count_reg[0]_i_3__5 ),
        .Q(wait_bypass_count_reg[3]),
        .R(\n_0_wait_bypass_count[0]_i_1__5 ));
(* counter = "25" *) 
   FDRE \wait_bypass_count_reg[4] 
       (.C(gt0_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__5 ),
        .D(\n_7_wait_bypass_count_reg[4]_i_1__5 ),
        .Q(wait_bypass_count_reg[4]),
        .R(\n_0_wait_bypass_count[0]_i_1__5 ));
CARRY4 \wait_bypass_count_reg[4]_i_1__5 
       (.CI(\n_0_wait_bypass_count_reg[0]_i_3__5 ),
        .CO({\n_0_wait_bypass_count_reg[4]_i_1__5 ,\n_1_wait_bypass_count_reg[4]_i_1__5 ,\n_2_wait_bypass_count_reg[4]_i_1__5 ,\n_3_wait_bypass_count_reg[4]_i_1__5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_wait_bypass_count_reg[4]_i_1__5 ,\n_5_wait_bypass_count_reg[4]_i_1__5 ,\n_6_wait_bypass_count_reg[4]_i_1__5 ,\n_7_wait_bypass_count_reg[4]_i_1__5 }),
        .S({\n_0_wait_bypass_count[4]_i_2__5 ,\n_0_wait_bypass_count[4]_i_3__5 ,\n_0_wait_bypass_count[4]_i_4__5 ,\n_0_wait_bypass_count[4]_i_5__5 }));
(* counter = "25" *) 
   FDRE \wait_bypass_count_reg[5] 
       (.C(gt0_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__5 ),
        .D(\n_6_wait_bypass_count_reg[4]_i_1__5 ),
        .Q(wait_bypass_count_reg[5]),
        .R(\n_0_wait_bypass_count[0]_i_1__5 ));
(* counter = "25" *) 
   FDRE \wait_bypass_count_reg[6] 
       (.C(gt0_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__5 ),
        .D(\n_5_wait_bypass_count_reg[4]_i_1__5 ),
        .Q(wait_bypass_count_reg[6]),
        .R(\n_0_wait_bypass_count[0]_i_1__5 ));
(* counter = "25" *) 
   FDRE \wait_bypass_count_reg[7] 
       (.C(gt0_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__5 ),
        .D(\n_4_wait_bypass_count_reg[4]_i_1__5 ),
        .Q(wait_bypass_count_reg[7]),
        .R(\n_0_wait_bypass_count[0]_i_1__5 ));
(* counter = "25" *) 
   FDRE \wait_bypass_count_reg[8] 
       (.C(gt0_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__5 ),
        .D(\n_7_wait_bypass_count_reg[8]_i_1__5 ),
        .Q(wait_bypass_count_reg[8]),
        .R(\n_0_wait_bypass_count[0]_i_1__5 ));
CARRY4 \wait_bypass_count_reg[8]_i_1__5 
       (.CI(\n_0_wait_bypass_count_reg[4]_i_1__5 ),
        .CO({\n_0_wait_bypass_count_reg[8]_i_1__5 ,\n_1_wait_bypass_count_reg[8]_i_1__5 ,\n_2_wait_bypass_count_reg[8]_i_1__5 ,\n_3_wait_bypass_count_reg[8]_i_1__5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_wait_bypass_count_reg[8]_i_1__5 ,\n_5_wait_bypass_count_reg[8]_i_1__5 ,\n_6_wait_bypass_count_reg[8]_i_1__5 ,\n_7_wait_bypass_count_reg[8]_i_1__5 }),
        .S({\n_0_wait_bypass_count[8]_i_2__5 ,\n_0_wait_bypass_count[8]_i_3__5 ,\n_0_wait_bypass_count[8]_i_4__5 ,\n_0_wait_bypass_count[8]_i_5__5 }));
(* counter = "25" *) 
   FDRE \wait_bypass_count_reg[9] 
       (.C(gt0_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__5 ),
        .D(\n_6_wait_bypass_count_reg[8]_i_1__5 ),
        .Q(wait_bypass_count_reg[9]),
        .R(\n_0_wait_bypass_count[0]_i_1__5 ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \wait_time_cnt[0]_i_1__5 
       (.I0(wait_time_cnt_reg__0[0]),
        .O(wait_time_cnt0__5[0]));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \wait_time_cnt[1]_i_1__5 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .O(\n_0_wait_time_cnt[1]_i_1__5 ));
LUT3 #(
    .INIT(8'hE1)) 
     \wait_time_cnt[2]_i_1__5 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[2]),
        .O(wait_time_cnt0__5[2]));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT4 #(
    .INIT(16'hFE01)) 
     \wait_time_cnt[3]_i_1__5 
       (.I0(wait_time_cnt_reg__0[2]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[3]),
        .O(wait_time_cnt0__5[3]));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT5 #(
    .INIT(32'hFFFE0001)) 
     \wait_time_cnt[4]_i_1__5 
       (.I0(wait_time_cnt_reg__0[3]),
        .I1(wait_time_cnt_reg__0[2]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[1]),
        .I4(wait_time_cnt_reg__0[4]),
        .O(wait_time_cnt0__5[4]));
LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
     \wait_time_cnt[5]_i_1__5 
       (.I0(wait_time_cnt_reg__0[4]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[2]),
        .I4(wait_time_cnt_reg__0[3]),
        .I5(wait_time_cnt_reg__0[5]),
        .O(wait_time_cnt0__5[5]));
LUT6 #(
    .INIT(64'h00000000000000FE)) 
     \wait_time_cnt[6]_i_1__5 
       (.I0(check_tlock_max),
        .I1(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I2(\n_0_FSM_onehot_rx_state[10]_i_2 ),
        .I3(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I5(\n_0_wait_time_cnt[6]_i_4__5 ),
        .O(\n_0_wait_time_cnt[6]_i_1__5 ));
LUT2 #(
    .INIT(4'hE)) 
     \wait_time_cnt[6]_i_2 
       (.I0(\n_0_wait_time_cnt[6]_i_5__7 ),
        .I1(wait_time_cnt_reg__0[6]),
        .O(\n_0_wait_time_cnt[6]_i_2 ));
LUT2 #(
    .INIT(4'h9)) 
     \wait_time_cnt[6]_i_3__4 
       (.I0(\n_0_wait_time_cnt[6]_i_5__7 ),
        .I1(wait_time_cnt_reg__0[6]),
        .O(wait_time_cnt0__5[6]));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \wait_time_cnt[6]_i_4__5 
       (.I0(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I3(run_phase_alignment_int),
        .I4(\n_0_FSM_onehot_rx_state_reg[10] ),
        .O(\n_0_wait_time_cnt[6]_i_4__5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \wait_time_cnt[6]_i_5__7 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[4]),
        .I3(wait_time_cnt_reg__0[5]),
        .I4(wait_time_cnt_reg__0[2]),
        .I5(wait_time_cnt_reg__0[3]),
        .O(\n_0_wait_time_cnt[6]_i_5__7 ));
(* counter = "23" *) 
   FDRE \wait_time_cnt_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2 ),
        .D(wait_time_cnt0__5[0]),
        .Q(wait_time_cnt_reg__0[0]),
        .R(\n_0_wait_time_cnt[6]_i_1__5 ));
(* counter = "23" *) 
   FDRE \wait_time_cnt_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2 ),
        .D(\n_0_wait_time_cnt[1]_i_1__5 ),
        .Q(wait_time_cnt_reg__0[1]),
        .R(\n_0_wait_time_cnt[6]_i_1__5 ));
(* counter = "23" *) 
   FDSE \wait_time_cnt_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2 ),
        .D(wait_time_cnt0__5[2]),
        .Q(wait_time_cnt_reg__0[2]),
        .S(\n_0_wait_time_cnt[6]_i_1__5 ));
(* counter = "23" *) 
   FDRE \wait_time_cnt_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2 ),
        .D(wait_time_cnt0__5[3]),
        .Q(wait_time_cnt_reg__0[3]),
        .R(\n_0_wait_time_cnt[6]_i_1__5 ));
(* counter = "23" *) 
   FDRE \wait_time_cnt_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2 ),
        .D(wait_time_cnt0__5[4]),
        .Q(wait_time_cnt_reg__0[4]),
        .R(\n_0_wait_time_cnt[6]_i_1__5 ));
(* counter = "23" *) 
   FDSE \wait_time_cnt_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2 ),
        .D(wait_time_cnt0__5[5]),
        .Q(wait_time_cnt_reg__0[5]),
        .S(\n_0_wait_time_cnt[6]_i_1__5 ));
(* counter = "23" *) 
   FDSE \wait_time_cnt_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2 ),
        .D(wait_time_cnt0__5[6]),
        .Q(wait_time_cnt_reg__0[6]),
        .S(\n_0_wait_time_cnt[6]_i_1__5 ));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_RX_STARTUP_FSM" *) 
module gt64_rtm6r_gt64_rtm6r_RX_STARTUP_FSM__parameterized0_0
   (O1,
    GT1_RX_FSM_RESET_DONE_OUT,
    O2,
    O3,
    SYSCLK_IN,
    gt1_rxusrclk_in,
    SOFT_RESET_IN,
    I1,
    I2,
    DONT_RESET_ON_DATA_ERROR_IN,
    gt1_rxresetdone_out,
    GT1_DATA_VALID_IN,
    gt1_cplllock_out);
  output O1;
  output GT1_RX_FSM_RESET_DONE_OUT;
  output O2;
  output O3;
  input SYSCLK_IN;
  input gt1_rxusrclk_in;
  input SOFT_RESET_IN;
  input I1;
  input I2;
  input DONT_RESET_ON_DATA_ERROR_IN;
  input gt1_rxresetdone_out;
  input GT1_DATA_VALID_IN;
  input gt1_cplllock_out;

  wire DONT_RESET_ON_DATA_ERROR_IN;
  wire GT1_DATA_VALID_IN;
  wire GT1_RX_FSM_RESET_DONE_OUT;
  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire O3;
  wire SOFT_RESET_IN;
  wire SYSCLK_IN;
  wire [18:0]\adapt_wait_hw.adapt_count_reg ;
  wire check_tlock_max;
  wire data_out;
  wire gt1_cplllock_out;
  wire gt1_rxresetdone_out;
  wire gt1_rxusrclk_in;
  wire [5:0]init_wait_count_reg__0;
  wire [9:0]mmcm_lock_count_reg__0;
  wire mmcm_lock_reclocked;
  wire \n_0_FSM_onehot_rx_state[10]_i_1__0 ;
  wire \n_0_FSM_onehot_rx_state[10]_i_2__0 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_10__0 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_12__4 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_13__0 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_15__0 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_3__0 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_4__1 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_5__0 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_7__4 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_9__0 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_3__0 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_5__0 ;
  wire \n_0_FSM_onehot_rx_state[3]_i_1__0 ;
  wire \n_0_FSM_onehot_rx_state[4]_i_1__0 ;
  wire \n_0_FSM_onehot_rx_state[4]_i_2__0 ;
  wire \n_0_FSM_onehot_rx_state[4]_i_3__0 ;
  wire \n_0_FSM_onehot_rx_state[5]_i_1__0 ;
  wire \n_0_FSM_onehot_rx_state[6]_i_1__0 ;
  wire \n_0_FSM_onehot_rx_state[7]_i_1__0 ;
  wire \n_0_FSM_onehot_rx_state[7]_i_2 ;
  wire \n_0_FSM_onehot_rx_state[7]_i_3__0 ;
  wire \n_0_FSM_onehot_rx_state[7]_i_4__2 ;
  wire \n_0_FSM_onehot_rx_state[8]_i_1__0 ;
  wire \n_0_FSM_onehot_rx_state[8]_i_2__0 ;
  wire \n_0_FSM_onehot_rx_state[9]_i_1__0 ;
  wire \n_0_FSM_onehot_rx_state[9]_i_2__0 ;
  wire \n_0_FSM_onehot_rx_state_reg[10] ;
  wire \n_0_FSM_onehot_rx_state_reg[11] ;
  wire \n_0_FSM_onehot_rx_state_reg[1] ;
  wire \n_0_FSM_onehot_rx_state_reg[2] ;
  wire \n_0_FSM_onehot_rx_state_reg[3] ;
  wire \n_0_FSM_onehot_rx_state_reg[4] ;
  wire \n_0_FSM_onehot_rx_state_reg[5] ;
  wire \n_0_FSM_onehot_rx_state_reg[7] ;
  wire \n_0_FSM_onehot_rx_state_reg[8] ;
  wire n_0_RXDFEAGCHOLD_i_1__0;
  wire n_0_RXDFEAGCHOLD_i_2__0;
  wire n_0_RXDFEAGCHOLD_i_3;
  wire n_0_RXUSERRDY_i_1__0;
  wire n_0_RXUSERRDY_i_2;
  wire n_0_adapt_count_reset_i_2__0;
  wire n_0_adapt_count_reset_reg;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_1__0 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_3__0 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_4__0 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_5__0 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_6__0 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_7__0 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_8__0 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_9__0 ;
  wire \n_0_adapt_wait_hw.adapt_count[12]_i_2__0 ;
  wire \n_0_adapt_wait_hw.adapt_count[12]_i_3__0 ;
  wire \n_0_adapt_wait_hw.adapt_count[12]_i_4__0 ;
  wire \n_0_adapt_wait_hw.adapt_count[12]_i_5__0 ;
  wire \n_0_adapt_wait_hw.adapt_count[16]_i_2__0 ;
  wire \n_0_adapt_wait_hw.adapt_count[16]_i_3__0 ;
  wire \n_0_adapt_wait_hw.adapt_count[16]_i_4__0 ;
  wire \n_0_adapt_wait_hw.adapt_count[4]_i_2__0 ;
  wire \n_0_adapt_wait_hw.adapt_count[4]_i_3__0 ;
  wire \n_0_adapt_wait_hw.adapt_count[4]_i_4__0 ;
  wire \n_0_adapt_wait_hw.adapt_count[4]_i_5__0 ;
  wire \n_0_adapt_wait_hw.adapt_count[8]_i_2__0 ;
  wire \n_0_adapt_wait_hw.adapt_count[8]_i_3__0 ;
  wire \n_0_adapt_wait_hw.adapt_count[8]_i_4__0 ;
  wire \n_0_adapt_wait_hw.adapt_count[8]_i_5__0 ;
  wire \n_0_adapt_wait_hw.adapt_count_reg[0]_i_2__0 ;
  wire \n_0_adapt_wait_hw.adapt_count_reg[12]_i_1__0 ;
  wire \n_0_adapt_wait_hw.adapt_count_reg[4]_i_1__0 ;
  wire \n_0_adapt_wait_hw.adapt_count_reg[8]_i_1__0 ;
  wire \n_0_adapt_wait_hw.time_out_adapt_i_1__0 ;
  wire \n_0_adapt_wait_hw.time_out_adapt_reg ;
  wire n_0_check_tlock_max_i_1__0;
  wire n_0_check_tlock_max_i_2__0;
  wire n_0_check_tlock_max_reg;
  wire n_0_gtrxreset_i_i_1__0;
  wire n_0_gtrxreset_i_i_2__0;
  wire n_0_gtrxreset_i_i_3__1;
  wire n_0_gtrxreset_i_i_4__0;
  wire \n_0_init_wait_count[0]_i_1__6 ;
  wire \n_0_init_wait_count[5]_i_1__6 ;
  wire n_0_init_wait_done_i_1__6;
  wire n_0_init_wait_done_i_2__6;
  wire n_0_init_wait_done_reg;
  wire \n_0_mmcm_lock_count[0]_i_1__6 ;
  wire \n_0_mmcm_lock_count[9]_i_2__6 ;
  wire \n_0_mmcm_lock_count[9]_i_4__6 ;
  wire n_0_mmcm_lock_reclocked_i_2__6;
  wire n_0_reset_time_out_i_6__6;
  wire n_0_reset_time_out_i_7__6;
  wire n_0_reset_time_out_i_8__3;
  wire n_0_reset_time_out_reg;
  wire n_0_reset_time_out_reg_i_3;
  wire n_0_run_phase_alignment_int_i_1__6;
  wire n_0_run_phase_alignment_int_i_2__9;
  wire n_0_run_phase_alignment_int_reg;
  wire n_0_run_phase_alignment_int_s3_reg;
  wire n_0_rx_fsm_reset_done_int_i_2__0;
  wire n_0_rx_fsm_reset_done_int_i_3__0;
  wire n_0_rx_fsm_reset_done_int_s3_reg;
  wire n_0_sync_CPLLLOCK;
  wire n_0_sync_data_valid;
  wire n_0_sync_mmcm_lock_reclocked;
  wire n_0_time_out_100us_i_1__0;
  wire n_0_time_out_100us_i_2__0;
  wire n_0_time_out_100us_i_3__0;
  wire n_0_time_out_100us_i_4__0;
  wire n_0_time_out_100us_reg;
  wire n_0_time_out_1us_i_1__0;
  wire n_0_time_out_1us_i_2__0;
  wire n_0_time_out_1us_i_3__0;
  wire n_0_time_out_1us_i_4__0;
  wire n_0_time_out_1us_reg;
  wire n_0_time_out_2ms_i_1__0;
  wire n_0_time_out_2ms_reg;
  wire \n_0_time_out_counter[0]_i_10__1 ;
  wire \n_0_time_out_counter[0]_i_1__0 ;
  wire \n_0_time_out_counter[0]_i_4__4 ;
  wire \n_0_time_out_counter[0]_i_5__4 ;
  wire \n_0_time_out_counter[0]_i_6__0 ;
  wire \n_0_time_out_counter[0]_i_7__0 ;
  wire \n_0_time_out_counter[0]_i_8 ;
  wire \n_0_time_out_counter[0]_i_9__7 ;
  wire \n_0_time_out_counter[12]_i_2__0 ;
  wire \n_0_time_out_counter[12]_i_3__0 ;
  wire \n_0_time_out_counter[12]_i_4__0 ;
  wire \n_0_time_out_counter[12]_i_5__0 ;
  wire \n_0_time_out_counter[16]_i_2__0 ;
  wire \n_0_time_out_counter[4]_i_2__0 ;
  wire \n_0_time_out_counter[4]_i_3__0 ;
  wire \n_0_time_out_counter[4]_i_4__0 ;
  wire \n_0_time_out_counter[4]_i_5__0 ;
  wire \n_0_time_out_counter[8]_i_2__0 ;
  wire \n_0_time_out_counter[8]_i_3__0 ;
  wire \n_0_time_out_counter[8]_i_4__0 ;
  wire \n_0_time_out_counter[8]_i_5__0 ;
  wire \n_0_time_out_counter_reg[0]_i_2__0 ;
  wire \n_0_time_out_counter_reg[12]_i_1__0 ;
  wire \n_0_time_out_counter_reg[4]_i_1__0 ;
  wire \n_0_time_out_counter_reg[8]_i_1__0 ;
  wire n_0_time_out_wait_bypass_i_1__6;
  wire n_0_time_out_wait_bypass_reg;
  wire n_0_time_tlock_max_i_10__0;
  wire n_0_time_tlock_max_i_11__0;
  wire n_0_time_tlock_max_i_12__0;
  wire n_0_time_tlock_max_i_13__0;
  wire n_0_time_tlock_max_i_14__0;
  wire n_0_time_tlock_max_i_15__0;
  wire n_0_time_tlock_max_i_16__0;
  wire n_0_time_tlock_max_i_17__0;
  wire n_0_time_tlock_max_i_18__0;
  wire n_0_time_tlock_max_i_19__0;
  wire n_0_time_tlock_max_i_1__6;
  wire n_0_time_tlock_max_i_4__0;
  wire n_0_time_tlock_max_i_6__0;
  wire n_0_time_tlock_max_i_7__0;
  wire n_0_time_tlock_max_i_8__0;
  wire n_0_time_tlock_max_i_9__0;
  wire n_0_time_tlock_max_reg_i_3__0;
  wire n_0_time_tlock_max_reg_i_5__0;
  wire \n_0_wait_bypass_count[0]_i_1__6 ;
  wire \n_0_wait_bypass_count[0]_i_2__6 ;
  wire \n_0_wait_bypass_count[0]_i_4__6 ;
  wire \n_0_wait_bypass_count[0]_i_5__6 ;
  wire \n_0_wait_bypass_count[0]_i_6__6 ;
  wire \n_0_wait_bypass_count[0]_i_7__6 ;
  wire \n_0_wait_bypass_count[0]_i_8__6 ;
  wire \n_0_wait_bypass_count[0]_i_9__0 ;
  wire \n_0_wait_bypass_count[12]_i_2__6 ;
  wire \n_0_wait_bypass_count[4]_i_2__6 ;
  wire \n_0_wait_bypass_count[4]_i_3__6 ;
  wire \n_0_wait_bypass_count[4]_i_4__6 ;
  wire \n_0_wait_bypass_count[4]_i_5__6 ;
  wire \n_0_wait_bypass_count[8]_i_2__6 ;
  wire \n_0_wait_bypass_count[8]_i_3__6 ;
  wire \n_0_wait_bypass_count[8]_i_4__6 ;
  wire \n_0_wait_bypass_count[8]_i_5__6 ;
  wire \n_0_wait_bypass_count_reg[0]_i_3__6 ;
  wire \n_0_wait_bypass_count_reg[4]_i_1__6 ;
  wire \n_0_wait_bypass_count_reg[8]_i_1__6 ;
  wire \n_0_wait_time_cnt[1]_i_1__6 ;
  wire \n_0_wait_time_cnt[6]_i_1__6 ;
  wire \n_0_wait_time_cnt[6]_i_2__0 ;
  wire \n_0_wait_time_cnt[6]_i_4__6 ;
  wire \n_0_wait_time_cnt[6]_i_5__4 ;
  wire \n_0_wait_time_cnt[6]_i_6__3 ;
  wire \n_1_adapt_wait_hw.adapt_count_reg[0]_i_2__0 ;
  wire \n_1_adapt_wait_hw.adapt_count_reg[12]_i_1__0 ;
  wire \n_1_adapt_wait_hw.adapt_count_reg[4]_i_1__0 ;
  wire \n_1_adapt_wait_hw.adapt_count_reg[8]_i_1__0 ;
  wire n_1_sync_CPLLLOCK;
  wire n_1_sync_data_valid;
  wire n_1_sync_mmcm_lock_reclocked;
  wire \n_1_time_out_counter_reg[0]_i_2__0 ;
  wire \n_1_time_out_counter_reg[12]_i_1__0 ;
  wire \n_1_time_out_counter_reg[4]_i_1__0 ;
  wire \n_1_time_out_counter_reg[8]_i_1__0 ;
  wire n_1_time_tlock_max_reg_i_3__0;
  wire n_1_time_tlock_max_reg_i_5__0;
  wire \n_1_wait_bypass_count_reg[0]_i_3__6 ;
  wire \n_1_wait_bypass_count_reg[4]_i_1__6 ;
  wire \n_1_wait_bypass_count_reg[8]_i_1__6 ;
  wire \n_2_adapt_wait_hw.adapt_count_reg[0]_i_2__0 ;
  wire \n_2_adapt_wait_hw.adapt_count_reg[12]_i_1__0 ;
  wire \n_2_adapt_wait_hw.adapt_count_reg[16]_i_1__0 ;
  wire \n_2_adapt_wait_hw.adapt_count_reg[4]_i_1__0 ;
  wire \n_2_adapt_wait_hw.adapt_count_reg[8]_i_1__0 ;
  wire n_2_sync_CPLLLOCK;
  wire n_2_sync_data_valid;
  wire \n_2_time_out_counter_reg[0]_i_2__0 ;
  wire \n_2_time_out_counter_reg[12]_i_1__0 ;
  wire \n_2_time_out_counter_reg[4]_i_1__0 ;
  wire \n_2_time_out_counter_reg[8]_i_1__0 ;
  wire n_2_time_tlock_max_reg_i_3__0;
  wire n_2_time_tlock_max_reg_i_5__0;
  wire \n_2_wait_bypass_count_reg[0]_i_3__6 ;
  wire \n_2_wait_bypass_count_reg[4]_i_1__6 ;
  wire \n_2_wait_bypass_count_reg[8]_i_1__6 ;
  wire \n_3_adapt_wait_hw.adapt_count_reg[0]_i_2__0 ;
  wire \n_3_adapt_wait_hw.adapt_count_reg[12]_i_1__0 ;
  wire \n_3_adapt_wait_hw.adapt_count_reg[16]_i_1__0 ;
  wire \n_3_adapt_wait_hw.adapt_count_reg[4]_i_1__0 ;
  wire \n_3_adapt_wait_hw.adapt_count_reg[8]_i_1__0 ;
  wire n_3_sync_data_valid;
  wire \n_3_time_out_counter_reg[0]_i_2__0 ;
  wire \n_3_time_out_counter_reg[12]_i_1__0 ;
  wire \n_3_time_out_counter_reg[4]_i_1__0 ;
  wire \n_3_time_out_counter_reg[8]_i_1__0 ;
  wire n_3_time_tlock_max_reg_i_3__0;
  wire n_3_time_tlock_max_reg_i_5__0;
  wire \n_3_wait_bypass_count_reg[0]_i_3__6 ;
  wire \n_3_wait_bypass_count_reg[4]_i_1__6 ;
  wire \n_3_wait_bypass_count_reg[8]_i_1__6 ;
  wire \n_4_adapt_wait_hw.adapt_count_reg[0]_i_2__0 ;
  wire \n_4_adapt_wait_hw.adapt_count_reg[12]_i_1__0 ;
  wire \n_4_adapt_wait_hw.adapt_count_reg[4]_i_1__0 ;
  wire \n_4_adapt_wait_hw.adapt_count_reg[8]_i_1__0 ;
  wire n_4_sync_data_valid;
  wire \n_4_time_out_counter_reg[0]_i_2__0 ;
  wire \n_4_time_out_counter_reg[12]_i_1__0 ;
  wire \n_4_time_out_counter_reg[4]_i_1__0 ;
  wire \n_4_time_out_counter_reg[8]_i_1__0 ;
  wire \n_4_wait_bypass_count_reg[0]_i_3__6 ;
  wire \n_4_wait_bypass_count_reg[4]_i_1__6 ;
  wire \n_4_wait_bypass_count_reg[8]_i_1__6 ;
  wire \n_5_adapt_wait_hw.adapt_count_reg[0]_i_2__0 ;
  wire \n_5_adapt_wait_hw.adapt_count_reg[12]_i_1__0 ;
  wire \n_5_adapt_wait_hw.adapt_count_reg[16]_i_1__0 ;
  wire \n_5_adapt_wait_hw.adapt_count_reg[4]_i_1__0 ;
  wire \n_5_adapt_wait_hw.adapt_count_reg[8]_i_1__0 ;
  wire \n_5_time_out_counter_reg[0]_i_2__0 ;
  wire \n_5_time_out_counter_reg[12]_i_1__0 ;
  wire \n_5_time_out_counter_reg[4]_i_1__0 ;
  wire \n_5_time_out_counter_reg[8]_i_1__0 ;
  wire \n_5_wait_bypass_count_reg[0]_i_3__6 ;
  wire \n_5_wait_bypass_count_reg[4]_i_1__6 ;
  wire \n_5_wait_bypass_count_reg[8]_i_1__6 ;
  wire \n_6_adapt_wait_hw.adapt_count_reg[0]_i_2__0 ;
  wire \n_6_adapt_wait_hw.adapt_count_reg[12]_i_1__0 ;
  wire \n_6_adapt_wait_hw.adapt_count_reg[16]_i_1__0 ;
  wire \n_6_adapt_wait_hw.adapt_count_reg[4]_i_1__0 ;
  wire \n_6_adapt_wait_hw.adapt_count_reg[8]_i_1__0 ;
  wire \n_6_time_out_counter_reg[0]_i_2__0 ;
  wire \n_6_time_out_counter_reg[12]_i_1__0 ;
  wire \n_6_time_out_counter_reg[4]_i_1__0 ;
  wire \n_6_time_out_counter_reg[8]_i_1__0 ;
  wire \n_6_wait_bypass_count_reg[0]_i_3__6 ;
  wire \n_6_wait_bypass_count_reg[4]_i_1__6 ;
  wire \n_6_wait_bypass_count_reg[8]_i_1__6 ;
  wire \n_7_adapt_wait_hw.adapt_count_reg[0]_i_2__0 ;
  wire \n_7_adapt_wait_hw.adapt_count_reg[12]_i_1__0 ;
  wire \n_7_adapt_wait_hw.adapt_count_reg[16]_i_1__0 ;
  wire \n_7_adapt_wait_hw.adapt_count_reg[4]_i_1__0 ;
  wire \n_7_adapt_wait_hw.adapt_count_reg[8]_i_1__0 ;
  wire \n_7_time_out_counter_reg[0]_i_2__0 ;
  wire \n_7_time_out_counter_reg[12]_i_1__0 ;
  wire \n_7_time_out_counter_reg[16]_i_1__0 ;
  wire \n_7_time_out_counter_reg[4]_i_1__0 ;
  wire \n_7_time_out_counter_reg[8]_i_1__0 ;
  wire \n_7_wait_bypass_count_reg[0]_i_3__6 ;
  wire \n_7_wait_bypass_count_reg[12]_i_1__6 ;
  wire \n_7_wait_bypass_count_reg[4]_i_1__6 ;
  wire \n_7_wait_bypass_count_reg[8]_i_1__6 ;
  wire [5:1]p_0_in__13;
  wire [9:1]p_0_in__14;
  wire run_phase_alignment_int;
  wire rx_fsm_reset_done_int_s2;
  wire rxresetdone_s2;
  wire rxresetdone_s3;
  wire time_out_2ms;
  wire [16:0]time_out_counter_reg;
  wire time_out_wait_bypass_s2;
  wire time_out_wait_bypass_s3;
  wire time_tlock_max;
  wire time_tlock_max1;
  wire [12:0]wait_bypass_count_reg;
  wire [6:0]wait_time_cnt0__6;
  wire [6:0]wait_time_cnt_reg__0;
  wire [3:2]\NLW_adapt_wait_hw.adapt_count_reg[16]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_adapt_wait_hw.adapt_count_reg[16]_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED ;
  wire [3:1]NLW_time_tlock_max_reg_i_2__0_CO_UNCONNECTED;
  wire [3:0]NLW_time_tlock_max_reg_i_2__0_O_UNCONNECTED;
  wire [3:0]NLW_time_tlock_max_reg_i_3__0_O_UNCONNECTED;
  wire [3:0]NLW_time_tlock_max_reg_i_5__0_O_UNCONNECTED;
  wire [3:0]\NLW_wait_bypass_count_reg[12]_i_1__6_CO_UNCONNECTED ;
  wire [3:1]\NLW_wait_bypass_count_reg[12]_i_1__6_O_UNCONNECTED ;

LUT5 #(
    .INIT(32'h00200028)) 
     \FSM_onehot_rx_state[10]_i_1__0 
       (.I0(\n_0_FSM_onehot_rx_state[11]_i_10__0 ),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I3(\n_0_FSM_onehot_rx_state[10]_i_2__0 ),
        .I4(time_out_wait_bypass_s3),
        .O(\n_0_FSM_onehot_rx_state[10]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_rx_state[10]_i_2__0 
       (.I0(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[4] ),
        .O(\n_0_FSM_onehot_rx_state[10]_i_2__0 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_rx_state[11]_i_10__0 
       (.I0(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I4(check_tlock_max),
        .I5(\n_0_FSM_onehot_rx_state_reg[7] ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_10__0 ));
LUT6 #(
    .INIT(64'h0002000200000002)) 
     \FSM_onehot_rx_state[11]_i_12__4 
       (.I0(\n_0_FSM_onehot_rx_state[4]_i_3__0 ),
        .I1(mmcm_lock_reclocked),
        .I2(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I4(time_tlock_max),
        .I5(n_0_reset_time_out_reg),
        .O(\n_0_FSM_onehot_rx_state[11]_i_12__4 ));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT4 #(
    .INIT(16'h0002)) 
     \FSM_onehot_rx_state[11]_i_13__0 
       (.I0(\n_0_FSM_onehot_rx_state[7]_i_3__0 ),
        .I1(check_tlock_max),
        .I2(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I3(I2),
        .O(\n_0_FSM_onehot_rx_state[11]_i_13__0 ));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \FSM_onehot_rx_state[11]_i_15__0 
       (.I0(n_0_time_out_2ms_reg),
        .I1(n_0_reset_time_out_reg),
        .O(\n_0_FSM_onehot_rx_state[11]_i_15__0 ));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT5 #(
    .INIT(32'h0000FF0D)) 
     \FSM_onehot_rx_state[11]_i_3__0 
       (.I0(check_tlock_max),
        .I1(\n_0_FSM_onehot_rx_state[11]_i_12__4 ),
        .I2(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I3(\n_0_FSM_onehot_rx_state[11]_i_13__0 ),
        .I4(\n_0_FSM_onehot_rx_state_reg[3] ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_rx_state[11]_i_4__1 
       (.I0(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I1(check_tlock_max),
        .I2(\n_0_FSM_onehot_rx_state_reg[5] ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_4__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFE00010001)) 
     \FSM_onehot_rx_state[11]_i_5__0 
       (.I0(\n_0_wait_time_cnt[6]_i_5__4 ),
        .I1(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I2(\n_0_FSM_onehot_rx_state[11]_i_4__1 ),
        .I3(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I4(n_0_init_wait_done_reg),
        .I5(\n_0_FSM_onehot_rx_state_reg[1] ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_5__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF1)) 
     \FSM_onehot_rx_state[11]_i_7__4 
       (.I0(\n_0_wait_time_cnt[6]_i_6__3 ),
        .I1(wait_time_cnt_reg__0[6]),
        .I2(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I3(run_phase_alignment_int),
        .I4(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I5(\n_0_FSM_onehot_rx_state_reg[10] ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_7__4 ));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_rx_state[11]_i_9__0 
       (.I0(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I1(run_phase_alignment_int),
        .O(\n_0_FSM_onehot_rx_state[11]_i_9__0 ));
LUT6 #(
    .INIT(64'hFFFFFFF5FFF0F3FF)) 
     \FSM_onehot_rx_state[2]_i_3__0 
       (.I0(n_0_time_out_2ms_reg),
        .I1(\n_0_FSM_onehot_rx_state[2]_i_5__0 ),
        .I2(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I3(check_tlock_max),
        .I4(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I5(\n_0_FSM_onehot_rx_state_reg[4] ),
        .O(\n_0_FSM_onehot_rx_state[2]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \FSM_onehot_rx_state[2]_i_5__0 
       (.I0(time_tlock_max),
        .I1(n_0_reset_time_out_reg),
        .O(\n_0_FSM_onehot_rx_state[2]_i_5__0 ));
LUT6 #(
    .INIT(64'h0000000000080000)) 
     \FSM_onehot_rx_state[3]_i_1__0 
       (.I0(\n_0_FSM_onehot_rx_state[4]_i_2__0 ),
        .I1(\n_0_FSM_onehot_rx_state[4]_i_3__0 ),
        .I2(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I5(\n_0_FSM_onehot_rx_state_reg[11] ),
        .O(\n_0_FSM_onehot_rx_state[3]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000020000000000)) 
     \FSM_onehot_rx_state[4]_i_1__0 
       (.I0(\n_0_FSM_onehot_rx_state[4]_i_2__0 ),
        .I1(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I5(\n_0_FSM_onehot_rx_state[4]_i_3__0 ),
        .O(\n_0_FSM_onehot_rx_state[4]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_rx_state[4]_i_2__0 
       (.I0(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I2(check_tlock_max),
        .I3(\n_0_FSM_onehot_rx_state_reg[4] ),
        .O(\n_0_FSM_onehot_rx_state[4]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_rx_state[4]_i_3__0 
       (.I0(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_rx_state_reg[8] ),
        .O(\n_0_FSM_onehot_rx_state[4]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \FSM_onehot_rx_state[5]_i_1__0 
       (.I0(\n_0_FSM_onehot_rx_state[11]_i_10__0 ),
        .I1(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I2(n_0_time_out_2ms_reg),
        .I3(\n_0_FSM_onehot_rx_state[7]_i_3__0 ),
        .O(\n_0_FSM_onehot_rx_state[5]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000020000000000)) 
     \FSM_onehot_rx_state[6]_i_1__0 
       (.I0(\n_0_FSM_onehot_rx_state[7]_i_4__2 ),
        .I1(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I2(check_tlock_max),
        .I3(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I5(\n_0_FSM_onehot_rx_state[7]_i_3__0 ),
        .O(\n_0_FSM_onehot_rx_state[6]_i_1__0 ));
LUT6 #(
    .INIT(64'h0800080800000000)) 
     \FSM_onehot_rx_state[7]_i_1__0 
       (.I0(\n_0_FSM_onehot_rx_state[7]_i_2 ),
        .I1(\n_0_FSM_onehot_rx_state[7]_i_3__0 ),
        .I2(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I3(n_0_reset_time_out_reg),
        .I4(time_tlock_max),
        .I5(\n_0_FSM_onehot_rx_state[7]_i_4__2 ),
        .O(\n_0_FSM_onehot_rx_state[7]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \FSM_onehot_rx_state[7]_i_2 
       (.I0(check_tlock_max),
        .I1(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[4] ),
        .O(\n_0_FSM_onehot_rx_state[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_rx_state[7]_i_3__0 
       (.I0(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_rx_state_reg[8] ),
        .O(\n_0_FSM_onehot_rx_state[7]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_rx_state[7]_i_4__2 
       (.I0(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[2] ),
        .O(\n_0_FSM_onehot_rx_state[7]_i_4__2 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \FSM_onehot_rx_state[8]_i_1__0 
       (.I0(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I5(\n_0_FSM_onehot_rx_state[8]_i_2__0 ),
        .O(\n_0_FSM_onehot_rx_state[8]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \FSM_onehot_rx_state[8]_i_2__0 
       (.I0(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I1(check_tlock_max),
        .I2(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I4(run_phase_alignment_int),
        .I5(\n_0_FSM_onehot_rx_state_reg[10] ),
        .O(\n_0_FSM_onehot_rx_state[8]_i_2__0 ));
LUT6 #(
    .INIT(64'h4000404000000000)) 
     \FSM_onehot_rx_state[9]_i_1__0 
       (.I0(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I1(\n_0_FSM_onehot_rx_state[11]_i_10__0 ),
        .I2(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I3(n_0_reset_time_out_reg),
        .I4(n_0_time_out_2ms_reg),
        .I5(\n_0_FSM_onehot_rx_state[9]_i_2__0 ),
        .O(\n_0_FSM_onehot_rx_state[9]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_rx_state[9]_i_2__0 
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[10] ),
        .O(\n_0_FSM_onehot_rx_state[9]_i_2__0 ));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[10] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[10]_i_1__0 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[10] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[11] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(n_0_sync_data_valid),
        .Q(\n_0_FSM_onehot_rx_state_reg[11] ),
        .R(SOFT_RESET_IN));
FDSE #(
    .INIT(1'b1)) 
     \FSM_onehot_rx_state_reg[1] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_rx_state_reg[1] ),
        .S(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[2] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(n_1_sync_data_valid),
        .Q(\n_0_FSM_onehot_rx_state_reg[2] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[3] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[3]_i_1__0 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[3] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[4] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[4]_i_1__0 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[4] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[5] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[5]_i_1__0 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[5] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[6] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[6]_i_1__0 ),
        .Q(check_tlock_max),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[7] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[7]_i_1__0 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[7] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[8] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[8]_i_1__0 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[8] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[9] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[9]_i_1__0 ),
        .Q(run_phase_alignment_int),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
     RXDFEAGCHOLD_i_1__0
       (.I0(\n_0_adapt_wait_hw.time_out_adapt_reg ),
        .I1(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I2(n_0_RXDFEAGCHOLD_i_2__0),
        .I3(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I4(n_0_RXDFEAGCHOLD_i_3),
        .I5(O3),
        .O(n_0_RXDFEAGCHOLD_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT2 #(
    .INIT(4'hE)) 
     RXDFEAGCHOLD_i_2__0
       (.I0(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I1(check_tlock_max),
        .O(n_0_RXDFEAGCHOLD_i_2__0));
LUT5 #(
    .INIT(32'hFFEFFFFF)) 
     RXDFEAGCHOLD_i_3
       (.I0(\n_0_wait_time_cnt[6]_i_5__4 ),
        .I1(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I4(\n_0_adapt_wait_hw.time_out_adapt_reg ),
        .O(n_0_RXDFEAGCHOLD_i_3));
FDRE RXDFEAGCHOLD_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_RXDFEAGCHOLD_i_1__0),
        .Q(O3),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'hFFFFE0FF00002000)) 
     RXUSERRDY_i_1__0
       (.I0(I1),
        .I1(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I3(\n_0_FSM_onehot_rx_state[9]_i_2__0 ),
        .I4(n_0_RXUSERRDY_i_2),
        .I5(O2),
        .O(n_0_RXUSERRDY_i_1__0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5777)) 
     RXUSERRDY_i_2
       (.I0(n_0_gtrxreset_i_i_3__1),
        .I1(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I2(I1),
        .I3(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I5(n_0_RXDFEAGCHOLD_i_2__0),
        .O(n_0_RXUSERRDY_i_2));
FDRE #(
    .INIT(1'b0)) 
     RXUSERRDY_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_RXUSERRDY_i_1__0),
        .Q(O2),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'h0000000000000700)) 
     adapt_count_reset_i_2__0
       (.I0(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I3(n_0_gtrxreset_i_i_2__0),
        .I4(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I5(\n_0_FSM_onehot_rx_state_reg[1] ),
        .O(n_0_adapt_count_reset_i_2__0));
FDSE #(
    .INIT(1'b0)) 
     adapt_count_reset_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_2_sync_CPLLLOCK),
        .Q(n_0_adapt_count_reset_reg),
        .S(SOFT_RESET_IN));
LUT4 #(
    .INIT(16'h7FFF)) 
     \adapt_wait_hw.adapt_count[0]_i_1__0 
       (.I0(\n_0_adapt_wait_hw.adapt_count[0]_i_3__0 ),
        .I1(\n_0_adapt_wait_hw.adapt_count[0]_i_4__0 ),
        .I2(\adapt_wait_hw.adapt_count_reg [18]),
        .I3(\n_0_adapt_wait_hw.adapt_count[0]_i_5__0 ),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000000000008000)) 
     \adapt_wait_hw.adapt_count[0]_i_3__0 
       (.I0(\adapt_wait_hw.adapt_count_reg [12]),
        .I1(\adapt_wait_hw.adapt_count_reg [5]),
        .I2(\adapt_wait_hw.adapt_count_reg [3]),
        .I3(\adapt_wait_hw.adapt_count_reg [13]),
        .I4(\adapt_wait_hw.adapt_count_reg [17]),
        .I5(\adapt_wait_hw.adapt_count_reg [7]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_3__0 ));
LUT6 #(
    .INIT(64'h0000000000400000)) 
     \adapt_wait_hw.adapt_count[0]_i_4__0 
       (.I0(\adapt_wait_hw.adapt_count_reg [8]),
        .I1(\adapt_wait_hw.adapt_count_reg [10]),
        .I2(\adapt_wait_hw.adapt_count_reg [6]),
        .I3(\adapt_wait_hw.adapt_count_reg [16]),
        .I4(\adapt_wait_hw.adapt_count_reg [2]),
        .I5(\adapt_wait_hw.adapt_count_reg [14]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_4__0 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \adapt_wait_hw.adapt_count[0]_i_5__0 
       (.I0(\adapt_wait_hw.adapt_count_reg [1]),
        .I1(\adapt_wait_hw.adapt_count_reg [15]),
        .I2(\adapt_wait_hw.adapt_count_reg [0]),
        .I3(\adapt_wait_hw.adapt_count_reg [4]),
        .I4(\adapt_wait_hw.adapt_count_reg [9]),
        .I5(\adapt_wait_hw.adapt_count_reg [11]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[0]_i_6__0 
       (.I0(\adapt_wait_hw.adapt_count_reg [3]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_6__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[0]_i_7__0 
       (.I0(\adapt_wait_hw.adapt_count_reg [2]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_7__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[0]_i_8__0 
       (.I0(\adapt_wait_hw.adapt_count_reg [1]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_8__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \adapt_wait_hw.adapt_count[0]_i_9__0 
       (.I0(\adapt_wait_hw.adapt_count_reg [0]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_9__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[12]_i_2__0 
       (.I0(\adapt_wait_hw.adapt_count_reg [15]),
        .O(\n_0_adapt_wait_hw.adapt_count[12]_i_2__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[12]_i_3__0 
       (.I0(\adapt_wait_hw.adapt_count_reg [14]),
        .O(\n_0_adapt_wait_hw.adapt_count[12]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[12]_i_4__0 
       (.I0(\adapt_wait_hw.adapt_count_reg [13]),
        .O(\n_0_adapt_wait_hw.adapt_count[12]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[12]_i_5__0 
       (.I0(\adapt_wait_hw.adapt_count_reg [12]),
        .O(\n_0_adapt_wait_hw.adapt_count[12]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[16]_i_2__0 
       (.I0(\adapt_wait_hw.adapt_count_reg [18]),
        .O(\n_0_adapt_wait_hw.adapt_count[16]_i_2__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[16]_i_3__0 
       (.I0(\adapt_wait_hw.adapt_count_reg [17]),
        .O(\n_0_adapt_wait_hw.adapt_count[16]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[16]_i_4__0 
       (.I0(\adapt_wait_hw.adapt_count_reg [16]),
        .O(\n_0_adapt_wait_hw.adapt_count[16]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[4]_i_2__0 
       (.I0(\adapt_wait_hw.adapt_count_reg [7]),
        .O(\n_0_adapt_wait_hw.adapt_count[4]_i_2__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[4]_i_3__0 
       (.I0(\adapt_wait_hw.adapt_count_reg [6]),
        .O(\n_0_adapt_wait_hw.adapt_count[4]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[4]_i_4__0 
       (.I0(\adapt_wait_hw.adapt_count_reg [5]),
        .O(\n_0_adapt_wait_hw.adapt_count[4]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[4]_i_5__0 
       (.I0(\adapt_wait_hw.adapt_count_reg [4]),
        .O(\n_0_adapt_wait_hw.adapt_count[4]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[8]_i_2__0 
       (.I0(\adapt_wait_hw.adapt_count_reg [11]),
        .O(\n_0_adapt_wait_hw.adapt_count[8]_i_2__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[8]_i_3__0 
       (.I0(\adapt_wait_hw.adapt_count_reg [10]),
        .O(\n_0_adapt_wait_hw.adapt_count[8]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[8]_i_4__0 
       (.I0(\adapt_wait_hw.adapt_count_reg [9]),
        .O(\n_0_adapt_wait_hw.adapt_count[8]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[8]_i_5__0 
       (.I0(\adapt_wait_hw.adapt_count_reg [8]),
        .O(\n_0_adapt_wait_hw.adapt_count[8]_i_5__0 ));
(* counter = "64" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__0 ),
        .D(\n_7_adapt_wait_hw.adapt_count_reg[0]_i_2__0 ),
        .Q(\adapt_wait_hw.adapt_count_reg [0]),
        .R(n_0_adapt_count_reset_reg));
CARRY4 \adapt_wait_hw.adapt_count_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\n_0_adapt_wait_hw.adapt_count_reg[0]_i_2__0 ,\n_1_adapt_wait_hw.adapt_count_reg[0]_i_2__0 ,\n_2_adapt_wait_hw.adapt_count_reg[0]_i_2__0 ,\n_3_adapt_wait_hw.adapt_count_reg[0]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_adapt_wait_hw.adapt_count_reg[0]_i_2__0 ,\n_5_adapt_wait_hw.adapt_count_reg[0]_i_2__0 ,\n_6_adapt_wait_hw.adapt_count_reg[0]_i_2__0 ,\n_7_adapt_wait_hw.adapt_count_reg[0]_i_2__0 }),
        .S({\n_0_adapt_wait_hw.adapt_count[0]_i_6__0 ,\n_0_adapt_wait_hw.adapt_count[0]_i_7__0 ,\n_0_adapt_wait_hw.adapt_count[0]_i_8__0 ,\n_0_adapt_wait_hw.adapt_count[0]_i_9__0 }));
(* counter = "64" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[10] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__0 ),
        .D(\n_5_adapt_wait_hw.adapt_count_reg[8]_i_1__0 ),
        .Q(\adapt_wait_hw.adapt_count_reg [10]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "64" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[11] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__0 ),
        .D(\n_4_adapt_wait_hw.adapt_count_reg[8]_i_1__0 ),
        .Q(\adapt_wait_hw.adapt_count_reg [11]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "64" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[12] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__0 ),
        .D(\n_7_adapt_wait_hw.adapt_count_reg[12]_i_1__0 ),
        .Q(\adapt_wait_hw.adapt_count_reg [12]),
        .R(n_0_adapt_count_reset_reg));
CARRY4 \adapt_wait_hw.adapt_count_reg[12]_i_1__0 
       (.CI(\n_0_adapt_wait_hw.adapt_count_reg[8]_i_1__0 ),
        .CO({\n_0_adapt_wait_hw.adapt_count_reg[12]_i_1__0 ,\n_1_adapt_wait_hw.adapt_count_reg[12]_i_1__0 ,\n_2_adapt_wait_hw.adapt_count_reg[12]_i_1__0 ,\n_3_adapt_wait_hw.adapt_count_reg[12]_i_1__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_adapt_wait_hw.adapt_count_reg[12]_i_1__0 ,\n_5_adapt_wait_hw.adapt_count_reg[12]_i_1__0 ,\n_6_adapt_wait_hw.adapt_count_reg[12]_i_1__0 ,\n_7_adapt_wait_hw.adapt_count_reg[12]_i_1__0 }),
        .S({\n_0_adapt_wait_hw.adapt_count[12]_i_2__0 ,\n_0_adapt_wait_hw.adapt_count[12]_i_3__0 ,\n_0_adapt_wait_hw.adapt_count[12]_i_4__0 ,\n_0_adapt_wait_hw.adapt_count[12]_i_5__0 }));
(* counter = "64" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[13] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__0 ),
        .D(\n_6_adapt_wait_hw.adapt_count_reg[12]_i_1__0 ),
        .Q(\adapt_wait_hw.adapt_count_reg [13]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "64" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[14] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__0 ),
        .D(\n_5_adapt_wait_hw.adapt_count_reg[12]_i_1__0 ),
        .Q(\adapt_wait_hw.adapt_count_reg [14]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "64" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[15] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__0 ),
        .D(\n_4_adapt_wait_hw.adapt_count_reg[12]_i_1__0 ),
        .Q(\adapt_wait_hw.adapt_count_reg [15]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "64" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[16] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__0 ),
        .D(\n_7_adapt_wait_hw.adapt_count_reg[16]_i_1__0 ),
        .Q(\adapt_wait_hw.adapt_count_reg [16]),
        .R(n_0_adapt_count_reset_reg));
CARRY4 \adapt_wait_hw.adapt_count_reg[16]_i_1__0 
       (.CI(\n_0_adapt_wait_hw.adapt_count_reg[12]_i_1__0 ),
        .CO({\NLW_adapt_wait_hw.adapt_count_reg[16]_i_1__0_CO_UNCONNECTED [3:2],\n_2_adapt_wait_hw.adapt_count_reg[16]_i_1__0 ,\n_3_adapt_wait_hw.adapt_count_reg[16]_i_1__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_adapt_wait_hw.adapt_count_reg[16]_i_1__0_O_UNCONNECTED [3],\n_5_adapt_wait_hw.adapt_count_reg[16]_i_1__0 ,\n_6_adapt_wait_hw.adapt_count_reg[16]_i_1__0 ,\n_7_adapt_wait_hw.adapt_count_reg[16]_i_1__0 }),
        .S({1'b0,\n_0_adapt_wait_hw.adapt_count[16]_i_2__0 ,\n_0_adapt_wait_hw.adapt_count[16]_i_3__0 ,\n_0_adapt_wait_hw.adapt_count[16]_i_4__0 }));
(* counter = "64" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[17] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__0 ),
        .D(\n_6_adapt_wait_hw.adapt_count_reg[16]_i_1__0 ),
        .Q(\adapt_wait_hw.adapt_count_reg [17]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "64" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[18] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__0 ),
        .D(\n_5_adapt_wait_hw.adapt_count_reg[16]_i_1__0 ),
        .Q(\adapt_wait_hw.adapt_count_reg [18]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "64" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__0 ),
        .D(\n_6_adapt_wait_hw.adapt_count_reg[0]_i_2__0 ),
        .Q(\adapt_wait_hw.adapt_count_reg [1]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "64" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__0 ),
        .D(\n_5_adapt_wait_hw.adapt_count_reg[0]_i_2__0 ),
        .Q(\adapt_wait_hw.adapt_count_reg [2]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "64" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__0 ),
        .D(\n_4_adapt_wait_hw.adapt_count_reg[0]_i_2__0 ),
        .Q(\adapt_wait_hw.adapt_count_reg [3]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "64" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__0 ),
        .D(\n_7_adapt_wait_hw.adapt_count_reg[4]_i_1__0 ),
        .Q(\adapt_wait_hw.adapt_count_reg [4]),
        .R(n_0_adapt_count_reset_reg));
CARRY4 \adapt_wait_hw.adapt_count_reg[4]_i_1__0 
       (.CI(\n_0_adapt_wait_hw.adapt_count_reg[0]_i_2__0 ),
        .CO({\n_0_adapt_wait_hw.adapt_count_reg[4]_i_1__0 ,\n_1_adapt_wait_hw.adapt_count_reg[4]_i_1__0 ,\n_2_adapt_wait_hw.adapt_count_reg[4]_i_1__0 ,\n_3_adapt_wait_hw.adapt_count_reg[4]_i_1__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_adapt_wait_hw.adapt_count_reg[4]_i_1__0 ,\n_5_adapt_wait_hw.adapt_count_reg[4]_i_1__0 ,\n_6_adapt_wait_hw.adapt_count_reg[4]_i_1__0 ,\n_7_adapt_wait_hw.adapt_count_reg[4]_i_1__0 }),
        .S({\n_0_adapt_wait_hw.adapt_count[4]_i_2__0 ,\n_0_adapt_wait_hw.adapt_count[4]_i_3__0 ,\n_0_adapt_wait_hw.adapt_count[4]_i_4__0 ,\n_0_adapt_wait_hw.adapt_count[4]_i_5__0 }));
(* counter = "64" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__0 ),
        .D(\n_6_adapt_wait_hw.adapt_count_reg[4]_i_1__0 ),
        .Q(\adapt_wait_hw.adapt_count_reg [5]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "64" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__0 ),
        .D(\n_5_adapt_wait_hw.adapt_count_reg[4]_i_1__0 ),
        .Q(\adapt_wait_hw.adapt_count_reg [6]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "64" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[7] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__0 ),
        .D(\n_4_adapt_wait_hw.adapt_count_reg[4]_i_1__0 ),
        .Q(\adapt_wait_hw.adapt_count_reg [7]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "64" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[8] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__0 ),
        .D(\n_7_adapt_wait_hw.adapt_count_reg[8]_i_1__0 ),
        .Q(\adapt_wait_hw.adapt_count_reg [8]),
        .R(n_0_adapt_count_reset_reg));
CARRY4 \adapt_wait_hw.adapt_count_reg[8]_i_1__0 
       (.CI(\n_0_adapt_wait_hw.adapt_count_reg[4]_i_1__0 ),
        .CO({\n_0_adapt_wait_hw.adapt_count_reg[8]_i_1__0 ,\n_1_adapt_wait_hw.adapt_count_reg[8]_i_1__0 ,\n_2_adapt_wait_hw.adapt_count_reg[8]_i_1__0 ,\n_3_adapt_wait_hw.adapt_count_reg[8]_i_1__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_adapt_wait_hw.adapt_count_reg[8]_i_1__0 ,\n_5_adapt_wait_hw.adapt_count_reg[8]_i_1__0 ,\n_6_adapt_wait_hw.adapt_count_reg[8]_i_1__0 ,\n_7_adapt_wait_hw.adapt_count_reg[8]_i_1__0 }),
        .S({\n_0_adapt_wait_hw.adapt_count[8]_i_2__0 ,\n_0_adapt_wait_hw.adapt_count[8]_i_3__0 ,\n_0_adapt_wait_hw.adapt_count[8]_i_4__0 ,\n_0_adapt_wait_hw.adapt_count[8]_i_5__0 }));
(* counter = "64" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[9] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__0 ),
        .D(\n_6_adapt_wait_hw.adapt_count_reg[8]_i_1__0 ),
        .Q(\adapt_wait_hw.adapt_count_reg [9]),
        .R(n_0_adapt_count_reset_reg));
LUT6 #(
    .INIT(64'h00000000FFFF8000)) 
     \adapt_wait_hw.time_out_adapt_i_1__0 
       (.I0(\n_0_adapt_wait_hw.adapt_count[0]_i_3__0 ),
        .I1(\n_0_adapt_wait_hw.adapt_count[0]_i_4__0 ),
        .I2(\adapt_wait_hw.adapt_count_reg [18]),
        .I3(\n_0_adapt_wait_hw.adapt_count[0]_i_5__0 ),
        .I4(\n_0_adapt_wait_hw.time_out_adapt_reg ),
        .I5(n_0_adapt_count_reset_reg),
        .O(\n_0_adapt_wait_hw.time_out_adapt_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \adapt_wait_hw.time_out_adapt_reg 
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(\n_0_adapt_wait_hw.time_out_adapt_i_1__0 ),
        .Q(\n_0_adapt_wait_hw.time_out_adapt_reg ),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFF5FFFF00200000)) 
     check_tlock_max_i_1__0
       (.I0(n_0_check_tlock_max_i_2__0),
        .I1(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I2(check_tlock_max),
        .I3(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I4(\n_0_FSM_onehot_rx_state[7]_i_3__0 ),
        .I5(n_0_check_tlock_max_reg),
        .O(n_0_check_tlock_max_i_1__0));
LUT6 #(
    .INIT(64'h0000000001010100)) 
     check_tlock_max_i_2__0
       (.I0(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I4(check_tlock_max),
        .I5(\n_0_FSM_onehot_rx_state_reg[7] ),
        .O(n_0_check_tlock_max_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     check_tlock_max_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_check_tlock_max_i_1__0),
        .Q(n_0_check_tlock_max_reg),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'hFFFFBFFF00002000)) 
     gtrxreset_i_i_1__0
       (.I0(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I2(n_0_gtrxreset_i_i_2__0),
        .I3(n_0_gtrxreset_i_i_3__1),
        .I4(n_0_gtrxreset_i_i_4__0),
        .I5(O1),
        .O(n_0_gtrxreset_i_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT2 #(
    .INIT(4'h1)) 
     gtrxreset_i_i_2__0
       (.I0(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[10] ),
        .O(n_0_gtrxreset_i_i_2__0));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT3 #(
    .INIT(8'h01)) 
     gtrxreset_i_i_3__1
       (.I0(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[3] ),
        .O(n_0_gtrxreset_i_i_3__1));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     gtrxreset_i_i_4__0
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I3(check_tlock_max),
        .O(n_0_gtrxreset_i_i_4__0));
FDRE #(
    .INIT(1'b0)) 
     gtrxreset_i_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_gtrxreset_i_i_1__0),
        .Q(O1),
        .R(SOFT_RESET_IN));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \init_wait_count[0]_i_1__6 
       (.I0(init_wait_count_reg__0[0]),
        .O(\n_0_init_wait_count[0]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \init_wait_count[1]_i_1__6 
       (.I0(init_wait_count_reg__0[1]),
        .I1(init_wait_count_reg__0[0]),
        .O(p_0_in__13[1]));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \init_wait_count[2]_i_1__6 
       (.I0(init_wait_count_reg__0[2]),
        .I1(init_wait_count_reg__0[0]),
        .I2(init_wait_count_reg__0[1]),
        .O(p_0_in__13[2]));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \init_wait_count[3]_i_1__6 
       (.I0(init_wait_count_reg__0[3]),
        .I1(init_wait_count_reg__0[1]),
        .I2(init_wait_count_reg__0[0]),
        .I3(init_wait_count_reg__0[2]),
        .O(p_0_in__13[3]));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \init_wait_count[4]_i_1__6 
       (.I0(init_wait_count_reg__0[4]),
        .I1(init_wait_count_reg__0[2]),
        .I2(init_wait_count_reg__0[0]),
        .I3(init_wait_count_reg__0[1]),
        .I4(init_wait_count_reg__0[3]),
        .O(p_0_in__13[4]));
LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFFFF)) 
     \init_wait_count[5]_i_1__6 
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[4]),
        .I2(init_wait_count_reg__0[3]),
        .I3(init_wait_count_reg__0[0]),
        .I4(init_wait_count_reg__0[1]),
        .I5(init_wait_count_reg__0[2]),
        .O(\n_0_init_wait_count[5]_i_1__6 ));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \init_wait_count[5]_i_2__6 
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[3]),
        .I2(init_wait_count_reg__0[1]),
        .I3(init_wait_count_reg__0[0]),
        .I4(init_wait_count_reg__0[2]),
        .I5(init_wait_count_reg__0[4]),
        .O(p_0_in__13[5]));
(* counter = "62" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__6 ),
        .CLR(SOFT_RESET_IN),
        .D(\n_0_init_wait_count[0]_i_1__6 ),
        .Q(init_wait_count_reg__0[0]));
(* counter = "62" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__6 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__13[1]),
        .Q(init_wait_count_reg__0[1]));
(* counter = "62" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__6 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__13[2]),
        .Q(init_wait_count_reg__0[2]));
(* counter = "62" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__6 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__13[3]),
        .Q(init_wait_count_reg__0[3]));
(* counter = "62" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__6 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__13[4]),
        .Q(init_wait_count_reg__0[4]));
(* counter = "62" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__6 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__13[5]),
        .Q(init_wait_count_reg__0[5]));
LUT6 #(
    .INIT(64'hFFFFFFFF00000200)) 
     init_wait_done_i_1__6
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[4]),
        .I2(init_wait_count_reg__0[3]),
        .I3(n_0_init_wait_done_i_2__6),
        .I4(init_wait_count_reg__0[2]),
        .I5(n_0_init_wait_done_reg),
        .O(n_0_init_wait_done_i_1__6));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT2 #(
    .INIT(4'h8)) 
     init_wait_done_i_2__6
       (.I0(init_wait_count_reg__0[1]),
        .I1(init_wait_count_reg__0[0]),
        .O(n_0_init_wait_done_i_2__6));
FDCE #(
    .INIT(1'b0)) 
     init_wait_done_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .CLR(SOFT_RESET_IN),
        .D(n_0_init_wait_done_i_1__6),
        .Q(n_0_init_wait_done_reg));
LUT1 #(
    .INIT(2'h1)) 
     \mmcm_lock_count[0]_i_1__6 
       (.I0(mmcm_lock_count_reg__0[0]),
        .O(\n_0_mmcm_lock_count[0]_i_1__6 ));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \mmcm_lock_count[1]_i_1__6 
       (.I0(mmcm_lock_count_reg__0[1]),
        .I1(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__14[1]));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \mmcm_lock_count[2]_i_1__6 
       (.I0(mmcm_lock_count_reg__0[2]),
        .I1(mmcm_lock_count_reg__0[1]),
        .I2(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__14[2]));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \mmcm_lock_count[3]_i_1__6 
       (.I0(mmcm_lock_count_reg__0[3]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[1]),
        .I3(mmcm_lock_count_reg__0[2]),
        .O(p_0_in__14[3]));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \mmcm_lock_count[4]_i_1__6 
       (.I0(mmcm_lock_count_reg__0[4]),
        .I1(mmcm_lock_count_reg__0[3]),
        .I2(mmcm_lock_count_reg__0[2]),
        .I3(mmcm_lock_count_reg__0[1]),
        .I4(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__14[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \mmcm_lock_count[5]_i_1__6 
       (.I0(mmcm_lock_count_reg__0[5]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[1]),
        .I3(mmcm_lock_count_reg__0[2]),
        .I4(mmcm_lock_count_reg__0[3]),
        .I5(mmcm_lock_count_reg__0[4]),
        .O(p_0_in__14[5]));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \mmcm_lock_count[6]_i_1__6 
       (.I0(\n_0_mmcm_lock_count[9]_i_4__6 ),
        .I1(mmcm_lock_count_reg__0[6]),
        .O(p_0_in__14[6]));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT3 #(
    .INIT(8'h9A)) 
     \mmcm_lock_count[7]_i_1__6 
       (.I0(mmcm_lock_count_reg__0[7]),
        .I1(\n_0_mmcm_lock_count[9]_i_4__6 ),
        .I2(mmcm_lock_count_reg__0[6]),
        .O(p_0_in__14[7]));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT4 #(
    .INIT(16'hA6AA)) 
     \mmcm_lock_count[8]_i_1__6 
       (.I0(mmcm_lock_count_reg__0[8]),
        .I1(mmcm_lock_count_reg__0[6]),
        .I2(\n_0_mmcm_lock_count[9]_i_4__6 ),
        .I3(mmcm_lock_count_reg__0[7]),
        .O(p_0_in__14[8]));
LUT5 #(
    .INIT(32'hF7FFFFFF)) 
     \mmcm_lock_count[9]_i_2__6 
       (.I0(mmcm_lock_count_reg__0[8]),
        .I1(mmcm_lock_count_reg__0[6]),
        .I2(\n_0_mmcm_lock_count[9]_i_4__6 ),
        .I3(mmcm_lock_count_reg__0[7]),
        .I4(mmcm_lock_count_reg__0[9]),
        .O(\n_0_mmcm_lock_count[9]_i_2__6 ));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT5 #(
    .INIT(32'hA6AAAAAA)) 
     \mmcm_lock_count[9]_i_3__6 
       (.I0(mmcm_lock_count_reg__0[9]),
        .I1(mmcm_lock_count_reg__0[7]),
        .I2(\n_0_mmcm_lock_count[9]_i_4__6 ),
        .I3(mmcm_lock_count_reg__0[6]),
        .I4(mmcm_lock_count_reg__0[8]),
        .O(p_0_in__14[9]));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \mmcm_lock_count[9]_i_4__6 
       (.I0(mmcm_lock_count_reg__0[1]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[4]),
        .I3(mmcm_lock_count_reg__0[5]),
        .I4(mmcm_lock_count_reg__0[2]),
        .I5(mmcm_lock_count_reg__0[3]),
        .O(\n_0_mmcm_lock_count[9]_i_4__6 ));
(* counter = "63" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__6 ),
        .D(\n_0_mmcm_lock_count[0]_i_1__6 ),
        .Q(mmcm_lock_count_reg__0[0]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "63" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__6 ),
        .D(p_0_in__14[1]),
        .Q(mmcm_lock_count_reg__0[1]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "63" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__6 ),
        .D(p_0_in__14[2]),
        .Q(mmcm_lock_count_reg__0[2]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "63" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__6 ),
        .D(p_0_in__14[3]),
        .Q(mmcm_lock_count_reg__0[3]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "63" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__6 ),
        .D(p_0_in__14[4]),
        .Q(mmcm_lock_count_reg__0[4]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "63" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__6 ),
        .D(p_0_in__14[5]),
        .Q(mmcm_lock_count_reg__0[5]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "63" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__6 ),
        .D(p_0_in__14[6]),
        .Q(mmcm_lock_count_reg__0[6]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "63" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[7] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__6 ),
        .D(p_0_in__14[7]),
        .Q(mmcm_lock_count_reg__0[7]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "63" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[8] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__6 ),
        .D(p_0_in__14[8]),
        .Q(mmcm_lock_count_reg__0[8]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "63" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[9] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__6 ),
        .D(p_0_in__14[9]),
        .Q(mmcm_lock_count_reg__0[9]),
        .R(n_0_sync_mmcm_lock_reclocked));
LUT2 #(
    .INIT(4'h2)) 
     mmcm_lock_reclocked_i_2__6
       (.I0(mmcm_lock_count_reg__0[6]),
        .I1(\n_0_mmcm_lock_count[9]_i_4__6 ),
        .O(n_0_mmcm_lock_reclocked_i_2__6));
FDRE #(
    .INIT(1'b0)) 
     mmcm_lock_reclocked_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_1_sync_mmcm_lock_reclocked),
        .Q(mmcm_lock_reclocked),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000008800CCCC0F)) 
     reset_time_out_i_6__6
       (.I0(I2),
        .I1(\n_0_FSM_onehot_rx_state[7]_i_3__0 ),
        .I2(n_0_reset_time_out_i_8__3),
        .I3(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I4(check_tlock_max),
        .I5(\n_0_FSM_onehot_rx_state_reg[5] ),
        .O(n_0_reset_time_out_i_6__6));
LUT5 #(
    .INIT(32'h00000004)) 
     reset_time_out_i_7__6
       (.I0(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I1(\n_0_FSM_onehot_rx_state[4]_i_3__0 ),
        .I2(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I3(check_tlock_max),
        .I4(\n_0_FSM_onehot_rx_state_reg[5] ),
        .O(n_0_reset_time_out_i_7__6));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT4 #(
    .INIT(16'hFEE9)) 
     reset_time_out_i_8__3
       (.I0(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[10] ),
        .O(n_0_reset_time_out_i_8__3));
FDSE #(
    .INIT(1'b0)) 
     reset_time_out_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_3_sync_data_valid),
        .Q(n_0_reset_time_out_reg),
        .S(SOFT_RESET_IN));
MUXF7 reset_time_out_reg_i_3
       (.I0(n_0_reset_time_out_i_6__6),
        .I1(n_0_reset_time_out_i_7__6),
        .O(n_0_reset_time_out_reg_i_3),
        .S(\n_0_FSM_onehot_rx_state_reg[2] ));
LUT6 #(
    .INIT(64'hF7FFFFFF00800000)) 
     run_phase_alignment_int_i_1__6
       (.I0(n_0_run_phase_alignment_int_i_2__9),
        .I1(n_0_gtrxreset_i_i_2__0),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I4(n_0_gtrxreset_i_i_3__1),
        .I5(n_0_run_phase_alignment_int_reg),
        .O(n_0_run_phase_alignment_int_i_1__6));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     run_phase_alignment_int_i_2__9
       (.I0(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I2(check_tlock_max),
        .I3(\n_0_FSM_onehot_rx_state_reg[7] ),
        .O(n_0_run_phase_alignment_int_i_2__9));
FDRE #(
    .INIT(1'b0)) 
     run_phase_alignment_int_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_run_phase_alignment_int_i_1__6),
        .Q(n_0_run_phase_alignment_int_reg),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     run_phase_alignment_int_s3_reg
       (.C(gt1_rxusrclk_in),
        .CE(1'b1),
        .D(data_out),
        .Q(n_0_run_phase_alignment_int_s3_reg),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     rx_fsm_reset_done_int_i_2__0
       (.I0(n_0_time_out_1us_reg),
        .I1(n_0_reset_time_out_reg),
        .O(n_0_rx_fsm_reset_done_int_i_2__0));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT4 #(
    .INIT(16'h0004)) 
     rx_fsm_reset_done_int_i_3__0
       (.I0(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I1(\n_0_FSM_onehot_rx_state[11]_i_10__0 ),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_rx_state_reg[8] ),
        .O(n_0_rx_fsm_reset_done_int_i_3__0));
FDRE #(
    .INIT(1'b0)) 
     rx_fsm_reset_done_int_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_4_sync_data_valid),
        .Q(GT1_RX_FSM_RESET_DONE_OUT),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     rx_fsm_reset_done_int_s3_reg
       (.C(gt1_rxusrclk_in),
        .CE(1'b1),
        .D(rx_fsm_reset_done_int_s2),
        .Q(n_0_rx_fsm_reset_done_int_s3_reg),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     rxresetdone_s3_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(rxresetdone_s2),
        .Q(rxresetdone_s3),
        .R(1'b0));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_78 sync_CPLLLOCK
       (.E(n_0_sync_CPLLLOCK),
        .I1(\n_0_FSM_onehot_rx_state[11]_i_3__0 ),
        .I10(n_0_gtrxreset_i_i_4__0),
        .I11(n_0_adapt_count_reset_reg),
        .I2(\n_0_FSM_onehot_rx_state[11]_i_4__1 ),
        .I3(\n_0_FSM_onehot_rx_state[11]_i_5__0 ),
        .I4(\n_0_FSM_onehot_rx_state[11]_i_7__4 ),
        .I5(n_2_sync_data_valid),
        .I6(n_0_RXDFEAGCHOLD_i_2__0),
        .I7(n_0_time_out_2ms_reg),
        .I8(I2),
        .I9(n_0_adapt_count_reset_i_2__0),
        .O1(n_1_sync_CPLLLOCK),
        .O2(n_2_sync_CPLLLOCK),
        .Q({\n_0_FSM_onehot_rx_state_reg[11] ,\n_0_FSM_onehot_rx_state_reg[10] ,run_phase_alignment_int,\n_0_FSM_onehot_rx_state_reg[8] ,\n_0_FSM_onehot_rx_state_reg[7] ,\n_0_FSM_onehot_rx_state_reg[5] ,\n_0_FSM_onehot_rx_state_reg[4] ,\n_0_FSM_onehot_rx_state_reg[3] ,\n_0_FSM_onehot_rx_state_reg[2] }),
        .SYSCLK_IN(SYSCLK_IN),
        .gt1_cplllock_out(gt1_cplllock_out));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_79 sync_RXRESETDONE
       (.SYSCLK_IN(SYSCLK_IN),
        .data_out(rxresetdone_s2),
        .gt1_rxresetdone_out(gt1_rxresetdone_out));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_80 sync_data_valid
       (.D({n_0_sync_data_valid,n_1_sync_data_valid}),
        .DONT_RESET_ON_DATA_ERROR_IN(DONT_RESET_ON_DATA_ERROR_IN),
        .GT1_DATA_VALID_IN(GT1_DATA_VALID_IN),
        .GT1_RX_FSM_RESET_DONE_OUT(GT1_RX_FSM_RESET_DONE_OUT),
        .I1(n_0_reset_time_out_reg),
        .I10(n_0_gtrxreset_i_i_2__0),
        .I11(n_0_time_out_100us_reg),
        .I12(n_0_reset_time_out_reg_i_3),
        .I13(n_0_rx_fsm_reset_done_int_i_2__0),
        .I14(n_0_rx_fsm_reset_done_int_i_3__0),
        .I2(n_0_time_out_1us_reg),
        .I3(\n_0_FSM_onehot_rx_state[2]_i_3__0 ),
        .I4(\n_0_FSM_onehot_rx_state[4]_i_3__0 ),
        .I5(n_0_RXDFEAGCHOLD_i_2__0),
        .I6(n_1_sync_CPLLLOCK),
        .I7(\n_0_FSM_onehot_rx_state[11]_i_9__0 ),
        .I8(\n_0_FSM_onehot_rx_state[11]_i_10__0 ),
        .I9(\n_0_FSM_onehot_rx_state[11]_i_15__0 ),
        .O1(n_2_sync_data_valid),
        .O2(n_3_sync_data_valid),
        .O3(n_4_sync_data_valid),
        .Q({\n_0_FSM_onehot_rx_state_reg[11] ,\n_0_FSM_onehot_rx_state_reg[10] ,run_phase_alignment_int,\n_0_FSM_onehot_rx_state_reg[8] ,\n_0_FSM_onehot_rx_state_reg[7] ,check_tlock_max,\n_0_FSM_onehot_rx_state_reg[5] ,\n_0_FSM_onehot_rx_state_reg[4] ,\n_0_FSM_onehot_rx_state_reg[3] ,\n_0_FSM_onehot_rx_state_reg[2] ,\n_0_FSM_onehot_rx_state_reg[1] }),
        .SYSCLK_IN(SYSCLK_IN),
        .mmcm_lock_reclocked(mmcm_lock_reclocked),
        .rxresetdone_s3(rxresetdone_s3),
        .time_out_wait_bypass_s3(time_out_wait_bypass_s3));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_81 sync_mmcm_lock_reclocked
       (.I1(n_0_mmcm_lock_reclocked_i_2__6),
        .O1(n_1_sync_mmcm_lock_reclocked),
        .Q(mmcm_lock_count_reg__0[9:7]),
        .SR(n_0_sync_mmcm_lock_reclocked),
        .SYSCLK_IN(SYSCLK_IN),
        .mmcm_lock_reclocked(mmcm_lock_reclocked));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_82 sync_run_phase_alignment_int
       (.data_in(n_0_run_phase_alignment_int_reg),
        .data_out(data_out),
        .gt1_rxusrclk_in(gt1_rxusrclk_in));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_83 sync_rx_fsm_reset_done_int
       (.GT1_RX_FSM_RESET_DONE_OUT(GT1_RX_FSM_RESET_DONE_OUT),
        .data_out(rx_fsm_reset_done_int_s2),
        .gt1_rxusrclk_in(gt1_rxusrclk_in));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_84 sync_time_out_wait_bypass
       (.SYSCLK_IN(SYSCLK_IN),
        .data_in(n_0_time_out_wait_bypass_reg),
        .data_out(time_out_wait_bypass_s2));
LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
     time_out_100us_i_1__0
       (.I0(time_out_counter_reg[16]),
        .I1(time_out_counter_reg[14]),
        .I2(time_out_counter_reg[8]),
        .I3(time_out_counter_reg[9]),
        .I4(n_0_time_out_100us_i_2__0),
        .I5(n_0_time_out_100us_reg),
        .O(n_0_time_out_100us_i_1__0));
LUT6 #(
    .INIT(64'h0010000000000000)) 
     time_out_100us_i_2__0
       (.I0(time_out_counter_reg[10]),
        .I1(time_out_counter_reg[11]),
        .I2(time_out_counter_reg[12]),
        .I3(time_out_counter_reg[13]),
        .I4(n_0_time_out_100us_i_3__0),
        .I5(n_0_time_out_100us_i_4__0),
        .O(n_0_time_out_100us_i_2__0));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT5 #(
    .INIT(32'h00000100)) 
     time_out_100us_i_3__0
       (.I0(time_out_counter_reg[2]),
        .I1(time_out_counter_reg[1]),
        .I2(time_out_counter_reg[0]),
        .I3(time_out_counter_reg[3]),
        .I4(time_out_counter_reg[15]),
        .O(n_0_time_out_100us_i_3__0));
LUT4 #(
    .INIT(16'h0004)) 
     time_out_100us_i_4__0
       (.I0(time_out_counter_reg[6]),
        .I1(time_out_counter_reg[7]),
        .I2(time_out_counter_reg[5]),
        .I3(time_out_counter_reg[4]),
        .O(n_0_time_out_100us_i_4__0));
FDRE #(
    .INIT(1'b0)) 
     time_out_100us_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_out_100us_i_1__0),
        .Q(n_0_time_out_100us_reg),
        .R(n_0_reset_time_out_reg));
LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
     time_out_1us_i_1__0
       (.I0(n_0_time_out_1us_i_2__0),
        .I1(n_0_time_out_1us_i_3__0),
        .I2(n_0_time_out_1us_i_4__0),
        .I3(time_out_counter_reg[14]),
        .I4(time_out_counter_reg[16]),
        .I5(n_0_time_out_1us_reg),
        .O(n_0_time_out_1us_i_1__0));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     time_out_1us_i_2__0
       (.I0(time_out_counter_reg[3]),
        .I1(time_out_counter_reg[6]),
        .I2(time_out_counter_reg[0]),
        .I3(time_out_counter_reg[8]),
        .I4(time_out_counter_reg[12]),
        .I5(time_out_counter_reg[11]),
        .O(n_0_time_out_1us_i_2__0));
LUT6 #(
    .INIT(64'h0000000000100000)) 
     time_out_1us_i_3__0
       (.I0(time_out_counter_reg[15]),
        .I1(time_out_counter_reg[10]),
        .I2(time_out_counter_reg[5]),
        .I3(time_out_counter_reg[9]),
        .I4(time_out_counter_reg[4]),
        .I5(time_out_counter_reg[7]),
        .O(n_0_time_out_1us_i_3__0));
LUT3 #(
    .INIT(8'h04)) 
     time_out_1us_i_4__0
       (.I0(time_out_counter_reg[13]),
        .I1(time_out_counter_reg[1]),
        .I2(time_out_counter_reg[2]),
        .O(n_0_time_out_1us_i_4__0));
FDRE #(
    .INIT(1'b0)) 
     time_out_1us_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_out_1us_i_1__0),
        .Q(n_0_time_out_1us_reg),
        .R(n_0_reset_time_out_reg));
LUT2 #(
    .INIT(4'hE)) 
     time_out_2ms_i_1__0
       (.I0(time_out_2ms),
        .I1(n_0_time_out_2ms_reg),
        .O(n_0_time_out_2ms_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     time_out_2ms_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_out_2ms_i_1__0),
        .Q(n_0_time_out_2ms_reg),
        .R(n_0_reset_time_out_reg));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \time_out_counter[0]_i_10__1 
       (.I0(time_out_counter_reg[12]),
        .I1(time_out_counter_reg[11]),
        .I2(time_out_counter_reg[3]),
        .I3(time_out_counter_reg[6]),
        .I4(time_out_counter_reg[0]),
        .I5(time_out_counter_reg[8]),
        .O(\n_0_time_out_counter[0]_i_10__1 ));
LUT1 #(
    .INIT(2'h1)) 
     \time_out_counter[0]_i_1__0 
       (.I0(time_out_2ms),
        .O(\n_0_time_out_counter[0]_i_1__0 ));
LUT6 #(
    .INIT(64'h0020000000000000)) 
     \time_out_counter[0]_i_3__4 
       (.I0(\n_0_time_out_counter[0]_i_8 ),
        .I1(time_out_counter_reg[13]),
        .I2(time_out_counter_reg[10]),
        .I3(time_out_counter_reg[14]),
        .I4(\n_0_time_out_counter[0]_i_9__7 ),
        .I5(\n_0_time_out_counter[0]_i_10__1 ),
        .O(time_out_2ms));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_4__4 
       (.I0(time_out_counter_reg[3]),
        .O(\n_0_time_out_counter[0]_i_4__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_5__4 
       (.I0(time_out_counter_reg[2]),
        .O(\n_0_time_out_counter[0]_i_5__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_6__0 
       (.I0(time_out_counter_reg[1]),
        .O(\n_0_time_out_counter[0]_i_6__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \time_out_counter[0]_i_7__0 
       (.I0(time_out_counter_reg[0]),
        .O(\n_0_time_out_counter[0]_i_7__0 ));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \time_out_counter[0]_i_8 
       (.I0(time_out_counter_reg[1]),
        .I1(time_out_counter_reg[2]),
        .O(\n_0_time_out_counter[0]_i_8 ));
LUT6 #(
    .INIT(64'h4000000000000000)) 
     \time_out_counter[0]_i_9__7 
       (.I0(time_out_counter_reg[4]),
        .I1(time_out_counter_reg[15]),
        .I2(time_out_counter_reg[5]),
        .I3(time_out_counter_reg[9]),
        .I4(time_out_counter_reg[7]),
        .I5(time_out_counter_reg[16]),
        .O(\n_0_time_out_counter[0]_i_9__7 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_2__0 
       (.I0(time_out_counter_reg[15]),
        .O(\n_0_time_out_counter[12]_i_2__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_3__0 
       (.I0(time_out_counter_reg[14]),
        .O(\n_0_time_out_counter[12]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_4__0 
       (.I0(time_out_counter_reg[13]),
        .O(\n_0_time_out_counter[12]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_5__0 
       (.I0(time_out_counter_reg[12]),
        .O(\n_0_time_out_counter[12]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[16]_i_2__0 
       (.I0(time_out_counter_reg[16]),
        .O(\n_0_time_out_counter[16]_i_2__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_2__0 
       (.I0(time_out_counter_reg[7]),
        .O(\n_0_time_out_counter[4]_i_2__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_3__0 
       (.I0(time_out_counter_reg[6]),
        .O(\n_0_time_out_counter[4]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_4__0 
       (.I0(time_out_counter_reg[5]),
        .O(\n_0_time_out_counter[4]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_5__0 
       (.I0(time_out_counter_reg[4]),
        .O(\n_0_time_out_counter[4]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_2__0 
       (.I0(time_out_counter_reg[11]),
        .O(\n_0_time_out_counter[8]_i_2__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_3__0 
       (.I0(time_out_counter_reg[10]),
        .O(\n_0_time_out_counter[8]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_4__0 
       (.I0(time_out_counter_reg[9]),
        .O(\n_0_time_out_counter[8]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_5__0 
       (.I0(time_out_counter_reg[8]),
        .O(\n_0_time_out_counter[8]_i_5__0 ));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_7_time_out_counter_reg[0]_i_2__0 ),
        .Q(time_out_counter_reg[0]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\n_0_time_out_counter_reg[0]_i_2__0 ,\n_1_time_out_counter_reg[0]_i_2__0 ,\n_2_time_out_counter_reg[0]_i_2__0 ,\n_3_time_out_counter_reg[0]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_time_out_counter_reg[0]_i_2__0 ,\n_5_time_out_counter_reg[0]_i_2__0 ,\n_6_time_out_counter_reg[0]_i_2__0 ,\n_7_time_out_counter_reg[0]_i_2__0 }),
        .S({\n_0_time_out_counter[0]_i_4__4 ,\n_0_time_out_counter[0]_i_5__4 ,\n_0_time_out_counter[0]_i_6__0 ,\n_0_time_out_counter[0]_i_7__0 }));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[10] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_5_time_out_counter_reg[8]_i_1__0 ),
        .Q(time_out_counter_reg[10]),
        .R(n_0_reset_time_out_reg));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[11] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_4_time_out_counter_reg[8]_i_1__0 ),
        .Q(time_out_counter_reg[11]),
        .R(n_0_reset_time_out_reg));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[12] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_7_time_out_counter_reg[12]_i_1__0 ),
        .Q(time_out_counter_reg[12]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[12]_i_1__0 
       (.CI(\n_0_time_out_counter_reg[8]_i_1__0 ),
        .CO({\n_0_time_out_counter_reg[12]_i_1__0 ,\n_1_time_out_counter_reg[12]_i_1__0 ,\n_2_time_out_counter_reg[12]_i_1__0 ,\n_3_time_out_counter_reg[12]_i_1__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[12]_i_1__0 ,\n_5_time_out_counter_reg[12]_i_1__0 ,\n_6_time_out_counter_reg[12]_i_1__0 ,\n_7_time_out_counter_reg[12]_i_1__0 }),
        .S({\n_0_time_out_counter[12]_i_2__0 ,\n_0_time_out_counter[12]_i_3__0 ,\n_0_time_out_counter[12]_i_4__0 ,\n_0_time_out_counter[12]_i_5__0 }));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[13] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_6_time_out_counter_reg[12]_i_1__0 ),
        .Q(time_out_counter_reg[13]),
        .R(n_0_reset_time_out_reg));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[14] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_5_time_out_counter_reg[12]_i_1__0 ),
        .Q(time_out_counter_reg[14]),
        .R(n_0_reset_time_out_reg));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[15] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_4_time_out_counter_reg[12]_i_1__0 ),
        .Q(time_out_counter_reg[15]),
        .R(n_0_reset_time_out_reg));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[16] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_7_time_out_counter_reg[16]_i_1__0 ),
        .Q(time_out_counter_reg[16]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[16]_i_1__0 
       (.CI(\n_0_time_out_counter_reg[12]_i_1__0 ),
        .CO(\NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED [3:1],\n_7_time_out_counter_reg[16]_i_1__0 }),
        .S({1'b0,1'b0,1'b0,\n_0_time_out_counter[16]_i_2__0 }));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_6_time_out_counter_reg[0]_i_2__0 ),
        .Q(time_out_counter_reg[1]),
        .R(n_0_reset_time_out_reg));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_5_time_out_counter_reg[0]_i_2__0 ),
        .Q(time_out_counter_reg[2]),
        .R(n_0_reset_time_out_reg));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_4_time_out_counter_reg[0]_i_2__0 ),
        .Q(time_out_counter_reg[3]),
        .R(n_0_reset_time_out_reg));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_7_time_out_counter_reg[4]_i_1__0 ),
        .Q(time_out_counter_reg[4]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[4]_i_1__0 
       (.CI(\n_0_time_out_counter_reg[0]_i_2__0 ),
        .CO({\n_0_time_out_counter_reg[4]_i_1__0 ,\n_1_time_out_counter_reg[4]_i_1__0 ,\n_2_time_out_counter_reg[4]_i_1__0 ,\n_3_time_out_counter_reg[4]_i_1__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[4]_i_1__0 ,\n_5_time_out_counter_reg[4]_i_1__0 ,\n_6_time_out_counter_reg[4]_i_1__0 ,\n_7_time_out_counter_reg[4]_i_1__0 }),
        .S({\n_0_time_out_counter[4]_i_2__0 ,\n_0_time_out_counter[4]_i_3__0 ,\n_0_time_out_counter[4]_i_4__0 ,\n_0_time_out_counter[4]_i_5__0 }));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_6_time_out_counter_reg[4]_i_1__0 ),
        .Q(time_out_counter_reg[5]),
        .R(n_0_reset_time_out_reg));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_5_time_out_counter_reg[4]_i_1__0 ),
        .Q(time_out_counter_reg[6]),
        .R(n_0_reset_time_out_reg));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[7] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_4_time_out_counter_reg[4]_i_1__0 ),
        .Q(time_out_counter_reg[7]),
        .R(n_0_reset_time_out_reg));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[8] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_7_time_out_counter_reg[8]_i_1__0 ),
        .Q(time_out_counter_reg[8]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[8]_i_1__0 
       (.CI(\n_0_time_out_counter_reg[4]_i_1__0 ),
        .CO({\n_0_time_out_counter_reg[8]_i_1__0 ,\n_1_time_out_counter_reg[8]_i_1__0 ,\n_2_time_out_counter_reg[8]_i_1__0 ,\n_3_time_out_counter_reg[8]_i_1__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[8]_i_1__0 ,\n_5_time_out_counter_reg[8]_i_1__0 ,\n_6_time_out_counter_reg[8]_i_1__0 ,\n_7_time_out_counter_reg[8]_i_1__0 }),
        .S({\n_0_time_out_counter[8]_i_2__0 ,\n_0_time_out_counter[8]_i_3__0 ,\n_0_time_out_counter[8]_i_4__0 ,\n_0_time_out_counter[8]_i_5__0 }));
(* counter = "27" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[9] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__0 ),
        .D(\n_6_time_out_counter_reg[8]_i_1__0 ),
        .Q(time_out_counter_reg[9]),
        .R(n_0_reset_time_out_reg));
LUT6 #(
    .INIT(64'hFF00FF0100000000)) 
     time_out_wait_bypass_i_1__6
       (.I0(\n_0_wait_bypass_count[0]_i_4__6 ),
        .I1(wait_bypass_count_reg[3]),
        .I2(\n_0_wait_bypass_count[0]_i_5__6 ),
        .I3(n_0_time_out_wait_bypass_reg),
        .I4(n_0_rx_fsm_reset_done_int_s3_reg),
        .I5(n_0_run_phase_alignment_int_s3_reg),
        .O(n_0_time_out_wait_bypass_i_1__6));
FDRE #(
    .INIT(1'b0)) 
     time_out_wait_bypass_reg
       (.C(gt1_rxusrclk_in),
        .CE(1'b1),
        .D(n_0_time_out_wait_bypass_i_1__6),
        .Q(n_0_time_out_wait_bypass_reg),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     time_out_wait_bypass_s3_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(time_out_wait_bypass_s2),
        .Q(time_out_wait_bypass_s3),
        .R(1'b0));
LUT2 #(
    .INIT(4'h1)) 
     time_tlock_max_i_10__0
       (.I0(time_out_counter_reg[10]),
        .I1(time_out_counter_reg[11]),
        .O(n_0_time_tlock_max_i_10__0));
LUT2 #(
    .INIT(4'h8)) 
     time_tlock_max_i_11__0
       (.I0(time_out_counter_reg[9]),
        .I1(time_out_counter_reg[8]),
        .O(n_0_time_tlock_max_i_11__0));
LUT2 #(
    .INIT(4'h8)) 
     time_tlock_max_i_12__0
       (.I0(time_out_counter_reg[7]),
        .I1(time_out_counter_reg[6]),
        .O(n_0_time_tlock_max_i_12__0));
LUT2 #(
    .INIT(4'hE)) 
     time_tlock_max_i_13__0
       (.I0(time_out_counter_reg[5]),
        .I1(time_out_counter_reg[4]),
        .O(n_0_time_tlock_max_i_13__0));
LUT2 #(
    .INIT(4'h8)) 
     time_tlock_max_i_14__0
       (.I0(time_out_counter_reg[3]),
        .I1(time_out_counter_reg[2]),
        .O(n_0_time_tlock_max_i_14__0));
LUT2 #(
    .INIT(4'hE)) 
     time_tlock_max_i_15__0
       (.I0(time_out_counter_reg[1]),
        .I1(time_out_counter_reg[0]),
        .O(n_0_time_tlock_max_i_15__0));
LUT2 #(
    .INIT(4'h2)) 
     time_tlock_max_i_16__0
       (.I0(time_out_counter_reg[7]),
        .I1(time_out_counter_reg[6]),
        .O(n_0_time_tlock_max_i_16__0));
LUT2 #(
    .INIT(4'h1)) 
     time_tlock_max_i_17__0
       (.I0(time_out_counter_reg[4]),
        .I1(time_out_counter_reg[5]),
        .O(n_0_time_tlock_max_i_17__0));
LUT2 #(
    .INIT(4'h2)) 
     time_tlock_max_i_18__0
       (.I0(time_out_counter_reg[3]),
        .I1(time_out_counter_reg[2]),
        .O(n_0_time_tlock_max_i_18__0));
LUT2 #(
    .INIT(4'h1)) 
     time_tlock_max_i_19__0
       (.I0(time_out_counter_reg[0]),
        .I1(time_out_counter_reg[1]),
        .O(n_0_time_tlock_max_i_19__0));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     time_tlock_max_i_1__6
       (.I0(n_0_check_tlock_max_reg),
        .I1(time_tlock_max1),
        .I2(time_tlock_max),
        .O(n_0_time_tlock_max_i_1__6));
LUT1 #(
    .INIT(2'h1)) 
     time_tlock_max_i_4__0
       (.I0(time_out_counter_reg[16]),
        .O(n_0_time_tlock_max_i_4__0));
LUT2 #(
    .INIT(4'hE)) 
     time_tlock_max_i_6__0
       (.I0(time_out_counter_reg[15]),
        .I1(time_out_counter_reg[14]),
        .O(n_0_time_tlock_max_i_6__0));
LUT2 #(
    .INIT(4'hE)) 
     time_tlock_max_i_7__0
       (.I0(time_out_counter_reg[11]),
        .I1(time_out_counter_reg[10]),
        .O(n_0_time_tlock_max_i_7__0));
LUT2 #(
    .INIT(4'h1)) 
     time_tlock_max_i_8__0
       (.I0(time_out_counter_reg[14]),
        .I1(time_out_counter_reg[15]),
        .O(n_0_time_tlock_max_i_8__0));
LUT2 #(
    .INIT(4'h2)) 
     time_tlock_max_i_9__0
       (.I0(time_out_counter_reg[12]),
        .I1(time_out_counter_reg[13]),
        .O(n_0_time_tlock_max_i_9__0));
FDRE #(
    .INIT(1'b0)) 
     time_tlock_max_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_tlock_max_i_1__6),
        .Q(time_tlock_max),
        .R(n_0_reset_time_out_reg));
CARRY4 time_tlock_max_reg_i_2__0
       (.CI(n_0_time_tlock_max_reg_i_3__0),
        .CO({NLW_time_tlock_max_reg_i_2__0_CO_UNCONNECTED[3:1],time_tlock_max1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,time_out_counter_reg[16]}),
        .O(NLW_time_tlock_max_reg_i_2__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,n_0_time_tlock_max_i_4__0}));
CARRY4 time_tlock_max_reg_i_3__0
       (.CI(n_0_time_tlock_max_reg_i_5__0),
        .CO({n_0_time_tlock_max_reg_i_3__0,n_1_time_tlock_max_reg_i_3__0,n_2_time_tlock_max_reg_i_3__0,n_3_time_tlock_max_reg_i_3__0}),
        .CYINIT(1'b0),
        .DI({n_0_time_tlock_max_i_6__0,time_out_counter_reg[13],n_0_time_tlock_max_i_7__0,1'b0}),
        .O(NLW_time_tlock_max_reg_i_3__0_O_UNCONNECTED[3:0]),
        .S({n_0_time_tlock_max_i_8__0,n_0_time_tlock_max_i_9__0,n_0_time_tlock_max_i_10__0,n_0_time_tlock_max_i_11__0}));
CARRY4 time_tlock_max_reg_i_5__0
       (.CI(1'b0),
        .CO({n_0_time_tlock_max_reg_i_5__0,n_1_time_tlock_max_reg_i_5__0,n_2_time_tlock_max_reg_i_5__0,n_3_time_tlock_max_reg_i_5__0}),
        .CYINIT(1'b0),
        .DI({n_0_time_tlock_max_i_12__0,n_0_time_tlock_max_i_13__0,n_0_time_tlock_max_i_14__0,n_0_time_tlock_max_i_15__0}),
        .O(NLW_time_tlock_max_reg_i_5__0_O_UNCONNECTED[3:0]),
        .S({n_0_time_tlock_max_i_16__0,n_0_time_tlock_max_i_17__0,n_0_time_tlock_max_i_18__0,n_0_time_tlock_max_i_19__0}));
LUT1 #(
    .INIT(2'h1)) 
     \wait_bypass_count[0]_i_1__6 
       (.I0(n_0_run_phase_alignment_int_s3_reg),
        .O(\n_0_wait_bypass_count[0]_i_1__6 ));
LUT4 #(
    .INIT(16'h00FE)) 
     \wait_bypass_count[0]_i_2__6 
       (.I0(\n_0_wait_bypass_count[0]_i_4__6 ),
        .I1(wait_bypass_count_reg[3]),
        .I2(\n_0_wait_bypass_count[0]_i_5__6 ),
        .I3(n_0_rx_fsm_reset_done_int_s3_reg),
        .O(\n_0_wait_bypass_count[0]_i_2__6 ));
LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
     \wait_bypass_count[0]_i_4__6 
       (.I0(wait_bypass_count_reg[11]),
        .I1(wait_bypass_count_reg[4]),
        .I2(wait_bypass_count_reg[0]),
        .I3(wait_bypass_count_reg[9]),
        .I4(wait_bypass_count_reg[10]),
        .I5(wait_bypass_count_reg[2]),
        .O(\n_0_wait_bypass_count[0]_i_4__6 ));
LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
     \wait_bypass_count[0]_i_5__6 
       (.I0(wait_bypass_count_reg[1]),
        .I1(wait_bypass_count_reg[6]),
        .I2(wait_bypass_count_reg[5]),
        .I3(wait_bypass_count_reg[12]),
        .I4(wait_bypass_count_reg[8]),
        .I5(wait_bypass_count_reg[7]),
        .O(\n_0_wait_bypass_count[0]_i_5__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_6__6 
       (.I0(wait_bypass_count_reg[3]),
        .O(\n_0_wait_bypass_count[0]_i_6__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_7__6 
       (.I0(wait_bypass_count_reg[2]),
        .O(\n_0_wait_bypass_count[0]_i_7__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_8__6 
       (.I0(wait_bypass_count_reg[1]),
        .O(\n_0_wait_bypass_count[0]_i_8__6 ));
LUT1 #(
    .INIT(2'h1)) 
     \wait_bypass_count[0]_i_9__0 
       (.I0(wait_bypass_count_reg[0]),
        .O(\n_0_wait_bypass_count[0]_i_9__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[12]_i_2__6 
       (.I0(wait_bypass_count_reg[12]),
        .O(\n_0_wait_bypass_count[12]_i_2__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_2__6 
       (.I0(wait_bypass_count_reg[7]),
        .O(\n_0_wait_bypass_count[4]_i_2__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_3__6 
       (.I0(wait_bypass_count_reg[6]),
        .O(\n_0_wait_bypass_count[4]_i_3__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_4__6 
       (.I0(wait_bypass_count_reg[5]),
        .O(\n_0_wait_bypass_count[4]_i_4__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_5__6 
       (.I0(wait_bypass_count_reg[4]),
        .O(\n_0_wait_bypass_count[4]_i_5__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_2__6 
       (.I0(wait_bypass_count_reg[11]),
        .O(\n_0_wait_bypass_count[8]_i_2__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_3__6 
       (.I0(wait_bypass_count_reg[10]),
        .O(\n_0_wait_bypass_count[8]_i_3__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_4__6 
       (.I0(wait_bypass_count_reg[9]),
        .O(\n_0_wait_bypass_count[8]_i_4__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_5__6 
       (.I0(wait_bypass_count_reg[8]),
        .O(\n_0_wait_bypass_count[8]_i_5__6 ));
(* counter = "28" *) 
   FDRE \wait_bypass_count_reg[0] 
       (.C(gt1_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__6 ),
        .D(\n_7_wait_bypass_count_reg[0]_i_3__6 ),
        .Q(wait_bypass_count_reg[0]),
        .R(\n_0_wait_bypass_count[0]_i_1__6 ));
CARRY4 \wait_bypass_count_reg[0]_i_3__6 
       (.CI(1'b0),
        .CO({\n_0_wait_bypass_count_reg[0]_i_3__6 ,\n_1_wait_bypass_count_reg[0]_i_3__6 ,\n_2_wait_bypass_count_reg[0]_i_3__6 ,\n_3_wait_bypass_count_reg[0]_i_3__6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_wait_bypass_count_reg[0]_i_3__6 ,\n_5_wait_bypass_count_reg[0]_i_3__6 ,\n_6_wait_bypass_count_reg[0]_i_3__6 ,\n_7_wait_bypass_count_reg[0]_i_3__6 }),
        .S({\n_0_wait_bypass_count[0]_i_6__6 ,\n_0_wait_bypass_count[0]_i_7__6 ,\n_0_wait_bypass_count[0]_i_8__6 ,\n_0_wait_bypass_count[0]_i_9__0 }));
(* counter = "28" *) 
   FDRE \wait_bypass_count_reg[10] 
       (.C(gt1_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__6 ),
        .D(\n_5_wait_bypass_count_reg[8]_i_1__6 ),
        .Q(wait_bypass_count_reg[10]),
        .R(\n_0_wait_bypass_count[0]_i_1__6 ));
(* counter = "28" *) 
   FDRE \wait_bypass_count_reg[11] 
       (.C(gt1_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__6 ),
        .D(\n_4_wait_bypass_count_reg[8]_i_1__6 ),
        .Q(wait_bypass_count_reg[11]),
        .R(\n_0_wait_bypass_count[0]_i_1__6 ));
(* counter = "28" *) 
   FDRE \wait_bypass_count_reg[12] 
       (.C(gt1_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__6 ),
        .D(\n_7_wait_bypass_count_reg[12]_i_1__6 ),
        .Q(wait_bypass_count_reg[12]),
        .R(\n_0_wait_bypass_count[0]_i_1__6 ));
CARRY4 \wait_bypass_count_reg[12]_i_1__6 
       (.CI(\n_0_wait_bypass_count_reg[8]_i_1__6 ),
        .CO(\NLW_wait_bypass_count_reg[12]_i_1__6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_wait_bypass_count_reg[12]_i_1__6_O_UNCONNECTED [3:1],\n_7_wait_bypass_count_reg[12]_i_1__6 }),
        .S({1'b0,1'b0,1'b0,\n_0_wait_bypass_count[12]_i_2__6 }));
(* counter = "28" *) 
   FDRE \wait_bypass_count_reg[1] 
       (.C(gt1_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__6 ),
        .D(\n_6_wait_bypass_count_reg[0]_i_3__6 ),
        .Q(wait_bypass_count_reg[1]),
        .R(\n_0_wait_bypass_count[0]_i_1__6 ));
(* counter = "28" *) 
   FDRE \wait_bypass_count_reg[2] 
       (.C(gt1_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__6 ),
        .D(\n_5_wait_bypass_count_reg[0]_i_3__6 ),
        .Q(wait_bypass_count_reg[2]),
        .R(\n_0_wait_bypass_count[0]_i_1__6 ));
(* counter = "28" *) 
   FDRE \wait_bypass_count_reg[3] 
       (.C(gt1_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__6 ),
        .D(\n_4_wait_bypass_count_reg[0]_i_3__6 ),
        .Q(wait_bypass_count_reg[3]),
        .R(\n_0_wait_bypass_count[0]_i_1__6 ));
(* counter = "28" *) 
   FDRE \wait_bypass_count_reg[4] 
       (.C(gt1_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__6 ),
        .D(\n_7_wait_bypass_count_reg[4]_i_1__6 ),
        .Q(wait_bypass_count_reg[4]),
        .R(\n_0_wait_bypass_count[0]_i_1__6 ));
CARRY4 \wait_bypass_count_reg[4]_i_1__6 
       (.CI(\n_0_wait_bypass_count_reg[0]_i_3__6 ),
        .CO({\n_0_wait_bypass_count_reg[4]_i_1__6 ,\n_1_wait_bypass_count_reg[4]_i_1__6 ,\n_2_wait_bypass_count_reg[4]_i_1__6 ,\n_3_wait_bypass_count_reg[4]_i_1__6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_wait_bypass_count_reg[4]_i_1__6 ,\n_5_wait_bypass_count_reg[4]_i_1__6 ,\n_6_wait_bypass_count_reg[4]_i_1__6 ,\n_7_wait_bypass_count_reg[4]_i_1__6 }),
        .S({\n_0_wait_bypass_count[4]_i_2__6 ,\n_0_wait_bypass_count[4]_i_3__6 ,\n_0_wait_bypass_count[4]_i_4__6 ,\n_0_wait_bypass_count[4]_i_5__6 }));
(* counter = "28" *) 
   FDRE \wait_bypass_count_reg[5] 
       (.C(gt1_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__6 ),
        .D(\n_6_wait_bypass_count_reg[4]_i_1__6 ),
        .Q(wait_bypass_count_reg[5]),
        .R(\n_0_wait_bypass_count[0]_i_1__6 ));
(* counter = "28" *) 
   FDRE \wait_bypass_count_reg[6] 
       (.C(gt1_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__6 ),
        .D(\n_5_wait_bypass_count_reg[4]_i_1__6 ),
        .Q(wait_bypass_count_reg[6]),
        .R(\n_0_wait_bypass_count[0]_i_1__6 ));
(* counter = "28" *) 
   FDRE \wait_bypass_count_reg[7] 
       (.C(gt1_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__6 ),
        .D(\n_4_wait_bypass_count_reg[4]_i_1__6 ),
        .Q(wait_bypass_count_reg[7]),
        .R(\n_0_wait_bypass_count[0]_i_1__6 ));
(* counter = "28" *) 
   FDRE \wait_bypass_count_reg[8] 
       (.C(gt1_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__6 ),
        .D(\n_7_wait_bypass_count_reg[8]_i_1__6 ),
        .Q(wait_bypass_count_reg[8]),
        .R(\n_0_wait_bypass_count[0]_i_1__6 ));
CARRY4 \wait_bypass_count_reg[8]_i_1__6 
       (.CI(\n_0_wait_bypass_count_reg[4]_i_1__6 ),
        .CO({\n_0_wait_bypass_count_reg[8]_i_1__6 ,\n_1_wait_bypass_count_reg[8]_i_1__6 ,\n_2_wait_bypass_count_reg[8]_i_1__6 ,\n_3_wait_bypass_count_reg[8]_i_1__6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_wait_bypass_count_reg[8]_i_1__6 ,\n_5_wait_bypass_count_reg[8]_i_1__6 ,\n_6_wait_bypass_count_reg[8]_i_1__6 ,\n_7_wait_bypass_count_reg[8]_i_1__6 }),
        .S({\n_0_wait_bypass_count[8]_i_2__6 ,\n_0_wait_bypass_count[8]_i_3__6 ,\n_0_wait_bypass_count[8]_i_4__6 ,\n_0_wait_bypass_count[8]_i_5__6 }));
(* counter = "28" *) 
   FDRE \wait_bypass_count_reg[9] 
       (.C(gt1_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__6 ),
        .D(\n_6_wait_bypass_count_reg[8]_i_1__6 ),
        .Q(wait_bypass_count_reg[9]),
        .R(\n_0_wait_bypass_count[0]_i_1__6 ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \wait_time_cnt[0]_i_1__6 
       (.I0(wait_time_cnt_reg__0[0]),
        .O(wait_time_cnt0__6[0]));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \wait_time_cnt[1]_i_1__6 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .O(\n_0_wait_time_cnt[1]_i_1__6 ));
LUT3 #(
    .INIT(8'hE1)) 
     \wait_time_cnt[2]_i_1__6 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[2]),
        .O(wait_time_cnt0__6[2]));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT4 #(
    .INIT(16'hFE01)) 
     \wait_time_cnt[3]_i_1__6 
       (.I0(wait_time_cnt_reg__0[2]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[3]),
        .O(wait_time_cnt0__6[3]));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT5 #(
    .INIT(32'hFFFE0001)) 
     \wait_time_cnt[4]_i_1__6 
       (.I0(wait_time_cnt_reg__0[3]),
        .I1(wait_time_cnt_reg__0[2]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[1]),
        .I4(wait_time_cnt_reg__0[4]),
        .O(wait_time_cnt0__6[4]));
LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
     \wait_time_cnt[5]_i_1__6 
       (.I0(wait_time_cnt_reg__0[4]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[2]),
        .I4(wait_time_cnt_reg__0[3]),
        .I5(wait_time_cnt_reg__0[5]),
        .O(wait_time_cnt0__6[5]));
LUT6 #(
    .INIT(64'h00000000000000FE)) 
     \wait_time_cnt[6]_i_1__6 
       (.I0(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I1(check_tlock_max),
        .I2(\n_0_FSM_onehot_rx_state[10]_i_2__0 ),
        .I3(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I4(\n_0_wait_time_cnt[6]_i_4__6 ),
        .I5(\n_0_wait_time_cnt[6]_i_5__4 ),
        .O(\n_0_wait_time_cnt[6]_i_1__6 ));
LUT2 #(
    .INIT(4'hE)) 
     \wait_time_cnt[6]_i_2__0 
       (.I0(\n_0_wait_time_cnt[6]_i_6__3 ),
        .I1(wait_time_cnt_reg__0[6]),
        .O(\n_0_wait_time_cnt[6]_i_2__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \wait_time_cnt[6]_i_3__5 
       (.I0(\n_0_wait_time_cnt[6]_i_6__3 ),
        .I1(wait_time_cnt_reg__0[6]),
        .O(wait_time_cnt0__6[6]));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \wait_time_cnt[6]_i_4__6 
       (.I0(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[7] ),
        .O(\n_0_wait_time_cnt[6]_i_4__6 ));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \wait_time_cnt[6]_i_5__4 
       (.I0(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[3] ),
        .O(\n_0_wait_time_cnt[6]_i_5__4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \wait_time_cnt[6]_i_6__3 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[4]),
        .I3(wait_time_cnt_reg__0[5]),
        .I4(wait_time_cnt_reg__0[2]),
        .I5(wait_time_cnt_reg__0[3]),
        .O(\n_0_wait_time_cnt[6]_i_6__3 ));
(* counter = "26" *) 
   FDRE \wait_time_cnt_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__0 ),
        .D(wait_time_cnt0__6[0]),
        .Q(wait_time_cnt_reg__0[0]),
        .R(\n_0_wait_time_cnt[6]_i_1__6 ));
(* counter = "26" *) 
   FDRE \wait_time_cnt_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__0 ),
        .D(\n_0_wait_time_cnt[1]_i_1__6 ),
        .Q(wait_time_cnt_reg__0[1]),
        .R(\n_0_wait_time_cnt[6]_i_1__6 ));
(* counter = "26" *) 
   FDSE \wait_time_cnt_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__0 ),
        .D(wait_time_cnt0__6[2]),
        .Q(wait_time_cnt_reg__0[2]),
        .S(\n_0_wait_time_cnt[6]_i_1__6 ));
(* counter = "26" *) 
   FDRE \wait_time_cnt_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__0 ),
        .D(wait_time_cnt0__6[3]),
        .Q(wait_time_cnt_reg__0[3]),
        .R(\n_0_wait_time_cnt[6]_i_1__6 ));
(* counter = "26" *) 
   FDRE \wait_time_cnt_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__0 ),
        .D(wait_time_cnt0__6[4]),
        .Q(wait_time_cnt_reg__0[4]),
        .R(\n_0_wait_time_cnt[6]_i_1__6 ));
(* counter = "26" *) 
   FDSE \wait_time_cnt_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__0 ),
        .D(wait_time_cnt0__6[5]),
        .Q(wait_time_cnt_reg__0[5]),
        .S(\n_0_wait_time_cnt[6]_i_1__6 ));
(* counter = "26" *) 
   FDSE \wait_time_cnt_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__0 ),
        .D(wait_time_cnt0__6[6]),
        .Q(wait_time_cnt_reg__0[6]),
        .S(\n_0_wait_time_cnt[6]_i_1__6 ));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_RX_STARTUP_FSM" *) 
module gt64_rtm6r_gt64_rtm6r_RX_STARTUP_FSM__parameterized0_2
   (O1,
    GT2_RX_FSM_RESET_DONE_OUT,
    O2,
    O3,
    SYSCLK_IN,
    gt2_rxusrclk_in,
    SOFT_RESET_IN,
    I1,
    DONT_RESET_ON_DATA_ERROR_IN,
    I2,
    gt2_rxresetdone_out,
    GT2_DATA_VALID_IN,
    gt2_cplllock_out);
  output O1;
  output GT2_RX_FSM_RESET_DONE_OUT;
  output O2;
  output O3;
  input SYSCLK_IN;
  input gt2_rxusrclk_in;
  input SOFT_RESET_IN;
  input I1;
  input DONT_RESET_ON_DATA_ERROR_IN;
  input I2;
  input gt2_rxresetdone_out;
  input GT2_DATA_VALID_IN;
  input gt2_cplllock_out;

  wire DONT_RESET_ON_DATA_ERROR_IN;
  wire GT2_DATA_VALID_IN;
  wire GT2_RX_FSM_RESET_DONE_OUT;
  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire O3;
  wire SOFT_RESET_IN;
  wire SYSCLK_IN;
  wire [18:0]\adapt_wait_hw.adapt_count_reg ;
  wire check_tlock_max;
  wire data_out;
  wire gt2_cplllock_out;
  wire gt2_rxresetdone_out;
  wire gt2_rxusrclk_in;
  wire [5:0]init_wait_count_reg__0;
  wire [9:0]mmcm_lock_count_reg__0;
  wire mmcm_lock_reclocked;
  wire \n_0_FSM_onehot_rx_state[10]_i_1__1 ;
  wire \n_0_FSM_onehot_rx_state[10]_i_2__1 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_11__1 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_12__0 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_14__1 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_16__1 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_17__0 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_3__1 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_4__2 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_6__4 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_8__1 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_9__1 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_3__1 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_4__1 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_5__1 ;
  wire \n_0_FSM_onehot_rx_state[3]_i_1__1 ;
  wire \n_0_FSM_onehot_rx_state[4]_i_1__1 ;
  wire \n_0_FSM_onehot_rx_state[4]_i_2__1 ;
  wire \n_0_FSM_onehot_rx_state[4]_i_3__2 ;
  wire \n_0_FSM_onehot_rx_state[5]_i_1__1 ;
  wire \n_0_FSM_onehot_rx_state[6]_i_1__1 ;
  wire \n_0_FSM_onehot_rx_state[7]_i_1__1 ;
  wire \n_0_FSM_onehot_rx_state[7]_i_2__2 ;
  wire \n_0_FSM_onehot_rx_state[7]_i_3__1 ;
  wire \n_0_FSM_onehot_rx_state[7]_i_4__3 ;
  wire \n_0_FSM_onehot_rx_state[8]_i_1__1 ;
  wire \n_0_FSM_onehot_rx_state[8]_i_2__1 ;
  wire \n_0_FSM_onehot_rx_state[9]_i_1__1 ;
  wire \n_0_FSM_onehot_rx_state[9]_i_2__1 ;
  wire \n_0_FSM_onehot_rx_state[9]_i_3__0 ;
  wire \n_0_FSM_onehot_rx_state_reg[10] ;
  wire \n_0_FSM_onehot_rx_state_reg[11] ;
  wire \n_0_FSM_onehot_rx_state_reg[1] ;
  wire \n_0_FSM_onehot_rx_state_reg[2] ;
  wire \n_0_FSM_onehot_rx_state_reg[3] ;
  wire \n_0_FSM_onehot_rx_state_reg[4] ;
  wire \n_0_FSM_onehot_rx_state_reg[5] ;
  wire \n_0_FSM_onehot_rx_state_reg[7] ;
  wire \n_0_FSM_onehot_rx_state_reg[8] ;
  wire n_0_RXDFEAGCHOLD_i_1__1;
  wire n_0_RXDFEAGCHOLD_i_2__1;
  wire n_0_RXUSERRDY_i_1__1;
  wire n_0_RXUSERRDY_i_2__1;
  wire n_0_RXUSERRDY_i_3__0;
  wire n_0_adapt_count_reset_i_2__1;
  wire n_0_adapt_count_reset_reg;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_1__1 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_3__1 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_4__1 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_5__1 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_6__1 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_7__1 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_8__1 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_9__1 ;
  wire \n_0_adapt_wait_hw.adapt_count[12]_i_2__1 ;
  wire \n_0_adapt_wait_hw.adapt_count[12]_i_3__1 ;
  wire \n_0_adapt_wait_hw.adapt_count[12]_i_4__1 ;
  wire \n_0_adapt_wait_hw.adapt_count[12]_i_5__1 ;
  wire \n_0_adapt_wait_hw.adapt_count[16]_i_2__1 ;
  wire \n_0_adapt_wait_hw.adapt_count[16]_i_3__1 ;
  wire \n_0_adapt_wait_hw.adapt_count[16]_i_4__1 ;
  wire \n_0_adapt_wait_hw.adapt_count[4]_i_2__1 ;
  wire \n_0_adapt_wait_hw.adapt_count[4]_i_3__1 ;
  wire \n_0_adapt_wait_hw.adapt_count[4]_i_4__1 ;
  wire \n_0_adapt_wait_hw.adapt_count[4]_i_5__1 ;
  wire \n_0_adapt_wait_hw.adapt_count[8]_i_2__1 ;
  wire \n_0_adapt_wait_hw.adapt_count[8]_i_3__1 ;
  wire \n_0_adapt_wait_hw.adapt_count[8]_i_4__1 ;
  wire \n_0_adapt_wait_hw.adapt_count[8]_i_5__1 ;
  wire \n_0_adapt_wait_hw.adapt_count_reg[0]_i_2__1 ;
  wire \n_0_adapt_wait_hw.adapt_count_reg[12]_i_1__1 ;
  wire \n_0_adapt_wait_hw.adapt_count_reg[4]_i_1__1 ;
  wire \n_0_adapt_wait_hw.adapt_count_reg[8]_i_1__1 ;
  wire \n_0_adapt_wait_hw.time_out_adapt_i_1__1 ;
  wire \n_0_adapt_wait_hw.time_out_adapt_reg ;
  wire n_0_check_tlock_max_i_1__1;
  wire n_0_check_tlock_max_i_2__1;
  wire n_0_check_tlock_max_reg;
  wire n_0_gtrxreset_i_i_1__1;
  wire n_0_gtrxreset_i_i_2__1;
  wire n_0_gtrxreset_i_i_3__2;
  wire n_0_gtrxreset_i_i_4__1;
  wire \n_0_init_wait_count[0]_i_1__7 ;
  wire \n_0_init_wait_count[5]_i_1__7 ;
  wire n_0_init_wait_done_i_1__7;
  wire n_0_init_wait_done_i_2__7;
  wire n_0_init_wait_done_reg;
  wire \n_0_mmcm_lock_count[0]_i_1__7 ;
  wire \n_0_mmcm_lock_count[9]_i_2__7 ;
  wire \n_0_mmcm_lock_count[9]_i_4__7 ;
  wire n_0_mmcm_lock_reclocked_i_2__7;
  wire n_0_reset_time_out_i_6__7;
  wire n_0_reset_time_out_i_7__7;
  wire n_0_reset_time_out_i_8__4;
  wire n_0_reset_time_out_reg;
  wire n_0_reset_time_out_reg_i_3__0;
  wire n_0_run_phase_alignment_int_i_1__7;
  wire n_0_run_phase_alignment_int_i_2__5;
  wire n_0_run_phase_alignment_int_reg;
  wire n_0_run_phase_alignment_int_s3_reg;
  wire n_0_rx_fsm_reset_done_int_i_2__1;
  wire n_0_rx_fsm_reset_done_int_i_3__1;
  wire n_0_rx_fsm_reset_done_int_s3_reg;
  wire n_0_sync_CPLLLOCK;
  wire n_0_sync_data_valid;
  wire n_0_sync_mmcm_lock_reclocked;
  wire n_0_time_out_100us_i_1__1;
  wire n_0_time_out_100us_i_2__1;
  wire n_0_time_out_100us_i_3__1;
  wire n_0_time_out_100us_i_4__1;
  wire n_0_time_out_100us_reg;
  wire n_0_time_out_1us_i_1__1;
  wire n_0_time_out_1us_i_2__1;
  wire n_0_time_out_1us_i_3__1;
  wire n_0_time_out_1us_i_4__1;
  wire n_0_time_out_1us_reg;
  wire n_0_time_out_2ms_i_1__1;
  wire n_0_time_out_2ms_reg;
  wire \n_0_time_out_counter[0]_i_10__0 ;
  wire \n_0_time_out_counter[0]_i_1__1 ;
  wire \n_0_time_out_counter[0]_i_4__5 ;
  wire \n_0_time_out_counter[0]_i_5__5 ;
  wire \n_0_time_out_counter[0]_i_6__1 ;
  wire \n_0_time_out_counter[0]_i_7__1 ;
  wire \n_0_time_out_counter[0]_i_8__6 ;
  wire \n_0_time_out_counter[0]_i_9__4 ;
  wire \n_0_time_out_counter[12]_i_2__1 ;
  wire \n_0_time_out_counter[12]_i_3__1 ;
  wire \n_0_time_out_counter[12]_i_4__1 ;
  wire \n_0_time_out_counter[12]_i_5__1 ;
  wire \n_0_time_out_counter[16]_i_2__1 ;
  wire \n_0_time_out_counter[4]_i_2__1 ;
  wire \n_0_time_out_counter[4]_i_3__1 ;
  wire \n_0_time_out_counter[4]_i_4__1 ;
  wire \n_0_time_out_counter[4]_i_5__1 ;
  wire \n_0_time_out_counter[8]_i_2__1 ;
  wire \n_0_time_out_counter[8]_i_3__1 ;
  wire \n_0_time_out_counter[8]_i_4__1 ;
  wire \n_0_time_out_counter[8]_i_5__1 ;
  wire \n_0_time_out_counter_reg[0]_i_2__1 ;
  wire \n_0_time_out_counter_reg[12]_i_1__1 ;
  wire \n_0_time_out_counter_reg[4]_i_1__1 ;
  wire \n_0_time_out_counter_reg[8]_i_1__1 ;
  wire n_0_time_out_wait_bypass_i_1__7;
  wire n_0_time_out_wait_bypass_reg;
  wire n_0_time_tlock_max_i_10__1;
  wire n_0_time_tlock_max_i_11__1;
  wire n_0_time_tlock_max_i_12__1;
  wire n_0_time_tlock_max_i_13__1;
  wire n_0_time_tlock_max_i_14__1;
  wire n_0_time_tlock_max_i_15__1;
  wire n_0_time_tlock_max_i_16__1;
  wire n_0_time_tlock_max_i_17__1;
  wire n_0_time_tlock_max_i_18__1;
  wire n_0_time_tlock_max_i_19__1;
  wire n_0_time_tlock_max_i_1__7;
  wire n_0_time_tlock_max_i_4__1;
  wire n_0_time_tlock_max_i_6__1;
  wire n_0_time_tlock_max_i_7__1;
  wire n_0_time_tlock_max_i_8__1;
  wire n_0_time_tlock_max_i_9__1;
  wire n_0_time_tlock_max_reg_i_3__1;
  wire n_0_time_tlock_max_reg_i_5__1;
  wire \n_0_wait_bypass_count[0]_i_1__7 ;
  wire \n_0_wait_bypass_count[0]_i_2__7 ;
  wire \n_0_wait_bypass_count[0]_i_4__7 ;
  wire \n_0_wait_bypass_count[0]_i_5__7 ;
  wire \n_0_wait_bypass_count[0]_i_6__7 ;
  wire \n_0_wait_bypass_count[0]_i_7__7 ;
  wire \n_0_wait_bypass_count[0]_i_8__7 ;
  wire \n_0_wait_bypass_count[0]_i_9__1 ;
  wire \n_0_wait_bypass_count[12]_i_2__7 ;
  wire \n_0_wait_bypass_count[4]_i_2__7 ;
  wire \n_0_wait_bypass_count[4]_i_3__7 ;
  wire \n_0_wait_bypass_count[4]_i_4__7 ;
  wire \n_0_wait_bypass_count[4]_i_5__7 ;
  wire \n_0_wait_bypass_count[8]_i_2__7 ;
  wire \n_0_wait_bypass_count[8]_i_3__7 ;
  wire \n_0_wait_bypass_count[8]_i_4__7 ;
  wire \n_0_wait_bypass_count[8]_i_5__7 ;
  wire \n_0_wait_bypass_count_reg[0]_i_3__7 ;
  wire \n_0_wait_bypass_count_reg[4]_i_1__7 ;
  wire \n_0_wait_bypass_count_reg[8]_i_1__7 ;
  wire \n_0_wait_time_cnt[1]_i_1__7 ;
  wire \n_0_wait_time_cnt[6]_i_1__7 ;
  wire \n_0_wait_time_cnt[6]_i_2__1 ;
  wire \n_0_wait_time_cnt[6]_i_4__7 ;
  wire \n_0_wait_time_cnt[6]_i_5__8 ;
  wire \n_1_adapt_wait_hw.adapt_count_reg[0]_i_2__1 ;
  wire \n_1_adapt_wait_hw.adapt_count_reg[12]_i_1__1 ;
  wire \n_1_adapt_wait_hw.adapt_count_reg[4]_i_1__1 ;
  wire \n_1_adapt_wait_hw.adapt_count_reg[8]_i_1__1 ;
  wire n_1_sync_CPLLLOCK;
  wire n_1_sync_data_valid;
  wire n_1_sync_mmcm_lock_reclocked;
  wire \n_1_time_out_counter_reg[0]_i_2__1 ;
  wire \n_1_time_out_counter_reg[12]_i_1__1 ;
  wire \n_1_time_out_counter_reg[4]_i_1__1 ;
  wire \n_1_time_out_counter_reg[8]_i_1__1 ;
  wire n_1_time_tlock_max_reg_i_3__1;
  wire n_1_time_tlock_max_reg_i_5__1;
  wire \n_1_wait_bypass_count_reg[0]_i_3__7 ;
  wire \n_1_wait_bypass_count_reg[4]_i_1__7 ;
  wire \n_1_wait_bypass_count_reg[8]_i_1__7 ;
  wire \n_2_adapt_wait_hw.adapt_count_reg[0]_i_2__1 ;
  wire \n_2_adapt_wait_hw.adapt_count_reg[12]_i_1__1 ;
  wire \n_2_adapt_wait_hw.adapt_count_reg[16]_i_1__1 ;
  wire \n_2_adapt_wait_hw.adapt_count_reg[4]_i_1__1 ;
  wire \n_2_adapt_wait_hw.adapt_count_reg[8]_i_1__1 ;
  wire n_2_sync_CPLLLOCK;
  wire n_2_sync_data_valid;
  wire \n_2_time_out_counter_reg[0]_i_2__1 ;
  wire \n_2_time_out_counter_reg[12]_i_1__1 ;
  wire \n_2_time_out_counter_reg[4]_i_1__1 ;
  wire \n_2_time_out_counter_reg[8]_i_1__1 ;
  wire n_2_time_tlock_max_reg_i_3__1;
  wire n_2_time_tlock_max_reg_i_5__1;
  wire \n_2_wait_bypass_count_reg[0]_i_3__7 ;
  wire \n_2_wait_bypass_count_reg[4]_i_1__7 ;
  wire \n_2_wait_bypass_count_reg[8]_i_1__7 ;
  wire \n_3_adapt_wait_hw.adapt_count_reg[0]_i_2__1 ;
  wire \n_3_adapt_wait_hw.adapt_count_reg[12]_i_1__1 ;
  wire \n_3_adapt_wait_hw.adapt_count_reg[16]_i_1__1 ;
  wire \n_3_adapt_wait_hw.adapt_count_reg[4]_i_1__1 ;
  wire \n_3_adapt_wait_hw.adapt_count_reg[8]_i_1__1 ;
  wire n_3_sync_data_valid;
  wire \n_3_time_out_counter_reg[0]_i_2__1 ;
  wire \n_3_time_out_counter_reg[12]_i_1__1 ;
  wire \n_3_time_out_counter_reg[4]_i_1__1 ;
  wire \n_3_time_out_counter_reg[8]_i_1__1 ;
  wire n_3_time_tlock_max_reg_i_3__1;
  wire n_3_time_tlock_max_reg_i_5__1;
  wire \n_3_wait_bypass_count_reg[0]_i_3__7 ;
  wire \n_3_wait_bypass_count_reg[4]_i_1__7 ;
  wire \n_3_wait_bypass_count_reg[8]_i_1__7 ;
  wire \n_4_adapt_wait_hw.adapt_count_reg[0]_i_2__1 ;
  wire \n_4_adapt_wait_hw.adapt_count_reg[12]_i_1__1 ;
  wire \n_4_adapt_wait_hw.adapt_count_reg[4]_i_1__1 ;
  wire \n_4_adapt_wait_hw.adapt_count_reg[8]_i_1__1 ;
  wire n_4_sync_data_valid;
  wire \n_4_time_out_counter_reg[0]_i_2__1 ;
  wire \n_4_time_out_counter_reg[12]_i_1__1 ;
  wire \n_4_time_out_counter_reg[4]_i_1__1 ;
  wire \n_4_time_out_counter_reg[8]_i_1__1 ;
  wire \n_4_wait_bypass_count_reg[0]_i_3__7 ;
  wire \n_4_wait_bypass_count_reg[4]_i_1__7 ;
  wire \n_4_wait_bypass_count_reg[8]_i_1__7 ;
  wire \n_5_adapt_wait_hw.adapt_count_reg[0]_i_2__1 ;
  wire \n_5_adapt_wait_hw.adapt_count_reg[12]_i_1__1 ;
  wire \n_5_adapt_wait_hw.adapt_count_reg[16]_i_1__1 ;
  wire \n_5_adapt_wait_hw.adapt_count_reg[4]_i_1__1 ;
  wire \n_5_adapt_wait_hw.adapt_count_reg[8]_i_1__1 ;
  wire \n_5_time_out_counter_reg[0]_i_2__1 ;
  wire \n_5_time_out_counter_reg[12]_i_1__1 ;
  wire \n_5_time_out_counter_reg[4]_i_1__1 ;
  wire \n_5_time_out_counter_reg[8]_i_1__1 ;
  wire \n_5_wait_bypass_count_reg[0]_i_3__7 ;
  wire \n_5_wait_bypass_count_reg[4]_i_1__7 ;
  wire \n_5_wait_bypass_count_reg[8]_i_1__7 ;
  wire \n_6_adapt_wait_hw.adapt_count_reg[0]_i_2__1 ;
  wire \n_6_adapt_wait_hw.adapt_count_reg[12]_i_1__1 ;
  wire \n_6_adapt_wait_hw.adapt_count_reg[16]_i_1__1 ;
  wire \n_6_adapt_wait_hw.adapt_count_reg[4]_i_1__1 ;
  wire \n_6_adapt_wait_hw.adapt_count_reg[8]_i_1__1 ;
  wire \n_6_time_out_counter_reg[0]_i_2__1 ;
  wire \n_6_time_out_counter_reg[12]_i_1__1 ;
  wire \n_6_time_out_counter_reg[4]_i_1__1 ;
  wire \n_6_time_out_counter_reg[8]_i_1__1 ;
  wire \n_6_wait_bypass_count_reg[0]_i_3__7 ;
  wire \n_6_wait_bypass_count_reg[4]_i_1__7 ;
  wire \n_6_wait_bypass_count_reg[8]_i_1__7 ;
  wire \n_7_adapt_wait_hw.adapt_count_reg[0]_i_2__1 ;
  wire \n_7_adapt_wait_hw.adapt_count_reg[12]_i_1__1 ;
  wire \n_7_adapt_wait_hw.adapt_count_reg[16]_i_1__1 ;
  wire \n_7_adapt_wait_hw.adapt_count_reg[4]_i_1__1 ;
  wire \n_7_adapt_wait_hw.adapt_count_reg[8]_i_1__1 ;
  wire \n_7_time_out_counter_reg[0]_i_2__1 ;
  wire \n_7_time_out_counter_reg[12]_i_1__1 ;
  wire \n_7_time_out_counter_reg[16]_i_1__1 ;
  wire \n_7_time_out_counter_reg[4]_i_1__1 ;
  wire \n_7_time_out_counter_reg[8]_i_1__1 ;
  wire \n_7_wait_bypass_count_reg[0]_i_3__7 ;
  wire \n_7_wait_bypass_count_reg[12]_i_1__7 ;
  wire \n_7_wait_bypass_count_reg[4]_i_1__7 ;
  wire \n_7_wait_bypass_count_reg[8]_i_1__7 ;
  wire [5:1]p_0_in__15;
  wire [9:1]p_0_in__16;
  wire run_phase_alignment_int;
  wire rx_fsm_reset_done_int_s2;
  wire rxresetdone_s2;
  wire rxresetdone_s3;
  wire time_out_2ms;
  wire [16:0]time_out_counter_reg;
  wire time_out_wait_bypass_s2;
  wire time_out_wait_bypass_s3;
  wire time_tlock_max;
  wire time_tlock_max1;
  wire [12:0]wait_bypass_count_reg;
  wire [6:0]wait_time_cnt0__7;
  wire [6:0]wait_time_cnt_reg__0;
  wire [3:2]\NLW_adapt_wait_hw.adapt_count_reg[16]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_adapt_wait_hw.adapt_count_reg[16]_i_1__1_O_UNCONNECTED ;
  wire [3:0]\NLW_time_out_counter_reg[16]_i_1__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_time_out_counter_reg[16]_i_1__1_O_UNCONNECTED ;
  wire [3:1]NLW_time_tlock_max_reg_i_2__1_CO_UNCONNECTED;
  wire [3:0]NLW_time_tlock_max_reg_i_2__1_O_UNCONNECTED;
  wire [3:0]NLW_time_tlock_max_reg_i_3__1_O_UNCONNECTED;
  wire [3:0]NLW_time_tlock_max_reg_i_5__1_O_UNCONNECTED;
  wire [3:0]\NLW_wait_bypass_count_reg[12]_i_1__7_CO_UNCONNECTED ;
  wire [3:1]\NLW_wait_bypass_count_reg[12]_i_1__7_O_UNCONNECTED ;

LUT5 #(
    .INIT(32'h00000288)) 
     \FSM_onehot_rx_state[10]_i_1__1 
       (.I0(\n_0_FSM_onehot_rx_state[11]_i_9__1 ),
        .I1(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I2(time_out_wait_bypass_s3),
        .I3(run_phase_alignment_int),
        .I4(\n_0_FSM_onehot_rx_state[10]_i_2__1 ),
        .O(\n_0_FSM_onehot_rx_state[10]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_rx_state[10]_i_2__1 
       (.I0(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[8] ),
        .O(\n_0_FSM_onehot_rx_state[10]_i_2__1 ));
LUT6 #(
    .INIT(64'h0000000010110000)) 
     \FSM_onehot_rx_state[11]_i_11__1 
       (.I0(mmcm_lock_reclocked),
        .I1(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I2(n_0_reset_time_out_reg),
        .I3(time_tlock_max),
        .I4(\n_0_FSM_onehot_rx_state[9]_i_3__0 ),
        .I5(\n_0_FSM_onehot_rx_state[11]_i_17__0 ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_11__1 ));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT4 #(
    .INIT(16'h0002)) 
     \FSM_onehot_rx_state[11]_i_12__0 
       (.I0(\n_0_FSM_onehot_rx_state[7]_i_3__1 ),
        .I1(check_tlock_max),
        .I2(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I3(I1),
        .O(\n_0_FSM_onehot_rx_state[11]_i_12__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFE00010001)) 
     \FSM_onehot_rx_state[11]_i_14__1 
       (.I0(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I2(\n_0_FSM_onehot_rx_state[11]_i_4__2 ),
        .I3(\n_0_wait_time_cnt[6]_i_4__7 ),
        .I4(n_0_init_wait_done_reg),
        .I5(\n_0_FSM_onehot_rx_state_reg[1] ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_14__1 ));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_rx_state[11]_i_16__1 
       (.I0(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[11] ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_16__1 ));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_rx_state[11]_i_17__0 
       (.I0(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[8] ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_17__0 ));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT5 #(
    .INIT(32'h0000FF0B)) 
     \FSM_onehot_rx_state[11]_i_3__1 
       (.I0(\n_0_FSM_onehot_rx_state[11]_i_11__1 ),
        .I1(check_tlock_max),
        .I2(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I3(\n_0_FSM_onehot_rx_state[11]_i_12__0 ),
        .I4(\n_0_FSM_onehot_rx_state_reg[3] ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_3__1 ));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_rx_state[11]_i_4__2 
       (.I0(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I1(check_tlock_max),
        .O(\n_0_FSM_onehot_rx_state[11]_i_4__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF1)) 
     \FSM_onehot_rx_state[11]_i_6__4 
       (.I0(\n_0_wait_time_cnt[6]_i_5__8 ),
        .I1(wait_time_cnt_reg__0[6]),
        .I2(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I3(run_phase_alignment_int),
        .I4(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I5(\n_0_FSM_onehot_rx_state_reg[10] ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_6__4 ));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_rx_state[11]_i_8__1 
       (.I0(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I1(run_phase_alignment_int),
        .O(\n_0_FSM_onehot_rx_state[11]_i_8__1 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_rx_state[11]_i_9__1 
       (.I0(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I1(check_tlock_max),
        .I2(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I5(\n_0_FSM_onehot_rx_state_reg[1] ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_9__1 ));
LUT6 #(
    .INIT(64'hF9FD000000000000)) 
     \FSM_onehot_rx_state[2]_i_3__1 
       (.I0(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_rx_state[11]_i_4__2 ),
        .I3(n_0_time_out_2ms_reg),
        .I4(\n_0_FSM_onehot_rx_state[2]_i_5__1 ),
        .I5(\n_0_FSM_onehot_rx_state[4]_i_3__2 ),
        .O(\n_0_FSM_onehot_rx_state[2]_i_3__1 ));
LUT6 #(
    .INIT(64'h00020000AAAAAAAA)) 
     \FSM_onehot_rx_state[2]_i_4__1 
       (.I0(n_0_RXUSERRDY_i_3__0),
        .I1(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I2(run_phase_alignment_int),
        .I3(n_0_reset_time_out_reg),
        .I4(n_0_time_out_2ms_reg),
        .I5(\n_0_FSM_onehot_rx_state_reg[8] ),
        .O(\n_0_FSM_onehot_rx_state[2]_i_4__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
     \FSM_onehot_rx_state[2]_i_5__1 
       (.I0(time_tlock_max),
        .I1(n_0_reset_time_out_reg),
        .I2(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I3(check_tlock_max),
        .I4(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I5(\n_0_FSM_onehot_rx_state_reg[4] ),
        .O(\n_0_FSM_onehot_rx_state[2]_i_5__1 ));
LUT6 #(
    .INIT(64'h0000020000000000)) 
     \FSM_onehot_rx_state[3]_i_1__1 
       (.I0(\n_0_FSM_onehot_rx_state[4]_i_2__1 ),
        .I1(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I5(\n_0_FSM_onehot_rx_state[4]_i_3__2 ),
        .O(\n_0_FSM_onehot_rx_state[3]_i_1__1 ));
LUT6 #(
    .INIT(64'h0000020000000000)) 
     \FSM_onehot_rx_state[4]_i_1__1 
       (.I0(\n_0_FSM_onehot_rx_state[4]_i_2__1 ),
        .I1(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I5(\n_0_FSM_onehot_rx_state[4]_i_3__2 ),
        .O(\n_0_FSM_onehot_rx_state[4]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_rx_state[4]_i_2__1 
       (.I0(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I2(check_tlock_max),
        .I3(\n_0_FSM_onehot_rx_state_reg[4] ),
        .O(\n_0_FSM_onehot_rx_state[4]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_rx_state[4]_i_3__2 
       (.I0(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_rx_state_reg[8] ),
        .O(\n_0_FSM_onehot_rx_state[4]_i_3__2 ));
LUT4 #(
    .INIT(16'h0800)) 
     \FSM_onehot_rx_state[5]_i_1__1 
       (.I0(\n_0_FSM_onehot_rx_state[11]_i_9__1 ),
        .I1(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I2(n_0_time_out_2ms_reg),
        .I3(\n_0_FSM_onehot_rx_state[7]_i_3__1 ),
        .O(\n_0_FSM_onehot_rx_state[5]_i_1__1 ));
LUT6 #(
    .INIT(64'h0000020000000000)) 
     \FSM_onehot_rx_state[6]_i_1__1 
       (.I0(\n_0_FSM_onehot_rx_state[7]_i_4__3 ),
        .I1(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I2(check_tlock_max),
        .I3(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I5(\n_0_FSM_onehot_rx_state[7]_i_3__1 ),
        .O(\n_0_FSM_onehot_rx_state[6]_i_1__1 ));
LUT6 #(
    .INIT(64'h0000880800000000)) 
     \FSM_onehot_rx_state[7]_i_1__1 
       (.I0(\n_0_FSM_onehot_rx_state[7]_i_2__2 ),
        .I1(\n_0_FSM_onehot_rx_state[7]_i_3__1 ),
        .I2(time_tlock_max),
        .I3(n_0_reset_time_out_reg),
        .I4(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I5(\n_0_FSM_onehot_rx_state[7]_i_4__3 ),
        .O(\n_0_FSM_onehot_rx_state[7]_i_1__1 ));
LUT3 #(
    .INIT(8'h04)) 
     \FSM_onehot_rx_state[7]_i_2__2 
       (.I0(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I1(check_tlock_max),
        .I2(\n_0_FSM_onehot_rx_state_reg[5] ),
        .O(\n_0_FSM_onehot_rx_state[7]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_rx_state[7]_i_3__1 
       (.I0(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_rx_state_reg[8] ),
        .O(\n_0_FSM_onehot_rx_state[7]_i_3__1 ));
LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_rx_state[7]_i_4__3 
       (.I0(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[2] ),
        .O(\n_0_FSM_onehot_rx_state[7]_i_4__3 ));
LUT6 #(
    .INIT(64'h0000000000000200)) 
     \FSM_onehot_rx_state[8]_i_1__1 
       (.I0(\n_0_FSM_onehot_rx_state[8]_i_2__1 ),
        .I1(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I5(\n_0_FSM_onehot_rx_state_reg[3] ),
        .O(\n_0_FSM_onehot_rx_state[8]_i_1__1 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_rx_state[8]_i_2__1 
       (.I0(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I4(check_tlock_max),
        .I5(\n_0_FSM_onehot_rx_state_reg[4] ),
        .O(\n_0_FSM_onehot_rx_state[8]_i_2__1 ));
LUT6 #(
    .INIT(64'h0000000080880000)) 
     \FSM_onehot_rx_state[9]_i_1__1 
       (.I0(\n_0_FSM_onehot_rx_state[9]_i_2__1 ),
        .I1(\n_0_FSM_onehot_rx_state[9]_i_3__0 ),
        .I2(n_0_reset_time_out_reg),
        .I3(n_0_time_out_2ms_reg),
        .I4(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I5(\n_0_FSM_onehot_rx_state_reg[11] ),
        .O(\n_0_FSM_onehot_rx_state[9]_i_1__1 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_rx_state[9]_i_2__1 
       (.I0(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I4(\n_0_FSM_onehot_rx_state[11]_i_4__2 ),
        .I5(\n_0_FSM_onehot_rx_state_reg[4] ),
        .O(\n_0_FSM_onehot_rx_state[9]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_rx_state[9]_i_3__0 
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_rx_state_reg[10] ),
        .O(\n_0_FSM_onehot_rx_state[9]_i_3__0 ));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[10] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[10]_i_1__1 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[10] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[11] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(n_0_sync_data_valid),
        .Q(\n_0_FSM_onehot_rx_state_reg[11] ),
        .R(SOFT_RESET_IN));
FDSE #(
    .INIT(1'b1)) 
     \FSM_onehot_rx_state_reg[1] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_rx_state_reg[1] ),
        .S(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[2] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(n_1_sync_data_valid),
        .Q(\n_0_FSM_onehot_rx_state_reg[2] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[3] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[3]_i_1__1 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[3] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[4] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[4]_i_1__1 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[4] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[5] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[5]_i_1__1 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[5] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[6] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[6]_i_1__1 ),
        .Q(check_tlock_max),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[7] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[7]_i_1__1 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[7] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[8] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[8]_i_1__1 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[8] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[9] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[9]_i_1__1 ),
        .Q(run_phase_alignment_int),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     RXDFEAGCHOLD_i_1__1
       (.I0(\n_0_adapt_wait_hw.time_out_adapt_reg ),
        .I1(n_0_RXDFEAGCHOLD_i_2__1),
        .I2(\n_0_FSM_onehot_rx_state[9]_i_3__0 ),
        .I3(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I5(O3),
        .O(n_0_RXDFEAGCHOLD_i_1__1));
LUT5 #(
    .INIT(32'h00000040)) 
     RXDFEAGCHOLD_i_2__1
       (.I0(n_0_run_phase_alignment_int_i_2__5),
        .I1(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I2(\n_0_adapt_wait_hw.time_out_adapt_reg ),
        .I3(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[1] ),
        .O(n_0_RXDFEAGCHOLD_i_2__1));
FDRE RXDFEAGCHOLD_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_RXDFEAGCHOLD_i_1__1),
        .Q(O3),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'hFF7F7F7F88000000)) 
     RXUSERRDY_i_1__1
       (.I0(n_0_RXUSERRDY_i_2__1),
        .I1(n_0_RXUSERRDY_i_3__0),
        .I2(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I3(I2),
        .I4(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I5(O2),
        .O(n_0_RXUSERRDY_i_1__1));
LUT6 #(
    .INIT(64'h0000000000101010)) 
     RXUSERRDY_i_2__1
       (.I0(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I2(\n_0_FSM_onehot_rx_state[9]_i_3__0 ),
        .I3(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I5(\n_0_FSM_onehot_rx_state_reg[3] ),
        .O(n_0_RXUSERRDY_i_2__1));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     RXUSERRDY_i_3__0
       (.I0(check_tlock_max),
        .I1(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[1] ),
        .O(n_0_RXUSERRDY_i_3__0));
FDRE #(
    .INIT(1'b0)) 
     RXUSERRDY_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_RXUSERRDY_i_1__1),
        .Q(O2),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'h0000000000000700)) 
     adapt_count_reset_i_2__1
       (.I0(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I3(n_0_gtrxreset_i_i_2__1),
        .I4(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I5(\n_0_FSM_onehot_rx_state_reg[1] ),
        .O(n_0_adapt_count_reset_i_2__1));
FDSE #(
    .INIT(1'b0)) 
     adapt_count_reset_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_2_sync_CPLLLOCK),
        .Q(n_0_adapt_count_reset_reg),
        .S(SOFT_RESET_IN));
LUT4 #(
    .INIT(16'h7FFF)) 
     \adapt_wait_hw.adapt_count[0]_i_1__1 
       (.I0(\n_0_adapt_wait_hw.adapt_count[0]_i_3__1 ),
        .I1(\n_0_adapt_wait_hw.adapt_count[0]_i_4__1 ),
        .I2(\adapt_wait_hw.adapt_count_reg [18]),
        .I3(\n_0_adapt_wait_hw.adapt_count[0]_i_5__1 ),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_1__1 ));
LUT6 #(
    .INIT(64'h0000000000008000)) 
     \adapt_wait_hw.adapt_count[0]_i_3__1 
       (.I0(\adapt_wait_hw.adapt_count_reg [12]),
        .I1(\adapt_wait_hw.adapt_count_reg [5]),
        .I2(\adapt_wait_hw.adapt_count_reg [3]),
        .I3(\adapt_wait_hw.adapt_count_reg [13]),
        .I4(\adapt_wait_hw.adapt_count_reg [17]),
        .I5(\adapt_wait_hw.adapt_count_reg [7]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_3__1 ));
LUT6 #(
    .INIT(64'h0000000000400000)) 
     \adapt_wait_hw.adapt_count[0]_i_4__1 
       (.I0(\adapt_wait_hw.adapt_count_reg [8]),
        .I1(\adapt_wait_hw.adapt_count_reg [10]),
        .I2(\adapt_wait_hw.adapt_count_reg [6]),
        .I3(\adapt_wait_hw.adapt_count_reg [16]),
        .I4(\adapt_wait_hw.adapt_count_reg [2]),
        .I5(\adapt_wait_hw.adapt_count_reg [14]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_4__1 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \adapt_wait_hw.adapt_count[0]_i_5__1 
       (.I0(\adapt_wait_hw.adapt_count_reg [1]),
        .I1(\adapt_wait_hw.adapt_count_reg [15]),
        .I2(\adapt_wait_hw.adapt_count_reg [0]),
        .I3(\adapt_wait_hw.adapt_count_reg [4]),
        .I4(\adapt_wait_hw.adapt_count_reg [9]),
        .I5(\adapt_wait_hw.adapt_count_reg [11]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_5__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[0]_i_6__1 
       (.I0(\adapt_wait_hw.adapt_count_reg [3]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_6__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[0]_i_7__1 
       (.I0(\adapt_wait_hw.adapt_count_reg [2]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_7__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[0]_i_8__1 
       (.I0(\adapt_wait_hw.adapt_count_reg [1]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_8__1 ));
LUT1 #(
    .INIT(2'h1)) 
     \adapt_wait_hw.adapt_count[0]_i_9__1 
       (.I0(\adapt_wait_hw.adapt_count_reg [0]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_9__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[12]_i_2__1 
       (.I0(\adapt_wait_hw.adapt_count_reg [15]),
        .O(\n_0_adapt_wait_hw.adapt_count[12]_i_2__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[12]_i_3__1 
       (.I0(\adapt_wait_hw.adapt_count_reg [14]),
        .O(\n_0_adapt_wait_hw.adapt_count[12]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[12]_i_4__1 
       (.I0(\adapt_wait_hw.adapt_count_reg [13]),
        .O(\n_0_adapt_wait_hw.adapt_count[12]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[12]_i_5__1 
       (.I0(\adapt_wait_hw.adapt_count_reg [12]),
        .O(\n_0_adapt_wait_hw.adapt_count[12]_i_5__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[16]_i_2__1 
       (.I0(\adapt_wait_hw.adapt_count_reg [18]),
        .O(\n_0_adapt_wait_hw.adapt_count[16]_i_2__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[16]_i_3__1 
       (.I0(\adapt_wait_hw.adapt_count_reg [17]),
        .O(\n_0_adapt_wait_hw.adapt_count[16]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[16]_i_4__1 
       (.I0(\adapt_wait_hw.adapt_count_reg [16]),
        .O(\n_0_adapt_wait_hw.adapt_count[16]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[4]_i_2__1 
       (.I0(\adapt_wait_hw.adapt_count_reg [7]),
        .O(\n_0_adapt_wait_hw.adapt_count[4]_i_2__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[4]_i_3__1 
       (.I0(\adapt_wait_hw.adapt_count_reg [6]),
        .O(\n_0_adapt_wait_hw.adapt_count[4]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[4]_i_4__1 
       (.I0(\adapt_wait_hw.adapt_count_reg [5]),
        .O(\n_0_adapt_wait_hw.adapt_count[4]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[4]_i_5__1 
       (.I0(\adapt_wait_hw.adapt_count_reg [4]),
        .O(\n_0_adapt_wait_hw.adapt_count[4]_i_5__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[8]_i_2__1 
       (.I0(\adapt_wait_hw.adapt_count_reg [11]),
        .O(\n_0_adapt_wait_hw.adapt_count[8]_i_2__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[8]_i_3__1 
       (.I0(\adapt_wait_hw.adapt_count_reg [10]),
        .O(\n_0_adapt_wait_hw.adapt_count[8]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[8]_i_4__1 
       (.I0(\adapt_wait_hw.adapt_count_reg [9]),
        .O(\n_0_adapt_wait_hw.adapt_count[8]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[8]_i_5__1 
       (.I0(\adapt_wait_hw.adapt_count_reg [8]),
        .O(\n_0_adapt_wait_hw.adapt_count[8]_i_5__1 ));
(* counter = "67" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__1 ),
        .D(\n_7_adapt_wait_hw.adapt_count_reg[0]_i_2__1 ),
        .Q(\adapt_wait_hw.adapt_count_reg [0]),
        .R(n_0_adapt_count_reset_reg));
CARRY4 \adapt_wait_hw.adapt_count_reg[0]_i_2__1 
       (.CI(1'b0),
        .CO({\n_0_adapt_wait_hw.adapt_count_reg[0]_i_2__1 ,\n_1_adapt_wait_hw.adapt_count_reg[0]_i_2__1 ,\n_2_adapt_wait_hw.adapt_count_reg[0]_i_2__1 ,\n_3_adapt_wait_hw.adapt_count_reg[0]_i_2__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_adapt_wait_hw.adapt_count_reg[0]_i_2__1 ,\n_5_adapt_wait_hw.adapt_count_reg[0]_i_2__1 ,\n_6_adapt_wait_hw.adapt_count_reg[0]_i_2__1 ,\n_7_adapt_wait_hw.adapt_count_reg[0]_i_2__1 }),
        .S({\n_0_adapt_wait_hw.adapt_count[0]_i_6__1 ,\n_0_adapt_wait_hw.adapt_count[0]_i_7__1 ,\n_0_adapt_wait_hw.adapt_count[0]_i_8__1 ,\n_0_adapt_wait_hw.adapt_count[0]_i_9__1 }));
(* counter = "67" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[10] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__1 ),
        .D(\n_5_adapt_wait_hw.adapt_count_reg[8]_i_1__1 ),
        .Q(\adapt_wait_hw.adapt_count_reg [10]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "67" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[11] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__1 ),
        .D(\n_4_adapt_wait_hw.adapt_count_reg[8]_i_1__1 ),
        .Q(\adapt_wait_hw.adapt_count_reg [11]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "67" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[12] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__1 ),
        .D(\n_7_adapt_wait_hw.adapt_count_reg[12]_i_1__1 ),
        .Q(\adapt_wait_hw.adapt_count_reg [12]),
        .R(n_0_adapt_count_reset_reg));
CARRY4 \adapt_wait_hw.adapt_count_reg[12]_i_1__1 
       (.CI(\n_0_adapt_wait_hw.adapt_count_reg[8]_i_1__1 ),
        .CO({\n_0_adapt_wait_hw.adapt_count_reg[12]_i_1__1 ,\n_1_adapt_wait_hw.adapt_count_reg[12]_i_1__1 ,\n_2_adapt_wait_hw.adapt_count_reg[12]_i_1__1 ,\n_3_adapt_wait_hw.adapt_count_reg[12]_i_1__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_adapt_wait_hw.adapt_count_reg[12]_i_1__1 ,\n_5_adapt_wait_hw.adapt_count_reg[12]_i_1__1 ,\n_6_adapt_wait_hw.adapt_count_reg[12]_i_1__1 ,\n_7_adapt_wait_hw.adapt_count_reg[12]_i_1__1 }),
        .S({\n_0_adapt_wait_hw.adapt_count[12]_i_2__1 ,\n_0_adapt_wait_hw.adapt_count[12]_i_3__1 ,\n_0_adapt_wait_hw.adapt_count[12]_i_4__1 ,\n_0_adapt_wait_hw.adapt_count[12]_i_5__1 }));
(* counter = "67" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[13] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__1 ),
        .D(\n_6_adapt_wait_hw.adapt_count_reg[12]_i_1__1 ),
        .Q(\adapt_wait_hw.adapt_count_reg [13]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "67" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[14] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__1 ),
        .D(\n_5_adapt_wait_hw.adapt_count_reg[12]_i_1__1 ),
        .Q(\adapt_wait_hw.adapt_count_reg [14]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "67" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[15] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__1 ),
        .D(\n_4_adapt_wait_hw.adapt_count_reg[12]_i_1__1 ),
        .Q(\adapt_wait_hw.adapt_count_reg [15]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "67" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[16] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__1 ),
        .D(\n_7_adapt_wait_hw.adapt_count_reg[16]_i_1__1 ),
        .Q(\adapt_wait_hw.adapt_count_reg [16]),
        .R(n_0_adapt_count_reset_reg));
CARRY4 \adapt_wait_hw.adapt_count_reg[16]_i_1__1 
       (.CI(\n_0_adapt_wait_hw.adapt_count_reg[12]_i_1__1 ),
        .CO({\NLW_adapt_wait_hw.adapt_count_reg[16]_i_1__1_CO_UNCONNECTED [3:2],\n_2_adapt_wait_hw.adapt_count_reg[16]_i_1__1 ,\n_3_adapt_wait_hw.adapt_count_reg[16]_i_1__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_adapt_wait_hw.adapt_count_reg[16]_i_1__1_O_UNCONNECTED [3],\n_5_adapt_wait_hw.adapt_count_reg[16]_i_1__1 ,\n_6_adapt_wait_hw.adapt_count_reg[16]_i_1__1 ,\n_7_adapt_wait_hw.adapt_count_reg[16]_i_1__1 }),
        .S({1'b0,\n_0_adapt_wait_hw.adapt_count[16]_i_2__1 ,\n_0_adapt_wait_hw.adapt_count[16]_i_3__1 ,\n_0_adapt_wait_hw.adapt_count[16]_i_4__1 }));
(* counter = "67" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[17] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__1 ),
        .D(\n_6_adapt_wait_hw.adapt_count_reg[16]_i_1__1 ),
        .Q(\adapt_wait_hw.adapt_count_reg [17]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "67" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[18] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__1 ),
        .D(\n_5_adapt_wait_hw.adapt_count_reg[16]_i_1__1 ),
        .Q(\adapt_wait_hw.adapt_count_reg [18]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "67" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__1 ),
        .D(\n_6_adapt_wait_hw.adapt_count_reg[0]_i_2__1 ),
        .Q(\adapt_wait_hw.adapt_count_reg [1]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "67" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__1 ),
        .D(\n_5_adapt_wait_hw.adapt_count_reg[0]_i_2__1 ),
        .Q(\adapt_wait_hw.adapt_count_reg [2]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "67" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__1 ),
        .D(\n_4_adapt_wait_hw.adapt_count_reg[0]_i_2__1 ),
        .Q(\adapt_wait_hw.adapt_count_reg [3]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "67" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__1 ),
        .D(\n_7_adapt_wait_hw.adapt_count_reg[4]_i_1__1 ),
        .Q(\adapt_wait_hw.adapt_count_reg [4]),
        .R(n_0_adapt_count_reset_reg));
CARRY4 \adapt_wait_hw.adapt_count_reg[4]_i_1__1 
       (.CI(\n_0_adapt_wait_hw.adapt_count_reg[0]_i_2__1 ),
        .CO({\n_0_adapt_wait_hw.adapt_count_reg[4]_i_1__1 ,\n_1_adapt_wait_hw.adapt_count_reg[4]_i_1__1 ,\n_2_adapt_wait_hw.adapt_count_reg[4]_i_1__1 ,\n_3_adapt_wait_hw.adapt_count_reg[4]_i_1__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_adapt_wait_hw.adapt_count_reg[4]_i_1__1 ,\n_5_adapt_wait_hw.adapt_count_reg[4]_i_1__1 ,\n_6_adapt_wait_hw.adapt_count_reg[4]_i_1__1 ,\n_7_adapt_wait_hw.adapt_count_reg[4]_i_1__1 }),
        .S({\n_0_adapt_wait_hw.adapt_count[4]_i_2__1 ,\n_0_adapt_wait_hw.adapt_count[4]_i_3__1 ,\n_0_adapt_wait_hw.adapt_count[4]_i_4__1 ,\n_0_adapt_wait_hw.adapt_count[4]_i_5__1 }));
(* counter = "67" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__1 ),
        .D(\n_6_adapt_wait_hw.adapt_count_reg[4]_i_1__1 ),
        .Q(\adapt_wait_hw.adapt_count_reg [5]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "67" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__1 ),
        .D(\n_5_adapt_wait_hw.adapt_count_reg[4]_i_1__1 ),
        .Q(\adapt_wait_hw.adapt_count_reg [6]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "67" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[7] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__1 ),
        .D(\n_4_adapt_wait_hw.adapt_count_reg[4]_i_1__1 ),
        .Q(\adapt_wait_hw.adapt_count_reg [7]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "67" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[8] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__1 ),
        .D(\n_7_adapt_wait_hw.adapt_count_reg[8]_i_1__1 ),
        .Q(\adapt_wait_hw.adapt_count_reg [8]),
        .R(n_0_adapt_count_reset_reg));
CARRY4 \adapt_wait_hw.adapt_count_reg[8]_i_1__1 
       (.CI(\n_0_adapt_wait_hw.adapt_count_reg[4]_i_1__1 ),
        .CO({\n_0_adapt_wait_hw.adapt_count_reg[8]_i_1__1 ,\n_1_adapt_wait_hw.adapt_count_reg[8]_i_1__1 ,\n_2_adapt_wait_hw.adapt_count_reg[8]_i_1__1 ,\n_3_adapt_wait_hw.adapt_count_reg[8]_i_1__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_adapt_wait_hw.adapt_count_reg[8]_i_1__1 ,\n_5_adapt_wait_hw.adapt_count_reg[8]_i_1__1 ,\n_6_adapt_wait_hw.adapt_count_reg[8]_i_1__1 ,\n_7_adapt_wait_hw.adapt_count_reg[8]_i_1__1 }),
        .S({\n_0_adapt_wait_hw.adapt_count[8]_i_2__1 ,\n_0_adapt_wait_hw.adapt_count[8]_i_3__1 ,\n_0_adapt_wait_hw.adapt_count[8]_i_4__1 ,\n_0_adapt_wait_hw.adapt_count[8]_i_5__1 }));
(* counter = "67" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[9] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__1 ),
        .D(\n_6_adapt_wait_hw.adapt_count_reg[8]_i_1__1 ),
        .Q(\adapt_wait_hw.adapt_count_reg [9]),
        .R(n_0_adapt_count_reset_reg));
LUT6 #(
    .INIT(64'h00000000FFFF8000)) 
     \adapt_wait_hw.time_out_adapt_i_1__1 
       (.I0(\n_0_adapt_wait_hw.adapt_count[0]_i_3__1 ),
        .I1(\n_0_adapt_wait_hw.adapt_count[0]_i_4__1 ),
        .I2(\adapt_wait_hw.adapt_count_reg [18]),
        .I3(\n_0_adapt_wait_hw.adapt_count[0]_i_5__1 ),
        .I4(\n_0_adapt_wait_hw.time_out_adapt_reg ),
        .I5(n_0_adapt_count_reset_reg),
        .O(\n_0_adapt_wait_hw.time_out_adapt_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \adapt_wait_hw.time_out_adapt_reg 
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(\n_0_adapt_wait_hw.time_out_adapt_i_1__1 ),
        .Q(\n_0_adapt_wait_hw.time_out_adapt_reg ),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFF5FFFF00200000)) 
     check_tlock_max_i_1__1
       (.I0(n_0_check_tlock_max_i_2__1),
        .I1(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I2(check_tlock_max),
        .I3(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I4(\n_0_FSM_onehot_rx_state[7]_i_3__1 ),
        .I5(n_0_check_tlock_max_reg),
        .O(n_0_check_tlock_max_i_1__1));
LUT6 #(
    .INIT(64'h0000000001010100)) 
     check_tlock_max_i_2__1
       (.I0(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I4(check_tlock_max),
        .I5(\n_0_FSM_onehot_rx_state_reg[7] ),
        .O(n_0_check_tlock_max_i_2__1));
FDRE #(
    .INIT(1'b0)) 
     check_tlock_max_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_check_tlock_max_i_1__1),
        .Q(n_0_check_tlock_max_reg),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'hFFFFBFFF00002000)) 
     gtrxreset_i_i_1__1
       (.I0(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I2(n_0_gtrxreset_i_i_2__1),
        .I3(n_0_gtrxreset_i_i_3__2),
        .I4(n_0_gtrxreset_i_i_4__1),
        .I5(O1),
        .O(n_0_gtrxreset_i_i_1__1));
LUT2 #(
    .INIT(4'h1)) 
     gtrxreset_i_i_2__1
       (.I0(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[10] ),
        .O(n_0_gtrxreset_i_i_2__1));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT3 #(
    .INIT(8'h01)) 
     gtrxreset_i_i_3__2
       (.I0(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[3] ),
        .O(n_0_gtrxreset_i_i_3__2));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     gtrxreset_i_i_4__1
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I3(check_tlock_max),
        .O(n_0_gtrxreset_i_i_4__1));
FDRE #(
    .INIT(1'b0)) 
     gtrxreset_i_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_gtrxreset_i_i_1__1),
        .Q(O1),
        .R(SOFT_RESET_IN));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \init_wait_count[0]_i_1__7 
       (.I0(init_wait_count_reg__0[0]),
        .O(\n_0_init_wait_count[0]_i_1__7 ));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \init_wait_count[1]_i_1__7 
       (.I0(init_wait_count_reg__0[1]),
        .I1(init_wait_count_reg__0[0]),
        .O(p_0_in__15[1]));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \init_wait_count[2]_i_1__7 
       (.I0(init_wait_count_reg__0[2]),
        .I1(init_wait_count_reg__0[0]),
        .I2(init_wait_count_reg__0[1]),
        .O(p_0_in__15[2]));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \init_wait_count[3]_i_1__7 
       (.I0(init_wait_count_reg__0[3]),
        .I1(init_wait_count_reg__0[1]),
        .I2(init_wait_count_reg__0[0]),
        .I3(init_wait_count_reg__0[2]),
        .O(p_0_in__15[3]));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \init_wait_count[4]_i_1__7 
       (.I0(init_wait_count_reg__0[4]),
        .I1(init_wait_count_reg__0[2]),
        .I2(init_wait_count_reg__0[0]),
        .I3(init_wait_count_reg__0[1]),
        .I4(init_wait_count_reg__0[3]),
        .O(p_0_in__15[4]));
LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFFFF)) 
     \init_wait_count[5]_i_1__7 
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[4]),
        .I2(init_wait_count_reg__0[3]),
        .I3(init_wait_count_reg__0[0]),
        .I4(init_wait_count_reg__0[1]),
        .I5(init_wait_count_reg__0[2]),
        .O(\n_0_init_wait_count[5]_i_1__7 ));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \init_wait_count[5]_i_2__7 
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[3]),
        .I2(init_wait_count_reg__0[1]),
        .I3(init_wait_count_reg__0[0]),
        .I4(init_wait_count_reg__0[2]),
        .I5(init_wait_count_reg__0[4]),
        .O(p_0_in__15[5]));
(* counter = "65" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__7 ),
        .CLR(SOFT_RESET_IN),
        .D(\n_0_init_wait_count[0]_i_1__7 ),
        .Q(init_wait_count_reg__0[0]));
(* counter = "65" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__7 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__15[1]),
        .Q(init_wait_count_reg__0[1]));
(* counter = "65" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__7 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__15[2]),
        .Q(init_wait_count_reg__0[2]));
(* counter = "65" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__7 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__15[3]),
        .Q(init_wait_count_reg__0[3]));
(* counter = "65" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__7 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__15[4]),
        .Q(init_wait_count_reg__0[4]));
(* counter = "65" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__7 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__15[5]),
        .Q(init_wait_count_reg__0[5]));
LUT6 #(
    .INIT(64'hFFFFFFFF00000200)) 
     init_wait_done_i_1__7
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[4]),
        .I2(init_wait_count_reg__0[3]),
        .I3(n_0_init_wait_done_i_2__7),
        .I4(init_wait_count_reg__0[2]),
        .I5(n_0_init_wait_done_reg),
        .O(n_0_init_wait_done_i_1__7));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT2 #(
    .INIT(4'h8)) 
     init_wait_done_i_2__7
       (.I0(init_wait_count_reg__0[1]),
        .I1(init_wait_count_reg__0[0]),
        .O(n_0_init_wait_done_i_2__7));
FDCE #(
    .INIT(1'b0)) 
     init_wait_done_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .CLR(SOFT_RESET_IN),
        .D(n_0_init_wait_done_i_1__7),
        .Q(n_0_init_wait_done_reg));
LUT1 #(
    .INIT(2'h1)) 
     \mmcm_lock_count[0]_i_1__7 
       (.I0(mmcm_lock_count_reg__0[0]),
        .O(\n_0_mmcm_lock_count[0]_i_1__7 ));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \mmcm_lock_count[1]_i_1__7 
       (.I0(mmcm_lock_count_reg__0[1]),
        .I1(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__16[1]));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \mmcm_lock_count[2]_i_1__7 
       (.I0(mmcm_lock_count_reg__0[2]),
        .I1(mmcm_lock_count_reg__0[1]),
        .I2(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__16[2]));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \mmcm_lock_count[3]_i_1__7 
       (.I0(mmcm_lock_count_reg__0[3]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[1]),
        .I3(mmcm_lock_count_reg__0[2]),
        .O(p_0_in__16[3]));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \mmcm_lock_count[4]_i_1__7 
       (.I0(mmcm_lock_count_reg__0[4]),
        .I1(mmcm_lock_count_reg__0[3]),
        .I2(mmcm_lock_count_reg__0[2]),
        .I3(mmcm_lock_count_reg__0[1]),
        .I4(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__16[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \mmcm_lock_count[5]_i_1__7 
       (.I0(mmcm_lock_count_reg__0[5]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[1]),
        .I3(mmcm_lock_count_reg__0[2]),
        .I4(mmcm_lock_count_reg__0[3]),
        .I5(mmcm_lock_count_reg__0[4]),
        .O(p_0_in__16[5]));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \mmcm_lock_count[6]_i_1__7 
       (.I0(\n_0_mmcm_lock_count[9]_i_4__7 ),
        .I1(mmcm_lock_count_reg__0[6]),
        .O(p_0_in__16[6]));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT3 #(
    .INIT(8'h9A)) 
     \mmcm_lock_count[7]_i_1__7 
       (.I0(mmcm_lock_count_reg__0[7]),
        .I1(\n_0_mmcm_lock_count[9]_i_4__7 ),
        .I2(mmcm_lock_count_reg__0[6]),
        .O(p_0_in__16[7]));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT4 #(
    .INIT(16'hA6AA)) 
     \mmcm_lock_count[8]_i_1__7 
       (.I0(mmcm_lock_count_reg__0[8]),
        .I1(mmcm_lock_count_reg__0[6]),
        .I2(\n_0_mmcm_lock_count[9]_i_4__7 ),
        .I3(mmcm_lock_count_reg__0[7]),
        .O(p_0_in__16[8]));
LUT5 #(
    .INIT(32'hF7FFFFFF)) 
     \mmcm_lock_count[9]_i_2__7 
       (.I0(mmcm_lock_count_reg__0[8]),
        .I1(mmcm_lock_count_reg__0[6]),
        .I2(\n_0_mmcm_lock_count[9]_i_4__7 ),
        .I3(mmcm_lock_count_reg__0[7]),
        .I4(mmcm_lock_count_reg__0[9]),
        .O(\n_0_mmcm_lock_count[9]_i_2__7 ));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT5 #(
    .INIT(32'hA6AAAAAA)) 
     \mmcm_lock_count[9]_i_3__7 
       (.I0(mmcm_lock_count_reg__0[9]),
        .I1(mmcm_lock_count_reg__0[7]),
        .I2(\n_0_mmcm_lock_count[9]_i_4__7 ),
        .I3(mmcm_lock_count_reg__0[6]),
        .I4(mmcm_lock_count_reg__0[8]),
        .O(p_0_in__16[9]));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \mmcm_lock_count[9]_i_4__7 
       (.I0(mmcm_lock_count_reg__0[1]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[4]),
        .I3(mmcm_lock_count_reg__0[5]),
        .I4(mmcm_lock_count_reg__0[2]),
        .I5(mmcm_lock_count_reg__0[3]),
        .O(\n_0_mmcm_lock_count[9]_i_4__7 ));
(* counter = "66" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__7 ),
        .D(\n_0_mmcm_lock_count[0]_i_1__7 ),
        .Q(mmcm_lock_count_reg__0[0]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "66" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__7 ),
        .D(p_0_in__16[1]),
        .Q(mmcm_lock_count_reg__0[1]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "66" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__7 ),
        .D(p_0_in__16[2]),
        .Q(mmcm_lock_count_reg__0[2]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "66" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__7 ),
        .D(p_0_in__16[3]),
        .Q(mmcm_lock_count_reg__0[3]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "66" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__7 ),
        .D(p_0_in__16[4]),
        .Q(mmcm_lock_count_reg__0[4]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "66" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__7 ),
        .D(p_0_in__16[5]),
        .Q(mmcm_lock_count_reg__0[5]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "66" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__7 ),
        .D(p_0_in__16[6]),
        .Q(mmcm_lock_count_reg__0[6]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "66" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[7] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__7 ),
        .D(p_0_in__16[7]),
        .Q(mmcm_lock_count_reg__0[7]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "66" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[8] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__7 ),
        .D(p_0_in__16[8]),
        .Q(mmcm_lock_count_reg__0[8]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "66" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[9] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__7 ),
        .D(p_0_in__16[9]),
        .Q(mmcm_lock_count_reg__0[9]),
        .R(n_0_sync_mmcm_lock_reclocked));
LUT2 #(
    .INIT(4'h2)) 
     mmcm_lock_reclocked_i_2__7
       (.I0(mmcm_lock_count_reg__0[6]),
        .I1(\n_0_mmcm_lock_count[9]_i_4__7 ),
        .O(n_0_mmcm_lock_reclocked_i_2__7));
FDRE #(
    .INIT(1'b0)) 
     mmcm_lock_reclocked_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_1_sync_mmcm_lock_reclocked),
        .Q(mmcm_lock_reclocked),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000008800CCCC0F)) 
     reset_time_out_i_6__7
       (.I0(I1),
        .I1(\n_0_FSM_onehot_rx_state[7]_i_3__1 ),
        .I2(n_0_reset_time_out_i_8__4),
        .I3(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I4(check_tlock_max),
        .I5(\n_0_FSM_onehot_rx_state_reg[5] ),
        .O(n_0_reset_time_out_i_6__7));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     reset_time_out_i_7__7
       (.I0(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I1(\n_0_FSM_onehot_rx_state[11]_i_4__2 ),
        .I2(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I3(run_phase_alignment_int),
        .I4(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I5(\n_0_FSM_onehot_rx_state_reg[11] ),
        .O(n_0_reset_time_out_i_7__7));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT4 #(
    .INIT(16'hFEE9)) 
     reset_time_out_i_8__4
       (.I0(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[10] ),
        .O(n_0_reset_time_out_i_8__4));
FDSE #(
    .INIT(1'b0)) 
     reset_time_out_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_3_sync_data_valid),
        .Q(n_0_reset_time_out_reg),
        .S(SOFT_RESET_IN));
MUXF7 reset_time_out_reg_i_3__0
       (.I0(n_0_reset_time_out_i_6__7),
        .I1(n_0_reset_time_out_i_7__7),
        .O(n_0_reset_time_out_reg_i_3__0),
        .S(\n_0_FSM_onehot_rx_state_reg[2] ));
LUT6 #(
    .INIT(64'hFFFFDFFF00004000)) 
     run_phase_alignment_int_i_1__7
       (.I0(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I1(run_phase_alignment_int),
        .I2(n_0_gtrxreset_i_i_2__1),
        .I3(n_0_gtrxreset_i_i_3__2),
        .I4(n_0_run_phase_alignment_int_i_2__5),
        .I5(n_0_run_phase_alignment_int_reg),
        .O(n_0_run_phase_alignment_int_i_1__7));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     run_phase_alignment_int_i_2__5
       (.I0(check_tlock_max),
        .I1(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[7] ),
        .O(n_0_run_phase_alignment_int_i_2__5));
FDRE #(
    .INIT(1'b0)) 
     run_phase_alignment_int_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_run_phase_alignment_int_i_1__7),
        .Q(n_0_run_phase_alignment_int_reg),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     run_phase_alignment_int_s3_reg
       (.C(gt2_rxusrclk_in),
        .CE(1'b1),
        .D(data_out),
        .Q(n_0_run_phase_alignment_int_s3_reg),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     rx_fsm_reset_done_int_i_2__1
       (.I0(n_0_time_out_1us_reg),
        .I1(n_0_reset_time_out_reg),
        .O(n_0_rx_fsm_reset_done_int_i_2__1));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT4 #(
    .INIT(16'h0004)) 
     rx_fsm_reset_done_int_i_3__1
       (.I0(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I1(\n_0_FSM_onehot_rx_state[11]_i_9__1 ),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_rx_state_reg[8] ),
        .O(n_0_rx_fsm_reset_done_int_i_3__1));
FDRE #(
    .INIT(1'b0)) 
     rx_fsm_reset_done_int_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_4_sync_data_valid),
        .Q(GT2_RX_FSM_RESET_DONE_OUT),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     rx_fsm_reset_done_int_s3_reg
       (.C(gt2_rxusrclk_in),
        .CE(1'b1),
        .D(rx_fsm_reset_done_int_s2),
        .Q(n_0_rx_fsm_reset_done_int_s3_reg),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     rxresetdone_s3_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(rxresetdone_s2),
        .Q(rxresetdone_s3),
        .R(1'b0));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_65 sync_CPLLLOCK
       (.E(n_0_sync_CPLLLOCK),
        .I1(\n_0_FSM_onehot_rx_state[11]_i_3__1 ),
        .I10(n_0_gtrxreset_i_i_4__1),
        .I11(n_0_adapt_count_reset_reg),
        .I2(\n_0_FSM_onehot_rx_state[11]_i_4__2 ),
        .I3(\n_0_FSM_onehot_rx_state[11]_i_6__4 ),
        .I4(n_2_sync_data_valid),
        .I5(\n_0_FSM_onehot_rx_state[4]_i_3__2 ),
        .I6(\n_0_FSM_onehot_rx_state[11]_i_14__1 ),
        .I7(n_0_time_out_2ms_reg),
        .I8(I1),
        .I9(n_0_adapt_count_reset_i_2__1),
        .O1(n_1_sync_CPLLLOCK),
        .O2(n_2_sync_CPLLLOCK),
        .Q({\n_0_FSM_onehot_rx_state_reg[11] ,\n_0_FSM_onehot_rx_state_reg[7] ,\n_0_FSM_onehot_rx_state_reg[5] ,\n_0_FSM_onehot_rx_state_reg[4] ,\n_0_FSM_onehot_rx_state_reg[3] ,\n_0_FSM_onehot_rx_state_reg[2] }),
        .SYSCLK_IN(SYSCLK_IN),
        .gt2_cplllock_out(gt2_cplllock_out));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_66 sync_RXRESETDONE
       (.SYSCLK_IN(SYSCLK_IN),
        .data_out(rxresetdone_s2),
        .gt2_rxresetdone_out(gt2_rxresetdone_out));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_67 sync_data_valid
       (.D({n_0_sync_data_valid,n_1_sync_data_valid}),
        .DONT_RESET_ON_DATA_ERROR_IN(DONT_RESET_ON_DATA_ERROR_IN),
        .GT2_DATA_VALID_IN(GT2_DATA_VALID_IN),
        .GT2_RX_FSM_RESET_DONE_OUT(GT2_RX_FSM_RESET_DONE_OUT),
        .I1(n_0_reset_time_out_reg),
        .I10(n_1_sync_CPLLLOCK),
        .I11(n_0_time_out_100us_reg),
        .I12(n_0_reset_time_out_reg_i_3__0),
        .I13(n_0_rx_fsm_reset_done_int_i_2__1),
        .I14(n_0_rx_fsm_reset_done_int_i_3__1),
        .I2(n_0_time_out_1us_reg),
        .I3(\n_0_FSM_onehot_rx_state[2]_i_3__1 ),
        .I4(\n_0_FSM_onehot_rx_state[2]_i_4__1 ),
        .I5(n_0_time_out_2ms_reg),
        .I6(\n_0_FSM_onehot_rx_state[11]_i_16__1 ),
        .I7(\n_0_FSM_onehot_rx_state[11]_i_17__0 ),
        .I8(\n_0_FSM_onehot_rx_state[11]_i_8__1 ),
        .I9(\n_0_FSM_onehot_rx_state[11]_i_9__1 ),
        .O1(n_2_sync_data_valid),
        .O2(n_3_sync_data_valid),
        .O3(n_4_sync_data_valid),
        .Q({\n_0_FSM_onehot_rx_state_reg[11] ,\n_0_FSM_onehot_rx_state_reg[10] ,run_phase_alignment_int,\n_0_FSM_onehot_rx_state_reg[8] ,\n_0_FSM_onehot_rx_state_reg[7] ,check_tlock_max,\n_0_FSM_onehot_rx_state_reg[5] ,\n_0_FSM_onehot_rx_state_reg[4] ,\n_0_FSM_onehot_rx_state_reg[3] ,\n_0_FSM_onehot_rx_state_reg[2] ,\n_0_FSM_onehot_rx_state_reg[1] }),
        .SYSCLK_IN(SYSCLK_IN),
        .mmcm_lock_reclocked(mmcm_lock_reclocked),
        .rxresetdone_s3(rxresetdone_s3),
        .time_out_wait_bypass_s3(time_out_wait_bypass_s3));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_68 sync_mmcm_lock_reclocked
       (.I1(n_0_mmcm_lock_reclocked_i_2__7),
        .O1(n_1_sync_mmcm_lock_reclocked),
        .Q(mmcm_lock_count_reg__0[9:7]),
        .SR(n_0_sync_mmcm_lock_reclocked),
        .SYSCLK_IN(SYSCLK_IN),
        .mmcm_lock_reclocked(mmcm_lock_reclocked));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_69 sync_run_phase_alignment_int
       (.data_in(n_0_run_phase_alignment_int_reg),
        .data_out(data_out),
        .gt2_rxusrclk_in(gt2_rxusrclk_in));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_70 sync_rx_fsm_reset_done_int
       (.GT2_RX_FSM_RESET_DONE_OUT(GT2_RX_FSM_RESET_DONE_OUT),
        .data_out(rx_fsm_reset_done_int_s2),
        .gt2_rxusrclk_in(gt2_rxusrclk_in));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_71 sync_time_out_wait_bypass
       (.SYSCLK_IN(SYSCLK_IN),
        .data_in(n_0_time_out_wait_bypass_reg),
        .data_out(time_out_wait_bypass_s2));
LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
     time_out_100us_i_1__1
       (.I0(time_out_counter_reg[16]),
        .I1(time_out_counter_reg[14]),
        .I2(time_out_counter_reg[8]),
        .I3(time_out_counter_reg[9]),
        .I4(n_0_time_out_100us_i_2__1),
        .I5(n_0_time_out_100us_reg),
        .O(n_0_time_out_100us_i_1__1));
LUT6 #(
    .INIT(64'h0010000000000000)) 
     time_out_100us_i_2__1
       (.I0(time_out_counter_reg[10]),
        .I1(time_out_counter_reg[11]),
        .I2(time_out_counter_reg[12]),
        .I3(time_out_counter_reg[13]),
        .I4(n_0_time_out_100us_i_3__1),
        .I5(n_0_time_out_100us_i_4__1),
        .O(n_0_time_out_100us_i_2__1));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT5 #(
    .INIT(32'h00000004)) 
     time_out_100us_i_3__1
       (.I0(time_out_counter_reg[0]),
        .I1(time_out_counter_reg[3]),
        .I2(time_out_counter_reg[15]),
        .I3(time_out_counter_reg[2]),
        .I4(time_out_counter_reg[1]),
        .O(n_0_time_out_100us_i_3__1));
LUT4 #(
    .INIT(16'h0004)) 
     time_out_100us_i_4__1
       (.I0(time_out_counter_reg[6]),
        .I1(time_out_counter_reg[7]),
        .I2(time_out_counter_reg[5]),
        .I3(time_out_counter_reg[4]),
        .O(n_0_time_out_100us_i_4__1));
FDRE #(
    .INIT(1'b0)) 
     time_out_100us_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_out_100us_i_1__1),
        .Q(n_0_time_out_100us_reg),
        .R(n_0_reset_time_out_reg));
LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
     time_out_1us_i_1__1
       (.I0(n_0_time_out_1us_i_2__1),
        .I1(n_0_time_out_1us_i_3__1),
        .I2(n_0_time_out_1us_i_4__1),
        .I3(time_out_counter_reg[14]),
        .I4(time_out_counter_reg[16]),
        .I5(n_0_time_out_1us_reg),
        .O(n_0_time_out_1us_i_1__1));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     time_out_1us_i_2__1
       (.I0(time_out_counter_reg[3]),
        .I1(time_out_counter_reg[6]),
        .I2(time_out_counter_reg[0]),
        .I3(time_out_counter_reg[8]),
        .I4(time_out_counter_reg[12]),
        .I5(time_out_counter_reg[11]),
        .O(n_0_time_out_1us_i_2__1));
LUT6 #(
    .INIT(64'h0000000000100000)) 
     time_out_1us_i_3__1
       (.I0(time_out_counter_reg[15]),
        .I1(time_out_counter_reg[10]),
        .I2(time_out_counter_reg[5]),
        .I3(time_out_counter_reg[9]),
        .I4(time_out_counter_reg[4]),
        .I5(time_out_counter_reg[7]),
        .O(n_0_time_out_1us_i_3__1));
LUT3 #(
    .INIT(8'h04)) 
     time_out_1us_i_4__1
       (.I0(time_out_counter_reg[13]),
        .I1(time_out_counter_reg[1]),
        .I2(time_out_counter_reg[2]),
        .O(n_0_time_out_1us_i_4__1));
FDRE #(
    .INIT(1'b0)) 
     time_out_1us_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_out_1us_i_1__1),
        .Q(n_0_time_out_1us_reg),
        .R(n_0_reset_time_out_reg));
LUT2 #(
    .INIT(4'hE)) 
     time_out_2ms_i_1__1
       (.I0(time_out_2ms),
        .I1(n_0_time_out_2ms_reg),
        .O(n_0_time_out_2ms_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     time_out_2ms_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_out_2ms_i_1__1),
        .Q(n_0_time_out_2ms_reg),
        .R(n_0_reset_time_out_reg));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \time_out_counter[0]_i_10__0 
       (.I0(time_out_counter_reg[1]),
        .I1(time_out_counter_reg[2]),
        .O(\n_0_time_out_counter[0]_i_10__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \time_out_counter[0]_i_1__1 
       (.I0(time_out_2ms),
        .O(\n_0_time_out_counter[0]_i_1__1 ));
LUT6 #(
    .INIT(64'h0000000004000000)) 
     \time_out_counter[0]_i_3__5 
       (.I0(time_out_counter_reg[13]),
        .I1(time_out_counter_reg[10]),
        .I2(time_out_counter_reg[14]),
        .I3(\n_0_time_out_counter[0]_i_8__6 ),
        .I4(\n_0_time_out_counter[0]_i_9__4 ),
        .I5(\n_0_time_out_counter[0]_i_10__0 ),
        .O(time_out_2ms));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_4__5 
       (.I0(time_out_counter_reg[3]),
        .O(\n_0_time_out_counter[0]_i_4__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_5__5 
       (.I0(time_out_counter_reg[2]),
        .O(\n_0_time_out_counter[0]_i_5__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_6__1 
       (.I0(time_out_counter_reg[1]),
        .O(\n_0_time_out_counter[0]_i_6__1 ));
LUT1 #(
    .INIT(2'h1)) 
     \time_out_counter[0]_i_7__1 
       (.I0(time_out_counter_reg[0]),
        .O(\n_0_time_out_counter[0]_i_7__1 ));
LUT6 #(
    .INIT(64'h4000000000000000)) 
     \time_out_counter[0]_i_8__6 
       (.I0(time_out_counter_reg[4]),
        .I1(time_out_counter_reg[15]),
        .I2(time_out_counter_reg[5]),
        .I3(time_out_counter_reg[9]),
        .I4(time_out_counter_reg[7]),
        .I5(time_out_counter_reg[16]),
        .O(\n_0_time_out_counter[0]_i_8__6 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \time_out_counter[0]_i_9__4 
       (.I0(time_out_counter_reg[12]),
        .I1(time_out_counter_reg[11]),
        .I2(time_out_counter_reg[3]),
        .I3(time_out_counter_reg[6]),
        .I4(time_out_counter_reg[0]),
        .I5(time_out_counter_reg[8]),
        .O(\n_0_time_out_counter[0]_i_9__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_2__1 
       (.I0(time_out_counter_reg[15]),
        .O(\n_0_time_out_counter[12]_i_2__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_3__1 
       (.I0(time_out_counter_reg[14]),
        .O(\n_0_time_out_counter[12]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_4__1 
       (.I0(time_out_counter_reg[13]),
        .O(\n_0_time_out_counter[12]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_5__1 
       (.I0(time_out_counter_reg[12]),
        .O(\n_0_time_out_counter[12]_i_5__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[16]_i_2__1 
       (.I0(time_out_counter_reg[16]),
        .O(\n_0_time_out_counter[16]_i_2__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_2__1 
       (.I0(time_out_counter_reg[7]),
        .O(\n_0_time_out_counter[4]_i_2__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_3__1 
       (.I0(time_out_counter_reg[6]),
        .O(\n_0_time_out_counter[4]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_4__1 
       (.I0(time_out_counter_reg[5]),
        .O(\n_0_time_out_counter[4]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_5__1 
       (.I0(time_out_counter_reg[4]),
        .O(\n_0_time_out_counter[4]_i_5__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_2__1 
       (.I0(time_out_counter_reg[11]),
        .O(\n_0_time_out_counter[8]_i_2__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_3__1 
       (.I0(time_out_counter_reg[10]),
        .O(\n_0_time_out_counter[8]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_4__1 
       (.I0(time_out_counter_reg[9]),
        .O(\n_0_time_out_counter[8]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_5__1 
       (.I0(time_out_counter_reg[8]),
        .O(\n_0_time_out_counter[8]_i_5__1 ));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__1 ),
        .D(\n_7_time_out_counter_reg[0]_i_2__1 ),
        .Q(time_out_counter_reg[0]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[0]_i_2__1 
       (.CI(1'b0),
        .CO({\n_0_time_out_counter_reg[0]_i_2__1 ,\n_1_time_out_counter_reg[0]_i_2__1 ,\n_2_time_out_counter_reg[0]_i_2__1 ,\n_3_time_out_counter_reg[0]_i_2__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_time_out_counter_reg[0]_i_2__1 ,\n_5_time_out_counter_reg[0]_i_2__1 ,\n_6_time_out_counter_reg[0]_i_2__1 ,\n_7_time_out_counter_reg[0]_i_2__1 }),
        .S({\n_0_time_out_counter[0]_i_4__5 ,\n_0_time_out_counter[0]_i_5__5 ,\n_0_time_out_counter[0]_i_6__1 ,\n_0_time_out_counter[0]_i_7__1 }));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[10] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__1 ),
        .D(\n_5_time_out_counter_reg[8]_i_1__1 ),
        .Q(time_out_counter_reg[10]),
        .R(n_0_reset_time_out_reg));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[11] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__1 ),
        .D(\n_4_time_out_counter_reg[8]_i_1__1 ),
        .Q(time_out_counter_reg[11]),
        .R(n_0_reset_time_out_reg));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[12] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__1 ),
        .D(\n_7_time_out_counter_reg[12]_i_1__1 ),
        .Q(time_out_counter_reg[12]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[12]_i_1__1 
       (.CI(\n_0_time_out_counter_reg[8]_i_1__1 ),
        .CO({\n_0_time_out_counter_reg[12]_i_1__1 ,\n_1_time_out_counter_reg[12]_i_1__1 ,\n_2_time_out_counter_reg[12]_i_1__1 ,\n_3_time_out_counter_reg[12]_i_1__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[12]_i_1__1 ,\n_5_time_out_counter_reg[12]_i_1__1 ,\n_6_time_out_counter_reg[12]_i_1__1 ,\n_7_time_out_counter_reg[12]_i_1__1 }),
        .S({\n_0_time_out_counter[12]_i_2__1 ,\n_0_time_out_counter[12]_i_3__1 ,\n_0_time_out_counter[12]_i_4__1 ,\n_0_time_out_counter[12]_i_5__1 }));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[13] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__1 ),
        .D(\n_6_time_out_counter_reg[12]_i_1__1 ),
        .Q(time_out_counter_reg[13]),
        .R(n_0_reset_time_out_reg));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[14] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__1 ),
        .D(\n_5_time_out_counter_reg[12]_i_1__1 ),
        .Q(time_out_counter_reg[14]),
        .R(n_0_reset_time_out_reg));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[15] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__1 ),
        .D(\n_4_time_out_counter_reg[12]_i_1__1 ),
        .Q(time_out_counter_reg[15]),
        .R(n_0_reset_time_out_reg));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[16] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__1 ),
        .D(\n_7_time_out_counter_reg[16]_i_1__1 ),
        .Q(time_out_counter_reg[16]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[16]_i_1__1 
       (.CI(\n_0_time_out_counter_reg[12]_i_1__1 ),
        .CO(\NLW_time_out_counter_reg[16]_i_1__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_time_out_counter_reg[16]_i_1__1_O_UNCONNECTED [3:1],\n_7_time_out_counter_reg[16]_i_1__1 }),
        .S({1'b0,1'b0,1'b0,\n_0_time_out_counter[16]_i_2__1 }));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__1 ),
        .D(\n_6_time_out_counter_reg[0]_i_2__1 ),
        .Q(time_out_counter_reg[1]),
        .R(n_0_reset_time_out_reg));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__1 ),
        .D(\n_5_time_out_counter_reg[0]_i_2__1 ),
        .Q(time_out_counter_reg[2]),
        .R(n_0_reset_time_out_reg));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__1 ),
        .D(\n_4_time_out_counter_reg[0]_i_2__1 ),
        .Q(time_out_counter_reg[3]),
        .R(n_0_reset_time_out_reg));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__1 ),
        .D(\n_7_time_out_counter_reg[4]_i_1__1 ),
        .Q(time_out_counter_reg[4]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[4]_i_1__1 
       (.CI(\n_0_time_out_counter_reg[0]_i_2__1 ),
        .CO({\n_0_time_out_counter_reg[4]_i_1__1 ,\n_1_time_out_counter_reg[4]_i_1__1 ,\n_2_time_out_counter_reg[4]_i_1__1 ,\n_3_time_out_counter_reg[4]_i_1__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[4]_i_1__1 ,\n_5_time_out_counter_reg[4]_i_1__1 ,\n_6_time_out_counter_reg[4]_i_1__1 ,\n_7_time_out_counter_reg[4]_i_1__1 }),
        .S({\n_0_time_out_counter[4]_i_2__1 ,\n_0_time_out_counter[4]_i_3__1 ,\n_0_time_out_counter[4]_i_4__1 ,\n_0_time_out_counter[4]_i_5__1 }));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__1 ),
        .D(\n_6_time_out_counter_reg[4]_i_1__1 ),
        .Q(time_out_counter_reg[5]),
        .R(n_0_reset_time_out_reg));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__1 ),
        .D(\n_5_time_out_counter_reg[4]_i_1__1 ),
        .Q(time_out_counter_reg[6]),
        .R(n_0_reset_time_out_reg));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[7] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__1 ),
        .D(\n_4_time_out_counter_reg[4]_i_1__1 ),
        .Q(time_out_counter_reg[7]),
        .R(n_0_reset_time_out_reg));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[8] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__1 ),
        .D(\n_7_time_out_counter_reg[8]_i_1__1 ),
        .Q(time_out_counter_reg[8]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[8]_i_1__1 
       (.CI(\n_0_time_out_counter_reg[4]_i_1__1 ),
        .CO({\n_0_time_out_counter_reg[8]_i_1__1 ,\n_1_time_out_counter_reg[8]_i_1__1 ,\n_2_time_out_counter_reg[8]_i_1__1 ,\n_3_time_out_counter_reg[8]_i_1__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[8]_i_1__1 ,\n_5_time_out_counter_reg[8]_i_1__1 ,\n_6_time_out_counter_reg[8]_i_1__1 ,\n_7_time_out_counter_reg[8]_i_1__1 }),
        .S({\n_0_time_out_counter[8]_i_2__1 ,\n_0_time_out_counter[8]_i_3__1 ,\n_0_time_out_counter[8]_i_4__1 ,\n_0_time_out_counter[8]_i_5__1 }));
(* counter = "30" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[9] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__1 ),
        .D(\n_6_time_out_counter_reg[8]_i_1__1 ),
        .Q(time_out_counter_reg[9]),
        .R(n_0_reset_time_out_reg));
LUT6 #(
    .INIT(64'hFF00FF0100000000)) 
     time_out_wait_bypass_i_1__7
       (.I0(\n_0_wait_bypass_count[0]_i_4__7 ),
        .I1(wait_bypass_count_reg[3]),
        .I2(\n_0_wait_bypass_count[0]_i_5__7 ),
        .I3(n_0_time_out_wait_bypass_reg),
        .I4(n_0_rx_fsm_reset_done_int_s3_reg),
        .I5(n_0_run_phase_alignment_int_s3_reg),
        .O(n_0_time_out_wait_bypass_i_1__7));
FDRE #(
    .INIT(1'b0)) 
     time_out_wait_bypass_reg
       (.C(gt2_rxusrclk_in),
        .CE(1'b1),
        .D(n_0_time_out_wait_bypass_i_1__7),
        .Q(n_0_time_out_wait_bypass_reg),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     time_out_wait_bypass_s3_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(time_out_wait_bypass_s2),
        .Q(time_out_wait_bypass_s3),
        .R(1'b0));
LUT2 #(
    .INIT(4'h1)) 
     time_tlock_max_i_10__1
       (.I0(time_out_counter_reg[10]),
        .I1(time_out_counter_reg[11]),
        .O(n_0_time_tlock_max_i_10__1));
LUT2 #(
    .INIT(4'h8)) 
     time_tlock_max_i_11__1
       (.I0(time_out_counter_reg[9]),
        .I1(time_out_counter_reg[8]),
        .O(n_0_time_tlock_max_i_11__1));
LUT2 #(
    .INIT(4'h8)) 
     time_tlock_max_i_12__1
       (.I0(time_out_counter_reg[7]),
        .I1(time_out_counter_reg[6]),
        .O(n_0_time_tlock_max_i_12__1));
LUT2 #(
    .INIT(4'hE)) 
     time_tlock_max_i_13__1
       (.I0(time_out_counter_reg[5]),
        .I1(time_out_counter_reg[4]),
        .O(n_0_time_tlock_max_i_13__1));
LUT2 #(
    .INIT(4'h8)) 
     time_tlock_max_i_14__1
       (.I0(time_out_counter_reg[3]),
        .I1(time_out_counter_reg[2]),
        .O(n_0_time_tlock_max_i_14__1));
LUT2 #(
    .INIT(4'hE)) 
     time_tlock_max_i_15__1
       (.I0(time_out_counter_reg[1]),
        .I1(time_out_counter_reg[0]),
        .O(n_0_time_tlock_max_i_15__1));
LUT2 #(
    .INIT(4'h2)) 
     time_tlock_max_i_16__1
       (.I0(time_out_counter_reg[7]),
        .I1(time_out_counter_reg[6]),
        .O(n_0_time_tlock_max_i_16__1));
LUT2 #(
    .INIT(4'h1)) 
     time_tlock_max_i_17__1
       (.I0(time_out_counter_reg[4]),
        .I1(time_out_counter_reg[5]),
        .O(n_0_time_tlock_max_i_17__1));
LUT2 #(
    .INIT(4'h2)) 
     time_tlock_max_i_18__1
       (.I0(time_out_counter_reg[3]),
        .I1(time_out_counter_reg[2]),
        .O(n_0_time_tlock_max_i_18__1));
LUT2 #(
    .INIT(4'h1)) 
     time_tlock_max_i_19__1
       (.I0(time_out_counter_reg[0]),
        .I1(time_out_counter_reg[1]),
        .O(n_0_time_tlock_max_i_19__1));
LUT3 #(
    .INIT(8'hF8)) 
     time_tlock_max_i_1__7
       (.I0(n_0_check_tlock_max_reg),
        .I1(time_tlock_max1),
        .I2(time_tlock_max),
        .O(n_0_time_tlock_max_i_1__7));
LUT1 #(
    .INIT(2'h1)) 
     time_tlock_max_i_4__1
       (.I0(time_out_counter_reg[16]),
        .O(n_0_time_tlock_max_i_4__1));
LUT2 #(
    .INIT(4'hE)) 
     time_tlock_max_i_6__1
       (.I0(time_out_counter_reg[15]),
        .I1(time_out_counter_reg[14]),
        .O(n_0_time_tlock_max_i_6__1));
LUT2 #(
    .INIT(4'hE)) 
     time_tlock_max_i_7__1
       (.I0(time_out_counter_reg[11]),
        .I1(time_out_counter_reg[10]),
        .O(n_0_time_tlock_max_i_7__1));
LUT2 #(
    .INIT(4'h1)) 
     time_tlock_max_i_8__1
       (.I0(time_out_counter_reg[14]),
        .I1(time_out_counter_reg[15]),
        .O(n_0_time_tlock_max_i_8__1));
LUT2 #(
    .INIT(4'h2)) 
     time_tlock_max_i_9__1
       (.I0(time_out_counter_reg[12]),
        .I1(time_out_counter_reg[13]),
        .O(n_0_time_tlock_max_i_9__1));
FDRE #(
    .INIT(1'b0)) 
     time_tlock_max_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_tlock_max_i_1__7),
        .Q(time_tlock_max),
        .R(n_0_reset_time_out_reg));
CARRY4 time_tlock_max_reg_i_2__1
       (.CI(n_0_time_tlock_max_reg_i_3__1),
        .CO({NLW_time_tlock_max_reg_i_2__1_CO_UNCONNECTED[3:1],time_tlock_max1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,time_out_counter_reg[16]}),
        .O(NLW_time_tlock_max_reg_i_2__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,n_0_time_tlock_max_i_4__1}));
CARRY4 time_tlock_max_reg_i_3__1
       (.CI(n_0_time_tlock_max_reg_i_5__1),
        .CO({n_0_time_tlock_max_reg_i_3__1,n_1_time_tlock_max_reg_i_3__1,n_2_time_tlock_max_reg_i_3__1,n_3_time_tlock_max_reg_i_3__1}),
        .CYINIT(1'b0),
        .DI({n_0_time_tlock_max_i_6__1,time_out_counter_reg[13],n_0_time_tlock_max_i_7__1,1'b0}),
        .O(NLW_time_tlock_max_reg_i_3__1_O_UNCONNECTED[3:0]),
        .S({n_0_time_tlock_max_i_8__1,n_0_time_tlock_max_i_9__1,n_0_time_tlock_max_i_10__1,n_0_time_tlock_max_i_11__1}));
CARRY4 time_tlock_max_reg_i_5__1
       (.CI(1'b0),
        .CO({n_0_time_tlock_max_reg_i_5__1,n_1_time_tlock_max_reg_i_5__1,n_2_time_tlock_max_reg_i_5__1,n_3_time_tlock_max_reg_i_5__1}),
        .CYINIT(1'b0),
        .DI({n_0_time_tlock_max_i_12__1,n_0_time_tlock_max_i_13__1,n_0_time_tlock_max_i_14__1,n_0_time_tlock_max_i_15__1}),
        .O(NLW_time_tlock_max_reg_i_5__1_O_UNCONNECTED[3:0]),
        .S({n_0_time_tlock_max_i_16__1,n_0_time_tlock_max_i_17__1,n_0_time_tlock_max_i_18__1,n_0_time_tlock_max_i_19__1}));
LUT1 #(
    .INIT(2'h1)) 
     \wait_bypass_count[0]_i_1__7 
       (.I0(n_0_run_phase_alignment_int_s3_reg),
        .O(\n_0_wait_bypass_count[0]_i_1__7 ));
LUT4 #(
    .INIT(16'h00FE)) 
     \wait_bypass_count[0]_i_2__7 
       (.I0(\n_0_wait_bypass_count[0]_i_4__7 ),
        .I1(wait_bypass_count_reg[3]),
        .I2(\n_0_wait_bypass_count[0]_i_5__7 ),
        .I3(n_0_rx_fsm_reset_done_int_s3_reg),
        .O(\n_0_wait_bypass_count[0]_i_2__7 ));
LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
     \wait_bypass_count[0]_i_4__7 
       (.I0(wait_bypass_count_reg[11]),
        .I1(wait_bypass_count_reg[4]),
        .I2(wait_bypass_count_reg[0]),
        .I3(wait_bypass_count_reg[9]),
        .I4(wait_bypass_count_reg[10]),
        .I5(wait_bypass_count_reg[2]),
        .O(\n_0_wait_bypass_count[0]_i_4__7 ));
LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
     \wait_bypass_count[0]_i_5__7 
       (.I0(wait_bypass_count_reg[1]),
        .I1(wait_bypass_count_reg[6]),
        .I2(wait_bypass_count_reg[5]),
        .I3(wait_bypass_count_reg[12]),
        .I4(wait_bypass_count_reg[8]),
        .I5(wait_bypass_count_reg[7]),
        .O(\n_0_wait_bypass_count[0]_i_5__7 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_6__7 
       (.I0(wait_bypass_count_reg[3]),
        .O(\n_0_wait_bypass_count[0]_i_6__7 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_7__7 
       (.I0(wait_bypass_count_reg[2]),
        .O(\n_0_wait_bypass_count[0]_i_7__7 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_8__7 
       (.I0(wait_bypass_count_reg[1]),
        .O(\n_0_wait_bypass_count[0]_i_8__7 ));
LUT1 #(
    .INIT(2'h1)) 
     \wait_bypass_count[0]_i_9__1 
       (.I0(wait_bypass_count_reg[0]),
        .O(\n_0_wait_bypass_count[0]_i_9__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[12]_i_2__7 
       (.I0(wait_bypass_count_reg[12]),
        .O(\n_0_wait_bypass_count[12]_i_2__7 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_2__7 
       (.I0(wait_bypass_count_reg[7]),
        .O(\n_0_wait_bypass_count[4]_i_2__7 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_3__7 
       (.I0(wait_bypass_count_reg[6]),
        .O(\n_0_wait_bypass_count[4]_i_3__7 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_4__7 
       (.I0(wait_bypass_count_reg[5]),
        .O(\n_0_wait_bypass_count[4]_i_4__7 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_5__7 
       (.I0(wait_bypass_count_reg[4]),
        .O(\n_0_wait_bypass_count[4]_i_5__7 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_2__7 
       (.I0(wait_bypass_count_reg[11]),
        .O(\n_0_wait_bypass_count[8]_i_2__7 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_3__7 
       (.I0(wait_bypass_count_reg[10]),
        .O(\n_0_wait_bypass_count[8]_i_3__7 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_4__7 
       (.I0(wait_bypass_count_reg[9]),
        .O(\n_0_wait_bypass_count[8]_i_4__7 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_5__7 
       (.I0(wait_bypass_count_reg[8]),
        .O(\n_0_wait_bypass_count[8]_i_5__7 ));
(* counter = "31" *) 
   FDRE \wait_bypass_count_reg[0] 
       (.C(gt2_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__7 ),
        .D(\n_7_wait_bypass_count_reg[0]_i_3__7 ),
        .Q(wait_bypass_count_reg[0]),
        .R(\n_0_wait_bypass_count[0]_i_1__7 ));
CARRY4 \wait_bypass_count_reg[0]_i_3__7 
       (.CI(1'b0),
        .CO({\n_0_wait_bypass_count_reg[0]_i_3__7 ,\n_1_wait_bypass_count_reg[0]_i_3__7 ,\n_2_wait_bypass_count_reg[0]_i_3__7 ,\n_3_wait_bypass_count_reg[0]_i_3__7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_wait_bypass_count_reg[0]_i_3__7 ,\n_5_wait_bypass_count_reg[0]_i_3__7 ,\n_6_wait_bypass_count_reg[0]_i_3__7 ,\n_7_wait_bypass_count_reg[0]_i_3__7 }),
        .S({\n_0_wait_bypass_count[0]_i_6__7 ,\n_0_wait_bypass_count[0]_i_7__7 ,\n_0_wait_bypass_count[0]_i_8__7 ,\n_0_wait_bypass_count[0]_i_9__1 }));
(* counter = "31" *) 
   FDRE \wait_bypass_count_reg[10] 
       (.C(gt2_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__7 ),
        .D(\n_5_wait_bypass_count_reg[8]_i_1__7 ),
        .Q(wait_bypass_count_reg[10]),
        .R(\n_0_wait_bypass_count[0]_i_1__7 ));
(* counter = "31" *) 
   FDRE \wait_bypass_count_reg[11] 
       (.C(gt2_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__7 ),
        .D(\n_4_wait_bypass_count_reg[8]_i_1__7 ),
        .Q(wait_bypass_count_reg[11]),
        .R(\n_0_wait_bypass_count[0]_i_1__7 ));
(* counter = "31" *) 
   FDRE \wait_bypass_count_reg[12] 
       (.C(gt2_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__7 ),
        .D(\n_7_wait_bypass_count_reg[12]_i_1__7 ),
        .Q(wait_bypass_count_reg[12]),
        .R(\n_0_wait_bypass_count[0]_i_1__7 ));
CARRY4 \wait_bypass_count_reg[12]_i_1__7 
       (.CI(\n_0_wait_bypass_count_reg[8]_i_1__7 ),
        .CO(\NLW_wait_bypass_count_reg[12]_i_1__7_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_wait_bypass_count_reg[12]_i_1__7_O_UNCONNECTED [3:1],\n_7_wait_bypass_count_reg[12]_i_1__7 }),
        .S({1'b0,1'b0,1'b0,\n_0_wait_bypass_count[12]_i_2__7 }));
(* counter = "31" *) 
   FDRE \wait_bypass_count_reg[1] 
       (.C(gt2_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__7 ),
        .D(\n_6_wait_bypass_count_reg[0]_i_3__7 ),
        .Q(wait_bypass_count_reg[1]),
        .R(\n_0_wait_bypass_count[0]_i_1__7 ));
(* counter = "31" *) 
   FDRE \wait_bypass_count_reg[2] 
       (.C(gt2_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__7 ),
        .D(\n_5_wait_bypass_count_reg[0]_i_3__7 ),
        .Q(wait_bypass_count_reg[2]),
        .R(\n_0_wait_bypass_count[0]_i_1__7 ));
(* counter = "31" *) 
   FDRE \wait_bypass_count_reg[3] 
       (.C(gt2_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__7 ),
        .D(\n_4_wait_bypass_count_reg[0]_i_3__7 ),
        .Q(wait_bypass_count_reg[3]),
        .R(\n_0_wait_bypass_count[0]_i_1__7 ));
(* counter = "31" *) 
   FDRE \wait_bypass_count_reg[4] 
       (.C(gt2_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__7 ),
        .D(\n_7_wait_bypass_count_reg[4]_i_1__7 ),
        .Q(wait_bypass_count_reg[4]),
        .R(\n_0_wait_bypass_count[0]_i_1__7 ));
CARRY4 \wait_bypass_count_reg[4]_i_1__7 
       (.CI(\n_0_wait_bypass_count_reg[0]_i_3__7 ),
        .CO({\n_0_wait_bypass_count_reg[4]_i_1__7 ,\n_1_wait_bypass_count_reg[4]_i_1__7 ,\n_2_wait_bypass_count_reg[4]_i_1__7 ,\n_3_wait_bypass_count_reg[4]_i_1__7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_wait_bypass_count_reg[4]_i_1__7 ,\n_5_wait_bypass_count_reg[4]_i_1__7 ,\n_6_wait_bypass_count_reg[4]_i_1__7 ,\n_7_wait_bypass_count_reg[4]_i_1__7 }),
        .S({\n_0_wait_bypass_count[4]_i_2__7 ,\n_0_wait_bypass_count[4]_i_3__7 ,\n_0_wait_bypass_count[4]_i_4__7 ,\n_0_wait_bypass_count[4]_i_5__7 }));
(* counter = "31" *) 
   FDRE \wait_bypass_count_reg[5] 
       (.C(gt2_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__7 ),
        .D(\n_6_wait_bypass_count_reg[4]_i_1__7 ),
        .Q(wait_bypass_count_reg[5]),
        .R(\n_0_wait_bypass_count[0]_i_1__7 ));
(* counter = "31" *) 
   FDRE \wait_bypass_count_reg[6] 
       (.C(gt2_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__7 ),
        .D(\n_5_wait_bypass_count_reg[4]_i_1__7 ),
        .Q(wait_bypass_count_reg[6]),
        .R(\n_0_wait_bypass_count[0]_i_1__7 ));
(* counter = "31" *) 
   FDRE \wait_bypass_count_reg[7] 
       (.C(gt2_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__7 ),
        .D(\n_4_wait_bypass_count_reg[4]_i_1__7 ),
        .Q(wait_bypass_count_reg[7]),
        .R(\n_0_wait_bypass_count[0]_i_1__7 ));
(* counter = "31" *) 
   FDRE \wait_bypass_count_reg[8] 
       (.C(gt2_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__7 ),
        .D(\n_7_wait_bypass_count_reg[8]_i_1__7 ),
        .Q(wait_bypass_count_reg[8]),
        .R(\n_0_wait_bypass_count[0]_i_1__7 ));
CARRY4 \wait_bypass_count_reg[8]_i_1__7 
       (.CI(\n_0_wait_bypass_count_reg[4]_i_1__7 ),
        .CO({\n_0_wait_bypass_count_reg[8]_i_1__7 ,\n_1_wait_bypass_count_reg[8]_i_1__7 ,\n_2_wait_bypass_count_reg[8]_i_1__7 ,\n_3_wait_bypass_count_reg[8]_i_1__7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_wait_bypass_count_reg[8]_i_1__7 ,\n_5_wait_bypass_count_reg[8]_i_1__7 ,\n_6_wait_bypass_count_reg[8]_i_1__7 ,\n_7_wait_bypass_count_reg[8]_i_1__7 }),
        .S({\n_0_wait_bypass_count[8]_i_2__7 ,\n_0_wait_bypass_count[8]_i_3__7 ,\n_0_wait_bypass_count[8]_i_4__7 ,\n_0_wait_bypass_count[8]_i_5__7 }));
(* counter = "31" *) 
   FDRE \wait_bypass_count_reg[9] 
       (.C(gt2_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__7 ),
        .D(\n_6_wait_bypass_count_reg[8]_i_1__7 ),
        .Q(wait_bypass_count_reg[9]),
        .R(\n_0_wait_bypass_count[0]_i_1__7 ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \wait_time_cnt[0]_i_1__7 
       (.I0(wait_time_cnt_reg__0[0]),
        .O(wait_time_cnt0__7[0]));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \wait_time_cnt[1]_i_1__7 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .O(\n_0_wait_time_cnt[1]_i_1__7 ));
LUT3 #(
    .INIT(8'hE1)) 
     \wait_time_cnt[2]_i_1__7 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[2]),
        .O(wait_time_cnt0__7[2]));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT4 #(
    .INIT(16'hFE01)) 
     \wait_time_cnt[3]_i_1__7 
       (.I0(wait_time_cnt_reg__0[2]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[3]),
        .O(wait_time_cnt0__7[3]));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT5 #(
    .INIT(32'hFFFE0001)) 
     \wait_time_cnt[4]_i_1__7 
       (.I0(wait_time_cnt_reg__0[3]),
        .I1(wait_time_cnt_reg__0[2]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[1]),
        .I4(wait_time_cnt_reg__0[4]),
        .O(wait_time_cnt0__7[4]));
LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
     \wait_time_cnt[5]_i_1__7 
       (.I0(wait_time_cnt_reg__0[4]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[2]),
        .I4(wait_time_cnt_reg__0[3]),
        .I5(wait_time_cnt_reg__0[5]),
        .O(wait_time_cnt0__7[5]));
LUT6 #(
    .INIT(64'h00000000000000FE)) 
     \wait_time_cnt[6]_i_1__7 
       (.I0(check_tlock_max),
        .I1(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I2(\n_0_FSM_onehot_rx_state[10]_i_2__1 ),
        .I3(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I5(\n_0_wait_time_cnt[6]_i_4__7 ),
        .O(\n_0_wait_time_cnt[6]_i_1__7 ));
LUT2 #(
    .INIT(4'hE)) 
     \wait_time_cnt[6]_i_2__1 
       (.I0(\n_0_wait_time_cnt[6]_i_5__8 ),
        .I1(wait_time_cnt_reg__0[6]),
        .O(\n_0_wait_time_cnt[6]_i_2__1 ));
LUT2 #(
    .INIT(4'h9)) 
     \wait_time_cnt[6]_i_3__6 
       (.I0(\n_0_wait_time_cnt[6]_i_5__8 ),
        .I1(wait_time_cnt_reg__0[6]),
        .O(wait_time_cnt0__7[6]));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \wait_time_cnt[6]_i_4__7 
       (.I0(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[4] ),
        .O(\n_0_wait_time_cnt[6]_i_4__7 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \wait_time_cnt[6]_i_5__8 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[4]),
        .I3(wait_time_cnt_reg__0[5]),
        .I4(wait_time_cnt_reg__0[2]),
        .I5(wait_time_cnt_reg__0[3]),
        .O(\n_0_wait_time_cnt[6]_i_5__8 ));
(* counter = "29" *) 
   FDRE \wait_time_cnt_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__1 ),
        .D(wait_time_cnt0__7[0]),
        .Q(wait_time_cnt_reg__0[0]),
        .R(\n_0_wait_time_cnt[6]_i_1__7 ));
(* counter = "29" *) 
   FDRE \wait_time_cnt_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__1 ),
        .D(\n_0_wait_time_cnt[1]_i_1__7 ),
        .Q(wait_time_cnt_reg__0[1]),
        .R(\n_0_wait_time_cnt[6]_i_1__7 ));
(* counter = "29" *) 
   FDSE \wait_time_cnt_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__1 ),
        .D(wait_time_cnt0__7[2]),
        .Q(wait_time_cnt_reg__0[2]),
        .S(\n_0_wait_time_cnt[6]_i_1__7 ));
(* counter = "29" *) 
   FDRE \wait_time_cnt_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__1 ),
        .D(wait_time_cnt0__7[3]),
        .Q(wait_time_cnt_reg__0[3]),
        .R(\n_0_wait_time_cnt[6]_i_1__7 ));
(* counter = "29" *) 
   FDRE \wait_time_cnt_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__1 ),
        .D(wait_time_cnt0__7[4]),
        .Q(wait_time_cnt_reg__0[4]),
        .R(\n_0_wait_time_cnt[6]_i_1__7 ));
(* counter = "29" *) 
   FDSE \wait_time_cnt_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__1 ),
        .D(wait_time_cnt0__7[5]),
        .Q(wait_time_cnt_reg__0[5]),
        .S(\n_0_wait_time_cnt[6]_i_1__7 ));
(* counter = "29" *) 
   FDSE \wait_time_cnt_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__1 ),
        .D(wait_time_cnt0__7[6]),
        .Q(wait_time_cnt_reg__0[6]),
        .S(\n_0_wait_time_cnt[6]_i_1__7 ));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_RX_STARTUP_FSM" *) 
module gt64_rtm6r_gt64_rtm6r_RX_STARTUP_FSM__parameterized0_4
   (O1,
    GT3_RX_FSM_RESET_DONE_OUT,
    O2,
    O3,
    SYSCLK_IN,
    gt3_rxusrclk_in,
    SOFT_RESET_IN,
    I1,
    DONT_RESET_ON_DATA_ERROR_IN,
    I2,
    gt3_rxresetdone_out,
    GT3_DATA_VALID_IN,
    gt3_cplllock_out);
  output O1;
  output GT3_RX_FSM_RESET_DONE_OUT;
  output O2;
  output O3;
  input SYSCLK_IN;
  input gt3_rxusrclk_in;
  input SOFT_RESET_IN;
  input I1;
  input DONT_RESET_ON_DATA_ERROR_IN;
  input I2;
  input gt3_rxresetdone_out;
  input GT3_DATA_VALID_IN;
  input gt3_cplllock_out;

  wire DONT_RESET_ON_DATA_ERROR_IN;
  wire GT3_DATA_VALID_IN;
  wire GT3_RX_FSM_RESET_DONE_OUT;
  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire O3;
  wire SOFT_RESET_IN;
  wire SYSCLK_IN;
  wire [18:0]\adapt_wait_hw.adapt_count_reg ;
  wire check_tlock_max;
  wire data_out;
  wire gt3_cplllock_out;
  wire gt3_rxresetdone_out;
  wire gt3_rxusrclk_in;
  wire [5:0]init_wait_count_reg__0;
  wire [9:0]mmcm_lock_count_reg__0;
  wire mmcm_lock_reclocked;
  wire \n_0_FSM_onehot_rx_state[10]_i_1__2 ;
  wire \n_0_FSM_onehot_rx_state[10]_i_2__2 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_11__2 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_12__1 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_13__2 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_16__2 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_17__1 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_3__2 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_4__3 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_6 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_8__2 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_9__2 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_2__2 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_4__2 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_5__2 ;
  wire \n_0_FSM_onehot_rx_state[3]_i_1__2 ;
  wire \n_0_FSM_onehot_rx_state[4]_i_1__2 ;
  wire \n_0_FSM_onehot_rx_state[4]_i_2__2 ;
  wire \n_0_FSM_onehot_rx_state[5]_i_1__2 ;
  wire \n_0_FSM_onehot_rx_state[6]_i_1__2 ;
  wire \n_0_FSM_onehot_rx_state[7]_i_1__2 ;
  wire \n_0_FSM_onehot_rx_state[7]_i_2__0 ;
  wire \n_0_FSM_onehot_rx_state[7]_i_3__2 ;
  wire \n_0_FSM_onehot_rx_state[7]_i_4__0 ;
  wire \n_0_FSM_onehot_rx_state[8]_i_1__2 ;
  wire \n_0_FSM_onehot_rx_state[8]_i_2__2 ;
  wire \n_0_FSM_onehot_rx_state[8]_i_3 ;
  wire \n_0_FSM_onehot_rx_state[8]_i_4 ;
  wire \n_0_FSM_onehot_rx_state[9]_i_1__2 ;
  wire \n_0_FSM_onehot_rx_state[9]_i_2__2 ;
  wire \n_0_FSM_onehot_rx_state[9]_i_3__1 ;
  wire \n_0_FSM_onehot_rx_state_reg[10] ;
  wire \n_0_FSM_onehot_rx_state_reg[11] ;
  wire \n_0_FSM_onehot_rx_state_reg[1] ;
  wire \n_0_FSM_onehot_rx_state_reg[2] ;
  wire \n_0_FSM_onehot_rx_state_reg[3] ;
  wire \n_0_FSM_onehot_rx_state_reg[4] ;
  wire \n_0_FSM_onehot_rx_state_reg[5] ;
  wire \n_0_FSM_onehot_rx_state_reg[7] ;
  wire \n_0_FSM_onehot_rx_state_reg[8] ;
  wire n_0_RXDFEAGCHOLD_i_1__2;
  wire n_0_RXDFEAGCHOLD_i_2__2;
  wire n_0_RXUSERRDY_i_1__2;
  wire n_0_RXUSERRDY_i_2__2;
  wire n_0_adapt_count_reset_i_2__2;
  wire n_0_adapt_count_reset_reg;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_1__2 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_3__2 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_4__2 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_5__2 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_6__2 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_7__2 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_8__2 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_9__2 ;
  wire \n_0_adapt_wait_hw.adapt_count[12]_i_2__2 ;
  wire \n_0_adapt_wait_hw.adapt_count[12]_i_3__2 ;
  wire \n_0_adapt_wait_hw.adapt_count[12]_i_4__2 ;
  wire \n_0_adapt_wait_hw.adapt_count[12]_i_5__2 ;
  wire \n_0_adapt_wait_hw.adapt_count[16]_i_2__2 ;
  wire \n_0_adapt_wait_hw.adapt_count[16]_i_3__2 ;
  wire \n_0_adapt_wait_hw.adapt_count[16]_i_4__2 ;
  wire \n_0_adapt_wait_hw.adapt_count[4]_i_2__2 ;
  wire \n_0_adapt_wait_hw.adapt_count[4]_i_3__2 ;
  wire \n_0_adapt_wait_hw.adapt_count[4]_i_4__2 ;
  wire \n_0_adapt_wait_hw.adapt_count[4]_i_5__2 ;
  wire \n_0_adapt_wait_hw.adapt_count[8]_i_2__2 ;
  wire \n_0_adapt_wait_hw.adapt_count[8]_i_3__2 ;
  wire \n_0_adapt_wait_hw.adapt_count[8]_i_4__2 ;
  wire \n_0_adapt_wait_hw.adapt_count[8]_i_5__2 ;
  wire \n_0_adapt_wait_hw.adapt_count_reg[0]_i_2__2 ;
  wire \n_0_adapt_wait_hw.adapt_count_reg[12]_i_1__2 ;
  wire \n_0_adapt_wait_hw.adapt_count_reg[4]_i_1__2 ;
  wire \n_0_adapt_wait_hw.adapt_count_reg[8]_i_1__2 ;
  wire \n_0_adapt_wait_hw.time_out_adapt_i_1__2 ;
  wire \n_0_adapt_wait_hw.time_out_adapt_reg ;
  wire n_0_check_tlock_max_i_1__2;
  wire n_0_check_tlock_max_i_2__2;
  wire n_0_check_tlock_max_reg;
  wire n_0_gtrxreset_i_i_1__2;
  wire n_0_gtrxreset_i_i_2__4;
  wire n_0_gtrxreset_i_i_3;
  wire n_0_gtrxreset_i_i_4__2;
  wire \n_0_init_wait_count[0]_i_1__8 ;
  wire \n_0_init_wait_count[5]_i_1__8 ;
  wire n_0_init_wait_done_i_1__8;
  wire n_0_init_wait_done_i_2__8;
  wire n_0_init_wait_done_reg;
  wire \n_0_mmcm_lock_count[0]_i_1__8 ;
  wire \n_0_mmcm_lock_count[9]_i_2__8 ;
  wire \n_0_mmcm_lock_count[9]_i_4__8 ;
  wire n_0_mmcm_lock_reclocked_i_2__8;
  wire n_0_reset_time_out_i_3__5;
  wire n_0_reset_time_out_i_6__8;
  wire n_0_reset_time_out_i_7__8;
  wire n_0_reset_time_out_reg;
  wire n_0_run_phase_alignment_int_i_1__8;
  wire n_0_run_phase_alignment_int_i_2__6;
  wire n_0_run_phase_alignment_int_reg;
  wire n_0_run_phase_alignment_int_s3_reg;
  wire n_0_rx_fsm_reset_done_int_i_2__2;
  wire n_0_rx_fsm_reset_done_int_i_3__4;
  wire n_0_rx_fsm_reset_done_int_s3_reg;
  wire n_0_sync_CPLLLOCK;
  wire n_0_sync_data_valid;
  wire n_0_sync_mmcm_lock_reclocked;
  wire n_0_time_out_100us_i_1__2;
  wire n_0_time_out_100us_i_2__2;
  wire n_0_time_out_100us_i_3__2;
  wire n_0_time_out_100us_i_4__2;
  wire n_0_time_out_100us_reg;
  wire n_0_time_out_1us_i_1__2;
  wire n_0_time_out_1us_i_2__2;
  wire n_0_time_out_1us_i_3__2;
  wire n_0_time_out_1us_i_4__2;
  wire n_0_time_out_1us_reg;
  wire n_0_time_out_2ms_i_1__2;
  wire n_0_time_out_2ms_reg;
  wire \n_0_time_out_counter[0]_i_10__2 ;
  wire \n_0_time_out_counter[0]_i_1__2 ;
  wire \n_0_time_out_counter[0]_i_4__6 ;
  wire \n_0_time_out_counter[0]_i_5__6 ;
  wire \n_0_time_out_counter[0]_i_6__2 ;
  wire \n_0_time_out_counter[0]_i_7__2 ;
  wire \n_0_time_out_counter[0]_i_8__0 ;
  wire \n_0_time_out_counter[0]_i_9__8 ;
  wire \n_0_time_out_counter[12]_i_2__2 ;
  wire \n_0_time_out_counter[12]_i_3__2 ;
  wire \n_0_time_out_counter[12]_i_4__2 ;
  wire \n_0_time_out_counter[12]_i_5__2 ;
  wire \n_0_time_out_counter[16]_i_2__2 ;
  wire \n_0_time_out_counter[4]_i_2__2 ;
  wire \n_0_time_out_counter[4]_i_3__2 ;
  wire \n_0_time_out_counter[4]_i_4__2 ;
  wire \n_0_time_out_counter[4]_i_5__2 ;
  wire \n_0_time_out_counter[8]_i_2__2 ;
  wire \n_0_time_out_counter[8]_i_3__2 ;
  wire \n_0_time_out_counter[8]_i_4__2 ;
  wire \n_0_time_out_counter[8]_i_5__2 ;
  wire \n_0_time_out_counter_reg[0]_i_2__2 ;
  wire \n_0_time_out_counter_reg[12]_i_1__2 ;
  wire \n_0_time_out_counter_reg[4]_i_1__2 ;
  wire \n_0_time_out_counter_reg[8]_i_1__2 ;
  wire n_0_time_out_wait_bypass_i_1__8;
  wire n_0_time_out_wait_bypass_reg;
  wire n_0_time_tlock_max_i_10__2;
  wire n_0_time_tlock_max_i_11__2;
  wire n_0_time_tlock_max_i_12__2;
  wire n_0_time_tlock_max_i_13__2;
  wire n_0_time_tlock_max_i_14__2;
  wire n_0_time_tlock_max_i_15__2;
  wire n_0_time_tlock_max_i_16__2;
  wire n_0_time_tlock_max_i_17__2;
  wire n_0_time_tlock_max_i_18__2;
  wire n_0_time_tlock_max_i_19__2;
  wire n_0_time_tlock_max_i_1__8;
  wire n_0_time_tlock_max_i_4__2;
  wire n_0_time_tlock_max_i_6__2;
  wire n_0_time_tlock_max_i_7__2;
  wire n_0_time_tlock_max_i_8__2;
  wire n_0_time_tlock_max_i_9__2;
  wire n_0_time_tlock_max_reg_i_3__2;
  wire n_0_time_tlock_max_reg_i_5__2;
  wire \n_0_wait_bypass_count[0]_i_1__8 ;
  wire \n_0_wait_bypass_count[0]_i_2__8 ;
  wire \n_0_wait_bypass_count[0]_i_4__8 ;
  wire \n_0_wait_bypass_count[0]_i_5__8 ;
  wire \n_0_wait_bypass_count[0]_i_6__8 ;
  wire \n_0_wait_bypass_count[0]_i_7__8 ;
  wire \n_0_wait_bypass_count[0]_i_8__8 ;
  wire \n_0_wait_bypass_count[0]_i_9__2 ;
  wire \n_0_wait_bypass_count[12]_i_2__8 ;
  wire \n_0_wait_bypass_count[4]_i_2__8 ;
  wire \n_0_wait_bypass_count[4]_i_3__8 ;
  wire \n_0_wait_bypass_count[4]_i_4__8 ;
  wire \n_0_wait_bypass_count[4]_i_5__8 ;
  wire \n_0_wait_bypass_count[8]_i_2__8 ;
  wire \n_0_wait_bypass_count[8]_i_3__8 ;
  wire \n_0_wait_bypass_count[8]_i_4__8 ;
  wire \n_0_wait_bypass_count[8]_i_5__8 ;
  wire \n_0_wait_bypass_count_reg[0]_i_3__8 ;
  wire \n_0_wait_bypass_count_reg[4]_i_1__8 ;
  wire \n_0_wait_bypass_count_reg[8]_i_1__8 ;
  wire \n_0_wait_time_cnt[1]_i_1__8 ;
  wire \n_0_wait_time_cnt[6]_i_1__8 ;
  wire \n_0_wait_time_cnt[6]_i_2__2 ;
  wire \n_0_wait_time_cnt[6]_i_4__8 ;
  wire \n_0_wait_time_cnt[6]_i_5__9 ;
  wire \n_1_adapt_wait_hw.adapt_count_reg[0]_i_2__2 ;
  wire \n_1_adapt_wait_hw.adapt_count_reg[12]_i_1__2 ;
  wire \n_1_adapt_wait_hw.adapt_count_reg[4]_i_1__2 ;
  wire \n_1_adapt_wait_hw.adapt_count_reg[8]_i_1__2 ;
  wire n_1_sync_CPLLLOCK;
  wire n_1_sync_data_valid;
  wire n_1_sync_mmcm_lock_reclocked;
  wire \n_1_time_out_counter_reg[0]_i_2__2 ;
  wire \n_1_time_out_counter_reg[12]_i_1__2 ;
  wire \n_1_time_out_counter_reg[4]_i_1__2 ;
  wire \n_1_time_out_counter_reg[8]_i_1__2 ;
  wire n_1_time_tlock_max_reg_i_3__2;
  wire n_1_time_tlock_max_reg_i_5__2;
  wire \n_1_wait_bypass_count_reg[0]_i_3__8 ;
  wire \n_1_wait_bypass_count_reg[4]_i_1__8 ;
  wire \n_1_wait_bypass_count_reg[8]_i_1__8 ;
  wire \n_2_adapt_wait_hw.adapt_count_reg[0]_i_2__2 ;
  wire \n_2_adapt_wait_hw.adapt_count_reg[12]_i_1__2 ;
  wire \n_2_adapt_wait_hw.adapt_count_reg[16]_i_1__2 ;
  wire \n_2_adapt_wait_hw.adapt_count_reg[4]_i_1__2 ;
  wire \n_2_adapt_wait_hw.adapt_count_reg[8]_i_1__2 ;
  wire n_2_sync_CPLLLOCK;
  wire n_2_sync_data_valid;
  wire \n_2_time_out_counter_reg[0]_i_2__2 ;
  wire \n_2_time_out_counter_reg[12]_i_1__2 ;
  wire \n_2_time_out_counter_reg[4]_i_1__2 ;
  wire \n_2_time_out_counter_reg[8]_i_1__2 ;
  wire n_2_time_tlock_max_reg_i_3__2;
  wire n_2_time_tlock_max_reg_i_5__2;
  wire \n_2_wait_bypass_count_reg[0]_i_3__8 ;
  wire \n_2_wait_bypass_count_reg[4]_i_1__8 ;
  wire \n_2_wait_bypass_count_reg[8]_i_1__8 ;
  wire \n_3_adapt_wait_hw.adapt_count_reg[0]_i_2__2 ;
  wire \n_3_adapt_wait_hw.adapt_count_reg[12]_i_1__2 ;
  wire \n_3_adapt_wait_hw.adapt_count_reg[16]_i_1__2 ;
  wire \n_3_adapt_wait_hw.adapt_count_reg[4]_i_1__2 ;
  wire \n_3_adapt_wait_hw.adapt_count_reg[8]_i_1__2 ;
  wire n_3_sync_data_valid;
  wire \n_3_time_out_counter_reg[0]_i_2__2 ;
  wire \n_3_time_out_counter_reg[12]_i_1__2 ;
  wire \n_3_time_out_counter_reg[4]_i_1__2 ;
  wire \n_3_time_out_counter_reg[8]_i_1__2 ;
  wire n_3_time_tlock_max_reg_i_3__2;
  wire n_3_time_tlock_max_reg_i_5__2;
  wire \n_3_wait_bypass_count_reg[0]_i_3__8 ;
  wire \n_3_wait_bypass_count_reg[4]_i_1__8 ;
  wire \n_3_wait_bypass_count_reg[8]_i_1__8 ;
  wire \n_4_adapt_wait_hw.adapt_count_reg[0]_i_2__2 ;
  wire \n_4_adapt_wait_hw.adapt_count_reg[12]_i_1__2 ;
  wire \n_4_adapt_wait_hw.adapt_count_reg[4]_i_1__2 ;
  wire \n_4_adapt_wait_hw.adapt_count_reg[8]_i_1__2 ;
  wire n_4_sync_data_valid;
  wire \n_4_time_out_counter_reg[0]_i_2__2 ;
  wire \n_4_time_out_counter_reg[12]_i_1__2 ;
  wire \n_4_time_out_counter_reg[4]_i_1__2 ;
  wire \n_4_time_out_counter_reg[8]_i_1__2 ;
  wire \n_4_wait_bypass_count_reg[0]_i_3__8 ;
  wire \n_4_wait_bypass_count_reg[4]_i_1__8 ;
  wire \n_4_wait_bypass_count_reg[8]_i_1__8 ;
  wire \n_5_adapt_wait_hw.adapt_count_reg[0]_i_2__2 ;
  wire \n_5_adapt_wait_hw.adapt_count_reg[12]_i_1__2 ;
  wire \n_5_adapt_wait_hw.adapt_count_reg[16]_i_1__2 ;
  wire \n_5_adapt_wait_hw.adapt_count_reg[4]_i_1__2 ;
  wire \n_5_adapt_wait_hw.adapt_count_reg[8]_i_1__2 ;
  wire \n_5_time_out_counter_reg[0]_i_2__2 ;
  wire \n_5_time_out_counter_reg[12]_i_1__2 ;
  wire \n_5_time_out_counter_reg[4]_i_1__2 ;
  wire \n_5_time_out_counter_reg[8]_i_1__2 ;
  wire \n_5_wait_bypass_count_reg[0]_i_3__8 ;
  wire \n_5_wait_bypass_count_reg[4]_i_1__8 ;
  wire \n_5_wait_bypass_count_reg[8]_i_1__8 ;
  wire \n_6_adapt_wait_hw.adapt_count_reg[0]_i_2__2 ;
  wire \n_6_adapt_wait_hw.adapt_count_reg[12]_i_1__2 ;
  wire \n_6_adapt_wait_hw.adapt_count_reg[16]_i_1__2 ;
  wire \n_6_adapt_wait_hw.adapt_count_reg[4]_i_1__2 ;
  wire \n_6_adapt_wait_hw.adapt_count_reg[8]_i_1__2 ;
  wire \n_6_time_out_counter_reg[0]_i_2__2 ;
  wire \n_6_time_out_counter_reg[12]_i_1__2 ;
  wire \n_6_time_out_counter_reg[4]_i_1__2 ;
  wire \n_6_time_out_counter_reg[8]_i_1__2 ;
  wire \n_6_wait_bypass_count_reg[0]_i_3__8 ;
  wire \n_6_wait_bypass_count_reg[4]_i_1__8 ;
  wire \n_6_wait_bypass_count_reg[8]_i_1__8 ;
  wire \n_7_adapt_wait_hw.adapt_count_reg[0]_i_2__2 ;
  wire \n_7_adapt_wait_hw.adapt_count_reg[12]_i_1__2 ;
  wire \n_7_adapt_wait_hw.adapt_count_reg[16]_i_1__2 ;
  wire \n_7_adapt_wait_hw.adapt_count_reg[4]_i_1__2 ;
  wire \n_7_adapt_wait_hw.adapt_count_reg[8]_i_1__2 ;
  wire \n_7_time_out_counter_reg[0]_i_2__2 ;
  wire \n_7_time_out_counter_reg[12]_i_1__2 ;
  wire \n_7_time_out_counter_reg[16]_i_1__2 ;
  wire \n_7_time_out_counter_reg[4]_i_1__2 ;
  wire \n_7_time_out_counter_reg[8]_i_1__2 ;
  wire \n_7_wait_bypass_count_reg[0]_i_3__8 ;
  wire \n_7_wait_bypass_count_reg[12]_i_1__8 ;
  wire \n_7_wait_bypass_count_reg[4]_i_1__8 ;
  wire \n_7_wait_bypass_count_reg[8]_i_1__8 ;
  wire [5:1]p_0_in__17;
  wire [9:1]p_0_in__18;
  wire run_phase_alignment_int;
  wire rx_fsm_reset_done_int_s2;
  wire rxresetdone_s2;
  wire rxresetdone_s3;
  wire time_out_2ms;
  wire [16:0]time_out_counter_reg;
  wire time_out_wait_bypass_s2;
  wire time_out_wait_bypass_s3;
  wire time_tlock_max;
  wire time_tlock_max1;
  wire [12:0]wait_bypass_count_reg;
  wire [6:0]wait_time_cnt0__8;
  wire [6:0]wait_time_cnt_reg__0;
  wire [3:2]\NLW_adapt_wait_hw.adapt_count_reg[16]_i_1__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_adapt_wait_hw.adapt_count_reg[16]_i_1__2_O_UNCONNECTED ;
  wire [3:0]\NLW_time_out_counter_reg[16]_i_1__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_time_out_counter_reg[16]_i_1__2_O_UNCONNECTED ;
  wire [3:1]NLW_time_tlock_max_reg_i_2__2_CO_UNCONNECTED;
  wire [3:0]NLW_time_tlock_max_reg_i_2__2_O_UNCONNECTED;
  wire [3:0]NLW_time_tlock_max_reg_i_3__2_O_UNCONNECTED;
  wire [3:0]NLW_time_tlock_max_reg_i_5__2_O_UNCONNECTED;
  wire [3:0]\NLW_wait_bypass_count_reg[12]_i_1__8_CO_UNCONNECTED ;
  wire [3:1]\NLW_wait_bypass_count_reg[12]_i_1__8_O_UNCONNECTED ;

LUT5 #(
    .INIT(32'h00022020)) 
     \FSM_onehot_rx_state[10]_i_1__2 
       (.I0(\n_0_FSM_onehot_rx_state[11]_i_9__2 ),
        .I1(\n_0_FSM_onehot_rx_state[10]_i_2__2 ),
        .I2(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I3(time_out_wait_bypass_s3),
        .I4(run_phase_alignment_int),
        .O(\n_0_FSM_onehot_rx_state[10]_i_1__2 ));
LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_rx_state[10]_i_2__2 
       (.I0(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[8] ),
        .O(\n_0_FSM_onehot_rx_state[10]_i_2__2 ));
LUT6 #(
    .INIT(64'h0000000000001011)) 
     \FSM_onehot_rx_state[11]_i_11__2 
       (.I0(mmcm_lock_reclocked),
        .I1(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I2(n_0_reset_time_out_reg),
        .I3(time_tlock_max),
        .I4(\n_0_FSM_onehot_rx_state[11]_i_17__1 ),
        .I5(\n_0_FSM_onehot_rx_state[9]_i_3__1 ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_11__2 ));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT4 #(
    .INIT(16'h0002)) 
     \FSM_onehot_rx_state[11]_i_12__1 
       (.I0(\n_0_FSM_onehot_rx_state[7]_i_3__2 ),
        .I1(check_tlock_max),
        .I2(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I3(I1),
        .O(\n_0_FSM_onehot_rx_state[11]_i_12__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFE00010001)) 
     \FSM_onehot_rx_state[11]_i_13__2 
       (.I0(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I2(\n_0_FSM_onehot_rx_state[11]_i_4__3 ),
        .I3(\n_0_wait_time_cnt[6]_i_4__8 ),
        .I4(n_0_init_wait_done_reg),
        .I5(\n_0_FSM_onehot_rx_state_reg[1] ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_13__2 ));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_rx_state[11]_i_16__2 
       (.I0(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I3(run_phase_alignment_int),
        .O(\n_0_FSM_onehot_rx_state[11]_i_16__2 ));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_rx_state[11]_i_17__1 
       (.I0(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[8] ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_17__1 ));
(* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT5 #(
    .INIT(32'h0000FF0B)) 
     \FSM_onehot_rx_state[11]_i_3__2 
       (.I0(\n_0_FSM_onehot_rx_state[11]_i_11__2 ),
        .I1(check_tlock_max),
        .I2(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I3(\n_0_FSM_onehot_rx_state[11]_i_12__1 ),
        .I4(\n_0_FSM_onehot_rx_state_reg[3] ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_3__2 ));
(* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_rx_state[11]_i_4__3 
       (.I0(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I1(check_tlock_max),
        .O(\n_0_FSM_onehot_rx_state[11]_i_4__3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF1)) 
     \FSM_onehot_rx_state[11]_i_6 
       (.I0(\n_0_wait_time_cnt[6]_i_5__9 ),
        .I1(wait_time_cnt_reg__0[6]),
        .I2(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I5(run_phase_alignment_int),
        .O(\n_0_FSM_onehot_rx_state[11]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_rx_state[11]_i_8__2 
       (.I0(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I1(run_phase_alignment_int),
        .O(\n_0_FSM_onehot_rx_state[11]_i_8__2 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_rx_state[11]_i_9__2 
       (.I0(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I1(check_tlock_max),
        .I2(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I5(\n_0_FSM_onehot_rx_state_reg[3] ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_9__2 ));
LUT6 #(
    .INIT(64'h0000000000030AF0)) 
     \FSM_onehot_rx_state[2]_i_2__2 
       (.I0(n_0_time_out_2ms_reg),
        .I1(\n_0_FSM_onehot_rx_state[2]_i_4__2 ),
        .I2(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I4(check_tlock_max),
        .I5(\n_0_FSM_onehot_rx_state_reg[5] ),
        .O(\n_0_FSM_onehot_rx_state[2]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \FSM_onehot_rx_state[2]_i_4__2 
       (.I0(n_0_reset_time_out_reg),
        .I1(time_tlock_max),
        .O(\n_0_FSM_onehot_rx_state[2]_i_4__2 ));
LUT6 #(
    .INIT(64'hFFFFFEFFEEEEEEEE)) 
     \FSM_onehot_rx_state[2]_i_5__2 
       (.I0(\n_0_FSM_onehot_rx_state[8]_i_3 ),
        .I1(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I2(n_0_reset_time_out_reg),
        .I3(n_0_time_out_2ms_reg),
        .I4(\n_0_FSM_onehot_rx_state[9]_i_3__1 ),
        .I5(\n_0_FSM_onehot_rx_state_reg[8] ),
        .O(\n_0_FSM_onehot_rx_state[2]_i_5__2 ));
LUT6 #(
    .INIT(64'h0000000000000200)) 
     \FSM_onehot_rx_state[3]_i_1__2 
       (.I0(\n_0_FSM_onehot_rx_state[4]_i_2__2 ),
        .I1(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I5(\n_0_FSM_onehot_rx_state[8]_i_4 ),
        .O(\n_0_FSM_onehot_rx_state[3]_i_1__2 ));
LUT6 #(
    .INIT(64'h0000000000000200)) 
     \FSM_onehot_rx_state[4]_i_1__2 
       (.I0(\n_0_FSM_onehot_rx_state[4]_i_2__2 ),
        .I1(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I5(\n_0_FSM_onehot_rx_state[8]_i_4 ),
        .O(\n_0_FSM_onehot_rx_state[4]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_rx_state[4]_i_2__2 
       (.I0(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I2(check_tlock_max),
        .I3(\n_0_FSM_onehot_rx_state_reg[4] ),
        .O(\n_0_FSM_onehot_rx_state[4]_i_2__2 ));
LUT4 #(
    .INIT(16'h0800)) 
     \FSM_onehot_rx_state[5]_i_1__2 
       (.I0(\n_0_FSM_onehot_rx_state[11]_i_9__2 ),
        .I1(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I2(n_0_time_out_2ms_reg),
        .I3(\n_0_FSM_onehot_rx_state[7]_i_3__2 ),
        .O(\n_0_FSM_onehot_rx_state[5]_i_1__2 ));
LUT6 #(
    .INIT(64'h0000020000000000)) 
     \FSM_onehot_rx_state[6]_i_1__2 
       (.I0(\n_0_FSM_onehot_rx_state[7]_i_4__0 ),
        .I1(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I2(check_tlock_max),
        .I3(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I5(\n_0_FSM_onehot_rx_state[7]_i_3__2 ),
        .O(\n_0_FSM_onehot_rx_state[6]_i_1__2 ));
LUT6 #(
    .INIT(64'h0000880800000000)) 
     \FSM_onehot_rx_state[7]_i_1__2 
       (.I0(\n_0_FSM_onehot_rx_state[7]_i_2__0 ),
        .I1(\n_0_FSM_onehot_rx_state[7]_i_3__2 ),
        .I2(time_tlock_max),
        .I3(n_0_reset_time_out_reg),
        .I4(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I5(\n_0_FSM_onehot_rx_state[7]_i_4__0 ),
        .O(\n_0_FSM_onehot_rx_state[7]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \FSM_onehot_rx_state[7]_i_2__0 
       (.I0(check_tlock_max),
        .I1(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[4] ),
        .O(\n_0_FSM_onehot_rx_state[7]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_rx_state[7]_i_3__2 
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[11] ),
        .O(\n_0_FSM_onehot_rx_state[7]_i_3__2 ));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_rx_state[7]_i_4__0 
       (.I0(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[1] ),
        .O(\n_0_FSM_onehot_rx_state[7]_i_4__0 ));
LUT6 #(
    .INIT(64'h0000000000001000)) 
     \FSM_onehot_rx_state[8]_i_1__2 
       (.I0(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I3(\n_0_FSM_onehot_rx_state[8]_i_2__2 ),
        .I4(\n_0_FSM_onehot_rx_state[8]_i_3 ),
        .I5(\n_0_FSM_onehot_rx_state[8]_i_4 ),
        .O(\n_0_FSM_onehot_rx_state[8]_i_1__2 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_rx_state[8]_i_2__2 
       (.I0(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[3] ),
        .O(\n_0_FSM_onehot_rx_state[8]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_rx_state[8]_i_3 
       (.I0(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I1(check_tlock_max),
        .I2(\n_0_FSM_onehot_rx_state_reg[5] ),
        .O(\n_0_FSM_onehot_rx_state[8]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_rx_state[8]_i_4 
       (.I0(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_rx_state_reg[8] ),
        .O(\n_0_FSM_onehot_rx_state[8]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000008A00)) 
     \FSM_onehot_rx_state[9]_i_1__2 
       (.I0(\n_0_FSM_onehot_rx_state[9]_i_2__2 ),
        .I1(n_0_reset_time_out_reg),
        .I2(n_0_time_out_2ms_reg),
        .I3(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I5(\n_0_FSM_onehot_rx_state[9]_i_3__1 ),
        .O(\n_0_FSM_onehot_rx_state[9]_i_1__2 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_rx_state[9]_i_2__2 
       (.I0(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I4(\n_0_FSM_onehot_rx_state[11]_i_4__3 ),
        .I5(\n_0_FSM_onehot_rx_state_reg[4] ),
        .O(\n_0_FSM_onehot_rx_state[9]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_rx_state[9]_i_3__1 
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_rx_state_reg[10] ),
        .O(\n_0_FSM_onehot_rx_state[9]_i_3__1 ));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[10] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[10]_i_1__2 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[10] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[11] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(n_0_sync_data_valid),
        .Q(\n_0_FSM_onehot_rx_state_reg[11] ),
        .R(SOFT_RESET_IN));
FDSE #(
    .INIT(1'b1)) 
     \FSM_onehot_rx_state_reg[1] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_rx_state_reg[1] ),
        .S(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[2] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(n_1_sync_data_valid),
        .Q(\n_0_FSM_onehot_rx_state_reg[2] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[3] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[3]_i_1__2 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[3] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[4] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[4]_i_1__2 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[4] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[5] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[5]_i_1__2 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[5] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[6] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[6]_i_1__2 ),
        .Q(check_tlock_max),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[7] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[7]_i_1__2 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[7] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[8] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[8]_i_1__2 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[8] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[9] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[9]_i_1__2 ),
        .Q(run_phase_alignment_int),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
     RXDFEAGCHOLD_i_1__2
       (.I0(\n_0_adapt_wait_hw.time_out_adapt_reg ),
        .I1(n_0_RXDFEAGCHOLD_i_2__2),
        .I2(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I4(\n_0_FSM_onehot_rx_state[9]_i_3__1 ),
        .I5(O3),
        .O(n_0_RXDFEAGCHOLD_i_1__2));
LUT5 #(
    .INIT(32'h00000040)) 
     RXDFEAGCHOLD_i_2__2
       (.I0(n_0_run_phase_alignment_int_i_2__6),
        .I1(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I2(\n_0_adapt_wait_hw.time_out_adapt_reg ),
        .I3(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[1] ),
        .O(n_0_RXDFEAGCHOLD_i_2__2));
FDRE RXDFEAGCHOLD_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_RXDFEAGCHOLD_i_1__2),
        .Q(O3),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'hFFFFEFEF00000400)) 
     RXUSERRDY_i_1__2
       (.I0(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I3(I2),
        .I4(n_0_RXUSERRDY_i_2__2),
        .I5(O2),
        .O(n_0_RXUSERRDY_i_1__2));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     RXUSERRDY_i_2__2
       (.I0(\n_0_FSM_onehot_rx_state[8]_i_3 ),
        .I1(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I5(\n_0_FSM_onehot_rx_state_reg[7] ),
        .O(n_0_RXUSERRDY_i_2__2));
FDRE #(
    .INIT(1'b0)) 
     RXUSERRDY_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_RXUSERRDY_i_1__2),
        .Q(O2),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'h0000000000000700)) 
     adapt_count_reset_i_2__2
       (.I0(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I3(n_0_gtrxreset_i_i_3),
        .I4(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I5(\n_0_FSM_onehot_rx_state_reg[1] ),
        .O(n_0_adapt_count_reset_i_2__2));
FDSE #(
    .INIT(1'b0)) 
     adapt_count_reset_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_2_sync_CPLLLOCK),
        .Q(n_0_adapt_count_reset_reg),
        .S(SOFT_RESET_IN));
LUT4 #(
    .INIT(16'h7FFF)) 
     \adapt_wait_hw.adapt_count[0]_i_1__2 
       (.I0(\n_0_adapt_wait_hw.adapt_count[0]_i_3__2 ),
        .I1(\n_0_adapt_wait_hw.adapt_count[0]_i_4__2 ),
        .I2(\adapt_wait_hw.adapt_count_reg [18]),
        .I3(\n_0_adapt_wait_hw.adapt_count[0]_i_5__2 ),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_1__2 ));
LUT6 #(
    .INIT(64'h0000000000008000)) 
     \adapt_wait_hw.adapt_count[0]_i_3__2 
       (.I0(\adapt_wait_hw.adapt_count_reg [12]),
        .I1(\adapt_wait_hw.adapt_count_reg [5]),
        .I2(\adapt_wait_hw.adapt_count_reg [3]),
        .I3(\adapt_wait_hw.adapt_count_reg [13]),
        .I4(\adapt_wait_hw.adapt_count_reg [17]),
        .I5(\adapt_wait_hw.adapt_count_reg [7]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_3__2 ));
LUT6 #(
    .INIT(64'h0000000000400000)) 
     \adapt_wait_hw.adapt_count[0]_i_4__2 
       (.I0(\adapt_wait_hw.adapt_count_reg [8]),
        .I1(\adapt_wait_hw.adapt_count_reg [10]),
        .I2(\adapt_wait_hw.adapt_count_reg [6]),
        .I3(\adapt_wait_hw.adapt_count_reg [16]),
        .I4(\adapt_wait_hw.adapt_count_reg [2]),
        .I5(\adapt_wait_hw.adapt_count_reg [14]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_4__2 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \adapt_wait_hw.adapt_count[0]_i_5__2 
       (.I0(\adapt_wait_hw.adapt_count_reg [1]),
        .I1(\adapt_wait_hw.adapt_count_reg [15]),
        .I2(\adapt_wait_hw.adapt_count_reg [0]),
        .I3(\adapt_wait_hw.adapt_count_reg [4]),
        .I4(\adapt_wait_hw.adapt_count_reg [9]),
        .I5(\adapt_wait_hw.adapt_count_reg [11]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_5__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[0]_i_6__2 
       (.I0(\adapt_wait_hw.adapt_count_reg [3]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_6__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[0]_i_7__2 
       (.I0(\adapt_wait_hw.adapt_count_reg [2]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_7__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[0]_i_8__2 
       (.I0(\adapt_wait_hw.adapt_count_reg [1]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_8__2 ));
LUT1 #(
    .INIT(2'h1)) 
     \adapt_wait_hw.adapt_count[0]_i_9__2 
       (.I0(\adapt_wait_hw.adapt_count_reg [0]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_9__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[12]_i_2__2 
       (.I0(\adapt_wait_hw.adapt_count_reg [15]),
        .O(\n_0_adapt_wait_hw.adapt_count[12]_i_2__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[12]_i_3__2 
       (.I0(\adapt_wait_hw.adapt_count_reg [14]),
        .O(\n_0_adapt_wait_hw.adapt_count[12]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[12]_i_4__2 
       (.I0(\adapt_wait_hw.adapt_count_reg [13]),
        .O(\n_0_adapt_wait_hw.adapt_count[12]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[12]_i_5__2 
       (.I0(\adapt_wait_hw.adapt_count_reg [12]),
        .O(\n_0_adapt_wait_hw.adapt_count[12]_i_5__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[16]_i_2__2 
       (.I0(\adapt_wait_hw.adapt_count_reg [18]),
        .O(\n_0_adapt_wait_hw.adapt_count[16]_i_2__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[16]_i_3__2 
       (.I0(\adapt_wait_hw.adapt_count_reg [17]),
        .O(\n_0_adapt_wait_hw.adapt_count[16]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[16]_i_4__2 
       (.I0(\adapt_wait_hw.adapt_count_reg [16]),
        .O(\n_0_adapt_wait_hw.adapt_count[16]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[4]_i_2__2 
       (.I0(\adapt_wait_hw.adapt_count_reg [7]),
        .O(\n_0_adapt_wait_hw.adapt_count[4]_i_2__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[4]_i_3__2 
       (.I0(\adapt_wait_hw.adapt_count_reg [6]),
        .O(\n_0_adapt_wait_hw.adapt_count[4]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[4]_i_4__2 
       (.I0(\adapt_wait_hw.adapt_count_reg [5]),
        .O(\n_0_adapt_wait_hw.adapt_count[4]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[4]_i_5__2 
       (.I0(\adapt_wait_hw.adapt_count_reg [4]),
        .O(\n_0_adapt_wait_hw.adapt_count[4]_i_5__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[8]_i_2__2 
       (.I0(\adapt_wait_hw.adapt_count_reg [11]),
        .O(\n_0_adapt_wait_hw.adapt_count[8]_i_2__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[8]_i_3__2 
       (.I0(\adapt_wait_hw.adapt_count_reg [10]),
        .O(\n_0_adapt_wait_hw.adapt_count[8]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[8]_i_4__2 
       (.I0(\adapt_wait_hw.adapt_count_reg [9]),
        .O(\n_0_adapt_wait_hw.adapt_count[8]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[8]_i_5__2 
       (.I0(\adapt_wait_hw.adapt_count_reg [8]),
        .O(\n_0_adapt_wait_hw.adapt_count[8]_i_5__2 ));
(* counter = "70" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__2 ),
        .D(\n_7_adapt_wait_hw.adapt_count_reg[0]_i_2__2 ),
        .Q(\adapt_wait_hw.adapt_count_reg [0]),
        .R(n_0_adapt_count_reset_reg));
CARRY4 \adapt_wait_hw.adapt_count_reg[0]_i_2__2 
       (.CI(1'b0),
        .CO({\n_0_adapt_wait_hw.adapt_count_reg[0]_i_2__2 ,\n_1_adapt_wait_hw.adapt_count_reg[0]_i_2__2 ,\n_2_adapt_wait_hw.adapt_count_reg[0]_i_2__2 ,\n_3_adapt_wait_hw.adapt_count_reg[0]_i_2__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_adapt_wait_hw.adapt_count_reg[0]_i_2__2 ,\n_5_adapt_wait_hw.adapt_count_reg[0]_i_2__2 ,\n_6_adapt_wait_hw.adapt_count_reg[0]_i_2__2 ,\n_7_adapt_wait_hw.adapt_count_reg[0]_i_2__2 }),
        .S({\n_0_adapt_wait_hw.adapt_count[0]_i_6__2 ,\n_0_adapt_wait_hw.adapt_count[0]_i_7__2 ,\n_0_adapt_wait_hw.adapt_count[0]_i_8__2 ,\n_0_adapt_wait_hw.adapt_count[0]_i_9__2 }));
(* counter = "70" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[10] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__2 ),
        .D(\n_5_adapt_wait_hw.adapt_count_reg[8]_i_1__2 ),
        .Q(\adapt_wait_hw.adapt_count_reg [10]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "70" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[11] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__2 ),
        .D(\n_4_adapt_wait_hw.adapt_count_reg[8]_i_1__2 ),
        .Q(\adapt_wait_hw.adapt_count_reg [11]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "70" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[12] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__2 ),
        .D(\n_7_adapt_wait_hw.adapt_count_reg[12]_i_1__2 ),
        .Q(\adapt_wait_hw.adapt_count_reg [12]),
        .R(n_0_adapt_count_reset_reg));
CARRY4 \adapt_wait_hw.adapt_count_reg[12]_i_1__2 
       (.CI(\n_0_adapt_wait_hw.adapt_count_reg[8]_i_1__2 ),
        .CO({\n_0_adapt_wait_hw.adapt_count_reg[12]_i_1__2 ,\n_1_adapt_wait_hw.adapt_count_reg[12]_i_1__2 ,\n_2_adapt_wait_hw.adapt_count_reg[12]_i_1__2 ,\n_3_adapt_wait_hw.adapt_count_reg[12]_i_1__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_adapt_wait_hw.adapt_count_reg[12]_i_1__2 ,\n_5_adapt_wait_hw.adapt_count_reg[12]_i_1__2 ,\n_6_adapt_wait_hw.adapt_count_reg[12]_i_1__2 ,\n_7_adapt_wait_hw.adapt_count_reg[12]_i_1__2 }),
        .S({\n_0_adapt_wait_hw.adapt_count[12]_i_2__2 ,\n_0_adapt_wait_hw.adapt_count[12]_i_3__2 ,\n_0_adapt_wait_hw.adapt_count[12]_i_4__2 ,\n_0_adapt_wait_hw.adapt_count[12]_i_5__2 }));
(* counter = "70" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[13] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__2 ),
        .D(\n_6_adapt_wait_hw.adapt_count_reg[12]_i_1__2 ),
        .Q(\adapt_wait_hw.adapt_count_reg [13]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "70" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[14] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__2 ),
        .D(\n_5_adapt_wait_hw.adapt_count_reg[12]_i_1__2 ),
        .Q(\adapt_wait_hw.adapt_count_reg [14]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "70" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[15] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__2 ),
        .D(\n_4_adapt_wait_hw.adapt_count_reg[12]_i_1__2 ),
        .Q(\adapt_wait_hw.adapt_count_reg [15]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "70" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[16] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__2 ),
        .D(\n_7_adapt_wait_hw.adapt_count_reg[16]_i_1__2 ),
        .Q(\adapt_wait_hw.adapt_count_reg [16]),
        .R(n_0_adapt_count_reset_reg));
CARRY4 \adapt_wait_hw.adapt_count_reg[16]_i_1__2 
       (.CI(\n_0_adapt_wait_hw.adapt_count_reg[12]_i_1__2 ),
        .CO({\NLW_adapt_wait_hw.adapt_count_reg[16]_i_1__2_CO_UNCONNECTED [3:2],\n_2_adapt_wait_hw.adapt_count_reg[16]_i_1__2 ,\n_3_adapt_wait_hw.adapt_count_reg[16]_i_1__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_adapt_wait_hw.adapt_count_reg[16]_i_1__2_O_UNCONNECTED [3],\n_5_adapt_wait_hw.adapt_count_reg[16]_i_1__2 ,\n_6_adapt_wait_hw.adapt_count_reg[16]_i_1__2 ,\n_7_adapt_wait_hw.adapt_count_reg[16]_i_1__2 }),
        .S({1'b0,\n_0_adapt_wait_hw.adapt_count[16]_i_2__2 ,\n_0_adapt_wait_hw.adapt_count[16]_i_3__2 ,\n_0_adapt_wait_hw.adapt_count[16]_i_4__2 }));
(* counter = "70" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[17] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__2 ),
        .D(\n_6_adapt_wait_hw.adapt_count_reg[16]_i_1__2 ),
        .Q(\adapt_wait_hw.adapt_count_reg [17]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "70" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[18] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__2 ),
        .D(\n_5_adapt_wait_hw.adapt_count_reg[16]_i_1__2 ),
        .Q(\adapt_wait_hw.adapt_count_reg [18]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "70" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__2 ),
        .D(\n_6_adapt_wait_hw.adapt_count_reg[0]_i_2__2 ),
        .Q(\adapt_wait_hw.adapt_count_reg [1]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "70" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__2 ),
        .D(\n_5_adapt_wait_hw.adapt_count_reg[0]_i_2__2 ),
        .Q(\adapt_wait_hw.adapt_count_reg [2]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "70" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__2 ),
        .D(\n_4_adapt_wait_hw.adapt_count_reg[0]_i_2__2 ),
        .Q(\adapt_wait_hw.adapt_count_reg [3]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "70" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__2 ),
        .D(\n_7_adapt_wait_hw.adapt_count_reg[4]_i_1__2 ),
        .Q(\adapt_wait_hw.adapt_count_reg [4]),
        .R(n_0_adapt_count_reset_reg));
CARRY4 \adapt_wait_hw.adapt_count_reg[4]_i_1__2 
       (.CI(\n_0_adapt_wait_hw.adapt_count_reg[0]_i_2__2 ),
        .CO({\n_0_adapt_wait_hw.adapt_count_reg[4]_i_1__2 ,\n_1_adapt_wait_hw.adapt_count_reg[4]_i_1__2 ,\n_2_adapt_wait_hw.adapt_count_reg[4]_i_1__2 ,\n_3_adapt_wait_hw.adapt_count_reg[4]_i_1__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_adapt_wait_hw.adapt_count_reg[4]_i_1__2 ,\n_5_adapt_wait_hw.adapt_count_reg[4]_i_1__2 ,\n_6_adapt_wait_hw.adapt_count_reg[4]_i_1__2 ,\n_7_adapt_wait_hw.adapt_count_reg[4]_i_1__2 }),
        .S({\n_0_adapt_wait_hw.adapt_count[4]_i_2__2 ,\n_0_adapt_wait_hw.adapt_count[4]_i_3__2 ,\n_0_adapt_wait_hw.adapt_count[4]_i_4__2 ,\n_0_adapt_wait_hw.adapt_count[4]_i_5__2 }));
(* counter = "70" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__2 ),
        .D(\n_6_adapt_wait_hw.adapt_count_reg[4]_i_1__2 ),
        .Q(\adapt_wait_hw.adapt_count_reg [5]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "70" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__2 ),
        .D(\n_5_adapt_wait_hw.adapt_count_reg[4]_i_1__2 ),
        .Q(\adapt_wait_hw.adapt_count_reg [6]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "70" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[7] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__2 ),
        .D(\n_4_adapt_wait_hw.adapt_count_reg[4]_i_1__2 ),
        .Q(\adapt_wait_hw.adapt_count_reg [7]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "70" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[8] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__2 ),
        .D(\n_7_adapt_wait_hw.adapt_count_reg[8]_i_1__2 ),
        .Q(\adapt_wait_hw.adapt_count_reg [8]),
        .R(n_0_adapt_count_reset_reg));
CARRY4 \adapt_wait_hw.adapt_count_reg[8]_i_1__2 
       (.CI(\n_0_adapt_wait_hw.adapt_count_reg[4]_i_1__2 ),
        .CO({\n_0_adapt_wait_hw.adapt_count_reg[8]_i_1__2 ,\n_1_adapt_wait_hw.adapt_count_reg[8]_i_1__2 ,\n_2_adapt_wait_hw.adapt_count_reg[8]_i_1__2 ,\n_3_adapt_wait_hw.adapt_count_reg[8]_i_1__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_adapt_wait_hw.adapt_count_reg[8]_i_1__2 ,\n_5_adapt_wait_hw.adapt_count_reg[8]_i_1__2 ,\n_6_adapt_wait_hw.adapt_count_reg[8]_i_1__2 ,\n_7_adapt_wait_hw.adapt_count_reg[8]_i_1__2 }),
        .S({\n_0_adapt_wait_hw.adapt_count[8]_i_2__2 ,\n_0_adapt_wait_hw.adapt_count[8]_i_3__2 ,\n_0_adapt_wait_hw.adapt_count[8]_i_4__2 ,\n_0_adapt_wait_hw.adapt_count[8]_i_5__2 }));
(* counter = "70" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[9] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__2 ),
        .D(\n_6_adapt_wait_hw.adapt_count_reg[8]_i_1__2 ),
        .Q(\adapt_wait_hw.adapt_count_reg [9]),
        .R(n_0_adapt_count_reset_reg));
LUT6 #(
    .INIT(64'h00000000FFFF8000)) 
     \adapt_wait_hw.time_out_adapt_i_1__2 
       (.I0(\n_0_adapt_wait_hw.adapt_count[0]_i_3__2 ),
        .I1(\n_0_adapt_wait_hw.adapt_count[0]_i_4__2 ),
        .I2(\adapt_wait_hw.adapt_count_reg [18]),
        .I3(\n_0_adapt_wait_hw.adapt_count[0]_i_5__2 ),
        .I4(\n_0_adapt_wait_hw.time_out_adapt_reg ),
        .I5(n_0_adapt_count_reset_reg),
        .O(\n_0_adapt_wait_hw.time_out_adapt_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \adapt_wait_hw.time_out_adapt_reg 
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(\n_0_adapt_wait_hw.time_out_adapt_i_1__2 ),
        .Q(\n_0_adapt_wait_hw.time_out_adapt_reg ),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFF700000020)) 
     check_tlock_max_i_1__2
       (.I0(n_0_check_tlock_max_i_2__2),
        .I1(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I2(check_tlock_max),
        .I3(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I5(n_0_check_tlock_max_reg),
        .O(n_0_check_tlock_max_i_1__2));
LUT6 #(
    .INIT(64'h0000000100000000)) 
     check_tlock_max_i_2__2
       (.I0(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I5(\n_0_FSM_onehot_rx_state[11]_i_8__2 ),
        .O(n_0_check_tlock_max_i_2__2));
FDRE #(
    .INIT(1'b0)) 
     check_tlock_max_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_check_tlock_max_i_1__2),
        .Q(n_0_check_tlock_max_reg),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'hFFFFBFFF00002000)) 
     gtrxreset_i_i_1__2
       (.I0(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I2(n_0_gtrxreset_i_i_2__4),
        .I3(n_0_gtrxreset_i_i_3),
        .I4(n_0_gtrxreset_i_i_4__2),
        .I5(O1),
        .O(n_0_gtrxreset_i_i_1__2));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT3 #(
    .INIT(8'h01)) 
     gtrxreset_i_i_2__4
       (.I0(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[3] ),
        .O(n_0_gtrxreset_i_i_2__4));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT2 #(
    .INIT(4'h1)) 
     gtrxreset_i_i_3
       (.I0(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[10] ),
        .O(n_0_gtrxreset_i_i_3));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     gtrxreset_i_i_4__2
       (.I0(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I1(check_tlock_max),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_rx_state_reg[8] ),
        .O(n_0_gtrxreset_i_i_4__2));
FDRE #(
    .INIT(1'b0)) 
     gtrxreset_i_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_gtrxreset_i_i_1__2),
        .Q(O1),
        .R(SOFT_RESET_IN));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \init_wait_count[0]_i_1__8 
       (.I0(init_wait_count_reg__0[0]),
        .O(\n_0_init_wait_count[0]_i_1__8 ));
(* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \init_wait_count[1]_i_1__8 
       (.I0(init_wait_count_reg__0[1]),
        .I1(init_wait_count_reg__0[0]),
        .O(p_0_in__17[1]));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \init_wait_count[2]_i_1__8 
       (.I0(init_wait_count_reg__0[2]),
        .I1(init_wait_count_reg__0[0]),
        .I2(init_wait_count_reg__0[1]),
        .O(p_0_in__17[2]));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \init_wait_count[3]_i_1__8 
       (.I0(init_wait_count_reg__0[3]),
        .I1(init_wait_count_reg__0[1]),
        .I2(init_wait_count_reg__0[0]),
        .I3(init_wait_count_reg__0[2]),
        .O(p_0_in__17[3]));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \init_wait_count[4]_i_1__8 
       (.I0(init_wait_count_reg__0[4]),
        .I1(init_wait_count_reg__0[2]),
        .I2(init_wait_count_reg__0[0]),
        .I3(init_wait_count_reg__0[1]),
        .I4(init_wait_count_reg__0[3]),
        .O(p_0_in__17[4]));
LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFFFF)) 
     \init_wait_count[5]_i_1__8 
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[4]),
        .I2(init_wait_count_reg__0[3]),
        .I3(init_wait_count_reg__0[0]),
        .I4(init_wait_count_reg__0[1]),
        .I5(init_wait_count_reg__0[2]),
        .O(\n_0_init_wait_count[5]_i_1__8 ));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \init_wait_count[5]_i_2__8 
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[3]),
        .I2(init_wait_count_reg__0[1]),
        .I3(init_wait_count_reg__0[0]),
        .I4(init_wait_count_reg__0[2]),
        .I5(init_wait_count_reg__0[4]),
        .O(p_0_in__17[5]));
(* counter = "68" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__8 ),
        .CLR(SOFT_RESET_IN),
        .D(\n_0_init_wait_count[0]_i_1__8 ),
        .Q(init_wait_count_reg__0[0]));
(* counter = "68" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__8 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__17[1]),
        .Q(init_wait_count_reg__0[1]));
(* counter = "68" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__8 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__17[2]),
        .Q(init_wait_count_reg__0[2]));
(* counter = "68" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__8 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__17[3]),
        .Q(init_wait_count_reg__0[3]));
(* counter = "68" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__8 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__17[4]),
        .Q(init_wait_count_reg__0[4]));
(* counter = "68" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__8 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__17[5]),
        .Q(init_wait_count_reg__0[5]));
LUT6 #(
    .INIT(64'hFFFFFFFF00000200)) 
     init_wait_done_i_1__8
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[4]),
        .I2(init_wait_count_reg__0[3]),
        .I3(n_0_init_wait_done_i_2__8),
        .I4(init_wait_count_reg__0[2]),
        .I5(n_0_init_wait_done_reg),
        .O(n_0_init_wait_done_i_1__8));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT2 #(
    .INIT(4'h8)) 
     init_wait_done_i_2__8
       (.I0(init_wait_count_reg__0[1]),
        .I1(init_wait_count_reg__0[0]),
        .O(n_0_init_wait_done_i_2__8));
FDCE #(
    .INIT(1'b0)) 
     init_wait_done_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .CLR(SOFT_RESET_IN),
        .D(n_0_init_wait_done_i_1__8),
        .Q(n_0_init_wait_done_reg));
LUT1 #(
    .INIT(2'h1)) 
     \mmcm_lock_count[0]_i_1__8 
       (.I0(mmcm_lock_count_reg__0[0]),
        .O(\n_0_mmcm_lock_count[0]_i_1__8 ));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \mmcm_lock_count[1]_i_1__8 
       (.I0(mmcm_lock_count_reg__0[1]),
        .I1(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__18[1]));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \mmcm_lock_count[2]_i_1__8 
       (.I0(mmcm_lock_count_reg__0[2]),
        .I1(mmcm_lock_count_reg__0[1]),
        .I2(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__18[2]));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \mmcm_lock_count[3]_i_1__8 
       (.I0(mmcm_lock_count_reg__0[3]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[1]),
        .I3(mmcm_lock_count_reg__0[2]),
        .O(p_0_in__18[3]));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \mmcm_lock_count[4]_i_1__8 
       (.I0(mmcm_lock_count_reg__0[4]),
        .I1(mmcm_lock_count_reg__0[3]),
        .I2(mmcm_lock_count_reg__0[2]),
        .I3(mmcm_lock_count_reg__0[1]),
        .I4(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__18[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \mmcm_lock_count[5]_i_1__8 
       (.I0(mmcm_lock_count_reg__0[5]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[1]),
        .I3(mmcm_lock_count_reg__0[2]),
        .I4(mmcm_lock_count_reg__0[3]),
        .I5(mmcm_lock_count_reg__0[4]),
        .O(p_0_in__18[5]));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \mmcm_lock_count[6]_i_1__8 
       (.I0(\n_0_mmcm_lock_count[9]_i_4__8 ),
        .I1(mmcm_lock_count_reg__0[6]),
        .O(p_0_in__18[6]));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT3 #(
    .INIT(8'h9A)) 
     \mmcm_lock_count[7]_i_1__8 
       (.I0(mmcm_lock_count_reg__0[7]),
        .I1(\n_0_mmcm_lock_count[9]_i_4__8 ),
        .I2(mmcm_lock_count_reg__0[6]),
        .O(p_0_in__18[7]));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT4 #(
    .INIT(16'hA6AA)) 
     \mmcm_lock_count[8]_i_1__8 
       (.I0(mmcm_lock_count_reg__0[8]),
        .I1(mmcm_lock_count_reg__0[6]),
        .I2(\n_0_mmcm_lock_count[9]_i_4__8 ),
        .I3(mmcm_lock_count_reg__0[7]),
        .O(p_0_in__18[8]));
LUT5 #(
    .INIT(32'hF7FFFFFF)) 
     \mmcm_lock_count[9]_i_2__8 
       (.I0(mmcm_lock_count_reg__0[8]),
        .I1(mmcm_lock_count_reg__0[6]),
        .I2(\n_0_mmcm_lock_count[9]_i_4__8 ),
        .I3(mmcm_lock_count_reg__0[7]),
        .I4(mmcm_lock_count_reg__0[9]),
        .O(\n_0_mmcm_lock_count[9]_i_2__8 ));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT5 #(
    .INIT(32'hA6AAAAAA)) 
     \mmcm_lock_count[9]_i_3__8 
       (.I0(mmcm_lock_count_reg__0[9]),
        .I1(mmcm_lock_count_reg__0[7]),
        .I2(\n_0_mmcm_lock_count[9]_i_4__8 ),
        .I3(mmcm_lock_count_reg__0[6]),
        .I4(mmcm_lock_count_reg__0[8]),
        .O(p_0_in__18[9]));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \mmcm_lock_count[9]_i_4__8 
       (.I0(mmcm_lock_count_reg__0[1]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[4]),
        .I3(mmcm_lock_count_reg__0[5]),
        .I4(mmcm_lock_count_reg__0[2]),
        .I5(mmcm_lock_count_reg__0[3]),
        .O(\n_0_mmcm_lock_count[9]_i_4__8 ));
(* counter = "69" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__8 ),
        .D(\n_0_mmcm_lock_count[0]_i_1__8 ),
        .Q(mmcm_lock_count_reg__0[0]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "69" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__8 ),
        .D(p_0_in__18[1]),
        .Q(mmcm_lock_count_reg__0[1]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "69" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__8 ),
        .D(p_0_in__18[2]),
        .Q(mmcm_lock_count_reg__0[2]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "69" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__8 ),
        .D(p_0_in__18[3]),
        .Q(mmcm_lock_count_reg__0[3]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "69" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__8 ),
        .D(p_0_in__18[4]),
        .Q(mmcm_lock_count_reg__0[4]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "69" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__8 ),
        .D(p_0_in__18[5]),
        .Q(mmcm_lock_count_reg__0[5]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "69" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__8 ),
        .D(p_0_in__18[6]),
        .Q(mmcm_lock_count_reg__0[6]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "69" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[7] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__8 ),
        .D(p_0_in__18[7]),
        .Q(mmcm_lock_count_reg__0[7]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "69" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[8] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__8 ),
        .D(p_0_in__18[8]),
        .Q(mmcm_lock_count_reg__0[8]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "69" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[9] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__8 ),
        .D(p_0_in__18[9]),
        .Q(mmcm_lock_count_reg__0[9]),
        .R(n_0_sync_mmcm_lock_reclocked));
LUT2 #(
    .INIT(4'h2)) 
     mmcm_lock_reclocked_i_2__8
       (.I0(mmcm_lock_count_reg__0[6]),
        .I1(\n_0_mmcm_lock_count[9]_i_4__8 ),
        .O(n_0_mmcm_lock_reclocked_i_2__8));
FDRE #(
    .INIT(1'b0)) 
     mmcm_lock_reclocked_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_1_sync_mmcm_lock_reclocked),
        .Q(mmcm_lock_reclocked),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
     reset_time_out_i_3__5
       (.I0(\n_0_FSM_onehot_rx_state[7]_i_3__2 ),
        .I1(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I2(check_tlock_max),
        .I3(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I5(n_0_reset_time_out_i_6__8),
        .O(n_0_reset_time_out_i_3__5));
LUT6 #(
    .INIT(64'h00080CCF00080CC0)) 
     reset_time_out_i_6__8
       (.I0(I1),
        .I1(\n_0_FSM_onehot_rx_state[7]_i_3__2 ),
        .I2(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I3(check_tlock_max),
        .I4(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I5(n_0_reset_time_out_i_7__8),
        .O(n_0_reset_time_out_i_6__8));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT4 #(
    .INIT(16'h0116)) 
     reset_time_out_i_7__8
       (.I0(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[10] ),
        .O(n_0_reset_time_out_i_7__8));
FDSE #(
    .INIT(1'b0)) 
     reset_time_out_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_3_sync_data_valid),
        .Q(n_0_reset_time_out_reg),
        .S(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'hFFFFDFFF00004000)) 
     run_phase_alignment_int_i_1__8
       (.I0(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I1(run_phase_alignment_int),
        .I2(n_0_gtrxreset_i_i_3),
        .I3(n_0_gtrxreset_i_i_2__4),
        .I4(n_0_run_phase_alignment_int_i_2__6),
        .I5(n_0_run_phase_alignment_int_reg),
        .O(n_0_run_phase_alignment_int_i_1__8));
(* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     run_phase_alignment_int_i_2__6
       (.I0(check_tlock_max),
        .I1(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[7] ),
        .O(n_0_run_phase_alignment_int_i_2__6));
FDRE #(
    .INIT(1'b0)) 
     run_phase_alignment_int_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_run_phase_alignment_int_i_1__8),
        .Q(n_0_run_phase_alignment_int_reg),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     run_phase_alignment_int_s3_reg
       (.C(gt3_rxusrclk_in),
        .CE(1'b1),
        .D(data_out),
        .Q(n_0_run_phase_alignment_int_s3_reg),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     rx_fsm_reset_done_int_i_2__2
       (.I0(n_0_time_out_1us_reg),
        .I1(n_0_reset_time_out_reg),
        .O(n_0_rx_fsm_reset_done_int_i_2__2));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT4 #(
    .INIT(16'h0004)) 
     rx_fsm_reset_done_int_i_3__4
       (.I0(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I1(\n_0_FSM_onehot_rx_state[11]_i_9__2 ),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_rx_state_reg[8] ),
        .O(n_0_rx_fsm_reset_done_int_i_3__4));
FDRE #(
    .INIT(1'b0)) 
     rx_fsm_reset_done_int_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_4_sync_data_valid),
        .Q(GT3_RX_FSM_RESET_DONE_OUT),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     rx_fsm_reset_done_int_s3_reg
       (.C(gt3_rxusrclk_in),
        .CE(1'b1),
        .D(rx_fsm_reset_done_int_s2),
        .Q(n_0_rx_fsm_reset_done_int_s3_reg),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     rxresetdone_s3_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(rxresetdone_s2),
        .Q(rxresetdone_s3),
        .R(1'b0));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_52 sync_CPLLLOCK
       (.E(n_0_sync_CPLLLOCK),
        .I1(\n_0_FSM_onehot_rx_state[11]_i_3__2 ),
        .I10(n_0_gtrxreset_i_i_4__2),
        .I11(n_0_adapt_count_reset_reg),
        .I2(\n_0_FSM_onehot_rx_state[11]_i_4__3 ),
        .I3(\n_0_FSM_onehot_rx_state[11]_i_6 ),
        .I4(n_2_sync_data_valid),
        .I5(\n_0_FSM_onehot_rx_state[11]_i_13__2 ),
        .I6(n_0_time_out_2ms_reg),
        .I7(\n_0_FSM_onehot_rx_state[7]_i_3__2 ),
        .I8(I1),
        .I9(n_0_adapt_count_reset_i_2__2),
        .O1(n_1_sync_CPLLLOCK),
        .O2(n_2_sync_CPLLLOCK),
        .Q({\n_0_FSM_onehot_rx_state_reg[7] ,check_tlock_max,\n_0_FSM_onehot_rx_state_reg[5] ,\n_0_FSM_onehot_rx_state_reg[4] ,\n_0_FSM_onehot_rx_state_reg[3] ,\n_0_FSM_onehot_rx_state_reg[2] }),
        .SYSCLK_IN(SYSCLK_IN),
        .gt3_cplllock_out(gt3_cplllock_out));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_53 sync_RXRESETDONE
       (.SYSCLK_IN(SYSCLK_IN),
        .data_out(rxresetdone_s2),
        .gt3_rxresetdone_out(gt3_rxresetdone_out));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_54 sync_data_valid
       (.D({n_0_sync_data_valid,n_1_sync_data_valid}),
        .DONT_RESET_ON_DATA_ERROR_IN(DONT_RESET_ON_DATA_ERROR_IN),
        .GT3_DATA_VALID_IN(GT3_DATA_VALID_IN),
        .GT3_RX_FSM_RESET_DONE_OUT(GT3_RX_FSM_RESET_DONE_OUT),
        .I1(n_0_reset_time_out_reg),
        .I10(n_0_time_out_2ms_reg),
        .I11(\n_0_FSM_onehot_rx_state[11]_i_16__2 ),
        .I12(\n_0_FSM_onehot_rx_state[11]_i_17__1 ),
        .I13(n_0_time_out_100us_reg),
        .I14(n_0_reset_time_out_i_3__5),
        .I15(n_0_rx_fsm_reset_done_int_i_2__2),
        .I16(n_0_rx_fsm_reset_done_int_i_3__4),
        .I2(n_0_time_out_1us_reg),
        .I3(\n_0_FSM_onehot_rx_state[2]_i_2__2 ),
        .I4(\n_0_FSM_onehot_rx_state[8]_i_4 ),
        .I5(\n_0_FSM_onehot_rx_state[8]_i_2__2 ),
        .I6(\n_0_FSM_onehot_rx_state[11]_i_8__2 ),
        .I7(\n_0_FSM_onehot_rx_state[11]_i_9__2 ),
        .I8(n_1_sync_CPLLLOCK),
        .I9(\n_0_FSM_onehot_rx_state[2]_i_5__2 ),
        .O1(n_2_sync_data_valid),
        .O2(n_3_sync_data_valid),
        .O3(n_4_sync_data_valid),
        .Q({\n_0_FSM_onehot_rx_state_reg[11] ,\n_0_FSM_onehot_rx_state_reg[10] ,run_phase_alignment_int,\n_0_FSM_onehot_rx_state_reg[8] ,\n_0_FSM_onehot_rx_state_reg[7] ,check_tlock_max,\n_0_FSM_onehot_rx_state_reg[5] ,\n_0_FSM_onehot_rx_state_reg[4] ,\n_0_FSM_onehot_rx_state_reg[3] ,\n_0_FSM_onehot_rx_state_reg[1] }),
        .SYSCLK_IN(SYSCLK_IN),
        .mmcm_lock_reclocked(mmcm_lock_reclocked),
        .rxresetdone_s3(rxresetdone_s3),
        .time_out_wait_bypass_s3(time_out_wait_bypass_s3));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_55 sync_mmcm_lock_reclocked
       (.I1(n_0_mmcm_lock_reclocked_i_2__8),
        .O1(n_1_sync_mmcm_lock_reclocked),
        .Q(mmcm_lock_count_reg__0[9:7]),
        .SR(n_0_sync_mmcm_lock_reclocked),
        .SYSCLK_IN(SYSCLK_IN),
        .mmcm_lock_reclocked(mmcm_lock_reclocked));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_56 sync_run_phase_alignment_int
       (.data_in(n_0_run_phase_alignment_int_reg),
        .data_out(data_out),
        .gt3_rxusrclk_in(gt3_rxusrclk_in));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_57 sync_rx_fsm_reset_done_int
       (.GT3_RX_FSM_RESET_DONE_OUT(GT3_RX_FSM_RESET_DONE_OUT),
        .data_out(rx_fsm_reset_done_int_s2),
        .gt3_rxusrclk_in(gt3_rxusrclk_in));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_58 sync_time_out_wait_bypass
       (.SYSCLK_IN(SYSCLK_IN),
        .data_in(n_0_time_out_wait_bypass_reg),
        .data_out(time_out_wait_bypass_s2));
LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
     time_out_100us_i_1__2
       (.I0(time_out_counter_reg[16]),
        .I1(time_out_counter_reg[14]),
        .I2(time_out_counter_reg[8]),
        .I3(time_out_counter_reg[9]),
        .I4(n_0_time_out_100us_i_2__2),
        .I5(n_0_time_out_100us_reg),
        .O(n_0_time_out_100us_i_1__2));
LUT6 #(
    .INIT(64'h0010000000000000)) 
     time_out_100us_i_2__2
       (.I0(time_out_counter_reg[10]),
        .I1(time_out_counter_reg[11]),
        .I2(time_out_counter_reg[12]),
        .I3(time_out_counter_reg[13]),
        .I4(n_0_time_out_100us_i_3__2),
        .I5(n_0_time_out_100us_i_4__2),
        .O(n_0_time_out_100us_i_2__2));
(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT5 #(
    .INIT(32'h00000100)) 
     time_out_100us_i_3__2
       (.I0(time_out_counter_reg[2]),
        .I1(time_out_counter_reg[1]),
        .I2(time_out_counter_reg[0]),
        .I3(time_out_counter_reg[3]),
        .I4(time_out_counter_reg[15]),
        .O(n_0_time_out_100us_i_3__2));
LUT4 #(
    .INIT(16'h0004)) 
     time_out_100us_i_4__2
       (.I0(time_out_counter_reg[6]),
        .I1(time_out_counter_reg[7]),
        .I2(time_out_counter_reg[5]),
        .I3(time_out_counter_reg[4]),
        .O(n_0_time_out_100us_i_4__2));
FDRE #(
    .INIT(1'b0)) 
     time_out_100us_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_out_100us_i_1__2),
        .Q(n_0_time_out_100us_reg),
        .R(n_0_reset_time_out_reg));
LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
     time_out_1us_i_1__2
       (.I0(n_0_time_out_1us_i_2__2),
        .I1(n_0_time_out_1us_i_3__2),
        .I2(n_0_time_out_1us_i_4__2),
        .I3(time_out_counter_reg[14]),
        .I4(time_out_counter_reg[16]),
        .I5(n_0_time_out_1us_reg),
        .O(n_0_time_out_1us_i_1__2));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     time_out_1us_i_2__2
       (.I0(time_out_counter_reg[3]),
        .I1(time_out_counter_reg[6]),
        .I2(time_out_counter_reg[0]),
        .I3(time_out_counter_reg[8]),
        .I4(time_out_counter_reg[12]),
        .I5(time_out_counter_reg[11]),
        .O(n_0_time_out_1us_i_2__2));
LUT6 #(
    .INIT(64'h0000000000100000)) 
     time_out_1us_i_3__2
       (.I0(time_out_counter_reg[15]),
        .I1(time_out_counter_reg[10]),
        .I2(time_out_counter_reg[5]),
        .I3(time_out_counter_reg[9]),
        .I4(time_out_counter_reg[4]),
        .I5(time_out_counter_reg[7]),
        .O(n_0_time_out_1us_i_3__2));
LUT3 #(
    .INIT(8'h04)) 
     time_out_1us_i_4__2
       (.I0(time_out_counter_reg[13]),
        .I1(time_out_counter_reg[1]),
        .I2(time_out_counter_reg[2]),
        .O(n_0_time_out_1us_i_4__2));
FDRE #(
    .INIT(1'b0)) 
     time_out_1us_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_out_1us_i_1__2),
        .Q(n_0_time_out_1us_reg),
        .R(n_0_reset_time_out_reg));
LUT2 #(
    .INIT(4'hE)) 
     time_out_2ms_i_1__2
       (.I0(time_out_2ms),
        .I1(n_0_time_out_2ms_reg),
        .O(n_0_time_out_2ms_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     time_out_2ms_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_out_2ms_i_1__2),
        .Q(n_0_time_out_2ms_reg),
        .R(n_0_reset_time_out_reg));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \time_out_counter[0]_i_10__2 
       (.I0(time_out_counter_reg[12]),
        .I1(time_out_counter_reg[11]),
        .I2(time_out_counter_reg[3]),
        .I3(time_out_counter_reg[6]),
        .I4(time_out_counter_reg[0]),
        .I5(time_out_counter_reg[8]),
        .O(\n_0_time_out_counter[0]_i_10__2 ));
LUT1 #(
    .INIT(2'h1)) 
     \time_out_counter[0]_i_1__2 
       (.I0(time_out_2ms),
        .O(\n_0_time_out_counter[0]_i_1__2 ));
LUT6 #(
    .INIT(64'h0020000000000000)) 
     \time_out_counter[0]_i_3__6 
       (.I0(\n_0_time_out_counter[0]_i_8__0 ),
        .I1(time_out_counter_reg[13]),
        .I2(time_out_counter_reg[10]),
        .I3(time_out_counter_reg[14]),
        .I4(\n_0_time_out_counter[0]_i_9__8 ),
        .I5(\n_0_time_out_counter[0]_i_10__2 ),
        .O(time_out_2ms));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_4__6 
       (.I0(time_out_counter_reg[3]),
        .O(\n_0_time_out_counter[0]_i_4__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_5__6 
       (.I0(time_out_counter_reg[2]),
        .O(\n_0_time_out_counter[0]_i_5__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_6__2 
       (.I0(time_out_counter_reg[1]),
        .O(\n_0_time_out_counter[0]_i_6__2 ));
LUT1 #(
    .INIT(2'h1)) 
     \time_out_counter[0]_i_7__2 
       (.I0(time_out_counter_reg[0]),
        .O(\n_0_time_out_counter[0]_i_7__2 ));
(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \time_out_counter[0]_i_8__0 
       (.I0(time_out_counter_reg[1]),
        .I1(time_out_counter_reg[2]),
        .O(\n_0_time_out_counter[0]_i_8__0 ));
LUT6 #(
    .INIT(64'h4000000000000000)) 
     \time_out_counter[0]_i_9__8 
       (.I0(time_out_counter_reg[4]),
        .I1(time_out_counter_reg[15]),
        .I2(time_out_counter_reg[5]),
        .I3(time_out_counter_reg[9]),
        .I4(time_out_counter_reg[7]),
        .I5(time_out_counter_reg[16]),
        .O(\n_0_time_out_counter[0]_i_9__8 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_2__2 
       (.I0(time_out_counter_reg[15]),
        .O(\n_0_time_out_counter[12]_i_2__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_3__2 
       (.I0(time_out_counter_reg[14]),
        .O(\n_0_time_out_counter[12]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_4__2 
       (.I0(time_out_counter_reg[13]),
        .O(\n_0_time_out_counter[12]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_5__2 
       (.I0(time_out_counter_reg[12]),
        .O(\n_0_time_out_counter[12]_i_5__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[16]_i_2__2 
       (.I0(time_out_counter_reg[16]),
        .O(\n_0_time_out_counter[16]_i_2__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_2__2 
       (.I0(time_out_counter_reg[7]),
        .O(\n_0_time_out_counter[4]_i_2__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_3__2 
       (.I0(time_out_counter_reg[6]),
        .O(\n_0_time_out_counter[4]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_4__2 
       (.I0(time_out_counter_reg[5]),
        .O(\n_0_time_out_counter[4]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_5__2 
       (.I0(time_out_counter_reg[4]),
        .O(\n_0_time_out_counter[4]_i_5__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_2__2 
       (.I0(time_out_counter_reg[11]),
        .O(\n_0_time_out_counter[8]_i_2__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_3__2 
       (.I0(time_out_counter_reg[10]),
        .O(\n_0_time_out_counter[8]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_4__2 
       (.I0(time_out_counter_reg[9]),
        .O(\n_0_time_out_counter[8]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_5__2 
       (.I0(time_out_counter_reg[8]),
        .O(\n_0_time_out_counter[8]_i_5__2 ));
(* counter = "33" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__2 ),
        .D(\n_7_time_out_counter_reg[0]_i_2__2 ),
        .Q(time_out_counter_reg[0]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[0]_i_2__2 
       (.CI(1'b0),
        .CO({\n_0_time_out_counter_reg[0]_i_2__2 ,\n_1_time_out_counter_reg[0]_i_2__2 ,\n_2_time_out_counter_reg[0]_i_2__2 ,\n_3_time_out_counter_reg[0]_i_2__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_time_out_counter_reg[0]_i_2__2 ,\n_5_time_out_counter_reg[0]_i_2__2 ,\n_6_time_out_counter_reg[0]_i_2__2 ,\n_7_time_out_counter_reg[0]_i_2__2 }),
        .S({\n_0_time_out_counter[0]_i_4__6 ,\n_0_time_out_counter[0]_i_5__6 ,\n_0_time_out_counter[0]_i_6__2 ,\n_0_time_out_counter[0]_i_7__2 }));
(* counter = "33" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[10] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__2 ),
        .D(\n_5_time_out_counter_reg[8]_i_1__2 ),
        .Q(time_out_counter_reg[10]),
        .R(n_0_reset_time_out_reg));
(* counter = "33" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[11] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__2 ),
        .D(\n_4_time_out_counter_reg[8]_i_1__2 ),
        .Q(time_out_counter_reg[11]),
        .R(n_0_reset_time_out_reg));
(* counter = "33" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[12] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__2 ),
        .D(\n_7_time_out_counter_reg[12]_i_1__2 ),
        .Q(time_out_counter_reg[12]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[12]_i_1__2 
       (.CI(\n_0_time_out_counter_reg[8]_i_1__2 ),
        .CO({\n_0_time_out_counter_reg[12]_i_1__2 ,\n_1_time_out_counter_reg[12]_i_1__2 ,\n_2_time_out_counter_reg[12]_i_1__2 ,\n_3_time_out_counter_reg[12]_i_1__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[12]_i_1__2 ,\n_5_time_out_counter_reg[12]_i_1__2 ,\n_6_time_out_counter_reg[12]_i_1__2 ,\n_7_time_out_counter_reg[12]_i_1__2 }),
        .S({\n_0_time_out_counter[12]_i_2__2 ,\n_0_time_out_counter[12]_i_3__2 ,\n_0_time_out_counter[12]_i_4__2 ,\n_0_time_out_counter[12]_i_5__2 }));
(* counter = "33" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[13] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__2 ),
        .D(\n_6_time_out_counter_reg[12]_i_1__2 ),
        .Q(time_out_counter_reg[13]),
        .R(n_0_reset_time_out_reg));
(* counter = "33" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[14] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__2 ),
        .D(\n_5_time_out_counter_reg[12]_i_1__2 ),
        .Q(time_out_counter_reg[14]),
        .R(n_0_reset_time_out_reg));
(* counter = "33" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[15] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__2 ),
        .D(\n_4_time_out_counter_reg[12]_i_1__2 ),
        .Q(time_out_counter_reg[15]),
        .R(n_0_reset_time_out_reg));
(* counter = "33" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[16] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__2 ),
        .D(\n_7_time_out_counter_reg[16]_i_1__2 ),
        .Q(time_out_counter_reg[16]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[16]_i_1__2 
       (.CI(\n_0_time_out_counter_reg[12]_i_1__2 ),
        .CO(\NLW_time_out_counter_reg[16]_i_1__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_time_out_counter_reg[16]_i_1__2_O_UNCONNECTED [3:1],\n_7_time_out_counter_reg[16]_i_1__2 }),
        .S({1'b0,1'b0,1'b0,\n_0_time_out_counter[16]_i_2__2 }));
(* counter = "33" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__2 ),
        .D(\n_6_time_out_counter_reg[0]_i_2__2 ),
        .Q(time_out_counter_reg[1]),
        .R(n_0_reset_time_out_reg));
(* counter = "33" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__2 ),
        .D(\n_5_time_out_counter_reg[0]_i_2__2 ),
        .Q(time_out_counter_reg[2]),
        .R(n_0_reset_time_out_reg));
(* counter = "33" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__2 ),
        .D(\n_4_time_out_counter_reg[0]_i_2__2 ),
        .Q(time_out_counter_reg[3]),
        .R(n_0_reset_time_out_reg));
(* counter = "33" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__2 ),
        .D(\n_7_time_out_counter_reg[4]_i_1__2 ),
        .Q(time_out_counter_reg[4]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[4]_i_1__2 
       (.CI(\n_0_time_out_counter_reg[0]_i_2__2 ),
        .CO({\n_0_time_out_counter_reg[4]_i_1__2 ,\n_1_time_out_counter_reg[4]_i_1__2 ,\n_2_time_out_counter_reg[4]_i_1__2 ,\n_3_time_out_counter_reg[4]_i_1__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[4]_i_1__2 ,\n_5_time_out_counter_reg[4]_i_1__2 ,\n_6_time_out_counter_reg[4]_i_1__2 ,\n_7_time_out_counter_reg[4]_i_1__2 }),
        .S({\n_0_time_out_counter[4]_i_2__2 ,\n_0_time_out_counter[4]_i_3__2 ,\n_0_time_out_counter[4]_i_4__2 ,\n_0_time_out_counter[4]_i_5__2 }));
(* counter = "33" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__2 ),
        .D(\n_6_time_out_counter_reg[4]_i_1__2 ),
        .Q(time_out_counter_reg[5]),
        .R(n_0_reset_time_out_reg));
(* counter = "33" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__2 ),
        .D(\n_5_time_out_counter_reg[4]_i_1__2 ),
        .Q(time_out_counter_reg[6]),
        .R(n_0_reset_time_out_reg));
(* counter = "33" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[7] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__2 ),
        .D(\n_4_time_out_counter_reg[4]_i_1__2 ),
        .Q(time_out_counter_reg[7]),
        .R(n_0_reset_time_out_reg));
(* counter = "33" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[8] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__2 ),
        .D(\n_7_time_out_counter_reg[8]_i_1__2 ),
        .Q(time_out_counter_reg[8]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[8]_i_1__2 
       (.CI(\n_0_time_out_counter_reg[4]_i_1__2 ),
        .CO({\n_0_time_out_counter_reg[8]_i_1__2 ,\n_1_time_out_counter_reg[8]_i_1__2 ,\n_2_time_out_counter_reg[8]_i_1__2 ,\n_3_time_out_counter_reg[8]_i_1__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[8]_i_1__2 ,\n_5_time_out_counter_reg[8]_i_1__2 ,\n_6_time_out_counter_reg[8]_i_1__2 ,\n_7_time_out_counter_reg[8]_i_1__2 }),
        .S({\n_0_time_out_counter[8]_i_2__2 ,\n_0_time_out_counter[8]_i_3__2 ,\n_0_time_out_counter[8]_i_4__2 ,\n_0_time_out_counter[8]_i_5__2 }));
(* counter = "33" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[9] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__2 ),
        .D(\n_6_time_out_counter_reg[8]_i_1__2 ),
        .Q(time_out_counter_reg[9]),
        .R(n_0_reset_time_out_reg));
LUT6 #(
    .INIT(64'hFF00FF0100000000)) 
     time_out_wait_bypass_i_1__8
       (.I0(\n_0_wait_bypass_count[0]_i_4__8 ),
        .I1(wait_bypass_count_reg[3]),
        .I2(\n_0_wait_bypass_count[0]_i_5__8 ),
        .I3(n_0_time_out_wait_bypass_reg),
        .I4(n_0_rx_fsm_reset_done_int_s3_reg),
        .I5(n_0_run_phase_alignment_int_s3_reg),
        .O(n_0_time_out_wait_bypass_i_1__8));
FDRE #(
    .INIT(1'b0)) 
     time_out_wait_bypass_reg
       (.C(gt3_rxusrclk_in),
        .CE(1'b1),
        .D(n_0_time_out_wait_bypass_i_1__8),
        .Q(n_0_time_out_wait_bypass_reg),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     time_out_wait_bypass_s3_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(time_out_wait_bypass_s2),
        .Q(time_out_wait_bypass_s3),
        .R(1'b0));
LUT2 #(
    .INIT(4'h1)) 
     time_tlock_max_i_10__2
       (.I0(time_out_counter_reg[10]),
        .I1(time_out_counter_reg[11]),
        .O(n_0_time_tlock_max_i_10__2));
LUT2 #(
    .INIT(4'h8)) 
     time_tlock_max_i_11__2
       (.I0(time_out_counter_reg[9]),
        .I1(time_out_counter_reg[8]),
        .O(n_0_time_tlock_max_i_11__2));
LUT2 #(
    .INIT(4'h8)) 
     time_tlock_max_i_12__2
       (.I0(time_out_counter_reg[7]),
        .I1(time_out_counter_reg[6]),
        .O(n_0_time_tlock_max_i_12__2));
LUT2 #(
    .INIT(4'hE)) 
     time_tlock_max_i_13__2
       (.I0(time_out_counter_reg[5]),
        .I1(time_out_counter_reg[4]),
        .O(n_0_time_tlock_max_i_13__2));
LUT2 #(
    .INIT(4'h8)) 
     time_tlock_max_i_14__2
       (.I0(time_out_counter_reg[3]),
        .I1(time_out_counter_reg[2]),
        .O(n_0_time_tlock_max_i_14__2));
LUT2 #(
    .INIT(4'hE)) 
     time_tlock_max_i_15__2
       (.I0(time_out_counter_reg[1]),
        .I1(time_out_counter_reg[0]),
        .O(n_0_time_tlock_max_i_15__2));
LUT2 #(
    .INIT(4'h2)) 
     time_tlock_max_i_16__2
       (.I0(time_out_counter_reg[7]),
        .I1(time_out_counter_reg[6]),
        .O(n_0_time_tlock_max_i_16__2));
LUT2 #(
    .INIT(4'h1)) 
     time_tlock_max_i_17__2
       (.I0(time_out_counter_reg[4]),
        .I1(time_out_counter_reg[5]),
        .O(n_0_time_tlock_max_i_17__2));
LUT2 #(
    .INIT(4'h2)) 
     time_tlock_max_i_18__2
       (.I0(time_out_counter_reg[3]),
        .I1(time_out_counter_reg[2]),
        .O(n_0_time_tlock_max_i_18__2));
LUT2 #(
    .INIT(4'h1)) 
     time_tlock_max_i_19__2
       (.I0(time_out_counter_reg[0]),
        .I1(time_out_counter_reg[1]),
        .O(n_0_time_tlock_max_i_19__2));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     time_tlock_max_i_1__8
       (.I0(n_0_check_tlock_max_reg),
        .I1(time_tlock_max1),
        .I2(time_tlock_max),
        .O(n_0_time_tlock_max_i_1__8));
LUT1 #(
    .INIT(2'h1)) 
     time_tlock_max_i_4__2
       (.I0(time_out_counter_reg[16]),
        .O(n_0_time_tlock_max_i_4__2));
LUT2 #(
    .INIT(4'hE)) 
     time_tlock_max_i_6__2
       (.I0(time_out_counter_reg[15]),
        .I1(time_out_counter_reg[14]),
        .O(n_0_time_tlock_max_i_6__2));
LUT2 #(
    .INIT(4'hE)) 
     time_tlock_max_i_7__2
       (.I0(time_out_counter_reg[11]),
        .I1(time_out_counter_reg[10]),
        .O(n_0_time_tlock_max_i_7__2));
LUT2 #(
    .INIT(4'h1)) 
     time_tlock_max_i_8__2
       (.I0(time_out_counter_reg[14]),
        .I1(time_out_counter_reg[15]),
        .O(n_0_time_tlock_max_i_8__2));
LUT2 #(
    .INIT(4'h2)) 
     time_tlock_max_i_9__2
       (.I0(time_out_counter_reg[12]),
        .I1(time_out_counter_reg[13]),
        .O(n_0_time_tlock_max_i_9__2));
FDRE #(
    .INIT(1'b0)) 
     time_tlock_max_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_tlock_max_i_1__8),
        .Q(time_tlock_max),
        .R(n_0_reset_time_out_reg));
CARRY4 time_tlock_max_reg_i_2__2
       (.CI(n_0_time_tlock_max_reg_i_3__2),
        .CO({NLW_time_tlock_max_reg_i_2__2_CO_UNCONNECTED[3:1],time_tlock_max1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,time_out_counter_reg[16]}),
        .O(NLW_time_tlock_max_reg_i_2__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,n_0_time_tlock_max_i_4__2}));
CARRY4 time_tlock_max_reg_i_3__2
       (.CI(n_0_time_tlock_max_reg_i_5__2),
        .CO({n_0_time_tlock_max_reg_i_3__2,n_1_time_tlock_max_reg_i_3__2,n_2_time_tlock_max_reg_i_3__2,n_3_time_tlock_max_reg_i_3__2}),
        .CYINIT(1'b0),
        .DI({n_0_time_tlock_max_i_6__2,time_out_counter_reg[13],n_0_time_tlock_max_i_7__2,1'b0}),
        .O(NLW_time_tlock_max_reg_i_3__2_O_UNCONNECTED[3:0]),
        .S({n_0_time_tlock_max_i_8__2,n_0_time_tlock_max_i_9__2,n_0_time_tlock_max_i_10__2,n_0_time_tlock_max_i_11__2}));
CARRY4 time_tlock_max_reg_i_5__2
       (.CI(1'b0),
        .CO({n_0_time_tlock_max_reg_i_5__2,n_1_time_tlock_max_reg_i_5__2,n_2_time_tlock_max_reg_i_5__2,n_3_time_tlock_max_reg_i_5__2}),
        .CYINIT(1'b0),
        .DI({n_0_time_tlock_max_i_12__2,n_0_time_tlock_max_i_13__2,n_0_time_tlock_max_i_14__2,n_0_time_tlock_max_i_15__2}),
        .O(NLW_time_tlock_max_reg_i_5__2_O_UNCONNECTED[3:0]),
        .S({n_0_time_tlock_max_i_16__2,n_0_time_tlock_max_i_17__2,n_0_time_tlock_max_i_18__2,n_0_time_tlock_max_i_19__2}));
LUT1 #(
    .INIT(2'h1)) 
     \wait_bypass_count[0]_i_1__8 
       (.I0(n_0_run_phase_alignment_int_s3_reg),
        .O(\n_0_wait_bypass_count[0]_i_1__8 ));
LUT4 #(
    .INIT(16'h00FE)) 
     \wait_bypass_count[0]_i_2__8 
       (.I0(\n_0_wait_bypass_count[0]_i_4__8 ),
        .I1(wait_bypass_count_reg[3]),
        .I2(\n_0_wait_bypass_count[0]_i_5__8 ),
        .I3(n_0_rx_fsm_reset_done_int_s3_reg),
        .O(\n_0_wait_bypass_count[0]_i_2__8 ));
LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
     \wait_bypass_count[0]_i_4__8 
       (.I0(wait_bypass_count_reg[11]),
        .I1(wait_bypass_count_reg[4]),
        .I2(wait_bypass_count_reg[0]),
        .I3(wait_bypass_count_reg[9]),
        .I4(wait_bypass_count_reg[10]),
        .I5(wait_bypass_count_reg[2]),
        .O(\n_0_wait_bypass_count[0]_i_4__8 ));
LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
     \wait_bypass_count[0]_i_5__8 
       (.I0(wait_bypass_count_reg[1]),
        .I1(wait_bypass_count_reg[6]),
        .I2(wait_bypass_count_reg[5]),
        .I3(wait_bypass_count_reg[12]),
        .I4(wait_bypass_count_reg[8]),
        .I5(wait_bypass_count_reg[7]),
        .O(\n_0_wait_bypass_count[0]_i_5__8 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_6__8 
       (.I0(wait_bypass_count_reg[3]),
        .O(\n_0_wait_bypass_count[0]_i_6__8 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_7__8 
       (.I0(wait_bypass_count_reg[2]),
        .O(\n_0_wait_bypass_count[0]_i_7__8 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_8__8 
       (.I0(wait_bypass_count_reg[1]),
        .O(\n_0_wait_bypass_count[0]_i_8__8 ));
LUT1 #(
    .INIT(2'h1)) 
     \wait_bypass_count[0]_i_9__2 
       (.I0(wait_bypass_count_reg[0]),
        .O(\n_0_wait_bypass_count[0]_i_9__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[12]_i_2__8 
       (.I0(wait_bypass_count_reg[12]),
        .O(\n_0_wait_bypass_count[12]_i_2__8 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_2__8 
       (.I0(wait_bypass_count_reg[7]),
        .O(\n_0_wait_bypass_count[4]_i_2__8 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_3__8 
       (.I0(wait_bypass_count_reg[6]),
        .O(\n_0_wait_bypass_count[4]_i_3__8 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_4__8 
       (.I0(wait_bypass_count_reg[5]),
        .O(\n_0_wait_bypass_count[4]_i_4__8 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_5__8 
       (.I0(wait_bypass_count_reg[4]),
        .O(\n_0_wait_bypass_count[4]_i_5__8 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_2__8 
       (.I0(wait_bypass_count_reg[11]),
        .O(\n_0_wait_bypass_count[8]_i_2__8 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_3__8 
       (.I0(wait_bypass_count_reg[10]),
        .O(\n_0_wait_bypass_count[8]_i_3__8 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_4__8 
       (.I0(wait_bypass_count_reg[9]),
        .O(\n_0_wait_bypass_count[8]_i_4__8 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_5__8 
       (.I0(wait_bypass_count_reg[8]),
        .O(\n_0_wait_bypass_count[8]_i_5__8 ));
(* counter = "34" *) 
   FDRE \wait_bypass_count_reg[0] 
       (.C(gt3_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__8 ),
        .D(\n_7_wait_bypass_count_reg[0]_i_3__8 ),
        .Q(wait_bypass_count_reg[0]),
        .R(\n_0_wait_bypass_count[0]_i_1__8 ));
CARRY4 \wait_bypass_count_reg[0]_i_3__8 
       (.CI(1'b0),
        .CO({\n_0_wait_bypass_count_reg[0]_i_3__8 ,\n_1_wait_bypass_count_reg[0]_i_3__8 ,\n_2_wait_bypass_count_reg[0]_i_3__8 ,\n_3_wait_bypass_count_reg[0]_i_3__8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_wait_bypass_count_reg[0]_i_3__8 ,\n_5_wait_bypass_count_reg[0]_i_3__8 ,\n_6_wait_bypass_count_reg[0]_i_3__8 ,\n_7_wait_bypass_count_reg[0]_i_3__8 }),
        .S({\n_0_wait_bypass_count[0]_i_6__8 ,\n_0_wait_bypass_count[0]_i_7__8 ,\n_0_wait_bypass_count[0]_i_8__8 ,\n_0_wait_bypass_count[0]_i_9__2 }));
(* counter = "34" *) 
   FDRE \wait_bypass_count_reg[10] 
       (.C(gt3_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__8 ),
        .D(\n_5_wait_bypass_count_reg[8]_i_1__8 ),
        .Q(wait_bypass_count_reg[10]),
        .R(\n_0_wait_bypass_count[0]_i_1__8 ));
(* counter = "34" *) 
   FDRE \wait_bypass_count_reg[11] 
       (.C(gt3_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__8 ),
        .D(\n_4_wait_bypass_count_reg[8]_i_1__8 ),
        .Q(wait_bypass_count_reg[11]),
        .R(\n_0_wait_bypass_count[0]_i_1__8 ));
(* counter = "34" *) 
   FDRE \wait_bypass_count_reg[12] 
       (.C(gt3_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__8 ),
        .D(\n_7_wait_bypass_count_reg[12]_i_1__8 ),
        .Q(wait_bypass_count_reg[12]),
        .R(\n_0_wait_bypass_count[0]_i_1__8 ));
CARRY4 \wait_bypass_count_reg[12]_i_1__8 
       (.CI(\n_0_wait_bypass_count_reg[8]_i_1__8 ),
        .CO(\NLW_wait_bypass_count_reg[12]_i_1__8_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_wait_bypass_count_reg[12]_i_1__8_O_UNCONNECTED [3:1],\n_7_wait_bypass_count_reg[12]_i_1__8 }),
        .S({1'b0,1'b0,1'b0,\n_0_wait_bypass_count[12]_i_2__8 }));
(* counter = "34" *) 
   FDRE \wait_bypass_count_reg[1] 
       (.C(gt3_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__8 ),
        .D(\n_6_wait_bypass_count_reg[0]_i_3__8 ),
        .Q(wait_bypass_count_reg[1]),
        .R(\n_0_wait_bypass_count[0]_i_1__8 ));
(* counter = "34" *) 
   FDRE \wait_bypass_count_reg[2] 
       (.C(gt3_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__8 ),
        .D(\n_5_wait_bypass_count_reg[0]_i_3__8 ),
        .Q(wait_bypass_count_reg[2]),
        .R(\n_0_wait_bypass_count[0]_i_1__8 ));
(* counter = "34" *) 
   FDRE \wait_bypass_count_reg[3] 
       (.C(gt3_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__8 ),
        .D(\n_4_wait_bypass_count_reg[0]_i_3__8 ),
        .Q(wait_bypass_count_reg[3]),
        .R(\n_0_wait_bypass_count[0]_i_1__8 ));
(* counter = "34" *) 
   FDRE \wait_bypass_count_reg[4] 
       (.C(gt3_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__8 ),
        .D(\n_7_wait_bypass_count_reg[4]_i_1__8 ),
        .Q(wait_bypass_count_reg[4]),
        .R(\n_0_wait_bypass_count[0]_i_1__8 ));
CARRY4 \wait_bypass_count_reg[4]_i_1__8 
       (.CI(\n_0_wait_bypass_count_reg[0]_i_3__8 ),
        .CO({\n_0_wait_bypass_count_reg[4]_i_1__8 ,\n_1_wait_bypass_count_reg[4]_i_1__8 ,\n_2_wait_bypass_count_reg[4]_i_1__8 ,\n_3_wait_bypass_count_reg[4]_i_1__8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_wait_bypass_count_reg[4]_i_1__8 ,\n_5_wait_bypass_count_reg[4]_i_1__8 ,\n_6_wait_bypass_count_reg[4]_i_1__8 ,\n_7_wait_bypass_count_reg[4]_i_1__8 }),
        .S({\n_0_wait_bypass_count[4]_i_2__8 ,\n_0_wait_bypass_count[4]_i_3__8 ,\n_0_wait_bypass_count[4]_i_4__8 ,\n_0_wait_bypass_count[4]_i_5__8 }));
(* counter = "34" *) 
   FDRE \wait_bypass_count_reg[5] 
       (.C(gt3_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__8 ),
        .D(\n_6_wait_bypass_count_reg[4]_i_1__8 ),
        .Q(wait_bypass_count_reg[5]),
        .R(\n_0_wait_bypass_count[0]_i_1__8 ));
(* counter = "34" *) 
   FDRE \wait_bypass_count_reg[6] 
       (.C(gt3_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__8 ),
        .D(\n_5_wait_bypass_count_reg[4]_i_1__8 ),
        .Q(wait_bypass_count_reg[6]),
        .R(\n_0_wait_bypass_count[0]_i_1__8 ));
(* counter = "34" *) 
   FDRE \wait_bypass_count_reg[7] 
       (.C(gt3_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__8 ),
        .D(\n_4_wait_bypass_count_reg[4]_i_1__8 ),
        .Q(wait_bypass_count_reg[7]),
        .R(\n_0_wait_bypass_count[0]_i_1__8 ));
(* counter = "34" *) 
   FDRE \wait_bypass_count_reg[8] 
       (.C(gt3_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__8 ),
        .D(\n_7_wait_bypass_count_reg[8]_i_1__8 ),
        .Q(wait_bypass_count_reg[8]),
        .R(\n_0_wait_bypass_count[0]_i_1__8 ));
CARRY4 \wait_bypass_count_reg[8]_i_1__8 
       (.CI(\n_0_wait_bypass_count_reg[4]_i_1__8 ),
        .CO({\n_0_wait_bypass_count_reg[8]_i_1__8 ,\n_1_wait_bypass_count_reg[8]_i_1__8 ,\n_2_wait_bypass_count_reg[8]_i_1__8 ,\n_3_wait_bypass_count_reg[8]_i_1__8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_wait_bypass_count_reg[8]_i_1__8 ,\n_5_wait_bypass_count_reg[8]_i_1__8 ,\n_6_wait_bypass_count_reg[8]_i_1__8 ,\n_7_wait_bypass_count_reg[8]_i_1__8 }),
        .S({\n_0_wait_bypass_count[8]_i_2__8 ,\n_0_wait_bypass_count[8]_i_3__8 ,\n_0_wait_bypass_count[8]_i_4__8 ,\n_0_wait_bypass_count[8]_i_5__8 }));
(* counter = "34" *) 
   FDRE \wait_bypass_count_reg[9] 
       (.C(gt3_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__8 ),
        .D(\n_6_wait_bypass_count_reg[8]_i_1__8 ),
        .Q(wait_bypass_count_reg[9]),
        .R(\n_0_wait_bypass_count[0]_i_1__8 ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \wait_time_cnt[0]_i_1__8 
       (.I0(wait_time_cnt_reg__0[0]),
        .O(wait_time_cnt0__8[0]));
(* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \wait_time_cnt[1]_i_1__8 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .O(\n_0_wait_time_cnt[1]_i_1__8 ));
LUT3 #(
    .INIT(8'hE1)) 
     \wait_time_cnt[2]_i_1__8 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[2]),
        .O(wait_time_cnt0__8[2]));
(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT4 #(
    .INIT(16'hFE01)) 
     \wait_time_cnt[3]_i_1__8 
       (.I0(wait_time_cnt_reg__0[2]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[3]),
        .O(wait_time_cnt0__8[3]));
(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT5 #(
    .INIT(32'hFFFE0001)) 
     \wait_time_cnt[4]_i_1__8 
       (.I0(wait_time_cnt_reg__0[3]),
        .I1(wait_time_cnt_reg__0[2]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[1]),
        .I4(wait_time_cnt_reg__0[4]),
        .O(wait_time_cnt0__8[4]));
LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
     \wait_time_cnt[5]_i_1__8 
       (.I0(wait_time_cnt_reg__0[4]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[2]),
        .I4(wait_time_cnt_reg__0[3]),
        .I5(wait_time_cnt_reg__0[5]),
        .O(wait_time_cnt0__8[5]));
LUT6 #(
    .INIT(64'h00000000000000FE)) 
     \wait_time_cnt[6]_i_1__8 
       (.I0(check_tlock_max),
        .I1(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I2(\n_0_FSM_onehot_rx_state[10]_i_2__2 ),
        .I3(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I5(\n_0_wait_time_cnt[6]_i_4__8 ),
        .O(\n_0_wait_time_cnt[6]_i_1__8 ));
LUT2 #(
    .INIT(4'hE)) 
     \wait_time_cnt[6]_i_2__2 
       (.I0(\n_0_wait_time_cnt[6]_i_5__9 ),
        .I1(wait_time_cnt_reg__0[6]),
        .O(\n_0_wait_time_cnt[6]_i_2__2 ));
LUT2 #(
    .INIT(4'h9)) 
     \wait_time_cnt[6]_i_3__7 
       (.I0(\n_0_wait_time_cnt[6]_i_5__9 ),
        .I1(wait_time_cnt_reg__0[6]),
        .O(wait_time_cnt0__8[6]));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \wait_time_cnt[6]_i_4__8 
       (.I0(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I3(run_phase_alignment_int),
        .I4(\n_0_FSM_onehot_rx_state_reg[10] ),
        .O(\n_0_wait_time_cnt[6]_i_4__8 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \wait_time_cnt[6]_i_5__9 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[4]),
        .I3(wait_time_cnt_reg__0[5]),
        .I4(wait_time_cnt_reg__0[2]),
        .I5(wait_time_cnt_reg__0[3]),
        .O(\n_0_wait_time_cnt[6]_i_5__9 ));
(* counter = "32" *) 
   FDRE \wait_time_cnt_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__2 ),
        .D(wait_time_cnt0__8[0]),
        .Q(wait_time_cnt_reg__0[0]),
        .R(\n_0_wait_time_cnt[6]_i_1__8 ));
(* counter = "32" *) 
   FDRE \wait_time_cnt_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__2 ),
        .D(\n_0_wait_time_cnt[1]_i_1__8 ),
        .Q(wait_time_cnt_reg__0[1]),
        .R(\n_0_wait_time_cnt[6]_i_1__8 ));
(* counter = "32" *) 
   FDSE \wait_time_cnt_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__2 ),
        .D(wait_time_cnt0__8[2]),
        .Q(wait_time_cnt_reg__0[2]),
        .S(\n_0_wait_time_cnt[6]_i_1__8 ));
(* counter = "32" *) 
   FDRE \wait_time_cnt_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__2 ),
        .D(wait_time_cnt0__8[3]),
        .Q(wait_time_cnt_reg__0[3]),
        .R(\n_0_wait_time_cnt[6]_i_1__8 ));
(* counter = "32" *) 
   FDRE \wait_time_cnt_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__2 ),
        .D(wait_time_cnt0__8[4]),
        .Q(wait_time_cnt_reg__0[4]),
        .R(\n_0_wait_time_cnt[6]_i_1__8 ));
(* counter = "32" *) 
   FDSE \wait_time_cnt_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__2 ),
        .D(wait_time_cnt0__8[5]),
        .Q(wait_time_cnt_reg__0[5]),
        .S(\n_0_wait_time_cnt[6]_i_1__8 ));
(* counter = "32" *) 
   FDSE \wait_time_cnt_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__2 ),
        .D(wait_time_cnt0__8[6]),
        .Q(wait_time_cnt_reg__0[6]),
        .S(\n_0_wait_time_cnt[6]_i_1__8 ));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_RX_STARTUP_FSM" *) 
module gt64_rtm6r_gt64_rtm6r_RX_STARTUP_FSM__parameterized0_6
   (O1,
    GT4_RX_FSM_RESET_DONE_OUT,
    O2,
    O3,
    SYSCLK_IN,
    gt4_rxusrclk_in,
    SOFT_RESET_IN,
    I1,
    DONT_RESET_ON_DATA_ERROR_IN,
    I2,
    gt4_rxresetdone_out,
    GT4_DATA_VALID_IN,
    gt4_cplllock_out);
  output O1;
  output GT4_RX_FSM_RESET_DONE_OUT;
  output O2;
  output O3;
  input SYSCLK_IN;
  input gt4_rxusrclk_in;
  input SOFT_RESET_IN;
  input I1;
  input DONT_RESET_ON_DATA_ERROR_IN;
  input I2;
  input gt4_rxresetdone_out;
  input GT4_DATA_VALID_IN;
  input gt4_cplllock_out;

  wire DONT_RESET_ON_DATA_ERROR_IN;
  wire GT4_DATA_VALID_IN;
  wire GT4_RX_FSM_RESET_DONE_OUT;
  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire O3;
  wire SOFT_RESET_IN;
  wire SYSCLK_IN;
  wire [18:0]\adapt_wait_hw.adapt_count_reg ;
  wire check_tlock_max;
  wire data_out;
  wire gt4_cplllock_out;
  wire gt4_rxresetdone_out;
  wire gt4_rxusrclk_in;
  wire [5:0]init_wait_count_reg__0;
  wire [9:0]mmcm_lock_count_reg__0;
  wire mmcm_lock_reclocked;
  wire \n_0_FSM_onehot_rx_state[10]_i_1__3 ;
  wire \n_0_FSM_onehot_rx_state[10]_i_2__3 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_11__3 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_12__2 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_13__3 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_16__3 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_3__3 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_4__4 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_6__0 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_8__3 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_9__3 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_3__3 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_4__3 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_5__3 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_6__0 ;
  wire \n_0_FSM_onehot_rx_state[3]_i_1__3 ;
  wire \n_0_FSM_onehot_rx_state[4]_i_1__3 ;
  wire \n_0_FSM_onehot_rx_state[4]_i_2__3 ;
  wire \n_0_FSM_onehot_rx_state[4]_i_3__3 ;
  wire \n_0_FSM_onehot_rx_state[5]_i_1__3 ;
  wire \n_0_FSM_onehot_rx_state[6]_i_1__3 ;
  wire \n_0_FSM_onehot_rx_state[7]_i_1__3 ;
  wire \n_0_FSM_onehot_rx_state[7]_i_2__3 ;
  wire \n_0_FSM_onehot_rx_state[7]_i_3__3 ;
  wire \n_0_FSM_onehot_rx_state[7]_i_4__1 ;
  wire \n_0_FSM_onehot_rx_state[8]_i_1__3 ;
  wire \n_0_FSM_onehot_rx_state[8]_i_2__3 ;
  wire \n_0_FSM_onehot_rx_state[9]_i_1__3 ;
  wire \n_0_FSM_onehot_rx_state[9]_i_2__3 ;
  wire \n_0_FSM_onehot_rx_state[9]_i_3__2 ;
  wire \n_0_FSM_onehot_rx_state_reg[10] ;
  wire \n_0_FSM_onehot_rx_state_reg[11] ;
  wire \n_0_FSM_onehot_rx_state_reg[1] ;
  wire \n_0_FSM_onehot_rx_state_reg[2] ;
  wire \n_0_FSM_onehot_rx_state_reg[3] ;
  wire \n_0_FSM_onehot_rx_state_reg[4] ;
  wire \n_0_FSM_onehot_rx_state_reg[5] ;
  wire \n_0_FSM_onehot_rx_state_reg[7] ;
  wire \n_0_FSM_onehot_rx_state_reg[8] ;
  wire n_0_RXDFEAGCHOLD_i_1__3;
  wire n_0_RXDFEAGCHOLD_i_2__3;
  wire n_0_RXUSERRDY_i_1__3;
  wire n_0_RXUSERRDY_i_2__3;
  wire n_0_RXUSERRDY_i_3__1;
  wire n_0_adapt_count_reset_i_2__3;
  wire n_0_adapt_count_reset_reg;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_1__3 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_3__3 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_4__3 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_5__3 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_6__3 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_7__3 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_8__3 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_9__3 ;
  wire \n_0_adapt_wait_hw.adapt_count[12]_i_2__3 ;
  wire \n_0_adapt_wait_hw.adapt_count[12]_i_3__3 ;
  wire \n_0_adapt_wait_hw.adapt_count[12]_i_4__3 ;
  wire \n_0_adapt_wait_hw.adapt_count[12]_i_5__3 ;
  wire \n_0_adapt_wait_hw.adapt_count[16]_i_2__3 ;
  wire \n_0_adapt_wait_hw.adapt_count[16]_i_3__3 ;
  wire \n_0_adapt_wait_hw.adapt_count[16]_i_4__3 ;
  wire \n_0_adapt_wait_hw.adapt_count[4]_i_2__3 ;
  wire \n_0_adapt_wait_hw.adapt_count[4]_i_3__3 ;
  wire \n_0_adapt_wait_hw.adapt_count[4]_i_4__3 ;
  wire \n_0_adapt_wait_hw.adapt_count[4]_i_5__3 ;
  wire \n_0_adapt_wait_hw.adapt_count[8]_i_2__3 ;
  wire \n_0_adapt_wait_hw.adapt_count[8]_i_3__3 ;
  wire \n_0_adapt_wait_hw.adapt_count[8]_i_4__3 ;
  wire \n_0_adapt_wait_hw.adapt_count[8]_i_5__3 ;
  wire \n_0_adapt_wait_hw.adapt_count_reg[0]_i_2__3 ;
  wire \n_0_adapt_wait_hw.adapt_count_reg[12]_i_1__3 ;
  wire \n_0_adapt_wait_hw.adapt_count_reg[4]_i_1__3 ;
  wire \n_0_adapt_wait_hw.adapt_count_reg[8]_i_1__3 ;
  wire \n_0_adapt_wait_hw.time_out_adapt_i_1__3 ;
  wire \n_0_adapt_wait_hw.time_out_adapt_reg ;
  wire n_0_check_tlock_max_i_1__3;
  wire n_0_check_tlock_max_i_2__3;
  wire n_0_check_tlock_max_reg;
  wire n_0_gtrxreset_i_i_1__3;
  wire n_0_gtrxreset_i_i_2__2;
  wire n_0_gtrxreset_i_i_3__3;
  wire n_0_gtrxreset_i_i_4__3;
  wire \n_0_init_wait_count[0]_i_1__9 ;
  wire \n_0_init_wait_count[5]_i_1__9 ;
  wire n_0_init_wait_done_i_1__9;
  wire n_0_init_wait_done_i_2__9;
  wire n_0_init_wait_done_reg;
  wire \n_0_mmcm_lock_count[0]_i_1__9 ;
  wire \n_0_mmcm_lock_count[9]_i_2__9 ;
  wire \n_0_mmcm_lock_count[9]_i_4__9 ;
  wire n_0_mmcm_lock_reclocked_i_2__9;
  wire n_0_reset_time_out_i_6__9;
  wire n_0_reset_time_out_i_7__10;
  wire n_0_reset_time_out_i_8__5;
  wire n_0_reset_time_out_reg;
  wire n_0_reset_time_out_reg_i_3__1;
  wire n_0_run_phase_alignment_int_i_1__9;
  wire n_0_run_phase_alignment_int_i_2__7;
  wire n_0_run_phase_alignment_int_reg;
  wire n_0_run_phase_alignment_int_s3_reg;
  wire n_0_rx_fsm_reset_done_int_i_2__3;
  wire n_0_rx_fsm_reset_done_int_i_3__2;
  wire n_0_rx_fsm_reset_done_int_s3_reg;
  wire n_0_sync_CPLLLOCK;
  wire n_0_sync_data_valid;
  wire n_0_sync_mmcm_lock_reclocked;
  wire n_0_time_out_100us_i_1__3;
  wire n_0_time_out_100us_i_2__3;
  wire n_0_time_out_100us_i_3__3;
  wire n_0_time_out_100us_i_4__3;
  wire n_0_time_out_100us_reg;
  wire n_0_time_out_1us_i_1__3;
  wire n_0_time_out_1us_i_2__3;
  wire n_0_time_out_1us_i_3__3;
  wire n_0_time_out_1us_i_4__3;
  wire n_0_time_out_1us_reg;
  wire n_0_time_out_2ms_i_1__3;
  wire n_0_time_out_2ms_reg;
  wire \n_0_time_out_counter[0]_i_10__3 ;
  wire \n_0_time_out_counter[0]_i_1__3 ;
  wire \n_0_time_out_counter[0]_i_4__7 ;
  wire \n_0_time_out_counter[0]_i_5__7 ;
  wire \n_0_time_out_counter[0]_i_6__3 ;
  wire \n_0_time_out_counter[0]_i_7__3 ;
  wire \n_0_time_out_counter[0]_i_8__1 ;
  wire \n_0_time_out_counter[0]_i_9__9 ;
  wire \n_0_time_out_counter[12]_i_2__3 ;
  wire \n_0_time_out_counter[12]_i_3__3 ;
  wire \n_0_time_out_counter[12]_i_4__3 ;
  wire \n_0_time_out_counter[12]_i_5__3 ;
  wire \n_0_time_out_counter[16]_i_2__3 ;
  wire \n_0_time_out_counter[4]_i_2__3 ;
  wire \n_0_time_out_counter[4]_i_3__3 ;
  wire \n_0_time_out_counter[4]_i_4__3 ;
  wire \n_0_time_out_counter[4]_i_5__3 ;
  wire \n_0_time_out_counter[8]_i_2__3 ;
  wire \n_0_time_out_counter[8]_i_3__3 ;
  wire \n_0_time_out_counter[8]_i_4__3 ;
  wire \n_0_time_out_counter[8]_i_5__3 ;
  wire \n_0_time_out_counter_reg[0]_i_2__3 ;
  wire \n_0_time_out_counter_reg[12]_i_1__3 ;
  wire \n_0_time_out_counter_reg[4]_i_1__3 ;
  wire \n_0_time_out_counter_reg[8]_i_1__3 ;
  wire n_0_time_out_wait_bypass_i_1__9;
  wire n_0_time_out_wait_bypass_reg;
  wire n_0_time_tlock_max_i_10__3;
  wire n_0_time_tlock_max_i_11__3;
  wire n_0_time_tlock_max_i_12__3;
  wire n_0_time_tlock_max_i_13__3;
  wire n_0_time_tlock_max_i_14__3;
  wire n_0_time_tlock_max_i_15__3;
  wire n_0_time_tlock_max_i_16__3;
  wire n_0_time_tlock_max_i_17__3;
  wire n_0_time_tlock_max_i_18__3;
  wire n_0_time_tlock_max_i_19__3;
  wire n_0_time_tlock_max_i_1__9;
  wire n_0_time_tlock_max_i_4__3;
  wire n_0_time_tlock_max_i_6__3;
  wire n_0_time_tlock_max_i_7__3;
  wire n_0_time_tlock_max_i_8__3;
  wire n_0_time_tlock_max_i_9__3;
  wire n_0_time_tlock_max_reg_i_3__3;
  wire n_0_time_tlock_max_reg_i_5__3;
  wire \n_0_wait_bypass_count[0]_i_1__9 ;
  wire \n_0_wait_bypass_count[0]_i_2__9 ;
  wire \n_0_wait_bypass_count[0]_i_4__9 ;
  wire \n_0_wait_bypass_count[0]_i_5__9 ;
  wire \n_0_wait_bypass_count[0]_i_6__9 ;
  wire \n_0_wait_bypass_count[0]_i_7__9 ;
  wire \n_0_wait_bypass_count[0]_i_8__9 ;
  wire \n_0_wait_bypass_count[0]_i_9__3 ;
  wire \n_0_wait_bypass_count[12]_i_2__9 ;
  wire \n_0_wait_bypass_count[4]_i_2__9 ;
  wire \n_0_wait_bypass_count[4]_i_3__9 ;
  wire \n_0_wait_bypass_count[4]_i_4__9 ;
  wire \n_0_wait_bypass_count[4]_i_5__9 ;
  wire \n_0_wait_bypass_count[8]_i_2__9 ;
  wire \n_0_wait_bypass_count[8]_i_3__9 ;
  wire \n_0_wait_bypass_count[8]_i_4__9 ;
  wire \n_0_wait_bypass_count[8]_i_5__9 ;
  wire \n_0_wait_bypass_count_reg[0]_i_3__9 ;
  wire \n_0_wait_bypass_count_reg[4]_i_1__9 ;
  wire \n_0_wait_bypass_count_reg[8]_i_1__9 ;
  wire \n_0_wait_time_cnt[1]_i_1__9 ;
  wire \n_0_wait_time_cnt[6]_i_1__9 ;
  wire \n_0_wait_time_cnt[6]_i_2__3 ;
  wire \n_0_wait_time_cnt[6]_i_4__9 ;
  wire \n_0_wait_time_cnt[6]_i_5__10 ;
  wire \n_1_adapt_wait_hw.adapt_count_reg[0]_i_2__3 ;
  wire \n_1_adapt_wait_hw.adapt_count_reg[12]_i_1__3 ;
  wire \n_1_adapt_wait_hw.adapt_count_reg[4]_i_1__3 ;
  wire \n_1_adapt_wait_hw.adapt_count_reg[8]_i_1__3 ;
  wire n_1_sync_CPLLLOCK;
  wire n_1_sync_data_valid;
  wire n_1_sync_mmcm_lock_reclocked;
  wire \n_1_time_out_counter_reg[0]_i_2__3 ;
  wire \n_1_time_out_counter_reg[12]_i_1__3 ;
  wire \n_1_time_out_counter_reg[4]_i_1__3 ;
  wire \n_1_time_out_counter_reg[8]_i_1__3 ;
  wire n_1_time_tlock_max_reg_i_3__3;
  wire n_1_time_tlock_max_reg_i_5__3;
  wire \n_1_wait_bypass_count_reg[0]_i_3__9 ;
  wire \n_1_wait_bypass_count_reg[4]_i_1__9 ;
  wire \n_1_wait_bypass_count_reg[8]_i_1__9 ;
  wire \n_2_adapt_wait_hw.adapt_count_reg[0]_i_2__3 ;
  wire \n_2_adapt_wait_hw.adapt_count_reg[12]_i_1__3 ;
  wire \n_2_adapt_wait_hw.adapt_count_reg[16]_i_1__3 ;
  wire \n_2_adapt_wait_hw.adapt_count_reg[4]_i_1__3 ;
  wire \n_2_adapt_wait_hw.adapt_count_reg[8]_i_1__3 ;
  wire n_2_sync_CPLLLOCK;
  wire n_2_sync_data_valid;
  wire \n_2_time_out_counter_reg[0]_i_2__3 ;
  wire \n_2_time_out_counter_reg[12]_i_1__3 ;
  wire \n_2_time_out_counter_reg[4]_i_1__3 ;
  wire \n_2_time_out_counter_reg[8]_i_1__3 ;
  wire n_2_time_tlock_max_reg_i_3__3;
  wire n_2_time_tlock_max_reg_i_5__3;
  wire \n_2_wait_bypass_count_reg[0]_i_3__9 ;
  wire \n_2_wait_bypass_count_reg[4]_i_1__9 ;
  wire \n_2_wait_bypass_count_reg[8]_i_1__9 ;
  wire \n_3_adapt_wait_hw.adapt_count_reg[0]_i_2__3 ;
  wire \n_3_adapt_wait_hw.adapt_count_reg[12]_i_1__3 ;
  wire \n_3_adapt_wait_hw.adapt_count_reg[16]_i_1__3 ;
  wire \n_3_adapt_wait_hw.adapt_count_reg[4]_i_1__3 ;
  wire \n_3_adapt_wait_hw.adapt_count_reg[8]_i_1__3 ;
  wire n_3_sync_data_valid;
  wire \n_3_time_out_counter_reg[0]_i_2__3 ;
  wire \n_3_time_out_counter_reg[12]_i_1__3 ;
  wire \n_3_time_out_counter_reg[4]_i_1__3 ;
  wire \n_3_time_out_counter_reg[8]_i_1__3 ;
  wire n_3_time_tlock_max_reg_i_3__3;
  wire n_3_time_tlock_max_reg_i_5__3;
  wire \n_3_wait_bypass_count_reg[0]_i_3__9 ;
  wire \n_3_wait_bypass_count_reg[4]_i_1__9 ;
  wire \n_3_wait_bypass_count_reg[8]_i_1__9 ;
  wire \n_4_adapt_wait_hw.adapt_count_reg[0]_i_2__3 ;
  wire \n_4_adapt_wait_hw.adapt_count_reg[12]_i_1__3 ;
  wire \n_4_adapt_wait_hw.adapt_count_reg[4]_i_1__3 ;
  wire \n_4_adapt_wait_hw.adapt_count_reg[8]_i_1__3 ;
  wire n_4_sync_data_valid;
  wire \n_4_time_out_counter_reg[0]_i_2__3 ;
  wire \n_4_time_out_counter_reg[12]_i_1__3 ;
  wire \n_4_time_out_counter_reg[4]_i_1__3 ;
  wire \n_4_time_out_counter_reg[8]_i_1__3 ;
  wire \n_4_wait_bypass_count_reg[0]_i_3__9 ;
  wire \n_4_wait_bypass_count_reg[4]_i_1__9 ;
  wire \n_4_wait_bypass_count_reg[8]_i_1__9 ;
  wire \n_5_adapt_wait_hw.adapt_count_reg[0]_i_2__3 ;
  wire \n_5_adapt_wait_hw.adapt_count_reg[12]_i_1__3 ;
  wire \n_5_adapt_wait_hw.adapt_count_reg[16]_i_1__3 ;
  wire \n_5_adapt_wait_hw.adapt_count_reg[4]_i_1__3 ;
  wire \n_5_adapt_wait_hw.adapt_count_reg[8]_i_1__3 ;
  wire \n_5_time_out_counter_reg[0]_i_2__3 ;
  wire \n_5_time_out_counter_reg[12]_i_1__3 ;
  wire \n_5_time_out_counter_reg[4]_i_1__3 ;
  wire \n_5_time_out_counter_reg[8]_i_1__3 ;
  wire \n_5_wait_bypass_count_reg[0]_i_3__9 ;
  wire \n_5_wait_bypass_count_reg[4]_i_1__9 ;
  wire \n_5_wait_bypass_count_reg[8]_i_1__9 ;
  wire \n_6_adapt_wait_hw.adapt_count_reg[0]_i_2__3 ;
  wire \n_6_adapt_wait_hw.adapt_count_reg[12]_i_1__3 ;
  wire \n_6_adapt_wait_hw.adapt_count_reg[16]_i_1__3 ;
  wire \n_6_adapt_wait_hw.adapt_count_reg[4]_i_1__3 ;
  wire \n_6_adapt_wait_hw.adapt_count_reg[8]_i_1__3 ;
  wire \n_6_time_out_counter_reg[0]_i_2__3 ;
  wire \n_6_time_out_counter_reg[12]_i_1__3 ;
  wire \n_6_time_out_counter_reg[4]_i_1__3 ;
  wire \n_6_time_out_counter_reg[8]_i_1__3 ;
  wire \n_6_wait_bypass_count_reg[0]_i_3__9 ;
  wire \n_6_wait_bypass_count_reg[4]_i_1__9 ;
  wire \n_6_wait_bypass_count_reg[8]_i_1__9 ;
  wire \n_7_adapt_wait_hw.adapt_count_reg[0]_i_2__3 ;
  wire \n_7_adapt_wait_hw.adapt_count_reg[12]_i_1__3 ;
  wire \n_7_adapt_wait_hw.adapt_count_reg[16]_i_1__3 ;
  wire \n_7_adapt_wait_hw.adapt_count_reg[4]_i_1__3 ;
  wire \n_7_adapt_wait_hw.adapt_count_reg[8]_i_1__3 ;
  wire \n_7_time_out_counter_reg[0]_i_2__3 ;
  wire \n_7_time_out_counter_reg[12]_i_1__3 ;
  wire \n_7_time_out_counter_reg[16]_i_1__3 ;
  wire \n_7_time_out_counter_reg[4]_i_1__3 ;
  wire \n_7_time_out_counter_reg[8]_i_1__3 ;
  wire \n_7_wait_bypass_count_reg[0]_i_3__9 ;
  wire \n_7_wait_bypass_count_reg[12]_i_1__9 ;
  wire \n_7_wait_bypass_count_reg[4]_i_1__9 ;
  wire \n_7_wait_bypass_count_reg[8]_i_1__9 ;
  wire [5:1]p_0_in__19;
  wire [9:1]p_0_in__20;
  wire run_phase_alignment_int;
  wire rx_fsm_reset_done_int_s2;
  wire rxresetdone_s2;
  wire rxresetdone_s3;
  wire time_out_2ms;
  wire [16:0]time_out_counter_reg;
  wire time_out_wait_bypass_s2;
  wire time_out_wait_bypass_s3;
  wire time_tlock_max;
  wire time_tlock_max1;
  wire [12:0]wait_bypass_count_reg;
  wire [6:0]wait_time_cnt0__9;
  wire [6:0]wait_time_cnt_reg__0;
  wire [3:2]\NLW_adapt_wait_hw.adapt_count_reg[16]_i_1__3_CO_UNCONNECTED ;
  wire [3:3]\NLW_adapt_wait_hw.adapt_count_reg[16]_i_1__3_O_UNCONNECTED ;
  wire [3:0]\NLW_time_out_counter_reg[16]_i_1__3_CO_UNCONNECTED ;
  wire [3:1]\NLW_time_out_counter_reg[16]_i_1__3_O_UNCONNECTED ;
  wire [3:1]NLW_time_tlock_max_reg_i_2__3_CO_UNCONNECTED;
  wire [3:0]NLW_time_tlock_max_reg_i_2__3_O_UNCONNECTED;
  wire [3:0]NLW_time_tlock_max_reg_i_3__3_O_UNCONNECTED;
  wire [3:0]NLW_time_tlock_max_reg_i_5__3_O_UNCONNECTED;
  wire [3:0]\NLW_wait_bypass_count_reg[12]_i_1__9_CO_UNCONNECTED ;
  wire [3:1]\NLW_wait_bypass_count_reg[12]_i_1__9_O_UNCONNECTED ;

LUT5 #(
    .INIT(32'h00220200)) 
     \FSM_onehot_rx_state[10]_i_1__3 
       (.I0(\n_0_FSM_onehot_rx_state[11]_i_9__3 ),
        .I1(\n_0_FSM_onehot_rx_state[10]_i_2__3 ),
        .I2(time_out_wait_bypass_s3),
        .I3(run_phase_alignment_int),
        .I4(\n_0_FSM_onehot_rx_state_reg[11] ),
        .O(\n_0_FSM_onehot_rx_state[10]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair194" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_rx_state[10]_i_2__3 
       (.I0(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[8] ),
        .O(\n_0_FSM_onehot_rx_state[10]_i_2__3 ));
LUT6 #(
    .INIT(64'h0000000010110000)) 
     \FSM_onehot_rx_state[11]_i_11__3 
       (.I0(mmcm_lock_reclocked),
        .I1(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I2(n_0_reset_time_out_reg),
        .I3(time_tlock_max),
        .I4(\n_0_FSM_onehot_rx_state[9]_i_3__2 ),
        .I5(\n_0_FSM_onehot_rx_state[11]_i_16__3 ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_11__3 ));
(* SOFT_HLUTNM = "soft_lutpair190" *) 
   LUT4 #(
    .INIT(16'h0002)) 
     \FSM_onehot_rx_state[11]_i_12__2 
       (.I0(\n_0_FSM_onehot_rx_state[7]_i_3__3 ),
        .I1(check_tlock_max),
        .I2(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I3(I1),
        .O(\n_0_FSM_onehot_rx_state[11]_i_12__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFE00010001)) 
     \FSM_onehot_rx_state[11]_i_13__3 
       (.I0(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I2(\n_0_FSM_onehot_rx_state[11]_i_4__4 ),
        .I3(\n_0_wait_time_cnt[6]_i_4__9 ),
        .I4(n_0_init_wait_done_reg),
        .I5(\n_0_FSM_onehot_rx_state_reg[1] ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_13__3 ));
(* SOFT_HLUTNM = "soft_lutpair190" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_rx_state[11]_i_16__3 
       (.I0(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[8] ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_16__3 ));
(* SOFT_HLUTNM = "soft_lutpair183" *) 
   LUT5 #(
    .INIT(32'h0000FF0B)) 
     \FSM_onehot_rx_state[11]_i_3__3 
       (.I0(\n_0_FSM_onehot_rx_state[11]_i_11__3 ),
        .I1(check_tlock_max),
        .I2(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I3(\n_0_FSM_onehot_rx_state[11]_i_12__2 ),
        .I4(\n_0_FSM_onehot_rx_state_reg[3] ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_3__3 ));
(* SOFT_HLUTNM = "soft_lutpair183" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_rx_state[11]_i_4__4 
       (.I0(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I1(check_tlock_max),
        .O(\n_0_FSM_onehot_rx_state[11]_i_4__4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF1)) 
     \FSM_onehot_rx_state[11]_i_6__0 
       (.I0(\n_0_wait_time_cnt[6]_i_5__10 ),
        .I1(wait_time_cnt_reg__0[6]),
        .I2(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I3(run_phase_alignment_int),
        .I4(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I5(\n_0_FSM_onehot_rx_state_reg[10] ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_6__0 ));
(* SOFT_HLUTNM = "soft_lutpair194" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_rx_state[11]_i_8__3 
       (.I0(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I1(run_phase_alignment_int),
        .O(\n_0_FSM_onehot_rx_state[11]_i_8__3 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_rx_state[11]_i_9__3 
       (.I0(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I1(check_tlock_max),
        .I2(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I5(\n_0_FSM_onehot_rx_state_reg[1] ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_9__3 ));
LUT6 #(
    .INIT(64'hF9FD000000000000)) 
     \FSM_onehot_rx_state[2]_i_3__3 
       (.I0(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_rx_state[11]_i_4__4 ),
        .I3(n_0_time_out_2ms_reg),
        .I4(\n_0_FSM_onehot_rx_state[2]_i_5__3 ),
        .I5(\n_0_FSM_onehot_rx_state[4]_i_3__3 ),
        .O(\n_0_FSM_onehot_rx_state[2]_i_3__3 ));
LUT6 #(
    .INIT(64'hDDDDDDD5DDDDDDDD)) 
     \FSM_onehot_rx_state[2]_i_4__3 
       (.I0(\n_0_FSM_onehot_rx_state[2]_i_6__0 ),
        .I1(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I3(run_phase_alignment_int),
        .I4(n_0_reset_time_out_reg),
        .I5(n_0_time_out_2ms_reg),
        .O(\n_0_FSM_onehot_rx_state[2]_i_4__3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
     \FSM_onehot_rx_state[2]_i_5__3 
       (.I0(time_tlock_max),
        .I1(n_0_reset_time_out_reg),
        .I2(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I3(check_tlock_max),
        .I4(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I5(\n_0_FSM_onehot_rx_state_reg[4] ),
        .O(\n_0_FSM_onehot_rx_state[2]_i_5__3 ));
(* SOFT_HLUTNM = "soft_lutpair189" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_rx_state[2]_i_6__0 
       (.I0(check_tlock_max),
        .I1(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[1] ),
        .O(\n_0_FSM_onehot_rx_state[2]_i_6__0 ));
LUT6 #(
    .INIT(64'h0000020000000000)) 
     \FSM_onehot_rx_state[3]_i_1__3 
       (.I0(\n_0_FSM_onehot_rx_state[4]_i_2__3 ),
        .I1(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I5(\n_0_FSM_onehot_rx_state[4]_i_3__3 ),
        .O(\n_0_FSM_onehot_rx_state[3]_i_1__3 ));
LUT6 #(
    .INIT(64'h0000020000000000)) 
     \FSM_onehot_rx_state[4]_i_1__3 
       (.I0(\n_0_FSM_onehot_rx_state[4]_i_2__3 ),
        .I1(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I5(\n_0_FSM_onehot_rx_state[4]_i_3__3 ),
        .O(\n_0_FSM_onehot_rx_state[4]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair187" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_rx_state[4]_i_2__3 
       (.I0(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I2(check_tlock_max),
        .I3(\n_0_FSM_onehot_rx_state_reg[4] ),
        .O(\n_0_FSM_onehot_rx_state[4]_i_2__3 ));
(* SOFT_HLUTNM = "soft_lutpair184" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_rx_state[4]_i_3__3 
       (.I0(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_rx_state_reg[8] ),
        .O(\n_0_FSM_onehot_rx_state[4]_i_3__3 ));
LUT4 #(
    .INIT(16'h0800)) 
     \FSM_onehot_rx_state[5]_i_1__3 
       (.I0(\n_0_FSM_onehot_rx_state[11]_i_9__3 ),
        .I1(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I2(n_0_time_out_2ms_reg),
        .I3(\n_0_FSM_onehot_rx_state[7]_i_3__3 ),
        .O(\n_0_FSM_onehot_rx_state[5]_i_1__3 ));
LUT6 #(
    .INIT(64'h0000010000000000)) 
     \FSM_onehot_rx_state[6]_i_1__3 
       (.I0(\n_0_FSM_onehot_rx_state[7]_i_4__1 ),
        .I1(check_tlock_max),
        .I2(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I3(\n_0_FSM_onehot_rx_state[7]_i_3__3 ),
        .I4(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I5(\n_0_FSM_onehot_rx_state_reg[5] ),
        .O(\n_0_FSM_onehot_rx_state[6]_i_1__3 ));
LUT6 #(
    .INIT(64'h0000000008080008)) 
     \FSM_onehot_rx_state[7]_i_1__3 
       (.I0(\n_0_FSM_onehot_rx_state[7]_i_2__3 ),
        .I1(\n_0_FSM_onehot_rx_state[7]_i_3__3 ),
        .I2(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I3(time_tlock_max),
        .I4(n_0_reset_time_out_reg),
        .I5(\n_0_FSM_onehot_rx_state[7]_i_4__1 ),
        .O(\n_0_FSM_onehot_rx_state[7]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair187" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \FSM_onehot_rx_state[7]_i_2__3 
       (.I0(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I1(check_tlock_max),
        .I2(\n_0_FSM_onehot_rx_state_reg[5] ),
        .O(\n_0_FSM_onehot_rx_state[7]_i_2__3 ));
(* SOFT_HLUTNM = "soft_lutpair186" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_rx_state[7]_i_3__3 
       (.I0(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_rx_state_reg[8] ),
        .O(\n_0_FSM_onehot_rx_state[7]_i_3__3 ));
LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_rx_state[7]_i_4__1 
       (.I0(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[2] ),
        .O(\n_0_FSM_onehot_rx_state[7]_i_4__1 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \FSM_onehot_rx_state[8]_i_1__3 
       (.I0(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I5(\n_0_FSM_onehot_rx_state[8]_i_2__3 ),
        .O(\n_0_FSM_onehot_rx_state[8]_i_1__3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \FSM_onehot_rx_state[8]_i_2__3 
       (.I0(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I1(check_tlock_max),
        .I2(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I4(run_phase_alignment_int),
        .I5(\n_0_FSM_onehot_rx_state_reg[10] ),
        .O(\n_0_FSM_onehot_rx_state[8]_i_2__3 ));
LUT6 #(
    .INIT(64'h0000000080880000)) 
     \FSM_onehot_rx_state[9]_i_1__3 
       (.I0(\n_0_FSM_onehot_rx_state[9]_i_2__3 ),
        .I1(\n_0_FSM_onehot_rx_state[9]_i_3__2 ),
        .I2(n_0_reset_time_out_reg),
        .I3(n_0_time_out_2ms_reg),
        .I4(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I5(\n_0_FSM_onehot_rx_state_reg[11] ),
        .O(\n_0_FSM_onehot_rx_state[9]_i_1__3 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_rx_state[9]_i_2__3 
       (.I0(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I4(\n_0_FSM_onehot_rx_state[11]_i_4__4 ),
        .I5(\n_0_FSM_onehot_rx_state_reg[4] ),
        .O(\n_0_FSM_onehot_rx_state[9]_i_2__3 ));
(* SOFT_HLUTNM = "soft_lutpair182" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_rx_state[9]_i_3__2 
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_rx_state_reg[10] ),
        .O(\n_0_FSM_onehot_rx_state[9]_i_3__2 ));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[10] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[10]_i_1__3 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[10] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[11] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(n_0_sync_data_valid),
        .Q(\n_0_FSM_onehot_rx_state_reg[11] ),
        .R(SOFT_RESET_IN));
FDSE #(
    .INIT(1'b1)) 
     \FSM_onehot_rx_state_reg[1] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_rx_state_reg[1] ),
        .S(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[2] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(n_1_sync_data_valid),
        .Q(\n_0_FSM_onehot_rx_state_reg[2] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[3] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[3]_i_1__3 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[3] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[4] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[4]_i_1__3 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[4] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[5] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[5]_i_1__3 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[5] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[6] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[6]_i_1__3 ),
        .Q(check_tlock_max),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[7] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[7]_i_1__3 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[7] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[8] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[8]_i_1__3 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[8] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[9] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_rx_state[9]_i_1__3 ),
        .Q(run_phase_alignment_int),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
     RXDFEAGCHOLD_i_1__3
       (.I0(\n_0_adapt_wait_hw.time_out_adapt_reg ),
        .I1(n_0_RXDFEAGCHOLD_i_2__3),
        .I2(\n_0_FSM_onehot_rx_state[9]_i_3__2 ),
        .I3(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I5(O3),
        .O(n_0_RXDFEAGCHOLD_i_1__3));
LUT5 #(
    .INIT(32'h00000040)) 
     RXDFEAGCHOLD_i_2__3
       (.I0(n_0_run_phase_alignment_int_i_2__7),
        .I1(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I2(\n_0_adapt_wait_hw.time_out_adapt_reg ),
        .I3(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[1] ),
        .O(n_0_RXDFEAGCHOLD_i_2__3));
FDRE RXDFEAGCHOLD_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_RXDFEAGCHOLD_i_1__3),
        .Q(O3),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'hF777FFFFA0000000)) 
     RXUSERRDY_i_1__3
       (.I0(n_0_RXUSERRDY_i_2__3),
        .I1(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I2(I2),
        .I3(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I4(n_0_RXUSERRDY_i_3__1),
        .I5(O2),
        .O(n_0_RXUSERRDY_i_1__3));
LUT6 #(
    .INIT(64'h0000000000010101)) 
     RXUSERRDY_i_2__3
       (.I0(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_rx_state[11]_i_4__4 ),
        .I3(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I5(\n_0_FSM_onehot_rx_state_reg[3] ),
        .O(n_0_RXUSERRDY_i_2__3));
(* SOFT_HLUTNM = "soft_lutpair188" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     RXUSERRDY_i_3__1
       (.I0(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[11] ),
        .O(n_0_RXUSERRDY_i_3__1));
FDRE #(
    .INIT(1'b0)) 
     RXUSERRDY_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_RXUSERRDY_i_1__3),
        .Q(O2),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'h0000000000000700)) 
     adapt_count_reset_i_2__3
       (.I0(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I3(n_0_gtrxreset_i_i_2__2),
        .I4(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I5(\n_0_FSM_onehot_rx_state_reg[1] ),
        .O(n_0_adapt_count_reset_i_2__3));
FDSE #(
    .INIT(1'b0)) 
     adapt_count_reset_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_2_sync_CPLLLOCK),
        .Q(n_0_adapt_count_reset_reg),
        .S(SOFT_RESET_IN));
LUT4 #(
    .INIT(16'h7FFF)) 
     \adapt_wait_hw.adapt_count[0]_i_1__3 
       (.I0(\n_0_adapt_wait_hw.adapt_count[0]_i_3__3 ),
        .I1(\n_0_adapt_wait_hw.adapt_count[0]_i_4__3 ),
        .I2(\adapt_wait_hw.adapt_count_reg [18]),
        .I3(\n_0_adapt_wait_hw.adapt_count[0]_i_5__3 ),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_1__3 ));
LUT6 #(
    .INIT(64'h0000000000008000)) 
     \adapt_wait_hw.adapt_count[0]_i_3__3 
       (.I0(\adapt_wait_hw.adapt_count_reg [12]),
        .I1(\adapt_wait_hw.adapt_count_reg [5]),
        .I2(\adapt_wait_hw.adapt_count_reg [3]),
        .I3(\adapt_wait_hw.adapt_count_reg [13]),
        .I4(\adapt_wait_hw.adapt_count_reg [17]),
        .I5(\adapt_wait_hw.adapt_count_reg [7]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_3__3 ));
LUT6 #(
    .INIT(64'h0000000000400000)) 
     \adapt_wait_hw.adapt_count[0]_i_4__3 
       (.I0(\adapt_wait_hw.adapt_count_reg [8]),
        .I1(\adapt_wait_hw.adapt_count_reg [10]),
        .I2(\adapt_wait_hw.adapt_count_reg [6]),
        .I3(\adapt_wait_hw.adapt_count_reg [16]),
        .I4(\adapt_wait_hw.adapt_count_reg [2]),
        .I5(\adapt_wait_hw.adapt_count_reg [14]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_4__3 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \adapt_wait_hw.adapt_count[0]_i_5__3 
       (.I0(\adapt_wait_hw.adapt_count_reg [1]),
        .I1(\adapt_wait_hw.adapt_count_reg [15]),
        .I2(\adapt_wait_hw.adapt_count_reg [0]),
        .I3(\adapt_wait_hw.adapt_count_reg [4]),
        .I4(\adapt_wait_hw.adapt_count_reg [9]),
        .I5(\adapt_wait_hw.adapt_count_reg [11]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_5__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[0]_i_6__3 
       (.I0(\adapt_wait_hw.adapt_count_reg [3]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_6__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[0]_i_7__3 
       (.I0(\adapt_wait_hw.adapt_count_reg [2]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_7__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[0]_i_8__3 
       (.I0(\adapt_wait_hw.adapt_count_reg [1]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_8__3 ));
LUT1 #(
    .INIT(2'h1)) 
     \adapt_wait_hw.adapt_count[0]_i_9__3 
       (.I0(\adapt_wait_hw.adapt_count_reg [0]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_9__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[12]_i_2__3 
       (.I0(\adapt_wait_hw.adapt_count_reg [15]),
        .O(\n_0_adapt_wait_hw.adapt_count[12]_i_2__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[12]_i_3__3 
       (.I0(\adapt_wait_hw.adapt_count_reg [14]),
        .O(\n_0_adapt_wait_hw.adapt_count[12]_i_3__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[12]_i_4__3 
       (.I0(\adapt_wait_hw.adapt_count_reg [13]),
        .O(\n_0_adapt_wait_hw.adapt_count[12]_i_4__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[12]_i_5__3 
       (.I0(\adapt_wait_hw.adapt_count_reg [12]),
        .O(\n_0_adapt_wait_hw.adapt_count[12]_i_5__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[16]_i_2__3 
       (.I0(\adapt_wait_hw.adapt_count_reg [18]),
        .O(\n_0_adapt_wait_hw.adapt_count[16]_i_2__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[16]_i_3__3 
       (.I0(\adapt_wait_hw.adapt_count_reg [17]),
        .O(\n_0_adapt_wait_hw.adapt_count[16]_i_3__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[16]_i_4__3 
       (.I0(\adapt_wait_hw.adapt_count_reg [16]),
        .O(\n_0_adapt_wait_hw.adapt_count[16]_i_4__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[4]_i_2__3 
       (.I0(\adapt_wait_hw.adapt_count_reg [7]),
        .O(\n_0_adapt_wait_hw.adapt_count[4]_i_2__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[4]_i_3__3 
       (.I0(\adapt_wait_hw.adapt_count_reg [6]),
        .O(\n_0_adapt_wait_hw.adapt_count[4]_i_3__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[4]_i_4__3 
       (.I0(\adapt_wait_hw.adapt_count_reg [5]),
        .O(\n_0_adapt_wait_hw.adapt_count[4]_i_4__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[4]_i_5__3 
       (.I0(\adapt_wait_hw.adapt_count_reg [4]),
        .O(\n_0_adapt_wait_hw.adapt_count[4]_i_5__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[8]_i_2__3 
       (.I0(\adapt_wait_hw.adapt_count_reg [11]),
        .O(\n_0_adapt_wait_hw.adapt_count[8]_i_2__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[8]_i_3__3 
       (.I0(\adapt_wait_hw.adapt_count_reg [10]),
        .O(\n_0_adapt_wait_hw.adapt_count[8]_i_3__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[8]_i_4__3 
       (.I0(\adapt_wait_hw.adapt_count_reg [9]),
        .O(\n_0_adapt_wait_hw.adapt_count[8]_i_4__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[8]_i_5__3 
       (.I0(\adapt_wait_hw.adapt_count_reg [8]),
        .O(\n_0_adapt_wait_hw.adapt_count[8]_i_5__3 ));
(* counter = "73" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__3 ),
        .D(\n_7_adapt_wait_hw.adapt_count_reg[0]_i_2__3 ),
        .Q(\adapt_wait_hw.adapt_count_reg [0]),
        .R(n_0_adapt_count_reset_reg));
CARRY4 \adapt_wait_hw.adapt_count_reg[0]_i_2__3 
       (.CI(1'b0),
        .CO({\n_0_adapt_wait_hw.adapt_count_reg[0]_i_2__3 ,\n_1_adapt_wait_hw.adapt_count_reg[0]_i_2__3 ,\n_2_adapt_wait_hw.adapt_count_reg[0]_i_2__3 ,\n_3_adapt_wait_hw.adapt_count_reg[0]_i_2__3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_adapt_wait_hw.adapt_count_reg[0]_i_2__3 ,\n_5_adapt_wait_hw.adapt_count_reg[0]_i_2__3 ,\n_6_adapt_wait_hw.adapt_count_reg[0]_i_2__3 ,\n_7_adapt_wait_hw.adapt_count_reg[0]_i_2__3 }),
        .S({\n_0_adapt_wait_hw.adapt_count[0]_i_6__3 ,\n_0_adapt_wait_hw.adapt_count[0]_i_7__3 ,\n_0_adapt_wait_hw.adapt_count[0]_i_8__3 ,\n_0_adapt_wait_hw.adapt_count[0]_i_9__3 }));
(* counter = "73" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[10] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__3 ),
        .D(\n_5_adapt_wait_hw.adapt_count_reg[8]_i_1__3 ),
        .Q(\adapt_wait_hw.adapt_count_reg [10]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "73" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[11] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__3 ),
        .D(\n_4_adapt_wait_hw.adapt_count_reg[8]_i_1__3 ),
        .Q(\adapt_wait_hw.adapt_count_reg [11]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "73" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[12] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__3 ),
        .D(\n_7_adapt_wait_hw.adapt_count_reg[12]_i_1__3 ),
        .Q(\adapt_wait_hw.adapt_count_reg [12]),
        .R(n_0_adapt_count_reset_reg));
CARRY4 \adapt_wait_hw.adapt_count_reg[12]_i_1__3 
       (.CI(\n_0_adapt_wait_hw.adapt_count_reg[8]_i_1__3 ),
        .CO({\n_0_adapt_wait_hw.adapt_count_reg[12]_i_1__3 ,\n_1_adapt_wait_hw.adapt_count_reg[12]_i_1__3 ,\n_2_adapt_wait_hw.adapt_count_reg[12]_i_1__3 ,\n_3_adapt_wait_hw.adapt_count_reg[12]_i_1__3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_adapt_wait_hw.adapt_count_reg[12]_i_1__3 ,\n_5_adapt_wait_hw.adapt_count_reg[12]_i_1__3 ,\n_6_adapt_wait_hw.adapt_count_reg[12]_i_1__3 ,\n_7_adapt_wait_hw.adapt_count_reg[12]_i_1__3 }),
        .S({\n_0_adapt_wait_hw.adapt_count[12]_i_2__3 ,\n_0_adapt_wait_hw.adapt_count[12]_i_3__3 ,\n_0_adapt_wait_hw.adapt_count[12]_i_4__3 ,\n_0_adapt_wait_hw.adapt_count[12]_i_5__3 }));
(* counter = "73" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[13] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__3 ),
        .D(\n_6_adapt_wait_hw.adapt_count_reg[12]_i_1__3 ),
        .Q(\adapt_wait_hw.adapt_count_reg [13]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "73" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[14] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__3 ),
        .D(\n_5_adapt_wait_hw.adapt_count_reg[12]_i_1__3 ),
        .Q(\adapt_wait_hw.adapt_count_reg [14]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "73" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[15] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__3 ),
        .D(\n_4_adapt_wait_hw.adapt_count_reg[12]_i_1__3 ),
        .Q(\adapt_wait_hw.adapt_count_reg [15]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "73" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[16] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__3 ),
        .D(\n_7_adapt_wait_hw.adapt_count_reg[16]_i_1__3 ),
        .Q(\adapt_wait_hw.adapt_count_reg [16]),
        .R(n_0_adapt_count_reset_reg));
CARRY4 \adapt_wait_hw.adapt_count_reg[16]_i_1__3 
       (.CI(\n_0_adapt_wait_hw.adapt_count_reg[12]_i_1__3 ),
        .CO({\NLW_adapt_wait_hw.adapt_count_reg[16]_i_1__3_CO_UNCONNECTED [3:2],\n_2_adapt_wait_hw.adapt_count_reg[16]_i_1__3 ,\n_3_adapt_wait_hw.adapt_count_reg[16]_i_1__3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_adapt_wait_hw.adapt_count_reg[16]_i_1__3_O_UNCONNECTED [3],\n_5_adapt_wait_hw.adapt_count_reg[16]_i_1__3 ,\n_6_adapt_wait_hw.adapt_count_reg[16]_i_1__3 ,\n_7_adapt_wait_hw.adapt_count_reg[16]_i_1__3 }),
        .S({1'b0,\n_0_adapt_wait_hw.adapt_count[16]_i_2__3 ,\n_0_adapt_wait_hw.adapt_count[16]_i_3__3 ,\n_0_adapt_wait_hw.adapt_count[16]_i_4__3 }));
(* counter = "73" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[17] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__3 ),
        .D(\n_6_adapt_wait_hw.adapt_count_reg[16]_i_1__3 ),
        .Q(\adapt_wait_hw.adapt_count_reg [17]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "73" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[18] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__3 ),
        .D(\n_5_adapt_wait_hw.adapt_count_reg[16]_i_1__3 ),
        .Q(\adapt_wait_hw.adapt_count_reg [18]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "73" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__3 ),
        .D(\n_6_adapt_wait_hw.adapt_count_reg[0]_i_2__3 ),
        .Q(\adapt_wait_hw.adapt_count_reg [1]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "73" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__3 ),
        .D(\n_5_adapt_wait_hw.adapt_count_reg[0]_i_2__3 ),
        .Q(\adapt_wait_hw.adapt_count_reg [2]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "73" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__3 ),
        .D(\n_4_adapt_wait_hw.adapt_count_reg[0]_i_2__3 ),
        .Q(\adapt_wait_hw.adapt_count_reg [3]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "73" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__3 ),
        .D(\n_7_adapt_wait_hw.adapt_count_reg[4]_i_1__3 ),
        .Q(\adapt_wait_hw.adapt_count_reg [4]),
        .R(n_0_adapt_count_reset_reg));
CARRY4 \adapt_wait_hw.adapt_count_reg[4]_i_1__3 
       (.CI(\n_0_adapt_wait_hw.adapt_count_reg[0]_i_2__3 ),
        .CO({\n_0_adapt_wait_hw.adapt_count_reg[4]_i_1__3 ,\n_1_adapt_wait_hw.adapt_count_reg[4]_i_1__3 ,\n_2_adapt_wait_hw.adapt_count_reg[4]_i_1__3 ,\n_3_adapt_wait_hw.adapt_count_reg[4]_i_1__3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_adapt_wait_hw.adapt_count_reg[4]_i_1__3 ,\n_5_adapt_wait_hw.adapt_count_reg[4]_i_1__3 ,\n_6_adapt_wait_hw.adapt_count_reg[4]_i_1__3 ,\n_7_adapt_wait_hw.adapt_count_reg[4]_i_1__3 }),
        .S({\n_0_adapt_wait_hw.adapt_count[4]_i_2__3 ,\n_0_adapt_wait_hw.adapt_count[4]_i_3__3 ,\n_0_adapt_wait_hw.adapt_count[4]_i_4__3 ,\n_0_adapt_wait_hw.adapt_count[4]_i_5__3 }));
(* counter = "73" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__3 ),
        .D(\n_6_adapt_wait_hw.adapt_count_reg[4]_i_1__3 ),
        .Q(\adapt_wait_hw.adapt_count_reg [5]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "73" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__3 ),
        .D(\n_5_adapt_wait_hw.adapt_count_reg[4]_i_1__3 ),
        .Q(\adapt_wait_hw.adapt_count_reg [6]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "73" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[7] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__3 ),
        .D(\n_4_adapt_wait_hw.adapt_count_reg[4]_i_1__3 ),
        .Q(\adapt_wait_hw.adapt_count_reg [7]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "73" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[8] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__3 ),
        .D(\n_7_adapt_wait_hw.adapt_count_reg[8]_i_1__3 ),
        .Q(\adapt_wait_hw.adapt_count_reg [8]),
        .R(n_0_adapt_count_reset_reg));
CARRY4 \adapt_wait_hw.adapt_count_reg[8]_i_1__3 
       (.CI(\n_0_adapt_wait_hw.adapt_count_reg[4]_i_1__3 ),
        .CO({\n_0_adapt_wait_hw.adapt_count_reg[8]_i_1__3 ,\n_1_adapt_wait_hw.adapt_count_reg[8]_i_1__3 ,\n_2_adapt_wait_hw.adapt_count_reg[8]_i_1__3 ,\n_3_adapt_wait_hw.adapt_count_reg[8]_i_1__3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_adapt_wait_hw.adapt_count_reg[8]_i_1__3 ,\n_5_adapt_wait_hw.adapt_count_reg[8]_i_1__3 ,\n_6_adapt_wait_hw.adapt_count_reg[8]_i_1__3 ,\n_7_adapt_wait_hw.adapt_count_reg[8]_i_1__3 }),
        .S({\n_0_adapt_wait_hw.adapt_count[8]_i_2__3 ,\n_0_adapt_wait_hw.adapt_count[8]_i_3__3 ,\n_0_adapt_wait_hw.adapt_count[8]_i_4__3 ,\n_0_adapt_wait_hw.adapt_count[8]_i_5__3 }));
(* counter = "73" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[9] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__3 ),
        .D(\n_6_adapt_wait_hw.adapt_count_reg[8]_i_1__3 ),
        .Q(\adapt_wait_hw.adapt_count_reg [9]),
        .R(n_0_adapt_count_reset_reg));
LUT6 #(
    .INIT(64'h00000000FFFF8000)) 
     \adapt_wait_hw.time_out_adapt_i_1__3 
       (.I0(\n_0_adapt_wait_hw.adapt_count[0]_i_3__3 ),
        .I1(\n_0_adapt_wait_hw.adapt_count[0]_i_4__3 ),
        .I2(\adapt_wait_hw.adapt_count_reg [18]),
        .I3(\n_0_adapt_wait_hw.adapt_count[0]_i_5__3 ),
        .I4(\n_0_adapt_wait_hw.time_out_adapt_reg ),
        .I5(n_0_adapt_count_reset_reg),
        .O(\n_0_adapt_wait_hw.time_out_adapt_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \adapt_wait_hw.time_out_adapt_reg 
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(\n_0_adapt_wait_hw.time_out_adapt_i_1__3 ),
        .Q(\n_0_adapt_wait_hw.time_out_adapt_reg ),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFF700000020)) 
     check_tlock_max_i_1__3
       (.I0(n_0_check_tlock_max_i_2__3),
        .I1(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I2(check_tlock_max),
        .I3(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I5(n_0_check_tlock_max_reg),
        .O(n_0_check_tlock_max_i_1__3));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     check_tlock_max_i_2__3
       (.I0(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I5(\n_0_FSM_onehot_rx_state[11]_i_8__3 ),
        .O(n_0_check_tlock_max_i_2__3));
FDRE #(
    .INIT(1'b0)) 
     check_tlock_max_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_check_tlock_max_i_1__3),
        .Q(n_0_check_tlock_max_reg),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'hFFFFBFFF00002000)) 
     gtrxreset_i_i_1__3
       (.I0(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I2(n_0_gtrxreset_i_i_2__2),
        .I3(n_0_gtrxreset_i_i_3__3),
        .I4(n_0_gtrxreset_i_i_4__3),
        .I5(O1),
        .O(n_0_gtrxreset_i_i_1__3));
(* SOFT_HLUTNM = "soft_lutpair188" *) 
   LUT2 #(
    .INIT(4'h1)) 
     gtrxreset_i_i_2__2
       (.I0(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[10] ),
        .O(n_0_gtrxreset_i_i_2__2));
(* SOFT_HLUTNM = "soft_lutpair189" *) 
   LUT3 #(
    .INIT(8'h01)) 
     gtrxreset_i_i_3__3
       (.I0(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[3] ),
        .O(n_0_gtrxreset_i_i_3__3));
(* SOFT_HLUTNM = "soft_lutpair185" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     gtrxreset_i_i_4__3
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I3(check_tlock_max),
        .O(n_0_gtrxreset_i_i_4__3));
FDRE #(
    .INIT(1'b0)) 
     gtrxreset_i_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_gtrxreset_i_i_1__3),
        .Q(O1),
        .R(SOFT_RESET_IN));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair195" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \init_wait_count[0]_i_1__9 
       (.I0(init_wait_count_reg__0[0]),
        .O(\n_0_init_wait_count[0]_i_1__9 ));
(* SOFT_HLUTNM = "soft_lutpair195" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \init_wait_count[1]_i_1__9 
       (.I0(init_wait_count_reg__0[1]),
        .I1(init_wait_count_reg__0[0]),
        .O(p_0_in__19[1]));
(* SOFT_HLUTNM = "soft_lutpair192" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \init_wait_count[2]_i_1__9 
       (.I0(init_wait_count_reg__0[2]),
        .I1(init_wait_count_reg__0[0]),
        .I2(init_wait_count_reg__0[1]),
        .O(p_0_in__19[2]));
(* SOFT_HLUTNM = "soft_lutpair180" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \init_wait_count[3]_i_1__9 
       (.I0(init_wait_count_reg__0[3]),
        .I1(init_wait_count_reg__0[1]),
        .I2(init_wait_count_reg__0[0]),
        .I3(init_wait_count_reg__0[2]),
        .O(p_0_in__19[3]));
(* SOFT_HLUTNM = "soft_lutpair180" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \init_wait_count[4]_i_1__9 
       (.I0(init_wait_count_reg__0[4]),
        .I1(init_wait_count_reg__0[2]),
        .I2(init_wait_count_reg__0[0]),
        .I3(init_wait_count_reg__0[1]),
        .I4(init_wait_count_reg__0[3]),
        .O(p_0_in__19[4]));
LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFFFF)) 
     \init_wait_count[5]_i_1__9 
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[4]),
        .I2(init_wait_count_reg__0[3]),
        .I3(init_wait_count_reg__0[0]),
        .I4(init_wait_count_reg__0[1]),
        .I5(init_wait_count_reg__0[2]),
        .O(\n_0_init_wait_count[5]_i_1__9 ));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \init_wait_count[5]_i_2__9 
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[3]),
        .I2(init_wait_count_reg__0[1]),
        .I3(init_wait_count_reg__0[0]),
        .I4(init_wait_count_reg__0[2]),
        .I5(init_wait_count_reg__0[4]),
        .O(p_0_in__19[5]));
(* counter = "71" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__9 ),
        .CLR(SOFT_RESET_IN),
        .D(\n_0_init_wait_count[0]_i_1__9 ),
        .Q(init_wait_count_reg__0[0]));
(* counter = "71" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__9 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__19[1]),
        .Q(init_wait_count_reg__0[1]));
(* counter = "71" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__9 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__19[2]),
        .Q(init_wait_count_reg__0[2]));
(* counter = "71" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__9 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__19[3]),
        .Q(init_wait_count_reg__0[3]));
(* counter = "71" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__9 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__19[4]),
        .Q(init_wait_count_reg__0[4]));
(* counter = "71" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__9 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__19[5]),
        .Q(init_wait_count_reg__0[5]));
LUT6 #(
    .INIT(64'hFFFFFFFF00000200)) 
     init_wait_done_i_1__9
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[4]),
        .I2(init_wait_count_reg__0[3]),
        .I3(n_0_init_wait_done_i_2__9),
        .I4(init_wait_count_reg__0[2]),
        .I5(n_0_init_wait_done_reg),
        .O(n_0_init_wait_done_i_1__9));
(* SOFT_HLUTNM = "soft_lutpair192" *) 
   LUT2 #(
    .INIT(4'h8)) 
     init_wait_done_i_2__9
       (.I0(init_wait_count_reg__0[1]),
        .I1(init_wait_count_reg__0[0]),
        .O(n_0_init_wait_done_i_2__9));
FDCE #(
    .INIT(1'b0)) 
     init_wait_done_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .CLR(SOFT_RESET_IN),
        .D(n_0_init_wait_done_i_1__9),
        .Q(n_0_init_wait_done_reg));
LUT1 #(
    .INIT(2'h1)) 
     \mmcm_lock_count[0]_i_1__9 
       (.I0(mmcm_lock_count_reg__0[0]),
        .O(\n_0_mmcm_lock_count[0]_i_1__9 ));
(* SOFT_HLUTNM = "soft_lutpair191" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \mmcm_lock_count[1]_i_1__9 
       (.I0(mmcm_lock_count_reg__0[1]),
        .I1(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__20[1]));
(* SOFT_HLUTNM = "soft_lutpair191" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \mmcm_lock_count[2]_i_1__9 
       (.I0(mmcm_lock_count_reg__0[2]),
        .I1(mmcm_lock_count_reg__0[1]),
        .I2(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__20[2]));
(* SOFT_HLUTNM = "soft_lutpair179" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \mmcm_lock_count[3]_i_1__9 
       (.I0(mmcm_lock_count_reg__0[3]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[1]),
        .I3(mmcm_lock_count_reg__0[2]),
        .O(p_0_in__20[3]));
(* SOFT_HLUTNM = "soft_lutpair179" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \mmcm_lock_count[4]_i_1__9 
       (.I0(mmcm_lock_count_reg__0[4]),
        .I1(mmcm_lock_count_reg__0[3]),
        .I2(mmcm_lock_count_reg__0[2]),
        .I3(mmcm_lock_count_reg__0[1]),
        .I4(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__20[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \mmcm_lock_count[5]_i_1__9 
       (.I0(mmcm_lock_count_reg__0[5]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[1]),
        .I3(mmcm_lock_count_reg__0[2]),
        .I4(mmcm_lock_count_reg__0[3]),
        .I5(mmcm_lock_count_reg__0[4]),
        .O(p_0_in__20[5]));
(* SOFT_HLUTNM = "soft_lutpair193" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \mmcm_lock_count[6]_i_1__9 
       (.I0(\n_0_mmcm_lock_count[9]_i_4__9 ),
        .I1(mmcm_lock_count_reg__0[6]),
        .O(p_0_in__20[6]));
(* SOFT_HLUTNM = "soft_lutpair193" *) 
   LUT3 #(
    .INIT(8'h9A)) 
     \mmcm_lock_count[7]_i_1__9 
       (.I0(mmcm_lock_count_reg__0[7]),
        .I1(\n_0_mmcm_lock_count[9]_i_4__9 ),
        .I2(mmcm_lock_count_reg__0[6]),
        .O(p_0_in__20[7]));
(* SOFT_HLUTNM = "soft_lutpair181" *) 
   LUT4 #(
    .INIT(16'hA6AA)) 
     \mmcm_lock_count[8]_i_1__9 
       (.I0(mmcm_lock_count_reg__0[8]),
        .I1(mmcm_lock_count_reg__0[6]),
        .I2(\n_0_mmcm_lock_count[9]_i_4__9 ),
        .I3(mmcm_lock_count_reg__0[7]),
        .O(p_0_in__20[8]));
LUT5 #(
    .INIT(32'hF7FFFFFF)) 
     \mmcm_lock_count[9]_i_2__9 
       (.I0(mmcm_lock_count_reg__0[8]),
        .I1(mmcm_lock_count_reg__0[6]),
        .I2(\n_0_mmcm_lock_count[9]_i_4__9 ),
        .I3(mmcm_lock_count_reg__0[7]),
        .I4(mmcm_lock_count_reg__0[9]),
        .O(\n_0_mmcm_lock_count[9]_i_2__9 ));
(* SOFT_HLUTNM = "soft_lutpair181" *) 
   LUT5 #(
    .INIT(32'hA6AAAAAA)) 
     \mmcm_lock_count[9]_i_3__9 
       (.I0(mmcm_lock_count_reg__0[9]),
        .I1(mmcm_lock_count_reg__0[7]),
        .I2(\n_0_mmcm_lock_count[9]_i_4__9 ),
        .I3(mmcm_lock_count_reg__0[6]),
        .I4(mmcm_lock_count_reg__0[8]),
        .O(p_0_in__20[9]));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \mmcm_lock_count[9]_i_4__9 
       (.I0(mmcm_lock_count_reg__0[1]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[4]),
        .I3(mmcm_lock_count_reg__0[5]),
        .I4(mmcm_lock_count_reg__0[2]),
        .I5(mmcm_lock_count_reg__0[3]),
        .O(\n_0_mmcm_lock_count[9]_i_4__9 ));
(* counter = "72" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__9 ),
        .D(\n_0_mmcm_lock_count[0]_i_1__9 ),
        .Q(mmcm_lock_count_reg__0[0]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "72" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__9 ),
        .D(p_0_in__20[1]),
        .Q(mmcm_lock_count_reg__0[1]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "72" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__9 ),
        .D(p_0_in__20[2]),
        .Q(mmcm_lock_count_reg__0[2]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "72" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__9 ),
        .D(p_0_in__20[3]),
        .Q(mmcm_lock_count_reg__0[3]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "72" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__9 ),
        .D(p_0_in__20[4]),
        .Q(mmcm_lock_count_reg__0[4]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "72" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__9 ),
        .D(p_0_in__20[5]),
        .Q(mmcm_lock_count_reg__0[5]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "72" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__9 ),
        .D(p_0_in__20[6]),
        .Q(mmcm_lock_count_reg__0[6]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "72" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[7] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__9 ),
        .D(p_0_in__20[7]),
        .Q(mmcm_lock_count_reg__0[7]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "72" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[8] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__9 ),
        .D(p_0_in__20[8]),
        .Q(mmcm_lock_count_reg__0[8]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "72" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[9] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__9 ),
        .D(p_0_in__20[9]),
        .Q(mmcm_lock_count_reg__0[9]),
        .R(n_0_sync_mmcm_lock_reclocked));
LUT2 #(
    .INIT(4'h2)) 
     mmcm_lock_reclocked_i_2__9
       (.I0(mmcm_lock_count_reg__0[6]),
        .I1(\n_0_mmcm_lock_count[9]_i_4__9 ),
        .O(n_0_mmcm_lock_reclocked_i_2__9));
FDRE #(
    .INIT(1'b0)) 
     mmcm_lock_reclocked_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_1_sync_mmcm_lock_reclocked),
        .Q(mmcm_lock_reclocked),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000008800CCCC0F)) 
     reset_time_out_i_6__9
       (.I0(I1),
        .I1(\n_0_FSM_onehot_rx_state[7]_i_3__3 ),
        .I2(n_0_reset_time_out_i_8__5),
        .I3(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I4(check_tlock_max),
        .I5(\n_0_FSM_onehot_rx_state_reg[5] ),
        .O(n_0_reset_time_out_i_6__9));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     reset_time_out_i_7__10
       (.I0(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I5(\n_0_FSM_onehot_rx_state[11]_i_4__4 ),
        .O(n_0_reset_time_out_i_7__10));
(* SOFT_HLUTNM = "soft_lutpair186" *) 
   LUT4 #(
    .INIT(16'hFEE9)) 
     reset_time_out_i_8__5
       (.I0(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[10] ),
        .O(n_0_reset_time_out_i_8__5));
FDSE #(
    .INIT(1'b0)) 
     reset_time_out_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_3_sync_data_valid),
        .Q(n_0_reset_time_out_reg),
        .S(SOFT_RESET_IN));
MUXF7 reset_time_out_reg_i_3__1
       (.I0(n_0_reset_time_out_i_6__9),
        .I1(n_0_reset_time_out_i_7__10),
        .O(n_0_reset_time_out_reg_i_3__1),
        .S(\n_0_FSM_onehot_rx_state_reg[2] ));
LUT6 #(
    .INIT(64'hFFFFDFFF00004000)) 
     run_phase_alignment_int_i_1__9
       (.I0(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I1(run_phase_alignment_int),
        .I2(n_0_gtrxreset_i_i_2__2),
        .I3(n_0_gtrxreset_i_i_3__3),
        .I4(n_0_run_phase_alignment_int_i_2__7),
        .I5(n_0_run_phase_alignment_int_reg),
        .O(n_0_run_phase_alignment_int_i_1__9));
(* SOFT_HLUTNM = "soft_lutpair185" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     run_phase_alignment_int_i_2__7
       (.I0(check_tlock_max),
        .I1(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[7] ),
        .O(n_0_run_phase_alignment_int_i_2__7));
FDRE #(
    .INIT(1'b0)) 
     run_phase_alignment_int_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_run_phase_alignment_int_i_1__9),
        .Q(n_0_run_phase_alignment_int_reg),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     run_phase_alignment_int_s3_reg
       (.C(gt4_rxusrclk_in),
        .CE(1'b1),
        .D(data_out),
        .Q(n_0_run_phase_alignment_int_s3_reg),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     rx_fsm_reset_done_int_i_2__3
       (.I0(n_0_time_out_1us_reg),
        .I1(n_0_reset_time_out_reg),
        .O(n_0_rx_fsm_reset_done_int_i_2__3));
(* SOFT_HLUTNM = "soft_lutpair184" *) 
   LUT4 #(
    .INIT(16'h0004)) 
     rx_fsm_reset_done_int_i_3__2
       (.I0(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I1(\n_0_FSM_onehot_rx_state[11]_i_9__3 ),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_rx_state_reg[8] ),
        .O(n_0_rx_fsm_reset_done_int_i_3__2));
FDRE #(
    .INIT(1'b0)) 
     rx_fsm_reset_done_int_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_4_sync_data_valid),
        .Q(GT4_RX_FSM_RESET_DONE_OUT),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     rx_fsm_reset_done_int_s3_reg
       (.C(gt4_rxusrclk_in),
        .CE(1'b1),
        .D(rx_fsm_reset_done_int_s2),
        .Q(n_0_rx_fsm_reset_done_int_s3_reg),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     rxresetdone_s3_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(rxresetdone_s2),
        .Q(rxresetdone_s3),
        .R(1'b0));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_39 sync_CPLLLOCK
       (.E(n_0_sync_CPLLLOCK),
        .I1(\n_0_FSM_onehot_rx_state[11]_i_3__3 ),
        .I10(n_0_gtrxreset_i_i_4__3),
        .I11(n_0_adapt_count_reset_reg),
        .I2(\n_0_FSM_onehot_rx_state[11]_i_4__4 ),
        .I3(\n_0_FSM_onehot_rx_state[11]_i_6__0 ),
        .I4(n_2_sync_data_valid),
        .I5(\n_0_FSM_onehot_rx_state[11]_i_13__3 ),
        .I6(\n_0_FSM_onehot_rx_state[4]_i_3__3 ),
        .I7(n_0_time_out_2ms_reg),
        .I8(I1),
        .I9(n_0_adapt_count_reset_i_2__3),
        .O1(n_1_sync_CPLLLOCK),
        .O2(n_2_sync_CPLLLOCK),
        .Q({\n_0_FSM_onehot_rx_state_reg[11] ,\n_0_FSM_onehot_rx_state_reg[7] ,\n_0_FSM_onehot_rx_state_reg[5] ,\n_0_FSM_onehot_rx_state_reg[4] ,\n_0_FSM_onehot_rx_state_reg[3] ,\n_0_FSM_onehot_rx_state_reg[2] }),
        .SYSCLK_IN(SYSCLK_IN),
        .gt4_cplllock_out(gt4_cplllock_out));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_40 sync_RXRESETDONE
       (.SYSCLK_IN(SYSCLK_IN),
        .data_out(rxresetdone_s2),
        .gt4_rxresetdone_out(gt4_rxresetdone_out));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_41 sync_data_valid
       (.D({n_0_sync_data_valid,n_1_sync_data_valid}),
        .DONT_RESET_ON_DATA_ERROR_IN(DONT_RESET_ON_DATA_ERROR_IN),
        .GT4_DATA_VALID_IN(GT4_DATA_VALID_IN),
        .GT4_RX_FSM_RESET_DONE_OUT(GT4_RX_FSM_RESET_DONE_OUT),
        .I1(n_0_reset_time_out_reg),
        .I10(\n_0_FSM_onehot_rx_state[11]_i_16__3 ),
        .I11(n_0_time_out_100us_reg),
        .I12(n_0_reset_time_out_reg_i_3__1),
        .I13(n_0_rx_fsm_reset_done_int_i_2__3),
        .I14(n_0_rx_fsm_reset_done_int_i_3__2),
        .I2(n_0_time_out_1us_reg),
        .I3(\n_0_FSM_onehot_rx_state[11]_i_8__3 ),
        .I4(\n_0_FSM_onehot_rx_state[11]_i_9__3 ),
        .I5(\n_0_FSM_onehot_rx_state[2]_i_3__3 ),
        .I6(n_1_sync_CPLLLOCK),
        .I7(\n_0_FSM_onehot_rx_state[2]_i_4__3 ),
        .I8(n_0_time_out_2ms_reg),
        .I9(n_0_RXUSERRDY_i_3__1),
        .O1(n_2_sync_data_valid),
        .O2(n_3_sync_data_valid),
        .O3(n_4_sync_data_valid),
        .Q({\n_0_FSM_onehot_rx_state_reg[11] ,\n_0_FSM_onehot_rx_state_reg[10] ,run_phase_alignment_int,\n_0_FSM_onehot_rx_state_reg[8] ,\n_0_FSM_onehot_rx_state_reg[7] ,check_tlock_max,\n_0_FSM_onehot_rx_state_reg[5] ,\n_0_FSM_onehot_rx_state_reg[4] ,\n_0_FSM_onehot_rx_state_reg[3] ,\n_0_FSM_onehot_rx_state_reg[2] ,\n_0_FSM_onehot_rx_state_reg[1] }),
        .SYSCLK_IN(SYSCLK_IN),
        .mmcm_lock_reclocked(mmcm_lock_reclocked),
        .rxresetdone_s3(rxresetdone_s3),
        .time_out_wait_bypass_s3(time_out_wait_bypass_s3));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_42 sync_mmcm_lock_reclocked
       (.I1(n_0_mmcm_lock_reclocked_i_2__9),
        .O1(n_1_sync_mmcm_lock_reclocked),
        .Q(mmcm_lock_count_reg__0[9:7]),
        .SR(n_0_sync_mmcm_lock_reclocked),
        .SYSCLK_IN(SYSCLK_IN),
        .mmcm_lock_reclocked(mmcm_lock_reclocked));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_43 sync_run_phase_alignment_int
       (.data_in(n_0_run_phase_alignment_int_reg),
        .data_out(data_out),
        .gt4_rxusrclk_in(gt4_rxusrclk_in));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_44 sync_rx_fsm_reset_done_int
       (.GT4_RX_FSM_RESET_DONE_OUT(GT4_RX_FSM_RESET_DONE_OUT),
        .data_out(rx_fsm_reset_done_int_s2),
        .gt4_rxusrclk_in(gt4_rxusrclk_in));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_45 sync_time_out_wait_bypass
       (.SYSCLK_IN(SYSCLK_IN),
        .data_in(n_0_time_out_wait_bypass_reg),
        .data_out(time_out_wait_bypass_s2));
LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
     time_out_100us_i_1__3
       (.I0(time_out_counter_reg[16]),
        .I1(time_out_counter_reg[14]),
        .I2(time_out_counter_reg[8]),
        .I3(time_out_counter_reg[9]),
        .I4(n_0_time_out_100us_i_2__3),
        .I5(n_0_time_out_100us_reg),
        .O(n_0_time_out_100us_i_1__3));
LUT6 #(
    .INIT(64'h0010000000000000)) 
     time_out_100us_i_2__3
       (.I0(time_out_counter_reg[10]),
        .I1(time_out_counter_reg[11]),
        .I2(time_out_counter_reg[12]),
        .I3(time_out_counter_reg[13]),
        .I4(n_0_time_out_100us_i_3__3),
        .I5(n_0_time_out_100us_i_4__3),
        .O(n_0_time_out_100us_i_2__3));
(* SOFT_HLUTNM = "soft_lutpair177" *) 
   LUT5 #(
    .INIT(32'h00000100)) 
     time_out_100us_i_3__3
       (.I0(time_out_counter_reg[2]),
        .I1(time_out_counter_reg[1]),
        .I2(time_out_counter_reg[0]),
        .I3(time_out_counter_reg[3]),
        .I4(time_out_counter_reg[15]),
        .O(n_0_time_out_100us_i_3__3));
LUT4 #(
    .INIT(16'h0004)) 
     time_out_100us_i_4__3
       (.I0(time_out_counter_reg[6]),
        .I1(time_out_counter_reg[7]),
        .I2(time_out_counter_reg[5]),
        .I3(time_out_counter_reg[4]),
        .O(n_0_time_out_100us_i_4__3));
FDRE #(
    .INIT(1'b0)) 
     time_out_100us_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_out_100us_i_1__3),
        .Q(n_0_time_out_100us_reg),
        .R(n_0_reset_time_out_reg));
LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
     time_out_1us_i_1__3
       (.I0(n_0_time_out_1us_i_2__3),
        .I1(n_0_time_out_1us_i_3__3),
        .I2(n_0_time_out_1us_i_4__3),
        .I3(time_out_counter_reg[14]),
        .I4(time_out_counter_reg[16]),
        .I5(n_0_time_out_1us_reg),
        .O(n_0_time_out_1us_i_1__3));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     time_out_1us_i_2__3
       (.I0(time_out_counter_reg[3]),
        .I1(time_out_counter_reg[6]),
        .I2(time_out_counter_reg[0]),
        .I3(time_out_counter_reg[8]),
        .I4(time_out_counter_reg[12]),
        .I5(time_out_counter_reg[11]),
        .O(n_0_time_out_1us_i_2__3));
LUT6 #(
    .INIT(64'h0000000000100000)) 
     time_out_1us_i_3__3
       (.I0(time_out_counter_reg[15]),
        .I1(time_out_counter_reg[10]),
        .I2(time_out_counter_reg[5]),
        .I3(time_out_counter_reg[9]),
        .I4(time_out_counter_reg[4]),
        .I5(time_out_counter_reg[7]),
        .O(n_0_time_out_1us_i_3__3));
LUT3 #(
    .INIT(8'h04)) 
     time_out_1us_i_4__3
       (.I0(time_out_counter_reg[13]),
        .I1(time_out_counter_reg[1]),
        .I2(time_out_counter_reg[2]),
        .O(n_0_time_out_1us_i_4__3));
FDRE #(
    .INIT(1'b0)) 
     time_out_1us_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_out_1us_i_1__3),
        .Q(n_0_time_out_1us_reg),
        .R(n_0_reset_time_out_reg));
LUT2 #(
    .INIT(4'hE)) 
     time_out_2ms_i_1__3
       (.I0(time_out_2ms),
        .I1(n_0_time_out_2ms_reg),
        .O(n_0_time_out_2ms_i_1__3));
FDRE #(
    .INIT(1'b0)) 
     time_out_2ms_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_out_2ms_i_1__3),
        .Q(n_0_time_out_2ms_reg),
        .R(n_0_reset_time_out_reg));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \time_out_counter[0]_i_10__3 
       (.I0(time_out_counter_reg[12]),
        .I1(time_out_counter_reg[11]),
        .I2(time_out_counter_reg[3]),
        .I3(time_out_counter_reg[6]),
        .I4(time_out_counter_reg[0]),
        .I5(time_out_counter_reg[8]),
        .O(\n_0_time_out_counter[0]_i_10__3 ));
LUT1 #(
    .INIT(2'h1)) 
     \time_out_counter[0]_i_1__3 
       (.I0(time_out_2ms),
        .O(\n_0_time_out_counter[0]_i_1__3 ));
LUT6 #(
    .INIT(64'h0020000000000000)) 
     \time_out_counter[0]_i_3__7 
       (.I0(\n_0_time_out_counter[0]_i_8__1 ),
        .I1(time_out_counter_reg[13]),
        .I2(time_out_counter_reg[10]),
        .I3(time_out_counter_reg[14]),
        .I4(\n_0_time_out_counter[0]_i_9__9 ),
        .I5(\n_0_time_out_counter[0]_i_10__3 ),
        .O(time_out_2ms));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_4__7 
       (.I0(time_out_counter_reg[3]),
        .O(\n_0_time_out_counter[0]_i_4__7 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_5__7 
       (.I0(time_out_counter_reg[2]),
        .O(\n_0_time_out_counter[0]_i_5__7 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_6__3 
       (.I0(time_out_counter_reg[1]),
        .O(\n_0_time_out_counter[0]_i_6__3 ));
LUT1 #(
    .INIT(2'h1)) 
     \time_out_counter[0]_i_7__3 
       (.I0(time_out_counter_reg[0]),
        .O(\n_0_time_out_counter[0]_i_7__3 ));
(* SOFT_HLUTNM = "soft_lutpair177" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \time_out_counter[0]_i_8__1 
       (.I0(time_out_counter_reg[1]),
        .I1(time_out_counter_reg[2]),
        .O(\n_0_time_out_counter[0]_i_8__1 ));
LUT6 #(
    .INIT(64'h4000000000000000)) 
     \time_out_counter[0]_i_9__9 
       (.I0(time_out_counter_reg[4]),
        .I1(time_out_counter_reg[15]),
        .I2(time_out_counter_reg[5]),
        .I3(time_out_counter_reg[9]),
        .I4(time_out_counter_reg[7]),
        .I5(time_out_counter_reg[16]),
        .O(\n_0_time_out_counter[0]_i_9__9 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_2__3 
       (.I0(time_out_counter_reg[15]),
        .O(\n_0_time_out_counter[12]_i_2__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_3__3 
       (.I0(time_out_counter_reg[14]),
        .O(\n_0_time_out_counter[12]_i_3__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_4__3 
       (.I0(time_out_counter_reg[13]),
        .O(\n_0_time_out_counter[12]_i_4__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_5__3 
       (.I0(time_out_counter_reg[12]),
        .O(\n_0_time_out_counter[12]_i_5__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[16]_i_2__3 
       (.I0(time_out_counter_reg[16]),
        .O(\n_0_time_out_counter[16]_i_2__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_2__3 
       (.I0(time_out_counter_reg[7]),
        .O(\n_0_time_out_counter[4]_i_2__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_3__3 
       (.I0(time_out_counter_reg[6]),
        .O(\n_0_time_out_counter[4]_i_3__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_4__3 
       (.I0(time_out_counter_reg[5]),
        .O(\n_0_time_out_counter[4]_i_4__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_5__3 
       (.I0(time_out_counter_reg[4]),
        .O(\n_0_time_out_counter[4]_i_5__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_2__3 
       (.I0(time_out_counter_reg[11]),
        .O(\n_0_time_out_counter[8]_i_2__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_3__3 
       (.I0(time_out_counter_reg[10]),
        .O(\n_0_time_out_counter[8]_i_3__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_4__3 
       (.I0(time_out_counter_reg[9]),
        .O(\n_0_time_out_counter[8]_i_4__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_5__3 
       (.I0(time_out_counter_reg[8]),
        .O(\n_0_time_out_counter[8]_i_5__3 ));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__3 ),
        .D(\n_7_time_out_counter_reg[0]_i_2__3 ),
        .Q(time_out_counter_reg[0]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[0]_i_2__3 
       (.CI(1'b0),
        .CO({\n_0_time_out_counter_reg[0]_i_2__3 ,\n_1_time_out_counter_reg[0]_i_2__3 ,\n_2_time_out_counter_reg[0]_i_2__3 ,\n_3_time_out_counter_reg[0]_i_2__3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_time_out_counter_reg[0]_i_2__3 ,\n_5_time_out_counter_reg[0]_i_2__3 ,\n_6_time_out_counter_reg[0]_i_2__3 ,\n_7_time_out_counter_reg[0]_i_2__3 }),
        .S({\n_0_time_out_counter[0]_i_4__7 ,\n_0_time_out_counter[0]_i_5__7 ,\n_0_time_out_counter[0]_i_6__3 ,\n_0_time_out_counter[0]_i_7__3 }));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[10] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__3 ),
        .D(\n_5_time_out_counter_reg[8]_i_1__3 ),
        .Q(time_out_counter_reg[10]),
        .R(n_0_reset_time_out_reg));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[11] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__3 ),
        .D(\n_4_time_out_counter_reg[8]_i_1__3 ),
        .Q(time_out_counter_reg[11]),
        .R(n_0_reset_time_out_reg));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[12] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__3 ),
        .D(\n_7_time_out_counter_reg[12]_i_1__3 ),
        .Q(time_out_counter_reg[12]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[12]_i_1__3 
       (.CI(\n_0_time_out_counter_reg[8]_i_1__3 ),
        .CO({\n_0_time_out_counter_reg[12]_i_1__3 ,\n_1_time_out_counter_reg[12]_i_1__3 ,\n_2_time_out_counter_reg[12]_i_1__3 ,\n_3_time_out_counter_reg[12]_i_1__3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[12]_i_1__3 ,\n_5_time_out_counter_reg[12]_i_1__3 ,\n_6_time_out_counter_reg[12]_i_1__3 ,\n_7_time_out_counter_reg[12]_i_1__3 }),
        .S({\n_0_time_out_counter[12]_i_2__3 ,\n_0_time_out_counter[12]_i_3__3 ,\n_0_time_out_counter[12]_i_4__3 ,\n_0_time_out_counter[12]_i_5__3 }));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[13] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__3 ),
        .D(\n_6_time_out_counter_reg[12]_i_1__3 ),
        .Q(time_out_counter_reg[13]),
        .R(n_0_reset_time_out_reg));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[14] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__3 ),
        .D(\n_5_time_out_counter_reg[12]_i_1__3 ),
        .Q(time_out_counter_reg[14]),
        .R(n_0_reset_time_out_reg));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[15] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__3 ),
        .D(\n_4_time_out_counter_reg[12]_i_1__3 ),
        .Q(time_out_counter_reg[15]),
        .R(n_0_reset_time_out_reg));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[16] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__3 ),
        .D(\n_7_time_out_counter_reg[16]_i_1__3 ),
        .Q(time_out_counter_reg[16]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[16]_i_1__3 
       (.CI(\n_0_time_out_counter_reg[12]_i_1__3 ),
        .CO(\NLW_time_out_counter_reg[16]_i_1__3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_time_out_counter_reg[16]_i_1__3_O_UNCONNECTED [3:1],\n_7_time_out_counter_reg[16]_i_1__3 }),
        .S({1'b0,1'b0,1'b0,\n_0_time_out_counter[16]_i_2__3 }));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__3 ),
        .D(\n_6_time_out_counter_reg[0]_i_2__3 ),
        .Q(time_out_counter_reg[1]),
        .R(n_0_reset_time_out_reg));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__3 ),
        .D(\n_5_time_out_counter_reg[0]_i_2__3 ),
        .Q(time_out_counter_reg[2]),
        .R(n_0_reset_time_out_reg));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__3 ),
        .D(\n_4_time_out_counter_reg[0]_i_2__3 ),
        .Q(time_out_counter_reg[3]),
        .R(n_0_reset_time_out_reg));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__3 ),
        .D(\n_7_time_out_counter_reg[4]_i_1__3 ),
        .Q(time_out_counter_reg[4]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[4]_i_1__3 
       (.CI(\n_0_time_out_counter_reg[0]_i_2__3 ),
        .CO({\n_0_time_out_counter_reg[4]_i_1__3 ,\n_1_time_out_counter_reg[4]_i_1__3 ,\n_2_time_out_counter_reg[4]_i_1__3 ,\n_3_time_out_counter_reg[4]_i_1__3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[4]_i_1__3 ,\n_5_time_out_counter_reg[4]_i_1__3 ,\n_6_time_out_counter_reg[4]_i_1__3 ,\n_7_time_out_counter_reg[4]_i_1__3 }),
        .S({\n_0_time_out_counter[4]_i_2__3 ,\n_0_time_out_counter[4]_i_3__3 ,\n_0_time_out_counter[4]_i_4__3 ,\n_0_time_out_counter[4]_i_5__3 }));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__3 ),
        .D(\n_6_time_out_counter_reg[4]_i_1__3 ),
        .Q(time_out_counter_reg[5]),
        .R(n_0_reset_time_out_reg));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__3 ),
        .D(\n_5_time_out_counter_reg[4]_i_1__3 ),
        .Q(time_out_counter_reg[6]),
        .R(n_0_reset_time_out_reg));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[7] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__3 ),
        .D(\n_4_time_out_counter_reg[4]_i_1__3 ),
        .Q(time_out_counter_reg[7]),
        .R(n_0_reset_time_out_reg));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[8] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__3 ),
        .D(\n_7_time_out_counter_reg[8]_i_1__3 ),
        .Q(time_out_counter_reg[8]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[8]_i_1__3 
       (.CI(\n_0_time_out_counter_reg[4]_i_1__3 ),
        .CO({\n_0_time_out_counter_reg[8]_i_1__3 ,\n_1_time_out_counter_reg[8]_i_1__3 ,\n_2_time_out_counter_reg[8]_i_1__3 ,\n_3_time_out_counter_reg[8]_i_1__3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[8]_i_1__3 ,\n_5_time_out_counter_reg[8]_i_1__3 ,\n_6_time_out_counter_reg[8]_i_1__3 ,\n_7_time_out_counter_reg[8]_i_1__3 }),
        .S({\n_0_time_out_counter[8]_i_2__3 ,\n_0_time_out_counter[8]_i_3__3 ,\n_0_time_out_counter[8]_i_4__3 ,\n_0_time_out_counter[8]_i_5__3 }));
(* counter = "36" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[9] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__3 ),
        .D(\n_6_time_out_counter_reg[8]_i_1__3 ),
        .Q(time_out_counter_reg[9]),
        .R(n_0_reset_time_out_reg));
LUT6 #(
    .INIT(64'hFF00FF0100000000)) 
     time_out_wait_bypass_i_1__9
       (.I0(\n_0_wait_bypass_count[0]_i_4__9 ),
        .I1(wait_bypass_count_reg[3]),
        .I2(\n_0_wait_bypass_count[0]_i_5__9 ),
        .I3(n_0_time_out_wait_bypass_reg),
        .I4(n_0_rx_fsm_reset_done_int_s3_reg),
        .I5(n_0_run_phase_alignment_int_s3_reg),
        .O(n_0_time_out_wait_bypass_i_1__9));
FDRE #(
    .INIT(1'b0)) 
     time_out_wait_bypass_reg
       (.C(gt4_rxusrclk_in),
        .CE(1'b1),
        .D(n_0_time_out_wait_bypass_i_1__9),
        .Q(n_0_time_out_wait_bypass_reg),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     time_out_wait_bypass_s3_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(time_out_wait_bypass_s2),
        .Q(time_out_wait_bypass_s3),
        .R(1'b0));
LUT2 #(
    .INIT(4'h1)) 
     time_tlock_max_i_10__3
       (.I0(time_out_counter_reg[10]),
        .I1(time_out_counter_reg[11]),
        .O(n_0_time_tlock_max_i_10__3));
LUT2 #(
    .INIT(4'h8)) 
     time_tlock_max_i_11__3
       (.I0(time_out_counter_reg[9]),
        .I1(time_out_counter_reg[8]),
        .O(n_0_time_tlock_max_i_11__3));
LUT2 #(
    .INIT(4'h8)) 
     time_tlock_max_i_12__3
       (.I0(time_out_counter_reg[7]),
        .I1(time_out_counter_reg[6]),
        .O(n_0_time_tlock_max_i_12__3));
LUT2 #(
    .INIT(4'hE)) 
     time_tlock_max_i_13__3
       (.I0(time_out_counter_reg[5]),
        .I1(time_out_counter_reg[4]),
        .O(n_0_time_tlock_max_i_13__3));
LUT2 #(
    .INIT(4'h8)) 
     time_tlock_max_i_14__3
       (.I0(time_out_counter_reg[3]),
        .I1(time_out_counter_reg[2]),
        .O(n_0_time_tlock_max_i_14__3));
LUT2 #(
    .INIT(4'hE)) 
     time_tlock_max_i_15__3
       (.I0(time_out_counter_reg[1]),
        .I1(time_out_counter_reg[0]),
        .O(n_0_time_tlock_max_i_15__3));
LUT2 #(
    .INIT(4'h2)) 
     time_tlock_max_i_16__3
       (.I0(time_out_counter_reg[7]),
        .I1(time_out_counter_reg[6]),
        .O(n_0_time_tlock_max_i_16__3));
LUT2 #(
    .INIT(4'h1)) 
     time_tlock_max_i_17__3
       (.I0(time_out_counter_reg[4]),
        .I1(time_out_counter_reg[5]),
        .O(n_0_time_tlock_max_i_17__3));
LUT2 #(
    .INIT(4'h2)) 
     time_tlock_max_i_18__3
       (.I0(time_out_counter_reg[3]),
        .I1(time_out_counter_reg[2]),
        .O(n_0_time_tlock_max_i_18__3));
LUT2 #(
    .INIT(4'h1)) 
     time_tlock_max_i_19__3
       (.I0(time_out_counter_reg[0]),
        .I1(time_out_counter_reg[1]),
        .O(n_0_time_tlock_max_i_19__3));
LUT3 #(
    .INIT(8'hF8)) 
     time_tlock_max_i_1__9
       (.I0(n_0_check_tlock_max_reg),
        .I1(time_tlock_max1),
        .I2(time_tlock_max),
        .O(n_0_time_tlock_max_i_1__9));
LUT1 #(
    .INIT(2'h1)) 
     time_tlock_max_i_4__3
       (.I0(time_out_counter_reg[16]),
        .O(n_0_time_tlock_max_i_4__3));
LUT2 #(
    .INIT(4'hE)) 
     time_tlock_max_i_6__3
       (.I0(time_out_counter_reg[15]),
        .I1(time_out_counter_reg[14]),
        .O(n_0_time_tlock_max_i_6__3));
LUT2 #(
    .INIT(4'hE)) 
     time_tlock_max_i_7__3
       (.I0(time_out_counter_reg[11]),
        .I1(time_out_counter_reg[10]),
        .O(n_0_time_tlock_max_i_7__3));
LUT2 #(
    .INIT(4'h1)) 
     time_tlock_max_i_8__3
       (.I0(time_out_counter_reg[14]),
        .I1(time_out_counter_reg[15]),
        .O(n_0_time_tlock_max_i_8__3));
LUT2 #(
    .INIT(4'h2)) 
     time_tlock_max_i_9__3
       (.I0(time_out_counter_reg[12]),
        .I1(time_out_counter_reg[13]),
        .O(n_0_time_tlock_max_i_9__3));
FDRE #(
    .INIT(1'b0)) 
     time_tlock_max_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_tlock_max_i_1__9),
        .Q(time_tlock_max),
        .R(n_0_reset_time_out_reg));
CARRY4 time_tlock_max_reg_i_2__3
       (.CI(n_0_time_tlock_max_reg_i_3__3),
        .CO({NLW_time_tlock_max_reg_i_2__3_CO_UNCONNECTED[3:1],time_tlock_max1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,time_out_counter_reg[16]}),
        .O(NLW_time_tlock_max_reg_i_2__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,n_0_time_tlock_max_i_4__3}));
CARRY4 time_tlock_max_reg_i_3__3
       (.CI(n_0_time_tlock_max_reg_i_5__3),
        .CO({n_0_time_tlock_max_reg_i_3__3,n_1_time_tlock_max_reg_i_3__3,n_2_time_tlock_max_reg_i_3__3,n_3_time_tlock_max_reg_i_3__3}),
        .CYINIT(1'b0),
        .DI({n_0_time_tlock_max_i_6__3,time_out_counter_reg[13],n_0_time_tlock_max_i_7__3,1'b0}),
        .O(NLW_time_tlock_max_reg_i_3__3_O_UNCONNECTED[3:0]),
        .S({n_0_time_tlock_max_i_8__3,n_0_time_tlock_max_i_9__3,n_0_time_tlock_max_i_10__3,n_0_time_tlock_max_i_11__3}));
CARRY4 time_tlock_max_reg_i_5__3
       (.CI(1'b0),
        .CO({n_0_time_tlock_max_reg_i_5__3,n_1_time_tlock_max_reg_i_5__3,n_2_time_tlock_max_reg_i_5__3,n_3_time_tlock_max_reg_i_5__3}),
        .CYINIT(1'b0),
        .DI({n_0_time_tlock_max_i_12__3,n_0_time_tlock_max_i_13__3,n_0_time_tlock_max_i_14__3,n_0_time_tlock_max_i_15__3}),
        .O(NLW_time_tlock_max_reg_i_5__3_O_UNCONNECTED[3:0]),
        .S({n_0_time_tlock_max_i_16__3,n_0_time_tlock_max_i_17__3,n_0_time_tlock_max_i_18__3,n_0_time_tlock_max_i_19__3}));
LUT1 #(
    .INIT(2'h1)) 
     \wait_bypass_count[0]_i_1__9 
       (.I0(n_0_run_phase_alignment_int_s3_reg),
        .O(\n_0_wait_bypass_count[0]_i_1__9 ));
LUT4 #(
    .INIT(16'h00FE)) 
     \wait_bypass_count[0]_i_2__9 
       (.I0(\n_0_wait_bypass_count[0]_i_4__9 ),
        .I1(wait_bypass_count_reg[3]),
        .I2(\n_0_wait_bypass_count[0]_i_5__9 ),
        .I3(n_0_rx_fsm_reset_done_int_s3_reg),
        .O(\n_0_wait_bypass_count[0]_i_2__9 ));
LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
     \wait_bypass_count[0]_i_4__9 
       (.I0(wait_bypass_count_reg[11]),
        .I1(wait_bypass_count_reg[4]),
        .I2(wait_bypass_count_reg[0]),
        .I3(wait_bypass_count_reg[9]),
        .I4(wait_bypass_count_reg[10]),
        .I5(wait_bypass_count_reg[2]),
        .O(\n_0_wait_bypass_count[0]_i_4__9 ));
LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
     \wait_bypass_count[0]_i_5__9 
       (.I0(wait_bypass_count_reg[1]),
        .I1(wait_bypass_count_reg[6]),
        .I2(wait_bypass_count_reg[5]),
        .I3(wait_bypass_count_reg[12]),
        .I4(wait_bypass_count_reg[8]),
        .I5(wait_bypass_count_reg[7]),
        .O(\n_0_wait_bypass_count[0]_i_5__9 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_6__9 
       (.I0(wait_bypass_count_reg[3]),
        .O(\n_0_wait_bypass_count[0]_i_6__9 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_7__9 
       (.I0(wait_bypass_count_reg[2]),
        .O(\n_0_wait_bypass_count[0]_i_7__9 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_8__9 
       (.I0(wait_bypass_count_reg[1]),
        .O(\n_0_wait_bypass_count[0]_i_8__9 ));
LUT1 #(
    .INIT(2'h1)) 
     \wait_bypass_count[0]_i_9__3 
       (.I0(wait_bypass_count_reg[0]),
        .O(\n_0_wait_bypass_count[0]_i_9__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[12]_i_2__9 
       (.I0(wait_bypass_count_reg[12]),
        .O(\n_0_wait_bypass_count[12]_i_2__9 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_2__9 
       (.I0(wait_bypass_count_reg[7]),
        .O(\n_0_wait_bypass_count[4]_i_2__9 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_3__9 
       (.I0(wait_bypass_count_reg[6]),
        .O(\n_0_wait_bypass_count[4]_i_3__9 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_4__9 
       (.I0(wait_bypass_count_reg[5]),
        .O(\n_0_wait_bypass_count[4]_i_4__9 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_5__9 
       (.I0(wait_bypass_count_reg[4]),
        .O(\n_0_wait_bypass_count[4]_i_5__9 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_2__9 
       (.I0(wait_bypass_count_reg[11]),
        .O(\n_0_wait_bypass_count[8]_i_2__9 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_3__9 
       (.I0(wait_bypass_count_reg[10]),
        .O(\n_0_wait_bypass_count[8]_i_3__9 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_4__9 
       (.I0(wait_bypass_count_reg[9]),
        .O(\n_0_wait_bypass_count[8]_i_4__9 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_5__9 
       (.I0(wait_bypass_count_reg[8]),
        .O(\n_0_wait_bypass_count[8]_i_5__9 ));
(* counter = "37" *) 
   FDRE \wait_bypass_count_reg[0] 
       (.C(gt4_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__9 ),
        .D(\n_7_wait_bypass_count_reg[0]_i_3__9 ),
        .Q(wait_bypass_count_reg[0]),
        .R(\n_0_wait_bypass_count[0]_i_1__9 ));
CARRY4 \wait_bypass_count_reg[0]_i_3__9 
       (.CI(1'b0),
        .CO({\n_0_wait_bypass_count_reg[0]_i_3__9 ,\n_1_wait_bypass_count_reg[0]_i_3__9 ,\n_2_wait_bypass_count_reg[0]_i_3__9 ,\n_3_wait_bypass_count_reg[0]_i_3__9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_wait_bypass_count_reg[0]_i_3__9 ,\n_5_wait_bypass_count_reg[0]_i_3__9 ,\n_6_wait_bypass_count_reg[0]_i_3__9 ,\n_7_wait_bypass_count_reg[0]_i_3__9 }),
        .S({\n_0_wait_bypass_count[0]_i_6__9 ,\n_0_wait_bypass_count[0]_i_7__9 ,\n_0_wait_bypass_count[0]_i_8__9 ,\n_0_wait_bypass_count[0]_i_9__3 }));
(* counter = "37" *) 
   FDRE \wait_bypass_count_reg[10] 
       (.C(gt4_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__9 ),
        .D(\n_5_wait_bypass_count_reg[8]_i_1__9 ),
        .Q(wait_bypass_count_reg[10]),
        .R(\n_0_wait_bypass_count[0]_i_1__9 ));
(* counter = "37" *) 
   FDRE \wait_bypass_count_reg[11] 
       (.C(gt4_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__9 ),
        .D(\n_4_wait_bypass_count_reg[8]_i_1__9 ),
        .Q(wait_bypass_count_reg[11]),
        .R(\n_0_wait_bypass_count[0]_i_1__9 ));
(* counter = "37" *) 
   FDRE \wait_bypass_count_reg[12] 
       (.C(gt4_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__9 ),
        .D(\n_7_wait_bypass_count_reg[12]_i_1__9 ),
        .Q(wait_bypass_count_reg[12]),
        .R(\n_0_wait_bypass_count[0]_i_1__9 ));
CARRY4 \wait_bypass_count_reg[12]_i_1__9 
       (.CI(\n_0_wait_bypass_count_reg[8]_i_1__9 ),
        .CO(\NLW_wait_bypass_count_reg[12]_i_1__9_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_wait_bypass_count_reg[12]_i_1__9_O_UNCONNECTED [3:1],\n_7_wait_bypass_count_reg[12]_i_1__9 }),
        .S({1'b0,1'b0,1'b0,\n_0_wait_bypass_count[12]_i_2__9 }));
(* counter = "37" *) 
   FDRE \wait_bypass_count_reg[1] 
       (.C(gt4_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__9 ),
        .D(\n_6_wait_bypass_count_reg[0]_i_3__9 ),
        .Q(wait_bypass_count_reg[1]),
        .R(\n_0_wait_bypass_count[0]_i_1__9 ));
(* counter = "37" *) 
   FDRE \wait_bypass_count_reg[2] 
       (.C(gt4_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__9 ),
        .D(\n_5_wait_bypass_count_reg[0]_i_3__9 ),
        .Q(wait_bypass_count_reg[2]),
        .R(\n_0_wait_bypass_count[0]_i_1__9 ));
(* counter = "37" *) 
   FDRE \wait_bypass_count_reg[3] 
       (.C(gt4_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__9 ),
        .D(\n_4_wait_bypass_count_reg[0]_i_3__9 ),
        .Q(wait_bypass_count_reg[3]),
        .R(\n_0_wait_bypass_count[0]_i_1__9 ));
(* counter = "37" *) 
   FDRE \wait_bypass_count_reg[4] 
       (.C(gt4_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__9 ),
        .D(\n_7_wait_bypass_count_reg[4]_i_1__9 ),
        .Q(wait_bypass_count_reg[4]),
        .R(\n_0_wait_bypass_count[0]_i_1__9 ));
CARRY4 \wait_bypass_count_reg[4]_i_1__9 
       (.CI(\n_0_wait_bypass_count_reg[0]_i_3__9 ),
        .CO({\n_0_wait_bypass_count_reg[4]_i_1__9 ,\n_1_wait_bypass_count_reg[4]_i_1__9 ,\n_2_wait_bypass_count_reg[4]_i_1__9 ,\n_3_wait_bypass_count_reg[4]_i_1__9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_wait_bypass_count_reg[4]_i_1__9 ,\n_5_wait_bypass_count_reg[4]_i_1__9 ,\n_6_wait_bypass_count_reg[4]_i_1__9 ,\n_7_wait_bypass_count_reg[4]_i_1__9 }),
        .S({\n_0_wait_bypass_count[4]_i_2__9 ,\n_0_wait_bypass_count[4]_i_3__9 ,\n_0_wait_bypass_count[4]_i_4__9 ,\n_0_wait_bypass_count[4]_i_5__9 }));
(* counter = "37" *) 
   FDRE \wait_bypass_count_reg[5] 
       (.C(gt4_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__9 ),
        .D(\n_6_wait_bypass_count_reg[4]_i_1__9 ),
        .Q(wait_bypass_count_reg[5]),
        .R(\n_0_wait_bypass_count[0]_i_1__9 ));
(* counter = "37" *) 
   FDRE \wait_bypass_count_reg[6] 
       (.C(gt4_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__9 ),
        .D(\n_5_wait_bypass_count_reg[4]_i_1__9 ),
        .Q(wait_bypass_count_reg[6]),
        .R(\n_0_wait_bypass_count[0]_i_1__9 ));
(* counter = "37" *) 
   FDRE \wait_bypass_count_reg[7] 
       (.C(gt4_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__9 ),
        .D(\n_4_wait_bypass_count_reg[4]_i_1__9 ),
        .Q(wait_bypass_count_reg[7]),
        .R(\n_0_wait_bypass_count[0]_i_1__9 ));
(* counter = "37" *) 
   FDRE \wait_bypass_count_reg[8] 
       (.C(gt4_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__9 ),
        .D(\n_7_wait_bypass_count_reg[8]_i_1__9 ),
        .Q(wait_bypass_count_reg[8]),
        .R(\n_0_wait_bypass_count[0]_i_1__9 ));
CARRY4 \wait_bypass_count_reg[8]_i_1__9 
       (.CI(\n_0_wait_bypass_count_reg[4]_i_1__9 ),
        .CO({\n_0_wait_bypass_count_reg[8]_i_1__9 ,\n_1_wait_bypass_count_reg[8]_i_1__9 ,\n_2_wait_bypass_count_reg[8]_i_1__9 ,\n_3_wait_bypass_count_reg[8]_i_1__9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_wait_bypass_count_reg[8]_i_1__9 ,\n_5_wait_bypass_count_reg[8]_i_1__9 ,\n_6_wait_bypass_count_reg[8]_i_1__9 ,\n_7_wait_bypass_count_reg[8]_i_1__9 }),
        .S({\n_0_wait_bypass_count[8]_i_2__9 ,\n_0_wait_bypass_count[8]_i_3__9 ,\n_0_wait_bypass_count[8]_i_4__9 ,\n_0_wait_bypass_count[8]_i_5__9 }));
(* counter = "37" *) 
   FDRE \wait_bypass_count_reg[9] 
       (.C(gt4_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__9 ),
        .D(\n_6_wait_bypass_count_reg[8]_i_1__9 ),
        .Q(wait_bypass_count_reg[9]),
        .R(\n_0_wait_bypass_count[0]_i_1__9 ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair196" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \wait_time_cnt[0]_i_1__9 
       (.I0(wait_time_cnt_reg__0[0]),
        .O(wait_time_cnt0__9[0]));
(* SOFT_HLUTNM = "soft_lutpair196" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \wait_time_cnt[1]_i_1__9 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .O(\n_0_wait_time_cnt[1]_i_1__9 ));
LUT3 #(
    .INIT(8'hE1)) 
     \wait_time_cnt[2]_i_1__9 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[2]),
        .O(wait_time_cnt0__9[2]));
(* SOFT_HLUTNM = "soft_lutpair178" *) 
   LUT4 #(
    .INIT(16'hFE01)) 
     \wait_time_cnt[3]_i_1__9 
       (.I0(wait_time_cnt_reg__0[2]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[3]),
        .O(wait_time_cnt0__9[3]));
(* SOFT_HLUTNM = "soft_lutpair178" *) 
   LUT5 #(
    .INIT(32'hFFFE0001)) 
     \wait_time_cnt[4]_i_1__9 
       (.I0(wait_time_cnt_reg__0[3]),
        .I1(wait_time_cnt_reg__0[2]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[1]),
        .I4(wait_time_cnt_reg__0[4]),
        .O(wait_time_cnt0__9[4]));
LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
     \wait_time_cnt[5]_i_1__9 
       (.I0(wait_time_cnt_reg__0[4]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[2]),
        .I4(wait_time_cnt_reg__0[3]),
        .I5(wait_time_cnt_reg__0[5]),
        .O(wait_time_cnt0__9[5]));
LUT6 #(
    .INIT(64'h00000000000000FE)) 
     \wait_time_cnt[6]_i_1__9 
       (.I0(check_tlock_max),
        .I1(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I2(\n_0_FSM_onehot_rx_state[10]_i_2__3 ),
        .I3(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I5(\n_0_wait_time_cnt[6]_i_4__9 ),
        .O(\n_0_wait_time_cnt[6]_i_1__9 ));
LUT2 #(
    .INIT(4'hE)) 
     \wait_time_cnt[6]_i_2__3 
       (.I0(\n_0_wait_time_cnt[6]_i_5__10 ),
        .I1(wait_time_cnt_reg__0[6]),
        .O(\n_0_wait_time_cnt[6]_i_2__3 ));
LUT2 #(
    .INIT(4'h9)) 
     \wait_time_cnt[6]_i_3__8 
       (.I0(\n_0_wait_time_cnt[6]_i_5__10 ),
        .I1(wait_time_cnt_reg__0[6]),
        .O(wait_time_cnt0__9[6]));
(* SOFT_HLUTNM = "soft_lutpair182" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \wait_time_cnt[6]_i_4__9 
       (.I0(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[4] ),
        .O(\n_0_wait_time_cnt[6]_i_4__9 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \wait_time_cnt[6]_i_5__10 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[4]),
        .I3(wait_time_cnt_reg__0[5]),
        .I4(wait_time_cnt_reg__0[2]),
        .I5(wait_time_cnt_reg__0[3]),
        .O(\n_0_wait_time_cnt[6]_i_5__10 ));
(* counter = "35" *) 
   FDRE \wait_time_cnt_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__3 ),
        .D(wait_time_cnt0__9[0]),
        .Q(wait_time_cnt_reg__0[0]),
        .R(\n_0_wait_time_cnt[6]_i_1__9 ));
(* counter = "35" *) 
   FDRE \wait_time_cnt_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__3 ),
        .D(\n_0_wait_time_cnt[1]_i_1__9 ),
        .Q(wait_time_cnt_reg__0[1]),
        .R(\n_0_wait_time_cnt[6]_i_1__9 ));
(* counter = "35" *) 
   FDSE \wait_time_cnt_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__3 ),
        .D(wait_time_cnt0__9[2]),
        .Q(wait_time_cnt_reg__0[2]),
        .S(\n_0_wait_time_cnt[6]_i_1__9 ));
(* counter = "35" *) 
   FDRE \wait_time_cnt_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__3 ),
        .D(wait_time_cnt0__9[3]),
        .Q(wait_time_cnt_reg__0[3]),
        .R(\n_0_wait_time_cnt[6]_i_1__9 ));
(* counter = "35" *) 
   FDRE \wait_time_cnt_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__3 ),
        .D(wait_time_cnt0__9[4]),
        .Q(wait_time_cnt_reg__0[4]),
        .R(\n_0_wait_time_cnt[6]_i_1__9 ));
(* counter = "35" *) 
   FDSE \wait_time_cnt_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__3 ),
        .D(wait_time_cnt0__9[5]),
        .Q(wait_time_cnt_reg__0[5]),
        .S(\n_0_wait_time_cnt[6]_i_1__9 ));
(* counter = "35" *) 
   FDSE \wait_time_cnt_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__3 ),
        .D(wait_time_cnt0__9[6]),
        .Q(wait_time_cnt_reg__0[6]),
        .S(\n_0_wait_time_cnt[6]_i_1__9 ));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_RX_STARTUP_FSM" *) 
module gt64_rtm6r_gt64_rtm6r_RX_STARTUP_FSM__parameterized0_8
   (O1,
    GT5_RX_FSM_RESET_DONE_OUT,
    O2,
    O3,
    SYSCLK_IN,
    gt5_rxusrclk_in,
    SOFT_RESET_IN,
    I1,
    DONT_RESET_ON_DATA_ERROR_IN,
    I2,
    gt5_rxresetdone_out,
    GT5_DATA_VALID_IN,
    gt5_cplllock_out);
  output O1;
  output GT5_RX_FSM_RESET_DONE_OUT;
  output O2;
  output O3;
  input SYSCLK_IN;
  input gt5_rxusrclk_in;
  input SOFT_RESET_IN;
  input I1;
  input DONT_RESET_ON_DATA_ERROR_IN;
  input I2;
  input gt5_rxresetdone_out;
  input GT5_DATA_VALID_IN;
  input gt5_cplllock_out;

  wire DONT_RESET_ON_DATA_ERROR_IN;
  wire GT5_DATA_VALID_IN;
  wire GT5_RX_FSM_RESET_DONE_OUT;
  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire O3;
  wire SOFT_RESET_IN;
  wire SYSCLK_IN;
  wire [18:0]\adapt_wait_hw.adapt_count_reg ;
  wire check_tlock_max;
  wire data_out;
  wire gt5_cplllock_out;
  wire gt5_rxresetdone_out;
  wire gt5_rxusrclk_in;
  wire [5:0]init_wait_count_reg__0;
  wire [9:0]mmcm_lock_count_reg__0;
  wire mmcm_lock_reclocked;
  wire \n_0_FSM_onehot_rx_state[10]_i_1__4 ;
  wire \n_0_FSM_onehot_rx_state[10]_i_2__4 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_12__3 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_13__4 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_14__4 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_15__4 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_17__2 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_18__0 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_19 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_20 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_21 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_4 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_5__4 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_6__3 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_8__4 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_9__4 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_3__4 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_4__4 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_5__4 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_6__1 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_7__0 ;
  wire \n_0_FSM_onehot_rx_state[3]_i_1__4 ;
  wire \n_0_FSM_onehot_rx_state[4]_i_1__4 ;
  wire \n_0_FSM_onehot_rx_state[4]_i_2__4 ;
  wire \n_0_FSM_onehot_rx_state[4]_i_3__1 ;
  wire \n_0_FSM_onehot_rx_state[5]_i_1__4 ;
  wire \n_0_FSM_onehot_rx_state[6]_i_1__4 ;
  wire \n_0_FSM_onehot_rx_state[7]_i_1__4 ;
  wire \n_0_FSM_onehot_rx_state[7]_i_2__4 ;
  wire \n_0_FSM_onehot_rx_state[7]_i_3__4 ;
  wire \n_0_FSM_onehot_rx_state[8]_i_1__4 ;
  wire \n_0_FSM_onehot_rx_state[8]_i_2__4 ;
  wire \n_0_FSM_onehot_rx_state[9]_i_1__4 ;
  wire \n_0_FSM_onehot_rx_state[9]_i_2__4 ;
  wire \n_0_FSM_onehot_rx_state[9]_i_3__3 ;
  wire \n_0_FSM_onehot_rx_state_reg[10] ;
  wire \n_0_FSM_onehot_rx_state_reg[11] ;
  wire \n_0_FSM_onehot_rx_state_reg[1] ;
  wire \n_0_FSM_onehot_rx_state_reg[2] ;
  wire \n_0_FSM_onehot_rx_state_reg[3] ;
  wire \n_0_FSM_onehot_rx_state_reg[4] ;
  wire \n_0_FSM_onehot_rx_state_reg[5] ;
  wire \n_0_FSM_onehot_rx_state_reg[7] ;
  wire \n_0_FSM_onehot_rx_state_reg[8] ;
  wire n_0_RXDFEAGCHOLD_i_1__4;
  wire n_0_RXDFEAGCHOLD_i_2__4;
  wire n_0_RXUSERRDY_i_1__4;
  wire n_0_RXUSERRDY_i_2__4;
  wire n_0_adapt_count_reset_i_2__4;
  wire n_0_adapt_count_reset_reg;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_1__4 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_3__4 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_4__4 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_5__4 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_6__4 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_7__4 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_8__4 ;
  wire \n_0_adapt_wait_hw.adapt_count[0]_i_9__4 ;
  wire \n_0_adapt_wait_hw.adapt_count[12]_i_2__4 ;
  wire \n_0_adapt_wait_hw.adapt_count[12]_i_3__4 ;
  wire \n_0_adapt_wait_hw.adapt_count[12]_i_4__4 ;
  wire \n_0_adapt_wait_hw.adapt_count[12]_i_5__4 ;
  wire \n_0_adapt_wait_hw.adapt_count[16]_i_2__4 ;
  wire \n_0_adapt_wait_hw.adapt_count[16]_i_3__4 ;
  wire \n_0_adapt_wait_hw.adapt_count[16]_i_4__4 ;
  wire \n_0_adapt_wait_hw.adapt_count[4]_i_2__4 ;
  wire \n_0_adapt_wait_hw.adapt_count[4]_i_3__4 ;
  wire \n_0_adapt_wait_hw.adapt_count[4]_i_4__4 ;
  wire \n_0_adapt_wait_hw.adapt_count[4]_i_5__4 ;
  wire \n_0_adapt_wait_hw.adapt_count[8]_i_2__4 ;
  wire \n_0_adapt_wait_hw.adapt_count[8]_i_3__4 ;
  wire \n_0_adapt_wait_hw.adapt_count[8]_i_4__4 ;
  wire \n_0_adapt_wait_hw.adapt_count[8]_i_5__4 ;
  wire \n_0_adapt_wait_hw.adapt_count_reg[0]_i_2__4 ;
  wire \n_0_adapt_wait_hw.adapt_count_reg[12]_i_1__4 ;
  wire \n_0_adapt_wait_hw.adapt_count_reg[4]_i_1__4 ;
  wire \n_0_adapt_wait_hw.adapt_count_reg[8]_i_1__4 ;
  wire \n_0_adapt_wait_hw.time_out_adapt_i_1__4 ;
  wire \n_0_adapt_wait_hw.time_out_adapt_reg ;
  wire n_0_check_tlock_max_i_1__4;
  wire n_0_check_tlock_max_i_2__4;
  wire n_0_check_tlock_max_reg;
  wire n_0_gtrxreset_i_i_1__4;
  wire n_0_gtrxreset_i_i_2__3;
  wire n_0_gtrxreset_i_i_3__4;
  wire n_0_gtrxreset_i_i_4__4;
  wire \n_0_init_wait_count[0]_i_1__10 ;
  wire \n_0_init_wait_count[5]_i_1__10 ;
  wire n_0_init_wait_done_i_1__10;
  wire n_0_init_wait_done_i_2__10;
  wire n_0_init_wait_done_reg;
  wire \n_0_mmcm_lock_count[0]_i_1__10 ;
  wire \n_0_mmcm_lock_count[9]_i_2__10 ;
  wire \n_0_mmcm_lock_count[9]_i_4__10 ;
  wire n_0_mmcm_lock_reclocked_i_2__10;
  wire n_0_reset_time_out_i_3__6;
  wire n_0_reset_time_out_i_5__10;
  wire n_0_reset_time_out_i_6__10;
  wire n_0_reset_time_out_i_8__6;
  wire n_0_reset_time_out_reg;
  wire n_0_run_phase_alignment_int_i_1__10;
  wire n_0_run_phase_alignment_int_i_2__8;
  wire n_0_run_phase_alignment_int_reg;
  wire n_0_run_phase_alignment_int_s3_reg;
  wire n_0_rx_fsm_reset_done_int_i_2__4;
  wire n_0_rx_fsm_reset_done_int_i_3__3;
  wire n_0_rx_fsm_reset_done_int_s3_reg;
  wire n_0_sync_CPLLLOCK;
  wire n_0_sync_data_valid;
  wire n_0_sync_mmcm_lock_reclocked;
  wire n_0_time_out_100us_i_1__4;
  wire n_0_time_out_100us_i_2__4;
  wire n_0_time_out_100us_i_3__4;
  wire n_0_time_out_100us_i_4__4;
  wire n_0_time_out_100us_reg;
  wire n_0_time_out_1us_i_1__4;
  wire n_0_time_out_1us_i_2__4;
  wire n_0_time_out_1us_i_3__4;
  wire n_0_time_out_1us_i_4__4;
  wire n_0_time_out_1us_reg;
  wire n_0_time_out_2ms_i_1__4;
  wire n_0_time_out_2ms_reg;
  wire \n_0_time_out_counter[0]_i_10__4 ;
  wire \n_0_time_out_counter[0]_i_1__4 ;
  wire \n_0_time_out_counter[0]_i_4__8 ;
  wire \n_0_time_out_counter[0]_i_5__8 ;
  wire \n_0_time_out_counter[0]_i_6__4 ;
  wire \n_0_time_out_counter[0]_i_7__4 ;
  wire \n_0_time_out_counter[0]_i_8__2 ;
  wire \n_0_time_out_counter[0]_i_9__10 ;
  wire \n_0_time_out_counter[12]_i_2__4 ;
  wire \n_0_time_out_counter[12]_i_3__4 ;
  wire \n_0_time_out_counter[12]_i_4__4 ;
  wire \n_0_time_out_counter[12]_i_5__4 ;
  wire \n_0_time_out_counter[16]_i_2__4 ;
  wire \n_0_time_out_counter[4]_i_2__4 ;
  wire \n_0_time_out_counter[4]_i_3__4 ;
  wire \n_0_time_out_counter[4]_i_4__4 ;
  wire \n_0_time_out_counter[4]_i_5__4 ;
  wire \n_0_time_out_counter[8]_i_2__4 ;
  wire \n_0_time_out_counter[8]_i_3__4 ;
  wire \n_0_time_out_counter[8]_i_4__4 ;
  wire \n_0_time_out_counter[8]_i_5__4 ;
  wire \n_0_time_out_counter_reg[0]_i_2__4 ;
  wire \n_0_time_out_counter_reg[12]_i_1__4 ;
  wire \n_0_time_out_counter_reg[4]_i_1__4 ;
  wire \n_0_time_out_counter_reg[8]_i_1__4 ;
  wire n_0_time_out_wait_bypass_i_1__10;
  wire n_0_time_out_wait_bypass_reg;
  wire n_0_time_tlock_max_i_10__4;
  wire n_0_time_tlock_max_i_11__4;
  wire n_0_time_tlock_max_i_12__4;
  wire n_0_time_tlock_max_i_13__4;
  wire n_0_time_tlock_max_i_14__4;
  wire n_0_time_tlock_max_i_15__4;
  wire n_0_time_tlock_max_i_16__4;
  wire n_0_time_tlock_max_i_17__4;
  wire n_0_time_tlock_max_i_18__4;
  wire n_0_time_tlock_max_i_19__4;
  wire n_0_time_tlock_max_i_1__10;
  wire n_0_time_tlock_max_i_4__4;
  wire n_0_time_tlock_max_i_6__4;
  wire n_0_time_tlock_max_i_7__4;
  wire n_0_time_tlock_max_i_8__4;
  wire n_0_time_tlock_max_i_9__4;
  wire n_0_time_tlock_max_reg_i_3__4;
  wire n_0_time_tlock_max_reg_i_5__4;
  wire \n_0_wait_bypass_count[0]_i_1__10 ;
  wire \n_0_wait_bypass_count[0]_i_2__10 ;
  wire \n_0_wait_bypass_count[0]_i_4__10 ;
  wire \n_0_wait_bypass_count[0]_i_5__10 ;
  wire \n_0_wait_bypass_count[0]_i_6__10 ;
  wire \n_0_wait_bypass_count[0]_i_7__10 ;
  wire \n_0_wait_bypass_count[0]_i_8__10 ;
  wire \n_0_wait_bypass_count[0]_i_9__4 ;
  wire \n_0_wait_bypass_count[12]_i_2__10 ;
  wire \n_0_wait_bypass_count[4]_i_2__10 ;
  wire \n_0_wait_bypass_count[4]_i_3__10 ;
  wire \n_0_wait_bypass_count[4]_i_4__10 ;
  wire \n_0_wait_bypass_count[4]_i_5__10 ;
  wire \n_0_wait_bypass_count[8]_i_2__10 ;
  wire \n_0_wait_bypass_count[8]_i_3__10 ;
  wire \n_0_wait_bypass_count[8]_i_4__10 ;
  wire \n_0_wait_bypass_count[8]_i_5__10 ;
  wire \n_0_wait_bypass_count_reg[0]_i_3__10 ;
  wire \n_0_wait_bypass_count_reg[4]_i_1__10 ;
  wire \n_0_wait_bypass_count_reg[8]_i_1__10 ;
  wire \n_0_wait_time_cnt[1]_i_1__10 ;
  wire \n_0_wait_time_cnt[6]_i_1__10 ;
  wire \n_0_wait_time_cnt[6]_i_2__4 ;
  wire \n_0_wait_time_cnt[6]_i_4__10 ;
  wire \n_0_wait_time_cnt[6]_i_5 ;
  wire \n_1_adapt_wait_hw.adapt_count_reg[0]_i_2__4 ;
  wire \n_1_adapt_wait_hw.adapt_count_reg[12]_i_1__4 ;
  wire \n_1_adapt_wait_hw.adapt_count_reg[4]_i_1__4 ;
  wire \n_1_adapt_wait_hw.adapt_count_reg[8]_i_1__4 ;
  wire n_1_sync_CPLLLOCK;
  wire n_1_sync_data_valid;
  wire n_1_sync_mmcm_lock_reclocked;
  wire \n_1_time_out_counter_reg[0]_i_2__4 ;
  wire \n_1_time_out_counter_reg[12]_i_1__4 ;
  wire \n_1_time_out_counter_reg[4]_i_1__4 ;
  wire \n_1_time_out_counter_reg[8]_i_1__4 ;
  wire n_1_time_tlock_max_reg_i_3__4;
  wire n_1_time_tlock_max_reg_i_5__4;
  wire \n_1_wait_bypass_count_reg[0]_i_3__10 ;
  wire \n_1_wait_bypass_count_reg[4]_i_1__10 ;
  wire \n_1_wait_bypass_count_reg[8]_i_1__10 ;
  wire \n_2_adapt_wait_hw.adapt_count_reg[0]_i_2__4 ;
  wire \n_2_adapt_wait_hw.adapt_count_reg[12]_i_1__4 ;
  wire \n_2_adapt_wait_hw.adapt_count_reg[16]_i_1__4 ;
  wire \n_2_adapt_wait_hw.adapt_count_reg[4]_i_1__4 ;
  wire \n_2_adapt_wait_hw.adapt_count_reg[8]_i_1__4 ;
  wire n_2_sync_CPLLLOCK;
  wire n_2_sync_data_valid;
  wire \n_2_time_out_counter_reg[0]_i_2__4 ;
  wire \n_2_time_out_counter_reg[12]_i_1__4 ;
  wire \n_2_time_out_counter_reg[4]_i_1__4 ;
  wire \n_2_time_out_counter_reg[8]_i_1__4 ;
  wire n_2_time_tlock_max_reg_i_3__4;
  wire n_2_time_tlock_max_reg_i_5__4;
  wire \n_2_wait_bypass_count_reg[0]_i_3__10 ;
  wire \n_2_wait_bypass_count_reg[4]_i_1__10 ;
  wire \n_2_wait_bypass_count_reg[8]_i_1__10 ;
  wire \n_3_adapt_wait_hw.adapt_count_reg[0]_i_2__4 ;
  wire \n_3_adapt_wait_hw.adapt_count_reg[12]_i_1__4 ;
  wire \n_3_adapt_wait_hw.adapt_count_reg[16]_i_1__4 ;
  wire \n_3_adapt_wait_hw.adapt_count_reg[4]_i_1__4 ;
  wire \n_3_adapt_wait_hw.adapt_count_reg[8]_i_1__4 ;
  wire n_3_sync_data_valid;
  wire \n_3_time_out_counter_reg[0]_i_2__4 ;
  wire \n_3_time_out_counter_reg[12]_i_1__4 ;
  wire \n_3_time_out_counter_reg[4]_i_1__4 ;
  wire \n_3_time_out_counter_reg[8]_i_1__4 ;
  wire n_3_time_tlock_max_reg_i_3__4;
  wire n_3_time_tlock_max_reg_i_5__4;
  wire \n_3_wait_bypass_count_reg[0]_i_3__10 ;
  wire \n_3_wait_bypass_count_reg[4]_i_1__10 ;
  wire \n_3_wait_bypass_count_reg[8]_i_1__10 ;
  wire \n_4_adapt_wait_hw.adapt_count_reg[0]_i_2__4 ;
  wire \n_4_adapt_wait_hw.adapt_count_reg[12]_i_1__4 ;
  wire \n_4_adapt_wait_hw.adapt_count_reg[4]_i_1__4 ;
  wire \n_4_adapt_wait_hw.adapt_count_reg[8]_i_1__4 ;
  wire n_4_sync_data_valid;
  wire \n_4_time_out_counter_reg[0]_i_2__4 ;
  wire \n_4_time_out_counter_reg[12]_i_1__4 ;
  wire \n_4_time_out_counter_reg[4]_i_1__4 ;
  wire \n_4_time_out_counter_reg[8]_i_1__4 ;
  wire \n_4_wait_bypass_count_reg[0]_i_3__10 ;
  wire \n_4_wait_bypass_count_reg[4]_i_1__10 ;
  wire \n_4_wait_bypass_count_reg[8]_i_1__10 ;
  wire \n_5_adapt_wait_hw.adapt_count_reg[0]_i_2__4 ;
  wire \n_5_adapt_wait_hw.adapt_count_reg[12]_i_1__4 ;
  wire \n_5_adapt_wait_hw.adapt_count_reg[16]_i_1__4 ;
  wire \n_5_adapt_wait_hw.adapt_count_reg[4]_i_1__4 ;
  wire \n_5_adapt_wait_hw.adapt_count_reg[8]_i_1__4 ;
  wire \n_5_time_out_counter_reg[0]_i_2__4 ;
  wire \n_5_time_out_counter_reg[12]_i_1__4 ;
  wire \n_5_time_out_counter_reg[4]_i_1__4 ;
  wire \n_5_time_out_counter_reg[8]_i_1__4 ;
  wire \n_5_wait_bypass_count_reg[0]_i_3__10 ;
  wire \n_5_wait_bypass_count_reg[4]_i_1__10 ;
  wire \n_5_wait_bypass_count_reg[8]_i_1__10 ;
  wire \n_6_adapt_wait_hw.adapt_count_reg[0]_i_2__4 ;
  wire \n_6_adapt_wait_hw.adapt_count_reg[12]_i_1__4 ;
  wire \n_6_adapt_wait_hw.adapt_count_reg[16]_i_1__4 ;
  wire \n_6_adapt_wait_hw.adapt_count_reg[4]_i_1__4 ;
  wire \n_6_adapt_wait_hw.adapt_count_reg[8]_i_1__4 ;
  wire \n_6_time_out_counter_reg[0]_i_2__4 ;
  wire \n_6_time_out_counter_reg[12]_i_1__4 ;
  wire \n_6_time_out_counter_reg[4]_i_1__4 ;
  wire \n_6_time_out_counter_reg[8]_i_1__4 ;
  wire \n_6_wait_bypass_count_reg[0]_i_3__10 ;
  wire \n_6_wait_bypass_count_reg[4]_i_1__10 ;
  wire \n_6_wait_bypass_count_reg[8]_i_1__10 ;
  wire \n_7_adapt_wait_hw.adapt_count_reg[0]_i_2__4 ;
  wire \n_7_adapt_wait_hw.adapt_count_reg[12]_i_1__4 ;
  wire \n_7_adapt_wait_hw.adapt_count_reg[16]_i_1__4 ;
  wire \n_7_adapt_wait_hw.adapt_count_reg[4]_i_1__4 ;
  wire \n_7_adapt_wait_hw.adapt_count_reg[8]_i_1__4 ;
  wire \n_7_time_out_counter_reg[0]_i_2__4 ;
  wire \n_7_time_out_counter_reg[12]_i_1__4 ;
  wire \n_7_time_out_counter_reg[16]_i_1__4 ;
  wire \n_7_time_out_counter_reg[4]_i_1__4 ;
  wire \n_7_time_out_counter_reg[8]_i_1__4 ;
  wire \n_7_wait_bypass_count_reg[0]_i_3__10 ;
  wire \n_7_wait_bypass_count_reg[12]_i_1__10 ;
  wire \n_7_wait_bypass_count_reg[4]_i_1__10 ;
  wire \n_7_wait_bypass_count_reg[8]_i_1__10 ;
  wire [5:1]p_0_in__21;
  wire [9:1]p_0_in__22;
  wire run_phase_alignment_int;
  wire rx_fsm_reset_done_int_s2;
  wire rxresetdone_s2;
  wire rxresetdone_s3;
  wire time_out_2ms;
  wire [16:0]time_out_counter_reg;
  wire time_out_wait_bypass_s2;
  wire time_out_wait_bypass_s3;
  wire time_tlock_max;
  wire time_tlock_max1;
  wire [12:0]wait_bypass_count_reg;
  wire [6:0]wait_time_cnt0__10;
  wire [6:0]wait_time_cnt_reg__0;
  wire [3:2]\NLW_adapt_wait_hw.adapt_count_reg[16]_i_1__4_CO_UNCONNECTED ;
  wire [3:3]\NLW_adapt_wait_hw.adapt_count_reg[16]_i_1__4_O_UNCONNECTED ;
  wire [3:0]\NLW_time_out_counter_reg[16]_i_1__4_CO_UNCONNECTED ;
  wire [3:1]\NLW_time_out_counter_reg[16]_i_1__4_O_UNCONNECTED ;
  wire [3:1]NLW_time_tlock_max_reg_i_2__4_CO_UNCONNECTED;
  wire [3:0]NLW_time_tlock_max_reg_i_2__4_O_UNCONNECTED;
  wire [3:0]NLW_time_tlock_max_reg_i_3__4_O_UNCONNECTED;
  wire [3:0]NLW_time_tlock_max_reg_i_5__4_O_UNCONNECTED;
  wire [3:0]\NLW_wait_bypass_count_reg[12]_i_1__10_CO_UNCONNECTED ;
  wire [3:1]\NLW_wait_bypass_count_reg[12]_i_1__10_O_UNCONNECTED ;

LUT5 #(
    .INIT(32'h00000A20)) 
     \FSM_onehot_rx_state[10]_i_1__4 
       (.I0(\n_0_FSM_onehot_rx_state[11]_i_9__4 ),
        .I1(time_out_wait_bypass_s3),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I4(\n_0_FSM_onehot_rx_state[10]_i_2__4 ),
        .O(\n_0_FSM_onehot_rx_state[10]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair238" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_rx_state[10]_i_2__4 
       (.I0(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[8] ),
        .O(\n_0_FSM_onehot_rx_state[10]_i_2__4 ));
LUT6 #(
    .INIT(64'h0000000001010001)) 
     \FSM_onehot_rx_state[11]_i_12__3 
       (.I0(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I2(\n_0_FSM_onehot_rx_state[9]_i_3__3 ),
        .I3(n_0_time_out_2ms_reg),
        .I4(n_0_reset_time_out_reg),
        .I5(rxresetdone_s3),
        .O(\n_0_FSM_onehot_rx_state[11]_i_12__3 ));
LUT6 #(
    .INIT(64'hEFEFEF00EFEFEFEF)) 
     \FSM_onehot_rx_state[11]_i_13__4 
       (.I0(I1),
        .I1(\n_0_FSM_onehot_rx_state[11]_i_20 ),
        .I2(\n_0_FSM_onehot_rx_state[11]_i_5__4 ),
        .I3(\n_0_FSM_onehot_rx_state[9]_i_3__3 ),
        .I4(\n_0_FSM_onehot_rx_state[11]_i_19 ),
        .I5(\n_0_FSM_onehot_rx_state[11]_i_21 ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_13__4 ));
(* SOFT_HLUTNM = "soft_lutpair225" *) 
   LUT5 #(
    .INIT(32'hAAA8AAAA)) 
     \FSM_onehot_rx_state[11]_i_14__4 
       (.I0(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I1(I1),
        .I2(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I3(check_tlock_max),
        .I4(\n_0_FSM_onehot_rx_state[11]_i_5__4 ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_14__4 ));
(* SOFT_HLUTNM = "soft_lutpair239" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_rx_state[11]_i_15__4 
       (.I0(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I1(check_tlock_max),
        .O(\n_0_FSM_onehot_rx_state[11]_i_15__4 ));
(* SOFT_HLUTNM = "soft_lutpair225" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_rx_state[11]_i_17__2 
       (.I0(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I1(check_tlock_max),
        .I2(\n_0_FSM_onehot_rx_state_reg[5] ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_17__2 ));
(* SOFT_HLUTNM = "soft_lutpair227" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_rx_state[11]_i_18__0 
       (.I0(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[4] ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_18__0 ));
(* SOFT_HLUTNM = "soft_lutpair240" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_rx_state[11]_i_19 
       (.I0(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[8] ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_19 ));
(* SOFT_HLUTNM = "soft_lutpair239" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_rx_state[11]_i_20 
       (.I0(check_tlock_max),
        .I1(\n_0_FSM_onehot_rx_state_reg[7] ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_20 ));
(* SOFT_HLUTNM = "soft_lutpair229" *) 
   LUT4 #(
    .INIT(16'h000D)) 
     \FSM_onehot_rx_state[11]_i_21 
       (.I0(time_tlock_max),
        .I1(n_0_reset_time_out_reg),
        .I2(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I3(mmcm_lock_reclocked),
        .O(\n_0_FSM_onehot_rx_state[11]_i_21 ));
(* SOFT_HLUTNM = "soft_lutpair242" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_rx_state[11]_i_4 
       (.I0(wait_time_cnt_reg__0[6]),
        .I1(\n_0_wait_time_cnt[6]_i_5 ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair231" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_rx_state[11]_i_5__4 
       (.I0(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_rx_state_reg[8] ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_5__4 ));
LUT6 #(
    .INIT(64'hFFFFFFFE00010001)) 
     \FSM_onehot_rx_state[11]_i_6__3 
       (.I0(\n_0_FSM_onehot_rx_state[11]_i_15__4 ),
        .I1(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I3(\n_0_wait_time_cnt[6]_i_4__10 ),
        .I4(n_0_init_wait_done_reg),
        .I5(\n_0_FSM_onehot_rx_state_reg[1] ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_6__3 ));
(* SOFT_HLUTNM = "soft_lutpair240" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_rx_state[11]_i_8__4 
       (.I0(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I1(run_phase_alignment_int),
        .O(\n_0_FSM_onehot_rx_state[11]_i_8__4 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_rx_state[11]_i_9__4 
       (.I0(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I1(check_tlock_max),
        .I2(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I5(\n_0_FSM_onehot_rx_state_reg[1] ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_9__4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFCF05F)) 
     \FSM_onehot_rx_state[2]_i_3__4 
       (.I0(n_0_time_out_2ms_reg),
        .I1(\n_0_FSM_onehot_rx_state[2]_i_6__1 ),
        .I2(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I4(check_tlock_max),
        .I5(\n_0_FSM_onehot_rx_state_reg[5] ),
        .O(\n_0_FSM_onehot_rx_state[2]_i_3__4 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_rx_state[2]_i_4__4 
       (.I0(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[3] ),
        .O(\n_0_FSM_onehot_rx_state[2]_i_4__4 ));
LUT6 #(
    .INIT(64'hFFFFFFFBF0F0F0FF)) 
     \FSM_onehot_rx_state[2]_i_5__4 
       (.I0(n_0_reset_time_out_reg),
        .I1(n_0_time_out_2ms_reg),
        .I2(\n_0_FSM_onehot_rx_state[2]_i_7__0 ),
        .I3(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I4(run_phase_alignment_int),
        .I5(\n_0_FSM_onehot_rx_state_reg[8] ),
        .O(\n_0_FSM_onehot_rx_state[2]_i_5__4 ));
(* SOFT_HLUTNM = "soft_lutpair229" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \FSM_onehot_rx_state[2]_i_6__1 
       (.I0(n_0_reset_time_out_reg),
        .I1(time_tlock_max),
        .O(\n_0_FSM_onehot_rx_state[2]_i_6__1 ));
(* SOFT_HLUTNM = "soft_lutpair233" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \FSM_onehot_rx_state[2]_i_7__0 
       (.I0(check_tlock_max),
        .I1(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[1] ),
        .O(\n_0_FSM_onehot_rx_state[2]_i_7__0 ));
LUT6 #(
    .INIT(64'h0000020000000000)) 
     \FSM_onehot_rx_state[3]_i_1__4 
       (.I0(\n_0_FSM_onehot_rx_state[4]_i_2__4 ),
        .I1(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I5(\n_0_FSM_onehot_rx_state[4]_i_3__1 ),
        .O(\n_0_FSM_onehot_rx_state[3]_i_1__4 ));
LUT6 #(
    .INIT(64'h0000020000000000)) 
     \FSM_onehot_rx_state[4]_i_1__4 
       (.I0(\n_0_FSM_onehot_rx_state[4]_i_2__4 ),
        .I1(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I5(\n_0_FSM_onehot_rx_state[4]_i_3__1 ),
        .O(\n_0_FSM_onehot_rx_state[4]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair232" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_rx_state[4]_i_2__4 
       (.I0(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I2(check_tlock_max),
        .I3(\n_0_FSM_onehot_rx_state_reg[4] ),
        .O(\n_0_FSM_onehot_rx_state[4]_i_2__4 ));
(* SOFT_HLUTNM = "soft_lutpair230" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_rx_state[4]_i_3__1 
       (.I0(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_rx_state_reg[8] ),
        .O(\n_0_FSM_onehot_rx_state[4]_i_3__1 ));
LUT4 #(
    .INIT(16'h0800)) 
     \FSM_onehot_rx_state[5]_i_1__4 
       (.I0(\n_0_FSM_onehot_rx_state[11]_i_9__4 ),
        .I1(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I2(n_0_time_out_2ms_reg),
        .I3(\n_0_FSM_onehot_rx_state[11]_i_5__4 ),
        .O(\n_0_FSM_onehot_rx_state[5]_i_1__4 ));
LUT6 #(
    .INIT(64'h0000020000000000)) 
     \FSM_onehot_rx_state[6]_i_1__4 
       (.I0(\n_0_FSM_onehot_rx_state[7]_i_3__4 ),
        .I1(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I2(check_tlock_max),
        .I3(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I5(\n_0_FSM_onehot_rx_state[11]_i_5__4 ),
        .O(\n_0_FSM_onehot_rx_state[6]_i_1__4 ));
LUT6 #(
    .INIT(64'h0000880800000000)) 
     \FSM_onehot_rx_state[7]_i_1__4 
       (.I0(\n_0_FSM_onehot_rx_state[7]_i_2__4 ),
        .I1(\n_0_FSM_onehot_rx_state[11]_i_5__4 ),
        .I2(time_tlock_max),
        .I3(n_0_reset_time_out_reg),
        .I4(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I5(\n_0_FSM_onehot_rx_state[7]_i_3__4 ),
        .O(\n_0_FSM_onehot_rx_state[7]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair232" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \FSM_onehot_rx_state[7]_i_2__4 
       (.I0(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I1(check_tlock_max),
        .I2(\n_0_FSM_onehot_rx_state_reg[5] ),
        .O(\n_0_FSM_onehot_rx_state[7]_i_2__4 ));
(* SOFT_HLUTNM = "soft_lutpair235" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_rx_state[7]_i_3__4 
       (.I0(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[2] ),
        .O(\n_0_FSM_onehot_rx_state[7]_i_3__4 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \FSM_onehot_rx_state[8]_i_1__4 
       (.I0(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I5(\n_0_FSM_onehot_rx_state[8]_i_2__4 ),
        .O(\n_0_FSM_onehot_rx_state[8]_i_1__4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \FSM_onehot_rx_state[8]_i_2__4 
       (.I0(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I1(check_tlock_max),
        .I2(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I4(run_phase_alignment_int),
        .I5(\n_0_FSM_onehot_rx_state_reg[10] ),
        .O(\n_0_FSM_onehot_rx_state[8]_i_2__4 ));
LUT6 #(
    .INIT(64'h0000000000008A00)) 
     \FSM_onehot_rx_state[9]_i_1__4 
       (.I0(\n_0_FSM_onehot_rx_state[9]_i_2__4 ),
        .I1(n_0_reset_time_out_reg),
        .I2(n_0_time_out_2ms_reg),
        .I3(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I5(\n_0_FSM_onehot_rx_state[9]_i_3__3 ),
        .O(\n_0_FSM_onehot_rx_state[9]_i_1__4 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_rx_state[9]_i_2__4 
       (.I0(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I4(\n_0_FSM_onehot_rx_state[11]_i_15__4 ),
        .I5(\n_0_FSM_onehot_rx_state_reg[4] ),
        .O(\n_0_FSM_onehot_rx_state[9]_i_2__4 ));
(* SOFT_HLUTNM = "soft_lutpair238" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_rx_state[9]_i_3__3 
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_rx_state_reg[10] ),
        .O(\n_0_FSM_onehot_rx_state[9]_i_3__3 ));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[10] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_data_valid),
        .D(\n_0_FSM_onehot_rx_state[10]_i_1__4 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[10] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[11] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_data_valid),
        .D(n_1_sync_data_valid),
        .Q(\n_0_FSM_onehot_rx_state_reg[11] ),
        .R(SOFT_RESET_IN));
FDSE #(
    .INIT(1'b1)) 
     \FSM_onehot_rx_state_reg[1] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_data_valid),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_rx_state_reg[1] ),
        .S(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[2] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_data_valid),
        .D(n_2_sync_data_valid),
        .Q(\n_0_FSM_onehot_rx_state_reg[2] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[3] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_data_valid),
        .D(\n_0_FSM_onehot_rx_state[3]_i_1__4 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[3] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[4] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_data_valid),
        .D(\n_0_FSM_onehot_rx_state[4]_i_1__4 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[4] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[5] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_data_valid),
        .D(\n_0_FSM_onehot_rx_state[5]_i_1__4 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[5] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[6] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_data_valid),
        .D(\n_0_FSM_onehot_rx_state[6]_i_1__4 ),
        .Q(check_tlock_max),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[7] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_data_valid),
        .D(\n_0_FSM_onehot_rx_state[7]_i_1__4 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[7] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[8] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_data_valid),
        .D(\n_0_FSM_onehot_rx_state[8]_i_1__4 ),
        .Q(\n_0_FSM_onehot_rx_state_reg[8] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_rx_state_reg[9] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_data_valid),
        .D(\n_0_FSM_onehot_rx_state[9]_i_1__4 ),
        .Q(run_phase_alignment_int),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
     RXDFEAGCHOLD_i_1__4
       (.I0(\n_0_adapt_wait_hw.time_out_adapt_reg ),
        .I1(n_0_RXDFEAGCHOLD_i_2__4),
        .I2(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I4(\n_0_FSM_onehot_rx_state[9]_i_3__3 ),
        .I5(O3),
        .O(n_0_RXDFEAGCHOLD_i_1__4));
LUT5 #(
    .INIT(32'h00000040)) 
     RXDFEAGCHOLD_i_2__4
       (.I0(n_0_run_phase_alignment_int_i_2__8),
        .I1(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I2(\n_0_adapt_wait_hw.time_out_adapt_reg ),
        .I3(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[1] ),
        .O(n_0_RXDFEAGCHOLD_i_2__4));
FDRE RXDFEAGCHOLD_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_RXDFEAGCHOLD_i_1__4),
        .Q(O3),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'hFFFFEFEF00000400)) 
     RXUSERRDY_i_1__4
       (.I0(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I3(I2),
        .I4(n_0_RXUSERRDY_i_2__4),
        .I5(O2),
        .O(n_0_RXUSERRDY_i_1__4));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     RXUSERRDY_i_2__4
       (.I0(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_rx_state[11]_i_15__4 ),
        .I3(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I5(\n_0_FSM_onehot_rx_state[9]_i_3__3 ),
        .O(n_0_RXUSERRDY_i_2__4));
FDRE #(
    .INIT(1'b0)) 
     RXUSERRDY_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_RXUSERRDY_i_1__4),
        .Q(O2),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'h0000000000000700)) 
     adapt_count_reset_i_2__4
       (.I0(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I3(n_0_gtrxreset_i_i_2__3),
        .I4(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I5(\n_0_FSM_onehot_rx_state_reg[1] ),
        .O(n_0_adapt_count_reset_i_2__4));
FDSE #(
    .INIT(1'b0)) 
     adapt_count_reset_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_2_sync_CPLLLOCK),
        .Q(n_0_adapt_count_reset_reg),
        .S(SOFT_RESET_IN));
LUT4 #(
    .INIT(16'h7FFF)) 
     \adapt_wait_hw.adapt_count[0]_i_1__4 
       (.I0(\n_0_adapt_wait_hw.adapt_count[0]_i_3__4 ),
        .I1(\n_0_adapt_wait_hw.adapt_count[0]_i_4__4 ),
        .I2(\adapt_wait_hw.adapt_count_reg [18]),
        .I3(\n_0_adapt_wait_hw.adapt_count[0]_i_5__4 ),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_1__4 ));
LUT6 #(
    .INIT(64'h0000000000008000)) 
     \adapt_wait_hw.adapt_count[0]_i_3__4 
       (.I0(\adapt_wait_hw.adapt_count_reg [12]),
        .I1(\adapt_wait_hw.adapt_count_reg [5]),
        .I2(\adapt_wait_hw.adapt_count_reg [3]),
        .I3(\adapt_wait_hw.adapt_count_reg [13]),
        .I4(\adapt_wait_hw.adapt_count_reg [17]),
        .I5(\adapt_wait_hw.adapt_count_reg [7]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_3__4 ));
LUT6 #(
    .INIT(64'h0000000000400000)) 
     \adapt_wait_hw.adapt_count[0]_i_4__4 
       (.I0(\adapt_wait_hw.adapt_count_reg [8]),
        .I1(\adapt_wait_hw.adapt_count_reg [10]),
        .I2(\adapt_wait_hw.adapt_count_reg [6]),
        .I3(\adapt_wait_hw.adapt_count_reg [16]),
        .I4(\adapt_wait_hw.adapt_count_reg [2]),
        .I5(\adapt_wait_hw.adapt_count_reg [14]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_4__4 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \adapt_wait_hw.adapt_count[0]_i_5__4 
       (.I0(\adapt_wait_hw.adapt_count_reg [1]),
        .I1(\adapt_wait_hw.adapt_count_reg [15]),
        .I2(\adapt_wait_hw.adapt_count_reg [0]),
        .I3(\adapt_wait_hw.adapt_count_reg [4]),
        .I4(\adapt_wait_hw.adapt_count_reg [9]),
        .I5(\adapt_wait_hw.adapt_count_reg [11]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_5__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[0]_i_6__4 
       (.I0(\adapt_wait_hw.adapt_count_reg [3]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_6__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[0]_i_7__4 
       (.I0(\adapt_wait_hw.adapt_count_reg [2]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_7__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[0]_i_8__4 
       (.I0(\adapt_wait_hw.adapt_count_reg [1]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_8__4 ));
LUT1 #(
    .INIT(2'h1)) 
     \adapt_wait_hw.adapt_count[0]_i_9__4 
       (.I0(\adapt_wait_hw.adapt_count_reg [0]),
        .O(\n_0_adapt_wait_hw.adapt_count[0]_i_9__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[12]_i_2__4 
       (.I0(\adapt_wait_hw.adapt_count_reg [15]),
        .O(\n_0_adapt_wait_hw.adapt_count[12]_i_2__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[12]_i_3__4 
       (.I0(\adapt_wait_hw.adapt_count_reg [14]),
        .O(\n_0_adapt_wait_hw.adapt_count[12]_i_3__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[12]_i_4__4 
       (.I0(\adapt_wait_hw.adapt_count_reg [13]),
        .O(\n_0_adapt_wait_hw.adapt_count[12]_i_4__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[12]_i_5__4 
       (.I0(\adapt_wait_hw.adapt_count_reg [12]),
        .O(\n_0_adapt_wait_hw.adapt_count[12]_i_5__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[16]_i_2__4 
       (.I0(\adapt_wait_hw.adapt_count_reg [18]),
        .O(\n_0_adapt_wait_hw.adapt_count[16]_i_2__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[16]_i_3__4 
       (.I0(\adapt_wait_hw.adapt_count_reg [17]),
        .O(\n_0_adapt_wait_hw.adapt_count[16]_i_3__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[16]_i_4__4 
       (.I0(\adapt_wait_hw.adapt_count_reg [16]),
        .O(\n_0_adapt_wait_hw.adapt_count[16]_i_4__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[4]_i_2__4 
       (.I0(\adapt_wait_hw.adapt_count_reg [7]),
        .O(\n_0_adapt_wait_hw.adapt_count[4]_i_2__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[4]_i_3__4 
       (.I0(\adapt_wait_hw.adapt_count_reg [6]),
        .O(\n_0_adapt_wait_hw.adapt_count[4]_i_3__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[4]_i_4__4 
       (.I0(\adapt_wait_hw.adapt_count_reg [5]),
        .O(\n_0_adapt_wait_hw.adapt_count[4]_i_4__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[4]_i_5__4 
       (.I0(\adapt_wait_hw.adapt_count_reg [4]),
        .O(\n_0_adapt_wait_hw.adapt_count[4]_i_5__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[8]_i_2__4 
       (.I0(\adapt_wait_hw.adapt_count_reg [11]),
        .O(\n_0_adapt_wait_hw.adapt_count[8]_i_2__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[8]_i_3__4 
       (.I0(\adapt_wait_hw.adapt_count_reg [10]),
        .O(\n_0_adapt_wait_hw.adapt_count[8]_i_3__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[8]_i_4__4 
       (.I0(\adapt_wait_hw.adapt_count_reg [9]),
        .O(\n_0_adapt_wait_hw.adapt_count[8]_i_4__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \adapt_wait_hw.adapt_count[8]_i_5__4 
       (.I0(\adapt_wait_hw.adapt_count_reg [8]),
        .O(\n_0_adapt_wait_hw.adapt_count[8]_i_5__4 ));
(* counter = "76" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__4 ),
        .D(\n_7_adapt_wait_hw.adapt_count_reg[0]_i_2__4 ),
        .Q(\adapt_wait_hw.adapt_count_reg [0]),
        .R(n_0_adapt_count_reset_reg));
CARRY4 \adapt_wait_hw.adapt_count_reg[0]_i_2__4 
       (.CI(1'b0),
        .CO({\n_0_adapt_wait_hw.adapt_count_reg[0]_i_2__4 ,\n_1_adapt_wait_hw.adapt_count_reg[0]_i_2__4 ,\n_2_adapt_wait_hw.adapt_count_reg[0]_i_2__4 ,\n_3_adapt_wait_hw.adapt_count_reg[0]_i_2__4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_adapt_wait_hw.adapt_count_reg[0]_i_2__4 ,\n_5_adapt_wait_hw.adapt_count_reg[0]_i_2__4 ,\n_6_adapt_wait_hw.adapt_count_reg[0]_i_2__4 ,\n_7_adapt_wait_hw.adapt_count_reg[0]_i_2__4 }),
        .S({\n_0_adapt_wait_hw.adapt_count[0]_i_6__4 ,\n_0_adapt_wait_hw.adapt_count[0]_i_7__4 ,\n_0_adapt_wait_hw.adapt_count[0]_i_8__4 ,\n_0_adapt_wait_hw.adapt_count[0]_i_9__4 }));
(* counter = "76" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[10] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__4 ),
        .D(\n_5_adapt_wait_hw.adapt_count_reg[8]_i_1__4 ),
        .Q(\adapt_wait_hw.adapt_count_reg [10]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "76" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[11] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__4 ),
        .D(\n_4_adapt_wait_hw.adapt_count_reg[8]_i_1__4 ),
        .Q(\adapt_wait_hw.adapt_count_reg [11]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "76" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[12] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__4 ),
        .D(\n_7_adapt_wait_hw.adapt_count_reg[12]_i_1__4 ),
        .Q(\adapt_wait_hw.adapt_count_reg [12]),
        .R(n_0_adapt_count_reset_reg));
CARRY4 \adapt_wait_hw.adapt_count_reg[12]_i_1__4 
       (.CI(\n_0_adapt_wait_hw.adapt_count_reg[8]_i_1__4 ),
        .CO({\n_0_adapt_wait_hw.adapt_count_reg[12]_i_1__4 ,\n_1_adapt_wait_hw.adapt_count_reg[12]_i_1__4 ,\n_2_adapt_wait_hw.adapt_count_reg[12]_i_1__4 ,\n_3_adapt_wait_hw.adapt_count_reg[12]_i_1__4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_adapt_wait_hw.adapt_count_reg[12]_i_1__4 ,\n_5_adapt_wait_hw.adapt_count_reg[12]_i_1__4 ,\n_6_adapt_wait_hw.adapt_count_reg[12]_i_1__4 ,\n_7_adapt_wait_hw.adapt_count_reg[12]_i_1__4 }),
        .S({\n_0_adapt_wait_hw.adapt_count[12]_i_2__4 ,\n_0_adapt_wait_hw.adapt_count[12]_i_3__4 ,\n_0_adapt_wait_hw.adapt_count[12]_i_4__4 ,\n_0_adapt_wait_hw.adapt_count[12]_i_5__4 }));
(* counter = "76" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[13] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__4 ),
        .D(\n_6_adapt_wait_hw.adapt_count_reg[12]_i_1__4 ),
        .Q(\adapt_wait_hw.adapt_count_reg [13]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "76" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[14] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__4 ),
        .D(\n_5_adapt_wait_hw.adapt_count_reg[12]_i_1__4 ),
        .Q(\adapt_wait_hw.adapt_count_reg [14]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "76" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[15] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__4 ),
        .D(\n_4_adapt_wait_hw.adapt_count_reg[12]_i_1__4 ),
        .Q(\adapt_wait_hw.adapt_count_reg [15]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "76" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[16] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__4 ),
        .D(\n_7_adapt_wait_hw.adapt_count_reg[16]_i_1__4 ),
        .Q(\adapt_wait_hw.adapt_count_reg [16]),
        .R(n_0_adapt_count_reset_reg));
CARRY4 \adapt_wait_hw.adapt_count_reg[16]_i_1__4 
       (.CI(\n_0_adapt_wait_hw.adapt_count_reg[12]_i_1__4 ),
        .CO({\NLW_adapt_wait_hw.adapt_count_reg[16]_i_1__4_CO_UNCONNECTED [3:2],\n_2_adapt_wait_hw.adapt_count_reg[16]_i_1__4 ,\n_3_adapt_wait_hw.adapt_count_reg[16]_i_1__4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_adapt_wait_hw.adapt_count_reg[16]_i_1__4_O_UNCONNECTED [3],\n_5_adapt_wait_hw.adapt_count_reg[16]_i_1__4 ,\n_6_adapt_wait_hw.adapt_count_reg[16]_i_1__4 ,\n_7_adapt_wait_hw.adapt_count_reg[16]_i_1__4 }),
        .S({1'b0,\n_0_adapt_wait_hw.adapt_count[16]_i_2__4 ,\n_0_adapt_wait_hw.adapt_count[16]_i_3__4 ,\n_0_adapt_wait_hw.adapt_count[16]_i_4__4 }));
(* counter = "76" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[17] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__4 ),
        .D(\n_6_adapt_wait_hw.adapt_count_reg[16]_i_1__4 ),
        .Q(\adapt_wait_hw.adapt_count_reg [17]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "76" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[18] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__4 ),
        .D(\n_5_adapt_wait_hw.adapt_count_reg[16]_i_1__4 ),
        .Q(\adapt_wait_hw.adapt_count_reg [18]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "76" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__4 ),
        .D(\n_6_adapt_wait_hw.adapt_count_reg[0]_i_2__4 ),
        .Q(\adapt_wait_hw.adapt_count_reg [1]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "76" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__4 ),
        .D(\n_5_adapt_wait_hw.adapt_count_reg[0]_i_2__4 ),
        .Q(\adapt_wait_hw.adapt_count_reg [2]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "76" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__4 ),
        .D(\n_4_adapt_wait_hw.adapt_count_reg[0]_i_2__4 ),
        .Q(\adapt_wait_hw.adapt_count_reg [3]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "76" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__4 ),
        .D(\n_7_adapt_wait_hw.adapt_count_reg[4]_i_1__4 ),
        .Q(\adapt_wait_hw.adapt_count_reg [4]),
        .R(n_0_adapt_count_reset_reg));
CARRY4 \adapt_wait_hw.adapt_count_reg[4]_i_1__4 
       (.CI(\n_0_adapt_wait_hw.adapt_count_reg[0]_i_2__4 ),
        .CO({\n_0_adapt_wait_hw.adapt_count_reg[4]_i_1__4 ,\n_1_adapt_wait_hw.adapt_count_reg[4]_i_1__4 ,\n_2_adapt_wait_hw.adapt_count_reg[4]_i_1__4 ,\n_3_adapt_wait_hw.adapt_count_reg[4]_i_1__4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_adapt_wait_hw.adapt_count_reg[4]_i_1__4 ,\n_5_adapt_wait_hw.adapt_count_reg[4]_i_1__4 ,\n_6_adapt_wait_hw.adapt_count_reg[4]_i_1__4 ,\n_7_adapt_wait_hw.adapt_count_reg[4]_i_1__4 }),
        .S({\n_0_adapt_wait_hw.adapt_count[4]_i_2__4 ,\n_0_adapt_wait_hw.adapt_count[4]_i_3__4 ,\n_0_adapt_wait_hw.adapt_count[4]_i_4__4 ,\n_0_adapt_wait_hw.adapt_count[4]_i_5__4 }));
(* counter = "76" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__4 ),
        .D(\n_6_adapt_wait_hw.adapt_count_reg[4]_i_1__4 ),
        .Q(\adapt_wait_hw.adapt_count_reg [5]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "76" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__4 ),
        .D(\n_5_adapt_wait_hw.adapt_count_reg[4]_i_1__4 ),
        .Q(\adapt_wait_hw.adapt_count_reg [6]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "76" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[7] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__4 ),
        .D(\n_4_adapt_wait_hw.adapt_count_reg[4]_i_1__4 ),
        .Q(\adapt_wait_hw.adapt_count_reg [7]),
        .R(n_0_adapt_count_reset_reg));
(* counter = "76" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[8] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__4 ),
        .D(\n_7_adapt_wait_hw.adapt_count_reg[8]_i_1__4 ),
        .Q(\adapt_wait_hw.adapt_count_reg [8]),
        .R(n_0_adapt_count_reset_reg));
CARRY4 \adapt_wait_hw.adapt_count_reg[8]_i_1__4 
       (.CI(\n_0_adapt_wait_hw.adapt_count_reg[4]_i_1__4 ),
        .CO({\n_0_adapt_wait_hw.adapt_count_reg[8]_i_1__4 ,\n_1_adapt_wait_hw.adapt_count_reg[8]_i_1__4 ,\n_2_adapt_wait_hw.adapt_count_reg[8]_i_1__4 ,\n_3_adapt_wait_hw.adapt_count_reg[8]_i_1__4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_adapt_wait_hw.adapt_count_reg[8]_i_1__4 ,\n_5_adapt_wait_hw.adapt_count_reg[8]_i_1__4 ,\n_6_adapt_wait_hw.adapt_count_reg[8]_i_1__4 ,\n_7_adapt_wait_hw.adapt_count_reg[8]_i_1__4 }),
        .S({\n_0_adapt_wait_hw.adapt_count[8]_i_2__4 ,\n_0_adapt_wait_hw.adapt_count[8]_i_3__4 ,\n_0_adapt_wait_hw.adapt_count[8]_i_4__4 ,\n_0_adapt_wait_hw.adapt_count[8]_i_5__4 }));
(* counter = "76" *) 
   FDRE \adapt_wait_hw.adapt_count_reg[9] 
       (.C(SYSCLK_IN),
        .CE(\n_0_adapt_wait_hw.adapt_count[0]_i_1__4 ),
        .D(\n_6_adapt_wait_hw.adapt_count_reg[8]_i_1__4 ),
        .Q(\adapt_wait_hw.adapt_count_reg [9]),
        .R(n_0_adapt_count_reset_reg));
LUT6 #(
    .INIT(64'h00000000FFFF8000)) 
     \adapt_wait_hw.time_out_adapt_i_1__4 
       (.I0(\n_0_adapt_wait_hw.adapt_count[0]_i_3__4 ),
        .I1(\n_0_adapt_wait_hw.adapt_count[0]_i_4__4 ),
        .I2(\adapt_wait_hw.adapt_count_reg [18]),
        .I3(\n_0_adapt_wait_hw.adapt_count[0]_i_5__4 ),
        .I4(\n_0_adapt_wait_hw.time_out_adapt_reg ),
        .I5(n_0_adapt_count_reset_reg),
        .O(\n_0_adapt_wait_hw.time_out_adapt_i_1__4 ));
FDRE #(
    .INIT(1'b0)) 
     \adapt_wait_hw.time_out_adapt_reg 
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(\n_0_adapt_wait_hw.time_out_adapt_i_1__4 ),
        .Q(\n_0_adapt_wait_hw.time_out_adapt_reg ),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFF5FFFF00200000)) 
     check_tlock_max_i_1__4
       (.I0(n_0_check_tlock_max_i_2__4),
        .I1(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I2(check_tlock_max),
        .I3(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I4(\n_0_FSM_onehot_rx_state[11]_i_5__4 ),
        .I5(n_0_check_tlock_max_reg),
        .O(n_0_check_tlock_max_i_1__4));
LUT6 #(
    .INIT(64'h0000000001010100)) 
     check_tlock_max_i_2__4
       (.I0(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I4(check_tlock_max),
        .I5(\n_0_FSM_onehot_rx_state_reg[7] ),
        .O(n_0_check_tlock_max_i_2__4));
FDRE #(
    .INIT(1'b0)) 
     check_tlock_max_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_check_tlock_max_i_1__4),
        .Q(n_0_check_tlock_max_reg),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'hFFFFBFFF00002000)) 
     gtrxreset_i_i_1__4
       (.I0(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I2(n_0_gtrxreset_i_i_2__3),
        .I3(n_0_gtrxreset_i_i_3__4),
        .I4(n_0_gtrxreset_i_i_4__4),
        .I5(O1),
        .O(n_0_gtrxreset_i_i_1__4));
(* SOFT_HLUTNM = "soft_lutpair231" *) 
   LUT2 #(
    .INIT(4'h1)) 
     gtrxreset_i_i_2__3
       (.I0(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[10] ),
        .O(n_0_gtrxreset_i_i_2__3));
(* SOFT_HLUTNM = "soft_lutpair235" *) 
   LUT3 #(
    .INIT(8'h01)) 
     gtrxreset_i_i_3__4
       (.I0(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[3] ),
        .O(n_0_gtrxreset_i_i_3__4));
(* SOFT_HLUTNM = "soft_lutpair228" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     gtrxreset_i_i_4__4
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I3(check_tlock_max),
        .O(n_0_gtrxreset_i_i_4__4));
FDRE #(
    .INIT(1'b0)) 
     gtrxreset_i_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_gtrxreset_i_i_1__4),
        .Q(O1),
        .R(SOFT_RESET_IN));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair241" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \init_wait_count[0]_i_1__10 
       (.I0(init_wait_count_reg__0[0]),
        .O(\n_0_init_wait_count[0]_i_1__10 ));
(* SOFT_HLUTNM = "soft_lutpair241" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \init_wait_count[1]_i_1__10 
       (.I0(init_wait_count_reg__0[1]),
        .I1(init_wait_count_reg__0[0]),
        .O(p_0_in__21[1]));
(* SOFT_HLUTNM = "soft_lutpair234" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \init_wait_count[2]_i_1__10 
       (.I0(init_wait_count_reg__0[2]),
        .I1(init_wait_count_reg__0[0]),
        .I2(init_wait_count_reg__0[1]),
        .O(p_0_in__21[2]));
(* SOFT_HLUTNM = "soft_lutpair224" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \init_wait_count[3]_i_1__10 
       (.I0(init_wait_count_reg__0[3]),
        .I1(init_wait_count_reg__0[1]),
        .I2(init_wait_count_reg__0[0]),
        .I3(init_wait_count_reg__0[2]),
        .O(p_0_in__21[3]));
(* SOFT_HLUTNM = "soft_lutpair224" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \init_wait_count[4]_i_1__10 
       (.I0(init_wait_count_reg__0[4]),
        .I1(init_wait_count_reg__0[2]),
        .I2(init_wait_count_reg__0[0]),
        .I3(init_wait_count_reg__0[1]),
        .I4(init_wait_count_reg__0[3]),
        .O(p_0_in__21[4]));
LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFFFF)) 
     \init_wait_count[5]_i_1__10 
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[4]),
        .I2(init_wait_count_reg__0[3]),
        .I3(init_wait_count_reg__0[0]),
        .I4(init_wait_count_reg__0[1]),
        .I5(init_wait_count_reg__0[2]),
        .O(\n_0_init_wait_count[5]_i_1__10 ));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \init_wait_count[5]_i_2__10 
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[3]),
        .I2(init_wait_count_reg__0[1]),
        .I3(init_wait_count_reg__0[0]),
        .I4(init_wait_count_reg__0[2]),
        .I5(init_wait_count_reg__0[4]),
        .O(p_0_in__21[5]));
(* counter = "74" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__10 ),
        .CLR(SOFT_RESET_IN),
        .D(\n_0_init_wait_count[0]_i_1__10 ),
        .Q(init_wait_count_reg__0[0]));
(* counter = "74" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__10 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__21[1]),
        .Q(init_wait_count_reg__0[1]));
(* counter = "74" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__10 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__21[2]),
        .Q(init_wait_count_reg__0[2]));
(* counter = "74" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__10 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__21[3]),
        .Q(init_wait_count_reg__0[3]));
(* counter = "74" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__10 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__21[4]),
        .Q(init_wait_count_reg__0[4]));
(* counter = "74" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__10 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__21[5]),
        .Q(init_wait_count_reg__0[5]));
LUT6 #(
    .INIT(64'hFFFFFFFF00000200)) 
     init_wait_done_i_1__10
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[4]),
        .I2(init_wait_count_reg__0[3]),
        .I3(n_0_init_wait_done_i_2__10),
        .I4(init_wait_count_reg__0[2]),
        .I5(n_0_init_wait_done_reg),
        .O(n_0_init_wait_done_i_1__10));
(* SOFT_HLUTNM = "soft_lutpair234" *) 
   LUT2 #(
    .INIT(4'h8)) 
     init_wait_done_i_2__10
       (.I0(init_wait_count_reg__0[1]),
        .I1(init_wait_count_reg__0[0]),
        .O(n_0_init_wait_done_i_2__10));
FDCE #(
    .INIT(1'b0)) 
     init_wait_done_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .CLR(SOFT_RESET_IN),
        .D(n_0_init_wait_done_i_1__10),
        .Q(n_0_init_wait_done_reg));
LUT1 #(
    .INIT(2'h1)) 
     \mmcm_lock_count[0]_i_1__10 
       (.I0(mmcm_lock_count_reg__0[0]),
        .O(\n_0_mmcm_lock_count[0]_i_1__10 ));
(* SOFT_HLUTNM = "soft_lutpair236" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \mmcm_lock_count[1]_i_1__10 
       (.I0(mmcm_lock_count_reg__0[1]),
        .I1(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__22[1]));
(* SOFT_HLUTNM = "soft_lutpair236" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \mmcm_lock_count[2]_i_1__10 
       (.I0(mmcm_lock_count_reg__0[2]),
        .I1(mmcm_lock_count_reg__0[1]),
        .I2(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__22[2]));
(* SOFT_HLUTNM = "soft_lutpair222" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \mmcm_lock_count[3]_i_1__10 
       (.I0(mmcm_lock_count_reg__0[3]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[1]),
        .I3(mmcm_lock_count_reg__0[2]),
        .O(p_0_in__22[3]));
(* SOFT_HLUTNM = "soft_lutpair222" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \mmcm_lock_count[4]_i_1__10 
       (.I0(mmcm_lock_count_reg__0[4]),
        .I1(mmcm_lock_count_reg__0[3]),
        .I2(mmcm_lock_count_reg__0[2]),
        .I3(mmcm_lock_count_reg__0[1]),
        .I4(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__22[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \mmcm_lock_count[5]_i_1__10 
       (.I0(mmcm_lock_count_reg__0[5]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[1]),
        .I3(mmcm_lock_count_reg__0[2]),
        .I4(mmcm_lock_count_reg__0[3]),
        .I5(mmcm_lock_count_reg__0[4]),
        .O(p_0_in__22[5]));
(* SOFT_HLUTNM = "soft_lutpair237" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \mmcm_lock_count[6]_i_1__10 
       (.I0(\n_0_mmcm_lock_count[9]_i_4__10 ),
        .I1(mmcm_lock_count_reg__0[6]),
        .O(p_0_in__22[6]));
(* SOFT_HLUTNM = "soft_lutpair237" *) 
   LUT3 #(
    .INIT(8'h9A)) 
     \mmcm_lock_count[7]_i_1__10 
       (.I0(mmcm_lock_count_reg__0[7]),
        .I1(\n_0_mmcm_lock_count[9]_i_4__10 ),
        .I2(mmcm_lock_count_reg__0[6]),
        .O(p_0_in__22[7]));
(* SOFT_HLUTNM = "soft_lutpair223" *) 
   LUT4 #(
    .INIT(16'hA6AA)) 
     \mmcm_lock_count[8]_i_1__10 
       (.I0(mmcm_lock_count_reg__0[8]),
        .I1(mmcm_lock_count_reg__0[6]),
        .I2(\n_0_mmcm_lock_count[9]_i_4__10 ),
        .I3(mmcm_lock_count_reg__0[7]),
        .O(p_0_in__22[8]));
LUT5 #(
    .INIT(32'hF7FFFFFF)) 
     \mmcm_lock_count[9]_i_2__10 
       (.I0(mmcm_lock_count_reg__0[8]),
        .I1(mmcm_lock_count_reg__0[6]),
        .I2(\n_0_mmcm_lock_count[9]_i_4__10 ),
        .I3(mmcm_lock_count_reg__0[7]),
        .I4(mmcm_lock_count_reg__0[9]),
        .O(\n_0_mmcm_lock_count[9]_i_2__10 ));
(* SOFT_HLUTNM = "soft_lutpair223" *) 
   LUT5 #(
    .INIT(32'hA6AAAAAA)) 
     \mmcm_lock_count[9]_i_3__10 
       (.I0(mmcm_lock_count_reg__0[9]),
        .I1(mmcm_lock_count_reg__0[7]),
        .I2(\n_0_mmcm_lock_count[9]_i_4__10 ),
        .I3(mmcm_lock_count_reg__0[6]),
        .I4(mmcm_lock_count_reg__0[8]),
        .O(p_0_in__22[9]));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \mmcm_lock_count[9]_i_4__10 
       (.I0(mmcm_lock_count_reg__0[1]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[4]),
        .I3(mmcm_lock_count_reg__0[5]),
        .I4(mmcm_lock_count_reg__0[2]),
        .I5(mmcm_lock_count_reg__0[3]),
        .O(\n_0_mmcm_lock_count[9]_i_4__10 ));
(* counter = "75" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__10 ),
        .D(\n_0_mmcm_lock_count[0]_i_1__10 ),
        .Q(mmcm_lock_count_reg__0[0]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "75" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__10 ),
        .D(p_0_in__22[1]),
        .Q(mmcm_lock_count_reg__0[1]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "75" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__10 ),
        .D(p_0_in__22[2]),
        .Q(mmcm_lock_count_reg__0[2]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "75" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__10 ),
        .D(p_0_in__22[3]),
        .Q(mmcm_lock_count_reg__0[3]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "75" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__10 ),
        .D(p_0_in__22[4]),
        .Q(mmcm_lock_count_reg__0[4]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "75" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__10 ),
        .D(p_0_in__22[5]),
        .Q(mmcm_lock_count_reg__0[5]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "75" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__10 ),
        .D(p_0_in__22[6]),
        .Q(mmcm_lock_count_reg__0[6]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "75" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[7] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__10 ),
        .D(p_0_in__22[7]),
        .Q(mmcm_lock_count_reg__0[7]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "75" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[8] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__10 ),
        .D(p_0_in__22[8]),
        .Q(mmcm_lock_count_reg__0[8]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "75" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[9] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__10 ),
        .D(p_0_in__22[9]),
        .Q(mmcm_lock_count_reg__0[9]),
        .R(n_0_sync_mmcm_lock_reclocked));
LUT2 #(
    .INIT(4'h2)) 
     mmcm_lock_reclocked_i_2__10
       (.I0(mmcm_lock_count_reg__0[6]),
        .I1(\n_0_mmcm_lock_count[9]_i_4__10 ),
        .O(n_0_mmcm_lock_reclocked_i_2__10));
FDRE #(
    .INIT(1'b0)) 
     mmcm_lock_reclocked_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_1_sync_mmcm_lock_reclocked),
        .Q(mmcm_lock_reclocked),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair233" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     reset_time_out_i_3__6
       (.I0(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I1(check_tlock_max),
        .I2(\n_0_FSM_onehot_rx_state_reg[5] ),
        .O(n_0_reset_time_out_i_3__6));
LUT6 #(
    .INIT(64'hFFFFFFFF023C0000)) 
     reset_time_out_i_5__10
       (.I0(I1),
        .I1(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I2(check_tlock_max),
        .I3(\n_0_FSM_onehot_rx_state_reg[5] ),
        .I4(\n_0_FSM_onehot_rx_state[11]_i_5__4 ),
        .I5(n_0_reset_time_out_i_8__6),
        .O(n_0_reset_time_out_i_5__10));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE0)) 
     reset_time_out_i_6__10
       (.I0(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I1(\n_0_FSM_onehot_rx_state[8]_i_2__4 ),
        .I2(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I3(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[1] ),
        .I5(\n_0_FSM_onehot_rx_state_reg[7] ),
        .O(n_0_reset_time_out_i_6__10));
LUT6 #(
    .INIT(64'hAAAAAAAAAAABABBE)) 
     reset_time_out_i_8__6
       (.I0(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[10] ),
        .I5(n_0_reset_time_out_i_3__6),
        .O(n_0_reset_time_out_i_8__6));
FDSE #(
    .INIT(1'b0)) 
     reset_time_out_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_3_sync_data_valid),
        .Q(n_0_reset_time_out_reg),
        .S(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'hFFFFDFFF00004000)) 
     run_phase_alignment_int_i_1__10
       (.I0(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I1(run_phase_alignment_int),
        .I2(n_0_gtrxreset_i_i_2__3),
        .I3(n_0_gtrxreset_i_i_3__4),
        .I4(n_0_run_phase_alignment_int_i_2__8),
        .I5(n_0_run_phase_alignment_int_reg),
        .O(n_0_run_phase_alignment_int_i_1__10));
(* SOFT_HLUTNM = "soft_lutpair228" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     run_phase_alignment_int_i_2__8
       (.I0(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I2(check_tlock_max),
        .I3(\n_0_FSM_onehot_rx_state_reg[5] ),
        .O(n_0_run_phase_alignment_int_i_2__8));
FDRE #(
    .INIT(1'b0)) 
     run_phase_alignment_int_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_run_phase_alignment_int_i_1__10),
        .Q(n_0_run_phase_alignment_int_reg),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     run_phase_alignment_int_s3_reg
       (.C(gt5_rxusrclk_in),
        .CE(1'b1),
        .D(data_out),
        .Q(n_0_run_phase_alignment_int_s3_reg),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     rx_fsm_reset_done_int_i_2__4
       (.I0(n_0_time_out_1us_reg),
        .I1(n_0_reset_time_out_reg),
        .O(n_0_rx_fsm_reset_done_int_i_2__4));
(* SOFT_HLUTNM = "soft_lutpair230" *) 
   LUT4 #(
    .INIT(16'h0004)) 
     rx_fsm_reset_done_int_i_3__3
       (.I0(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I1(\n_0_FSM_onehot_rx_state[11]_i_9__4 ),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_rx_state_reg[8] ),
        .O(n_0_rx_fsm_reset_done_int_i_3__3));
FDRE #(
    .INIT(1'b0)) 
     rx_fsm_reset_done_int_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_4_sync_data_valid),
        .Q(GT5_RX_FSM_RESET_DONE_OUT),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     rx_fsm_reset_done_int_s3_reg
       (.C(gt5_rxusrclk_in),
        .CE(1'b1),
        .D(rx_fsm_reset_done_int_s2),
        .Q(n_0_rx_fsm_reset_done_int_s3_reg),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     rxresetdone_s3_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(rxresetdone_s2),
        .Q(rxresetdone_s3),
        .R(1'b0));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_26 sync_CPLLLOCK
       (.I1(n_0_time_out_2ms_reg),
        .I10(n_0_adapt_count_reset_reg),
        .I2(\n_0_FSM_onehot_rx_state[4]_i_3__1 ),
        .I3(\n_0_FSM_onehot_rx_state[11]_i_17__2 ),
        .I4(\n_0_FSM_onehot_rx_state[11]_i_14__4 ),
        .I5(\n_0_FSM_onehot_rx_state[11]_i_18__0 ),
        .I6(\n_0_FSM_onehot_rx_state[11]_i_13__4 ),
        .I7(I1),
        .I8(n_0_adapt_count_reset_i_2__4),
        .I9(n_0_gtrxreset_i_i_4__4),
        .O1(n_0_sync_CPLLLOCK),
        .O2(n_1_sync_CPLLLOCK),
        .O3(n_2_sync_CPLLLOCK),
        .Q({\n_0_FSM_onehot_rx_state_reg[11] ,check_tlock_max,\n_0_FSM_onehot_rx_state_reg[5] ,\n_0_FSM_onehot_rx_state_reg[4] ,\n_0_FSM_onehot_rx_state_reg[3] ,\n_0_FSM_onehot_rx_state_reg[2] }),
        .SYSCLK_IN(SYSCLK_IN),
        .gt5_cplllock_out(gt5_cplllock_out),
        .mmcm_lock_reclocked(mmcm_lock_reclocked));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_27 sync_RXRESETDONE
       (.SYSCLK_IN(SYSCLK_IN),
        .data_out(rxresetdone_s2),
        .gt5_rxresetdone_out(gt5_rxresetdone_out));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_28 sync_data_valid
       (.D({n_1_sync_data_valid,n_2_sync_data_valid}),
        .DONT_RESET_ON_DATA_ERROR_IN(DONT_RESET_ON_DATA_ERROR_IN),
        .E(n_0_sync_data_valid),
        .GT5_DATA_VALID_IN(GT5_DATA_VALID_IN),
        .GT5_RX_FSM_RESET_DONE_OUT(GT5_RX_FSM_RESET_DONE_OUT),
        .I1(n_0_reset_time_out_reg),
        .I10(\n_0_FSM_onehot_rx_state[2]_i_5__4 ),
        .I11(\n_0_FSM_onehot_rx_state[11]_i_12__3 ),
        .I12(\n_0_FSM_onehot_rx_state[11]_i_13__4 ),
        .I13(\n_0_FSM_onehot_rx_state[11]_i_14__4 ),
        .I14(\n_0_FSM_onehot_rx_state[11]_i_8__4 ),
        .I15(\n_0_FSM_onehot_rx_state[11]_i_9__4 ),
        .I16(\n_0_FSM_onehot_rx_state[11]_i_19 ),
        .I17(n_0_time_out_100us_reg),
        .I18(n_0_reset_time_out_i_3__6),
        .I19(n_1_sync_CPLLLOCK),
        .I2(n_0_time_out_1us_reg),
        .I20(n_0_reset_time_out_i_5__10),
        .I21(n_0_reset_time_out_i_6__10),
        .I22(n_0_rx_fsm_reset_done_int_i_2__4),
        .I23(n_0_rx_fsm_reset_done_int_i_3__3),
        .I3(\n_0_FSM_onehot_rx_state[11]_i_4 ),
        .I4(\n_0_FSM_onehot_rx_state[11]_i_5__4 ),
        .I5(\n_0_FSM_onehot_rx_state[11]_i_6__3 ),
        .I6(n_0_sync_CPLLLOCK),
        .I7(\n_0_FSM_onehot_rx_state[4]_i_3__1 ),
        .I8(\n_0_FSM_onehot_rx_state[2]_i_3__4 ),
        .I9(\n_0_FSM_onehot_rx_state[2]_i_4__4 ),
        .O1(n_3_sync_data_valid),
        .O2(n_4_sync_data_valid),
        .Q({\n_0_FSM_onehot_rx_state_reg[11] ,\n_0_FSM_onehot_rx_state_reg[10] ,run_phase_alignment_int,\n_0_FSM_onehot_rx_state_reg[8] ,\n_0_FSM_onehot_rx_state_reg[7] ,check_tlock_max,\n_0_FSM_onehot_rx_state_reg[4] ,\n_0_FSM_onehot_rx_state_reg[3] ,\n_0_FSM_onehot_rx_state_reg[2] }),
        .SYSCLK_IN(SYSCLK_IN),
        .rxresetdone_s3(rxresetdone_s3),
        .time_out_wait_bypass_s3(time_out_wait_bypass_s3));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_29 sync_mmcm_lock_reclocked
       (.I1(n_0_mmcm_lock_reclocked_i_2__10),
        .O1(n_1_sync_mmcm_lock_reclocked),
        .Q(mmcm_lock_count_reg__0[9:7]),
        .SR(n_0_sync_mmcm_lock_reclocked),
        .SYSCLK_IN(SYSCLK_IN),
        .mmcm_lock_reclocked(mmcm_lock_reclocked));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_30 sync_run_phase_alignment_int
       (.data_in(n_0_run_phase_alignment_int_reg),
        .data_out(data_out),
        .gt5_rxusrclk_in(gt5_rxusrclk_in));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_31 sync_rx_fsm_reset_done_int
       (.GT5_RX_FSM_RESET_DONE_OUT(GT5_RX_FSM_RESET_DONE_OUT),
        .data_out(rx_fsm_reset_done_int_s2),
        .gt5_rxusrclk_in(gt5_rxusrclk_in));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_32 sync_time_out_wait_bypass
       (.SYSCLK_IN(SYSCLK_IN),
        .data_in(n_0_time_out_wait_bypass_reg),
        .data_out(time_out_wait_bypass_s2));
LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
     time_out_100us_i_1__4
       (.I0(time_out_counter_reg[16]),
        .I1(time_out_counter_reg[14]),
        .I2(time_out_counter_reg[8]),
        .I3(time_out_counter_reg[9]),
        .I4(n_0_time_out_100us_i_2__4),
        .I5(n_0_time_out_100us_reg),
        .O(n_0_time_out_100us_i_1__4));
LUT6 #(
    .INIT(64'h0010000000000000)) 
     time_out_100us_i_2__4
       (.I0(time_out_counter_reg[10]),
        .I1(time_out_counter_reg[11]),
        .I2(time_out_counter_reg[12]),
        .I3(time_out_counter_reg[13]),
        .I4(n_0_time_out_100us_i_3__4),
        .I5(n_0_time_out_100us_i_4__4),
        .O(n_0_time_out_100us_i_2__4));
(* SOFT_HLUTNM = "soft_lutpair226" *) 
   LUT5 #(
    .INIT(32'h00000100)) 
     time_out_100us_i_3__4
       (.I0(time_out_counter_reg[2]),
        .I1(time_out_counter_reg[1]),
        .I2(time_out_counter_reg[0]),
        .I3(time_out_counter_reg[3]),
        .I4(time_out_counter_reg[15]),
        .O(n_0_time_out_100us_i_3__4));
LUT4 #(
    .INIT(16'h0004)) 
     time_out_100us_i_4__4
       (.I0(time_out_counter_reg[6]),
        .I1(time_out_counter_reg[7]),
        .I2(time_out_counter_reg[5]),
        .I3(time_out_counter_reg[4]),
        .O(n_0_time_out_100us_i_4__4));
FDRE #(
    .INIT(1'b0)) 
     time_out_100us_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_out_100us_i_1__4),
        .Q(n_0_time_out_100us_reg),
        .R(n_0_reset_time_out_reg));
LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
     time_out_1us_i_1__4
       (.I0(n_0_time_out_1us_i_2__4),
        .I1(n_0_time_out_1us_i_3__4),
        .I2(n_0_time_out_1us_i_4__4),
        .I3(time_out_counter_reg[14]),
        .I4(time_out_counter_reg[16]),
        .I5(n_0_time_out_1us_reg),
        .O(n_0_time_out_1us_i_1__4));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     time_out_1us_i_2__4
       (.I0(time_out_counter_reg[3]),
        .I1(time_out_counter_reg[6]),
        .I2(time_out_counter_reg[0]),
        .I3(time_out_counter_reg[8]),
        .I4(time_out_counter_reg[12]),
        .I5(time_out_counter_reg[11]),
        .O(n_0_time_out_1us_i_2__4));
LUT6 #(
    .INIT(64'h0000000000100000)) 
     time_out_1us_i_3__4
       (.I0(time_out_counter_reg[15]),
        .I1(time_out_counter_reg[10]),
        .I2(time_out_counter_reg[5]),
        .I3(time_out_counter_reg[9]),
        .I4(time_out_counter_reg[4]),
        .I5(time_out_counter_reg[7]),
        .O(n_0_time_out_1us_i_3__4));
LUT3 #(
    .INIT(8'h04)) 
     time_out_1us_i_4__4
       (.I0(time_out_counter_reg[13]),
        .I1(time_out_counter_reg[1]),
        .I2(time_out_counter_reg[2]),
        .O(n_0_time_out_1us_i_4__4));
FDRE #(
    .INIT(1'b0)) 
     time_out_1us_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_out_1us_i_1__4),
        .Q(n_0_time_out_1us_reg),
        .R(n_0_reset_time_out_reg));
LUT2 #(
    .INIT(4'hE)) 
     time_out_2ms_i_1__4
       (.I0(time_out_2ms),
        .I1(n_0_time_out_2ms_reg),
        .O(n_0_time_out_2ms_i_1__4));
FDRE #(
    .INIT(1'b0)) 
     time_out_2ms_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_out_2ms_i_1__4),
        .Q(n_0_time_out_2ms_reg),
        .R(n_0_reset_time_out_reg));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \time_out_counter[0]_i_10__4 
       (.I0(time_out_counter_reg[12]),
        .I1(time_out_counter_reg[11]),
        .I2(time_out_counter_reg[3]),
        .I3(time_out_counter_reg[6]),
        .I4(time_out_counter_reg[0]),
        .I5(time_out_counter_reg[8]),
        .O(\n_0_time_out_counter[0]_i_10__4 ));
LUT1 #(
    .INIT(2'h1)) 
     \time_out_counter[0]_i_1__4 
       (.I0(time_out_2ms),
        .O(\n_0_time_out_counter[0]_i_1__4 ));
LUT6 #(
    .INIT(64'h0020000000000000)) 
     \time_out_counter[0]_i_3__8 
       (.I0(\n_0_time_out_counter[0]_i_8__2 ),
        .I1(time_out_counter_reg[13]),
        .I2(time_out_counter_reg[10]),
        .I3(time_out_counter_reg[14]),
        .I4(\n_0_time_out_counter[0]_i_9__10 ),
        .I5(\n_0_time_out_counter[0]_i_10__4 ),
        .O(time_out_2ms));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_4__8 
       (.I0(time_out_counter_reg[3]),
        .O(\n_0_time_out_counter[0]_i_4__8 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_5__8 
       (.I0(time_out_counter_reg[2]),
        .O(\n_0_time_out_counter[0]_i_5__8 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_6__4 
       (.I0(time_out_counter_reg[1]),
        .O(\n_0_time_out_counter[0]_i_6__4 ));
LUT1 #(
    .INIT(2'h1)) 
     \time_out_counter[0]_i_7__4 
       (.I0(time_out_counter_reg[0]),
        .O(\n_0_time_out_counter[0]_i_7__4 ));
(* SOFT_HLUTNM = "soft_lutpair226" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \time_out_counter[0]_i_8__2 
       (.I0(time_out_counter_reg[1]),
        .I1(time_out_counter_reg[2]),
        .O(\n_0_time_out_counter[0]_i_8__2 ));
LUT6 #(
    .INIT(64'h4000000000000000)) 
     \time_out_counter[0]_i_9__10 
       (.I0(time_out_counter_reg[4]),
        .I1(time_out_counter_reg[15]),
        .I2(time_out_counter_reg[5]),
        .I3(time_out_counter_reg[9]),
        .I4(time_out_counter_reg[7]),
        .I5(time_out_counter_reg[16]),
        .O(\n_0_time_out_counter[0]_i_9__10 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_2__4 
       (.I0(time_out_counter_reg[15]),
        .O(\n_0_time_out_counter[12]_i_2__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_3__4 
       (.I0(time_out_counter_reg[14]),
        .O(\n_0_time_out_counter[12]_i_3__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_4__4 
       (.I0(time_out_counter_reg[13]),
        .O(\n_0_time_out_counter[12]_i_4__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_5__4 
       (.I0(time_out_counter_reg[12]),
        .O(\n_0_time_out_counter[12]_i_5__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[16]_i_2__4 
       (.I0(time_out_counter_reg[16]),
        .O(\n_0_time_out_counter[16]_i_2__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_2__4 
       (.I0(time_out_counter_reg[7]),
        .O(\n_0_time_out_counter[4]_i_2__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_3__4 
       (.I0(time_out_counter_reg[6]),
        .O(\n_0_time_out_counter[4]_i_3__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_4__4 
       (.I0(time_out_counter_reg[5]),
        .O(\n_0_time_out_counter[4]_i_4__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_5__4 
       (.I0(time_out_counter_reg[4]),
        .O(\n_0_time_out_counter[4]_i_5__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_2__4 
       (.I0(time_out_counter_reg[11]),
        .O(\n_0_time_out_counter[8]_i_2__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_3__4 
       (.I0(time_out_counter_reg[10]),
        .O(\n_0_time_out_counter[8]_i_3__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_4__4 
       (.I0(time_out_counter_reg[9]),
        .O(\n_0_time_out_counter[8]_i_4__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_5__4 
       (.I0(time_out_counter_reg[8]),
        .O(\n_0_time_out_counter[8]_i_5__4 ));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__4 ),
        .D(\n_7_time_out_counter_reg[0]_i_2__4 ),
        .Q(time_out_counter_reg[0]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[0]_i_2__4 
       (.CI(1'b0),
        .CO({\n_0_time_out_counter_reg[0]_i_2__4 ,\n_1_time_out_counter_reg[0]_i_2__4 ,\n_2_time_out_counter_reg[0]_i_2__4 ,\n_3_time_out_counter_reg[0]_i_2__4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_time_out_counter_reg[0]_i_2__4 ,\n_5_time_out_counter_reg[0]_i_2__4 ,\n_6_time_out_counter_reg[0]_i_2__4 ,\n_7_time_out_counter_reg[0]_i_2__4 }),
        .S({\n_0_time_out_counter[0]_i_4__8 ,\n_0_time_out_counter[0]_i_5__8 ,\n_0_time_out_counter[0]_i_6__4 ,\n_0_time_out_counter[0]_i_7__4 }));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[10] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__4 ),
        .D(\n_5_time_out_counter_reg[8]_i_1__4 ),
        .Q(time_out_counter_reg[10]),
        .R(n_0_reset_time_out_reg));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[11] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__4 ),
        .D(\n_4_time_out_counter_reg[8]_i_1__4 ),
        .Q(time_out_counter_reg[11]),
        .R(n_0_reset_time_out_reg));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[12] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__4 ),
        .D(\n_7_time_out_counter_reg[12]_i_1__4 ),
        .Q(time_out_counter_reg[12]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[12]_i_1__4 
       (.CI(\n_0_time_out_counter_reg[8]_i_1__4 ),
        .CO({\n_0_time_out_counter_reg[12]_i_1__4 ,\n_1_time_out_counter_reg[12]_i_1__4 ,\n_2_time_out_counter_reg[12]_i_1__4 ,\n_3_time_out_counter_reg[12]_i_1__4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[12]_i_1__4 ,\n_5_time_out_counter_reg[12]_i_1__4 ,\n_6_time_out_counter_reg[12]_i_1__4 ,\n_7_time_out_counter_reg[12]_i_1__4 }),
        .S({\n_0_time_out_counter[12]_i_2__4 ,\n_0_time_out_counter[12]_i_3__4 ,\n_0_time_out_counter[12]_i_4__4 ,\n_0_time_out_counter[12]_i_5__4 }));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[13] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__4 ),
        .D(\n_6_time_out_counter_reg[12]_i_1__4 ),
        .Q(time_out_counter_reg[13]),
        .R(n_0_reset_time_out_reg));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[14] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__4 ),
        .D(\n_5_time_out_counter_reg[12]_i_1__4 ),
        .Q(time_out_counter_reg[14]),
        .R(n_0_reset_time_out_reg));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[15] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__4 ),
        .D(\n_4_time_out_counter_reg[12]_i_1__4 ),
        .Q(time_out_counter_reg[15]),
        .R(n_0_reset_time_out_reg));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[16] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__4 ),
        .D(\n_7_time_out_counter_reg[16]_i_1__4 ),
        .Q(time_out_counter_reg[16]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[16]_i_1__4 
       (.CI(\n_0_time_out_counter_reg[12]_i_1__4 ),
        .CO(\NLW_time_out_counter_reg[16]_i_1__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_time_out_counter_reg[16]_i_1__4_O_UNCONNECTED [3:1],\n_7_time_out_counter_reg[16]_i_1__4 }),
        .S({1'b0,1'b0,1'b0,\n_0_time_out_counter[16]_i_2__4 }));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__4 ),
        .D(\n_6_time_out_counter_reg[0]_i_2__4 ),
        .Q(time_out_counter_reg[1]),
        .R(n_0_reset_time_out_reg));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__4 ),
        .D(\n_5_time_out_counter_reg[0]_i_2__4 ),
        .Q(time_out_counter_reg[2]),
        .R(n_0_reset_time_out_reg));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__4 ),
        .D(\n_4_time_out_counter_reg[0]_i_2__4 ),
        .Q(time_out_counter_reg[3]),
        .R(n_0_reset_time_out_reg));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__4 ),
        .D(\n_7_time_out_counter_reg[4]_i_1__4 ),
        .Q(time_out_counter_reg[4]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[4]_i_1__4 
       (.CI(\n_0_time_out_counter_reg[0]_i_2__4 ),
        .CO({\n_0_time_out_counter_reg[4]_i_1__4 ,\n_1_time_out_counter_reg[4]_i_1__4 ,\n_2_time_out_counter_reg[4]_i_1__4 ,\n_3_time_out_counter_reg[4]_i_1__4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[4]_i_1__4 ,\n_5_time_out_counter_reg[4]_i_1__4 ,\n_6_time_out_counter_reg[4]_i_1__4 ,\n_7_time_out_counter_reg[4]_i_1__4 }),
        .S({\n_0_time_out_counter[4]_i_2__4 ,\n_0_time_out_counter[4]_i_3__4 ,\n_0_time_out_counter[4]_i_4__4 ,\n_0_time_out_counter[4]_i_5__4 }));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__4 ),
        .D(\n_6_time_out_counter_reg[4]_i_1__4 ),
        .Q(time_out_counter_reg[5]),
        .R(n_0_reset_time_out_reg));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__4 ),
        .D(\n_5_time_out_counter_reg[4]_i_1__4 ),
        .Q(time_out_counter_reg[6]),
        .R(n_0_reset_time_out_reg));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[7] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__4 ),
        .D(\n_4_time_out_counter_reg[4]_i_1__4 ),
        .Q(time_out_counter_reg[7]),
        .R(n_0_reset_time_out_reg));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[8] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__4 ),
        .D(\n_7_time_out_counter_reg[8]_i_1__4 ),
        .Q(time_out_counter_reg[8]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[8]_i_1__4 
       (.CI(\n_0_time_out_counter_reg[4]_i_1__4 ),
        .CO({\n_0_time_out_counter_reg[8]_i_1__4 ,\n_1_time_out_counter_reg[8]_i_1__4 ,\n_2_time_out_counter_reg[8]_i_1__4 ,\n_3_time_out_counter_reg[8]_i_1__4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[8]_i_1__4 ,\n_5_time_out_counter_reg[8]_i_1__4 ,\n_6_time_out_counter_reg[8]_i_1__4 ,\n_7_time_out_counter_reg[8]_i_1__4 }),
        .S({\n_0_time_out_counter[8]_i_2__4 ,\n_0_time_out_counter[8]_i_3__4 ,\n_0_time_out_counter[8]_i_4__4 ,\n_0_time_out_counter[8]_i_5__4 }));
(* counter = "39" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[9] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__4 ),
        .D(\n_6_time_out_counter_reg[8]_i_1__4 ),
        .Q(time_out_counter_reg[9]),
        .R(n_0_reset_time_out_reg));
LUT6 #(
    .INIT(64'hFF00FF0100000000)) 
     time_out_wait_bypass_i_1__10
       (.I0(\n_0_wait_bypass_count[0]_i_4__10 ),
        .I1(wait_bypass_count_reg[3]),
        .I2(\n_0_wait_bypass_count[0]_i_5__10 ),
        .I3(n_0_time_out_wait_bypass_reg),
        .I4(n_0_rx_fsm_reset_done_int_s3_reg),
        .I5(n_0_run_phase_alignment_int_s3_reg),
        .O(n_0_time_out_wait_bypass_i_1__10));
FDRE #(
    .INIT(1'b0)) 
     time_out_wait_bypass_reg
       (.C(gt5_rxusrclk_in),
        .CE(1'b1),
        .D(n_0_time_out_wait_bypass_i_1__10),
        .Q(n_0_time_out_wait_bypass_reg),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     time_out_wait_bypass_s3_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(time_out_wait_bypass_s2),
        .Q(time_out_wait_bypass_s3),
        .R(1'b0));
LUT2 #(
    .INIT(4'h1)) 
     time_tlock_max_i_10__4
       (.I0(time_out_counter_reg[10]),
        .I1(time_out_counter_reg[11]),
        .O(n_0_time_tlock_max_i_10__4));
LUT2 #(
    .INIT(4'h8)) 
     time_tlock_max_i_11__4
       (.I0(time_out_counter_reg[9]),
        .I1(time_out_counter_reg[8]),
        .O(n_0_time_tlock_max_i_11__4));
LUT2 #(
    .INIT(4'h8)) 
     time_tlock_max_i_12__4
       (.I0(time_out_counter_reg[7]),
        .I1(time_out_counter_reg[6]),
        .O(n_0_time_tlock_max_i_12__4));
LUT2 #(
    .INIT(4'hE)) 
     time_tlock_max_i_13__4
       (.I0(time_out_counter_reg[5]),
        .I1(time_out_counter_reg[4]),
        .O(n_0_time_tlock_max_i_13__4));
LUT2 #(
    .INIT(4'h8)) 
     time_tlock_max_i_14__4
       (.I0(time_out_counter_reg[3]),
        .I1(time_out_counter_reg[2]),
        .O(n_0_time_tlock_max_i_14__4));
LUT2 #(
    .INIT(4'hE)) 
     time_tlock_max_i_15__4
       (.I0(time_out_counter_reg[1]),
        .I1(time_out_counter_reg[0]),
        .O(n_0_time_tlock_max_i_15__4));
LUT2 #(
    .INIT(4'h2)) 
     time_tlock_max_i_16__4
       (.I0(time_out_counter_reg[7]),
        .I1(time_out_counter_reg[6]),
        .O(n_0_time_tlock_max_i_16__4));
LUT2 #(
    .INIT(4'h1)) 
     time_tlock_max_i_17__4
       (.I0(time_out_counter_reg[4]),
        .I1(time_out_counter_reg[5]),
        .O(n_0_time_tlock_max_i_17__4));
LUT2 #(
    .INIT(4'h2)) 
     time_tlock_max_i_18__4
       (.I0(time_out_counter_reg[3]),
        .I1(time_out_counter_reg[2]),
        .O(n_0_time_tlock_max_i_18__4));
LUT2 #(
    .INIT(4'h1)) 
     time_tlock_max_i_19__4
       (.I0(time_out_counter_reg[0]),
        .I1(time_out_counter_reg[1]),
        .O(n_0_time_tlock_max_i_19__4));
LUT3 #(
    .INIT(8'hF8)) 
     time_tlock_max_i_1__10
       (.I0(n_0_check_tlock_max_reg),
        .I1(time_tlock_max1),
        .I2(time_tlock_max),
        .O(n_0_time_tlock_max_i_1__10));
LUT1 #(
    .INIT(2'h1)) 
     time_tlock_max_i_4__4
       (.I0(time_out_counter_reg[16]),
        .O(n_0_time_tlock_max_i_4__4));
LUT2 #(
    .INIT(4'hE)) 
     time_tlock_max_i_6__4
       (.I0(time_out_counter_reg[15]),
        .I1(time_out_counter_reg[14]),
        .O(n_0_time_tlock_max_i_6__4));
LUT2 #(
    .INIT(4'hE)) 
     time_tlock_max_i_7__4
       (.I0(time_out_counter_reg[11]),
        .I1(time_out_counter_reg[10]),
        .O(n_0_time_tlock_max_i_7__4));
LUT2 #(
    .INIT(4'h1)) 
     time_tlock_max_i_8__4
       (.I0(time_out_counter_reg[14]),
        .I1(time_out_counter_reg[15]),
        .O(n_0_time_tlock_max_i_8__4));
LUT2 #(
    .INIT(4'h2)) 
     time_tlock_max_i_9__4
       (.I0(time_out_counter_reg[12]),
        .I1(time_out_counter_reg[13]),
        .O(n_0_time_tlock_max_i_9__4));
FDRE #(
    .INIT(1'b0)) 
     time_tlock_max_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_tlock_max_i_1__10),
        .Q(time_tlock_max),
        .R(n_0_reset_time_out_reg));
CARRY4 time_tlock_max_reg_i_2__4
       (.CI(n_0_time_tlock_max_reg_i_3__4),
        .CO({NLW_time_tlock_max_reg_i_2__4_CO_UNCONNECTED[3:1],time_tlock_max1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,time_out_counter_reg[16]}),
        .O(NLW_time_tlock_max_reg_i_2__4_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,n_0_time_tlock_max_i_4__4}));
CARRY4 time_tlock_max_reg_i_3__4
       (.CI(n_0_time_tlock_max_reg_i_5__4),
        .CO({n_0_time_tlock_max_reg_i_3__4,n_1_time_tlock_max_reg_i_3__4,n_2_time_tlock_max_reg_i_3__4,n_3_time_tlock_max_reg_i_3__4}),
        .CYINIT(1'b0),
        .DI({n_0_time_tlock_max_i_6__4,time_out_counter_reg[13],n_0_time_tlock_max_i_7__4,1'b0}),
        .O(NLW_time_tlock_max_reg_i_3__4_O_UNCONNECTED[3:0]),
        .S({n_0_time_tlock_max_i_8__4,n_0_time_tlock_max_i_9__4,n_0_time_tlock_max_i_10__4,n_0_time_tlock_max_i_11__4}));
CARRY4 time_tlock_max_reg_i_5__4
       (.CI(1'b0),
        .CO({n_0_time_tlock_max_reg_i_5__4,n_1_time_tlock_max_reg_i_5__4,n_2_time_tlock_max_reg_i_5__4,n_3_time_tlock_max_reg_i_5__4}),
        .CYINIT(1'b0),
        .DI({n_0_time_tlock_max_i_12__4,n_0_time_tlock_max_i_13__4,n_0_time_tlock_max_i_14__4,n_0_time_tlock_max_i_15__4}),
        .O(NLW_time_tlock_max_reg_i_5__4_O_UNCONNECTED[3:0]),
        .S({n_0_time_tlock_max_i_16__4,n_0_time_tlock_max_i_17__4,n_0_time_tlock_max_i_18__4,n_0_time_tlock_max_i_19__4}));
LUT1 #(
    .INIT(2'h1)) 
     \wait_bypass_count[0]_i_1__10 
       (.I0(n_0_run_phase_alignment_int_s3_reg),
        .O(\n_0_wait_bypass_count[0]_i_1__10 ));
LUT4 #(
    .INIT(16'h00FE)) 
     \wait_bypass_count[0]_i_2__10 
       (.I0(\n_0_wait_bypass_count[0]_i_4__10 ),
        .I1(wait_bypass_count_reg[3]),
        .I2(\n_0_wait_bypass_count[0]_i_5__10 ),
        .I3(n_0_rx_fsm_reset_done_int_s3_reg),
        .O(\n_0_wait_bypass_count[0]_i_2__10 ));
LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
     \wait_bypass_count[0]_i_4__10 
       (.I0(wait_bypass_count_reg[11]),
        .I1(wait_bypass_count_reg[4]),
        .I2(wait_bypass_count_reg[0]),
        .I3(wait_bypass_count_reg[9]),
        .I4(wait_bypass_count_reg[10]),
        .I5(wait_bypass_count_reg[2]),
        .O(\n_0_wait_bypass_count[0]_i_4__10 ));
LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
     \wait_bypass_count[0]_i_5__10 
       (.I0(wait_bypass_count_reg[1]),
        .I1(wait_bypass_count_reg[6]),
        .I2(wait_bypass_count_reg[5]),
        .I3(wait_bypass_count_reg[12]),
        .I4(wait_bypass_count_reg[8]),
        .I5(wait_bypass_count_reg[7]),
        .O(\n_0_wait_bypass_count[0]_i_5__10 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_6__10 
       (.I0(wait_bypass_count_reg[3]),
        .O(\n_0_wait_bypass_count[0]_i_6__10 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_7__10 
       (.I0(wait_bypass_count_reg[2]),
        .O(\n_0_wait_bypass_count[0]_i_7__10 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_8__10 
       (.I0(wait_bypass_count_reg[1]),
        .O(\n_0_wait_bypass_count[0]_i_8__10 ));
LUT1 #(
    .INIT(2'h1)) 
     \wait_bypass_count[0]_i_9__4 
       (.I0(wait_bypass_count_reg[0]),
        .O(\n_0_wait_bypass_count[0]_i_9__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[12]_i_2__10 
       (.I0(wait_bypass_count_reg[12]),
        .O(\n_0_wait_bypass_count[12]_i_2__10 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_2__10 
       (.I0(wait_bypass_count_reg[7]),
        .O(\n_0_wait_bypass_count[4]_i_2__10 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_3__10 
       (.I0(wait_bypass_count_reg[6]),
        .O(\n_0_wait_bypass_count[4]_i_3__10 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_4__10 
       (.I0(wait_bypass_count_reg[5]),
        .O(\n_0_wait_bypass_count[4]_i_4__10 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_5__10 
       (.I0(wait_bypass_count_reg[4]),
        .O(\n_0_wait_bypass_count[4]_i_5__10 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_2__10 
       (.I0(wait_bypass_count_reg[11]),
        .O(\n_0_wait_bypass_count[8]_i_2__10 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_3__10 
       (.I0(wait_bypass_count_reg[10]),
        .O(\n_0_wait_bypass_count[8]_i_3__10 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_4__10 
       (.I0(wait_bypass_count_reg[9]),
        .O(\n_0_wait_bypass_count[8]_i_4__10 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_5__10 
       (.I0(wait_bypass_count_reg[8]),
        .O(\n_0_wait_bypass_count[8]_i_5__10 ));
(* counter = "40" *) 
   FDRE \wait_bypass_count_reg[0] 
       (.C(gt5_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__10 ),
        .D(\n_7_wait_bypass_count_reg[0]_i_3__10 ),
        .Q(wait_bypass_count_reg[0]),
        .R(\n_0_wait_bypass_count[0]_i_1__10 ));
CARRY4 \wait_bypass_count_reg[0]_i_3__10 
       (.CI(1'b0),
        .CO({\n_0_wait_bypass_count_reg[0]_i_3__10 ,\n_1_wait_bypass_count_reg[0]_i_3__10 ,\n_2_wait_bypass_count_reg[0]_i_3__10 ,\n_3_wait_bypass_count_reg[0]_i_3__10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_wait_bypass_count_reg[0]_i_3__10 ,\n_5_wait_bypass_count_reg[0]_i_3__10 ,\n_6_wait_bypass_count_reg[0]_i_3__10 ,\n_7_wait_bypass_count_reg[0]_i_3__10 }),
        .S({\n_0_wait_bypass_count[0]_i_6__10 ,\n_0_wait_bypass_count[0]_i_7__10 ,\n_0_wait_bypass_count[0]_i_8__10 ,\n_0_wait_bypass_count[0]_i_9__4 }));
(* counter = "40" *) 
   FDRE \wait_bypass_count_reg[10] 
       (.C(gt5_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__10 ),
        .D(\n_5_wait_bypass_count_reg[8]_i_1__10 ),
        .Q(wait_bypass_count_reg[10]),
        .R(\n_0_wait_bypass_count[0]_i_1__10 ));
(* counter = "40" *) 
   FDRE \wait_bypass_count_reg[11] 
       (.C(gt5_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__10 ),
        .D(\n_4_wait_bypass_count_reg[8]_i_1__10 ),
        .Q(wait_bypass_count_reg[11]),
        .R(\n_0_wait_bypass_count[0]_i_1__10 ));
(* counter = "40" *) 
   FDRE \wait_bypass_count_reg[12] 
       (.C(gt5_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__10 ),
        .D(\n_7_wait_bypass_count_reg[12]_i_1__10 ),
        .Q(wait_bypass_count_reg[12]),
        .R(\n_0_wait_bypass_count[0]_i_1__10 ));
CARRY4 \wait_bypass_count_reg[12]_i_1__10 
       (.CI(\n_0_wait_bypass_count_reg[8]_i_1__10 ),
        .CO(\NLW_wait_bypass_count_reg[12]_i_1__10_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_wait_bypass_count_reg[12]_i_1__10_O_UNCONNECTED [3:1],\n_7_wait_bypass_count_reg[12]_i_1__10 }),
        .S({1'b0,1'b0,1'b0,\n_0_wait_bypass_count[12]_i_2__10 }));
(* counter = "40" *) 
   FDRE \wait_bypass_count_reg[1] 
       (.C(gt5_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__10 ),
        .D(\n_6_wait_bypass_count_reg[0]_i_3__10 ),
        .Q(wait_bypass_count_reg[1]),
        .R(\n_0_wait_bypass_count[0]_i_1__10 ));
(* counter = "40" *) 
   FDRE \wait_bypass_count_reg[2] 
       (.C(gt5_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__10 ),
        .D(\n_5_wait_bypass_count_reg[0]_i_3__10 ),
        .Q(wait_bypass_count_reg[2]),
        .R(\n_0_wait_bypass_count[0]_i_1__10 ));
(* counter = "40" *) 
   FDRE \wait_bypass_count_reg[3] 
       (.C(gt5_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__10 ),
        .D(\n_4_wait_bypass_count_reg[0]_i_3__10 ),
        .Q(wait_bypass_count_reg[3]),
        .R(\n_0_wait_bypass_count[0]_i_1__10 ));
(* counter = "40" *) 
   FDRE \wait_bypass_count_reg[4] 
       (.C(gt5_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__10 ),
        .D(\n_7_wait_bypass_count_reg[4]_i_1__10 ),
        .Q(wait_bypass_count_reg[4]),
        .R(\n_0_wait_bypass_count[0]_i_1__10 ));
CARRY4 \wait_bypass_count_reg[4]_i_1__10 
       (.CI(\n_0_wait_bypass_count_reg[0]_i_3__10 ),
        .CO({\n_0_wait_bypass_count_reg[4]_i_1__10 ,\n_1_wait_bypass_count_reg[4]_i_1__10 ,\n_2_wait_bypass_count_reg[4]_i_1__10 ,\n_3_wait_bypass_count_reg[4]_i_1__10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_wait_bypass_count_reg[4]_i_1__10 ,\n_5_wait_bypass_count_reg[4]_i_1__10 ,\n_6_wait_bypass_count_reg[4]_i_1__10 ,\n_7_wait_bypass_count_reg[4]_i_1__10 }),
        .S({\n_0_wait_bypass_count[4]_i_2__10 ,\n_0_wait_bypass_count[4]_i_3__10 ,\n_0_wait_bypass_count[4]_i_4__10 ,\n_0_wait_bypass_count[4]_i_5__10 }));
(* counter = "40" *) 
   FDRE \wait_bypass_count_reg[5] 
       (.C(gt5_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__10 ),
        .D(\n_6_wait_bypass_count_reg[4]_i_1__10 ),
        .Q(wait_bypass_count_reg[5]),
        .R(\n_0_wait_bypass_count[0]_i_1__10 ));
(* counter = "40" *) 
   FDRE \wait_bypass_count_reg[6] 
       (.C(gt5_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__10 ),
        .D(\n_5_wait_bypass_count_reg[4]_i_1__10 ),
        .Q(wait_bypass_count_reg[6]),
        .R(\n_0_wait_bypass_count[0]_i_1__10 ));
(* counter = "40" *) 
   FDRE \wait_bypass_count_reg[7] 
       (.C(gt5_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__10 ),
        .D(\n_4_wait_bypass_count_reg[4]_i_1__10 ),
        .Q(wait_bypass_count_reg[7]),
        .R(\n_0_wait_bypass_count[0]_i_1__10 ));
(* counter = "40" *) 
   FDRE \wait_bypass_count_reg[8] 
       (.C(gt5_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__10 ),
        .D(\n_7_wait_bypass_count_reg[8]_i_1__10 ),
        .Q(wait_bypass_count_reg[8]),
        .R(\n_0_wait_bypass_count[0]_i_1__10 ));
CARRY4 \wait_bypass_count_reg[8]_i_1__10 
       (.CI(\n_0_wait_bypass_count_reg[4]_i_1__10 ),
        .CO({\n_0_wait_bypass_count_reg[8]_i_1__10 ,\n_1_wait_bypass_count_reg[8]_i_1__10 ,\n_2_wait_bypass_count_reg[8]_i_1__10 ,\n_3_wait_bypass_count_reg[8]_i_1__10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_wait_bypass_count_reg[8]_i_1__10 ,\n_5_wait_bypass_count_reg[8]_i_1__10 ,\n_6_wait_bypass_count_reg[8]_i_1__10 ,\n_7_wait_bypass_count_reg[8]_i_1__10 }),
        .S({\n_0_wait_bypass_count[8]_i_2__10 ,\n_0_wait_bypass_count[8]_i_3__10 ,\n_0_wait_bypass_count[8]_i_4__10 ,\n_0_wait_bypass_count[8]_i_5__10 }));
(* counter = "40" *) 
   FDRE \wait_bypass_count_reg[9] 
       (.C(gt5_rxusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__10 ),
        .D(\n_6_wait_bypass_count_reg[8]_i_1__10 ),
        .Q(wait_bypass_count_reg[9]),
        .R(\n_0_wait_bypass_count[0]_i_1__10 ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair243" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \wait_time_cnt[0]_i_1__10 
       (.I0(wait_time_cnt_reg__0[0]),
        .O(wait_time_cnt0__10[0]));
(* SOFT_HLUTNM = "soft_lutpair243" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \wait_time_cnt[1]_i_1__10 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .O(\n_0_wait_time_cnt[1]_i_1__10 ));
LUT3 #(
    .INIT(8'hE1)) 
     \wait_time_cnt[2]_i_1__10 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[2]),
        .O(wait_time_cnt0__10[2]));
(* SOFT_HLUTNM = "soft_lutpair221" *) 
   LUT4 #(
    .INIT(16'hFE01)) 
     \wait_time_cnt[3]_i_1__10 
       (.I0(wait_time_cnt_reg__0[2]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[3]),
        .O(wait_time_cnt0__10[3]));
(* SOFT_HLUTNM = "soft_lutpair221" *) 
   LUT5 #(
    .INIT(32'hFFFE0001)) 
     \wait_time_cnt[4]_i_1__10 
       (.I0(wait_time_cnt_reg__0[3]),
        .I1(wait_time_cnt_reg__0[2]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[1]),
        .I4(wait_time_cnt_reg__0[4]),
        .O(wait_time_cnt0__10[4]));
LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
     \wait_time_cnt[5]_i_1__10 
       (.I0(wait_time_cnt_reg__0[4]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[2]),
        .I4(wait_time_cnt_reg__0[3]),
        .I5(wait_time_cnt_reg__0[5]),
        .O(wait_time_cnt0__10[5]));
LUT6 #(
    .INIT(64'h00000000000000FE)) 
     \wait_time_cnt[6]_i_1__10 
       (.I0(check_tlock_max),
        .I1(\n_0_FSM_onehot_rx_state_reg[2] ),
        .I2(\n_0_FSM_onehot_rx_state[10]_i_2__4 ),
        .I3(\n_0_FSM_onehot_rx_state_reg[7] ),
        .I4(\n_0_FSM_onehot_rx_state_reg[8] ),
        .I5(\n_0_wait_time_cnt[6]_i_4__10 ),
        .O(\n_0_wait_time_cnt[6]_i_1__10 ));
LUT2 #(
    .INIT(4'hE)) 
     \wait_time_cnt[6]_i_2__4 
       (.I0(\n_0_wait_time_cnt[6]_i_5 ),
        .I1(wait_time_cnt_reg__0[6]),
        .O(\n_0_wait_time_cnt[6]_i_2__4 ));
(* SOFT_HLUTNM = "soft_lutpair242" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \wait_time_cnt[6]_i_3__9 
       (.I0(\n_0_wait_time_cnt[6]_i_5 ),
        .I1(wait_time_cnt_reg__0[6]),
        .O(wait_time_cnt0__10[6]));
(* SOFT_HLUTNM = "soft_lutpair227" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \wait_time_cnt[6]_i_4__10 
       (.I0(\n_0_FSM_onehot_rx_state_reg[11] ),
        .I1(\n_0_FSM_onehot_rx_state_reg[3] ),
        .I2(\n_0_FSM_onehot_rx_state_reg[4] ),
        .I3(run_phase_alignment_int),
        .I4(\n_0_FSM_onehot_rx_state_reg[10] ),
        .O(\n_0_wait_time_cnt[6]_i_4__10 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \wait_time_cnt[6]_i_5 
       (.I0(wait_time_cnt_reg__0[5]),
        .I1(wait_time_cnt_reg__0[3]),
        .I2(wait_time_cnt_reg__0[2]),
        .I3(wait_time_cnt_reg__0[0]),
        .I4(wait_time_cnt_reg__0[1]),
        .I5(wait_time_cnt_reg__0[4]),
        .O(\n_0_wait_time_cnt[6]_i_5 ));
(* counter = "38" *) 
   FDRE \wait_time_cnt_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__4 ),
        .D(wait_time_cnt0__10[0]),
        .Q(wait_time_cnt_reg__0[0]),
        .R(\n_0_wait_time_cnt[6]_i_1__10 ));
(* counter = "38" *) 
   FDRE \wait_time_cnt_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__4 ),
        .D(\n_0_wait_time_cnt[1]_i_1__10 ),
        .Q(wait_time_cnt_reg__0[1]),
        .R(\n_0_wait_time_cnt[6]_i_1__10 ));
(* counter = "38" *) 
   FDSE \wait_time_cnt_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__4 ),
        .D(wait_time_cnt0__10[2]),
        .Q(wait_time_cnt_reg__0[2]),
        .S(\n_0_wait_time_cnt[6]_i_1__10 ));
(* counter = "38" *) 
   FDRE \wait_time_cnt_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__4 ),
        .D(wait_time_cnt0__10[3]),
        .Q(wait_time_cnt_reg__0[3]),
        .R(\n_0_wait_time_cnt[6]_i_1__10 ));
(* counter = "38" *) 
   FDRE \wait_time_cnt_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__4 ),
        .D(wait_time_cnt0__10[4]),
        .Q(wait_time_cnt_reg__0[4]),
        .R(\n_0_wait_time_cnt[6]_i_1__10 ));
(* counter = "38" *) 
   FDSE \wait_time_cnt_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__4 ),
        .D(wait_time_cnt0__10[5]),
        .Q(wait_time_cnt_reg__0[5]),
        .S(\n_0_wait_time_cnt[6]_i_1__10 ));
(* counter = "38" *) 
   FDSE \wait_time_cnt_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__4 ),
        .D(wait_time_cnt0__10[6]),
        .Q(wait_time_cnt_reg__0[6]),
        .S(\n_0_wait_time_cnt[6]_i_1__10 ));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_TX_STARTUP_FSM" *) 
module gt64_rtm6r_gt64_rtm6r_TX_STARTUP_FSM__parameterized0
   (GTTXRESET,
    data_in,
    GT0_TX_FSM_RESET_DONE_OUT,
    TXUSERRDY,
    SYSCLK_IN,
    gt0_txusrclk_in,
    SOFT_RESET_IN,
    gt0_txresetdone_out,
    gt0_cplllock_out);
  output GTTXRESET;
  output data_in;
  output GT0_TX_FSM_RESET_DONE_OUT;
  output TXUSERRDY;
  input SYSCLK_IN;
  input gt0_txusrclk_in;
  input SOFT_RESET_IN;
  input gt0_txresetdone_out;
  input gt0_cplllock_out;

  wire GT0_TX_FSM_RESET_DONE_OUT;
  wire GTTXRESET;
  wire SOFT_RESET_IN;
  wire SYSCLK_IN;
  wire TXUSERRDY;
  wire clear;
  wire data_in;
  wire data_out;
  wire gt0_cplllock_out;
  wire gt0_txresetdone_out;
  wire gt0_txusrclk_in;
  wire [5:0]init_wait_count_reg__0;
  wire [9:0]mmcm_lock_count_reg__0;
  wire mmcm_lock_reclocked;
  wire n_0_CPLL_RESET_i_1;
  wire \n_0_FSM_onehot_tx_state[10]_i_10 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_11__4 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_12__2 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_13__3 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_15 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_17 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_18 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_2 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_3 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_5__2 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_6 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_7 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_8 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_9 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_1 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_2 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_3 ;
  wire \n_0_FSM_onehot_tx_state[3]_i_1 ;
  wire \n_0_FSM_onehot_tx_state[4]_i_1 ;
  wire \n_0_FSM_onehot_tx_state[5]_i_1 ;
  wire \n_0_FSM_onehot_tx_state[6]_i_1 ;
  wire \n_0_FSM_onehot_tx_state[6]_i_2 ;
  wire \n_0_FSM_onehot_tx_state[7]_i_1 ;
  wire \n_0_FSM_onehot_tx_state[7]_i_2 ;
  wire \n_0_FSM_onehot_tx_state[7]_i_3 ;
  wire \n_0_FSM_onehot_tx_state[7]_i_4 ;
  wire \n_0_FSM_onehot_tx_state[8]_i_1 ;
  wire \n_0_FSM_onehot_tx_state[8]_i_2 ;
  wire \n_0_FSM_onehot_tx_state[9]_i_1 ;
  wire \n_0_FSM_onehot_tx_state_reg[10] ;
  wire \n_0_FSM_onehot_tx_state_reg[1] ;
  wire \n_0_FSM_onehot_tx_state_reg[2] ;
  wire \n_0_FSM_onehot_tx_state_reg[3] ;
  wire \n_0_FSM_onehot_tx_state_reg[4] ;
  wire \n_0_FSM_onehot_tx_state_reg[5] ;
  wire \n_0_FSM_onehot_tx_state_reg[6] ;
  wire \n_0_FSM_onehot_tx_state_reg[7] ;
  wire \n_0_FSM_onehot_tx_state_reg[8] ;
  wire n_0_TXUSERRDY_i_1;
  wire n_0_TXUSERRDY_i_2;
  wire n_0_gttxreset_i_i_1;
  wire n_0_gttxreset_i_i_2;
  wire \n_0_init_wait_count[0]_i_1 ;
  wire \n_0_init_wait_count[5]_i_1 ;
  wire n_0_init_wait_done_i_1;
  wire n_0_init_wait_done_i_2;
  wire n_0_init_wait_done_reg;
  wire \n_0_mmcm_lock_count[0]_i_1 ;
  wire \n_0_mmcm_lock_count[9]_i_2 ;
  wire \n_0_mmcm_lock_count[9]_i_4 ;
  wire n_0_mmcm_lock_reclocked_i_2;
  wire n_0_pll_reset_asserted_i_1;
  wire n_0_pll_reset_asserted_i_2;
  wire n_0_pll_reset_asserted_i_3__1;
  wire n_0_pll_reset_asserted_i_4__1;
  wire n_0_pll_reset_asserted_reg;
  wire n_0_reset_time_out_i_3;
  wire n_0_reset_time_out_i_5__4;
  wire n_0_reset_time_out_i_7;
  wire n_0_run_phase_alignment_int_i_1;
  wire n_0_run_phase_alignment_int_i_2;
  wire n_0_run_phase_alignment_int_i_3;
  wire n_0_run_phase_alignment_int_reg;
  wire n_0_sync_CPLLLOCK;
  wire n_0_sync_mmcm_lock_reclocked;
  wire n_0_time_out_2ms_i_1__5;
  wire n_0_time_out_2ms_i_2;
  wire n_0_time_out_2ms_i_3;
  wire n_0_time_out_2ms_i_4__0;
  wire n_0_time_out_2ms_reg;
  wire n_0_time_out_500us_i_1;
  wire n_0_time_out_500us_i_2;
  wire n_0_time_out_500us_i_3;
  wire n_0_time_out_500us_reg;
  wire \n_0_time_out_counter[0]_i_1__7 ;
  wire \n_0_time_out_counter[0]_i_3 ;
  wire \n_0_time_out_counter[0]_i_4 ;
  wire \n_0_time_out_counter[0]_i_5__0 ;
  wire \n_0_time_out_counter[0]_i_6__5 ;
  wire \n_0_time_out_counter[0]_i_7__7 ;
  wire \n_0_time_out_counter[0]_i_8__7 ;
  wire \n_0_time_out_counter[0]_i_9 ;
  wire \n_0_time_out_counter[12]_i_2__5 ;
  wire \n_0_time_out_counter[12]_i_3__5 ;
  wire \n_0_time_out_counter[12]_i_4__5 ;
  wire \n_0_time_out_counter[12]_i_5__5 ;
  wire \n_0_time_out_counter[16]_i_2__5 ;
  wire \n_0_time_out_counter[4]_i_2__5 ;
  wire \n_0_time_out_counter[4]_i_3__5 ;
  wire \n_0_time_out_counter[4]_i_4__5 ;
  wire \n_0_time_out_counter[4]_i_5__5 ;
  wire \n_0_time_out_counter[8]_i_2__5 ;
  wire \n_0_time_out_counter[8]_i_3__5 ;
  wire \n_0_time_out_counter[8]_i_4__5 ;
  wire \n_0_time_out_counter[8]_i_5__5 ;
  wire \n_0_time_out_counter_reg[0]_i_2__5 ;
  wire \n_0_time_out_counter_reg[12]_i_1__5 ;
  wire \n_0_time_out_counter_reg[4]_i_1__5 ;
  wire \n_0_time_out_counter_reg[8]_i_1__5 ;
  wire n_0_time_out_wait_bypass_i_1;
  wire n_0_time_out_wait_bypass_reg;
  wire n_0_time_tlock_max_i_1;
  wire n_0_time_tlock_max_i_2;
  wire n_0_time_tlock_max_i_3;
  wire n_0_time_tlock_max_i_4__5;
  wire n_0_time_tlock_max_i_5;
  wire n_0_time_tlock_max_reg;
  wire n_0_tx_fsm_reset_done_int_i_1;
  wire n_0_tx_fsm_reset_done_int_i_2;
  wire n_0_tx_fsm_reset_done_int_i_3;
  wire \n_0_wait_bypass_count[0]_i_1 ;
  wire \n_0_wait_bypass_count[0]_i_10 ;
  wire \n_0_wait_bypass_count[0]_i_2 ;
  wire \n_0_wait_bypass_count[0]_i_4 ;
  wire \n_0_wait_bypass_count[0]_i_5 ;
  wire \n_0_wait_bypass_count[0]_i_6 ;
  wire \n_0_wait_bypass_count[0]_i_7 ;
  wire \n_0_wait_bypass_count[0]_i_8 ;
  wire \n_0_wait_bypass_count[0]_i_9__5 ;
  wire \n_0_wait_bypass_count[12]_i_2 ;
  wire \n_0_wait_bypass_count[12]_i_3 ;
  wire \n_0_wait_bypass_count[12]_i_4 ;
  wire \n_0_wait_bypass_count[12]_i_5 ;
  wire \n_0_wait_bypass_count[16]_i_2 ;
  wire \n_0_wait_bypass_count[4]_i_2 ;
  wire \n_0_wait_bypass_count[4]_i_3 ;
  wire \n_0_wait_bypass_count[4]_i_4 ;
  wire \n_0_wait_bypass_count[4]_i_5 ;
  wire \n_0_wait_bypass_count[8]_i_2 ;
  wire \n_0_wait_bypass_count[8]_i_3 ;
  wire \n_0_wait_bypass_count[8]_i_4 ;
  wire \n_0_wait_bypass_count[8]_i_5 ;
  wire \n_0_wait_bypass_count_reg[0]_i_3 ;
  wire \n_0_wait_bypass_count_reg[12]_i_1 ;
  wire \n_0_wait_bypass_count_reg[4]_i_1 ;
  wire \n_0_wait_bypass_count_reg[8]_i_1 ;
  wire \n_0_wait_time_cnt[1]_i_1 ;
  wire \n_0_wait_time_cnt[6]_i_4 ;
  wire \n_0_wait_time_cnt[6]_i_5__5 ;
  wire n_1_sync_CPLLLOCK;
  wire n_1_sync_mmcm_lock_reclocked;
  wire \n_1_time_out_counter_reg[0]_i_2__5 ;
  wire \n_1_time_out_counter_reg[12]_i_1__5 ;
  wire \n_1_time_out_counter_reg[4]_i_1__5 ;
  wire \n_1_time_out_counter_reg[8]_i_1__5 ;
  wire \n_1_wait_bypass_count_reg[0]_i_3 ;
  wire \n_1_wait_bypass_count_reg[12]_i_1 ;
  wire \n_1_wait_bypass_count_reg[4]_i_1 ;
  wire \n_1_wait_bypass_count_reg[8]_i_1 ;
  wire \n_2_time_out_counter_reg[0]_i_2__5 ;
  wire \n_2_time_out_counter_reg[12]_i_1__5 ;
  wire \n_2_time_out_counter_reg[4]_i_1__5 ;
  wire \n_2_time_out_counter_reg[8]_i_1__5 ;
  wire \n_2_wait_bypass_count_reg[0]_i_3 ;
  wire \n_2_wait_bypass_count_reg[12]_i_1 ;
  wire \n_2_wait_bypass_count_reg[4]_i_1 ;
  wire \n_2_wait_bypass_count_reg[8]_i_1 ;
  wire \n_3_time_out_counter_reg[0]_i_2__5 ;
  wire \n_3_time_out_counter_reg[12]_i_1__5 ;
  wire \n_3_time_out_counter_reg[4]_i_1__5 ;
  wire \n_3_time_out_counter_reg[8]_i_1__5 ;
  wire \n_3_wait_bypass_count_reg[0]_i_3 ;
  wire \n_3_wait_bypass_count_reg[12]_i_1 ;
  wire \n_3_wait_bypass_count_reg[4]_i_1 ;
  wire \n_3_wait_bypass_count_reg[8]_i_1 ;
  wire \n_4_time_out_counter_reg[0]_i_2__5 ;
  wire \n_4_time_out_counter_reg[12]_i_1__5 ;
  wire \n_4_time_out_counter_reg[4]_i_1__5 ;
  wire \n_4_time_out_counter_reg[8]_i_1__5 ;
  wire \n_4_wait_bypass_count_reg[0]_i_3 ;
  wire \n_4_wait_bypass_count_reg[12]_i_1 ;
  wire \n_4_wait_bypass_count_reg[4]_i_1 ;
  wire \n_4_wait_bypass_count_reg[8]_i_1 ;
  wire \n_5_time_out_counter_reg[0]_i_2__5 ;
  wire \n_5_time_out_counter_reg[12]_i_1__5 ;
  wire \n_5_time_out_counter_reg[4]_i_1__5 ;
  wire \n_5_time_out_counter_reg[8]_i_1__5 ;
  wire \n_5_wait_bypass_count_reg[0]_i_3 ;
  wire \n_5_wait_bypass_count_reg[12]_i_1 ;
  wire \n_5_wait_bypass_count_reg[4]_i_1 ;
  wire \n_5_wait_bypass_count_reg[8]_i_1 ;
  wire \n_6_time_out_counter_reg[0]_i_2__5 ;
  wire \n_6_time_out_counter_reg[12]_i_1__5 ;
  wire \n_6_time_out_counter_reg[4]_i_1__5 ;
  wire \n_6_time_out_counter_reg[8]_i_1__5 ;
  wire \n_6_wait_bypass_count_reg[0]_i_3 ;
  wire \n_6_wait_bypass_count_reg[12]_i_1 ;
  wire \n_6_wait_bypass_count_reg[4]_i_1 ;
  wire \n_6_wait_bypass_count_reg[8]_i_1 ;
  wire \n_7_time_out_counter_reg[0]_i_2__5 ;
  wire \n_7_time_out_counter_reg[12]_i_1__5 ;
  wire \n_7_time_out_counter_reg[16]_i_1__5 ;
  wire \n_7_time_out_counter_reg[4]_i_1__5 ;
  wire \n_7_time_out_counter_reg[8]_i_1__5 ;
  wire \n_7_wait_bypass_count_reg[0]_i_3 ;
  wire \n_7_wait_bypass_count_reg[12]_i_1 ;
  wire \n_7_wait_bypass_count_reg[16]_i_1 ;
  wire \n_7_wait_bypass_count_reg[4]_i_1 ;
  wire \n_7_wait_bypass_count_reg[8]_i_1 ;
  wire [5:1]p_0_in;
  wire [9:1]p_0_in__0;
  wire reset_time_out;
  wire run_phase_alignment_int;
  wire run_phase_alignment_int_s3;
  wire sel;
  wire [16:0]time_out_counter_reg;
  wire time_out_wait_bypass_s2;
  wire time_out_wait_bypass_s3;
  wire tx_fsm_reset_done_int_s2;
  wire tx_fsm_reset_done_int_s3;
  wire txresetdone_s2;
  wire txresetdone_s3;
  wire [16:0]wait_bypass_count_reg;
  wire [6:0]wait_time_cnt0;
  wire [6:0]wait_time_cnt_reg__0;
  wire [3:0]\NLW_time_out_counter_reg[16]_i_1__5_CO_UNCONNECTED ;
  wire [3:1]\NLW_time_out_counter_reg[16]_i_1__5_O_UNCONNECTED ;
  wire [3:0]\NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED ;

LUT3 #(
    .INIT(8'h74)) 
     CPLL_RESET_i_1
       (.I0(n_0_pll_reset_asserted_reg),
        .I1(\n_0_FSM_onehot_tx_state[3]_i_1 ),
        .I2(data_in),
        .O(n_0_CPLL_RESET_i_1));
FDRE #(
    .INIT(1'b0)) 
     CPLL_RESET_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_CPLL_RESET_i_1),
        .Q(data_in),
        .R(SOFT_RESET_IN));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT5 #(
    .INIT(32'hFFFFFFF2)) 
     \FSM_onehot_tx_state[10]_i_10 
       (.I0(n_0_time_tlock_max_reg),
        .I1(reset_time_out),
        .I2(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I4(mmcm_lock_reclocked),
        .O(\n_0_FSM_onehot_tx_state[10]_i_10 ));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \FSM_onehot_tx_state[10]_i_11__4 
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[7] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_11__4 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_tx_state[10]_i_12__2 
       (.I0(wait_time_cnt_reg__0[6]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(\n_0_wait_time_cnt[6]_i_5__5 ),
        .I4(wait_time_cnt_reg__0[4]),
        .I5(wait_time_cnt_reg__0[5]),
        .O(\n_0_FSM_onehot_tx_state[10]_i_12__2 ));
LUT6 #(
    .INIT(64'hAAAAAAA9AAAAAAAA)) 
     \FSM_onehot_tx_state[10]_i_13__3 
       (.I0(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I5(\n_0_FSM_onehot_tx_state[10]_i_11__4 ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_13__3 ));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \FSM_onehot_tx_state[10]_i_15 
       (.I0(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I3(run_phase_alignment_int),
        .O(\n_0_FSM_onehot_tx_state[10]_i_15 ));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     \FSM_onehot_tx_state[10]_i_17 
       (.I0(n_0_init_wait_done_reg),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I5(n_0_TXUSERRDY_i_2),
        .O(\n_0_FSM_onehot_tx_state[10]_i_17 ));
LUT2 #(
    .INIT(4'hB)) 
     \FSM_onehot_tx_state[10]_i_18 
       (.I0(reset_time_out),
        .I1(n_0_time_out_500us_reg),
        .O(\n_0_FSM_onehot_tx_state[10]_i_18 ));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT5 #(
    .INIT(32'h00000020)) 
     \FSM_onehot_tx_state[10]_i_2 
       (.I0(\n_0_FSM_onehot_tx_state[10]_i_6 ),
        .I1(time_out_wait_bypass_s3),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_2 ));
LUT6 #(
    .INIT(64'h7707770700003707)) 
     \FSM_onehot_tx_state[10]_i_3 
       (.I0(\n_0_FSM_onehot_tx_state[10]_i_7 ),
        .I1(\n_0_FSM_onehot_tx_state[10]_i_8 ),
        .I2(\n_0_FSM_onehot_tx_state[10]_i_9 ),
        .I3(\n_0_FSM_onehot_tx_state[10]_i_10 ),
        .I4(\n_0_FSM_onehot_tx_state[10]_i_11__4 ),
        .I5(\n_0_FSM_onehot_tx_state[10]_i_12__2 ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_tx_state[10]_i_5__2 
       (.I0(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I4(run_phase_alignment_int),
        .I5(\n_0_FSM_onehot_tx_state[10]_i_12__2 ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_5__2 ));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     \FSM_onehot_tx_state[10]_i_6 
       (.I0(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I3(\n_0_FSM_onehot_tx_state[10]_i_8 ),
        .I4(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[4] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_6 ));
LUT6 #(
    .INIT(64'h0000001000003333)) 
     \FSM_onehot_tx_state[10]_i_7 
       (.I0(txresetdone_s3),
        .I1(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I2(\n_0_FSM_onehot_tx_state[10]_i_18 ),
        .I3(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I4(run_phase_alignment_int),
        .I5(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_tx_state[10]_i_8 
       (.I0(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[6] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_tx_state[10]_i_9 
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[10] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_9 ));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     \FSM_onehot_tx_state[2]_i_1 
       (.I0(\n_0_FSM_onehot_tx_state[2]_i_2 ),
        .I1(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[10] ),
        .O(\n_0_FSM_onehot_tx_state[2]_i_1 ));
LUT6 #(
    .INIT(64'h004055DD00400088)) 
     \FSM_onehot_tx_state[2]_i_2 
       (.I0(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_tx_state[8]_i_2 ),
        .I2(n_0_time_out_2ms_reg),
        .I3(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I5(\n_0_FSM_onehot_tx_state[2]_i_3 ),
        .O(\n_0_FSM_onehot_tx_state[2]_i_2 ));
LUT6 #(
    .INIT(64'h0033034400000344)) 
     \FSM_onehot_tx_state[2]_i_3 
       (.I0(\n_0_FSM_onehot_tx_state[7]_i_3 ),
        .I1(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I2(\n_0_FSM_onehot_tx_state[10]_i_18 ),
        .I3(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I4(run_phase_alignment_int),
        .I5(time_out_wait_bypass_s3),
        .O(\n_0_FSM_onehot_tx_state[2]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000000800)) 
     \FSM_onehot_tx_state[3]_i_1 
       (.I0(n_0_tx_fsm_reset_done_int_i_2),
        .I1(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I3(\n_0_FSM_onehot_tx_state[6]_i_2 ),
        .I4(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[4] ),
        .O(\n_0_FSM_onehot_tx_state[3]_i_1 ));
LUT6 #(
    .INIT(64'h0000020000000000)) 
     \FSM_onehot_tx_state[4]_i_1 
       (.I0(n_0_tx_fsm_reset_done_int_i_2),
        .I1(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I3(\n_0_FSM_onehot_tx_state[6]_i_2 ),
        .I4(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[3] ),
        .O(\n_0_FSM_onehot_tx_state[4]_i_1 ));
LUT6 #(
    .INIT(64'h0000020000000000)) 
     \FSM_onehot_tx_state[5]_i_1 
       (.I0(\n_0_FSM_onehot_tx_state[7]_i_4 ),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I4(n_0_time_out_2ms_reg),
        .I5(n_0_tx_fsm_reset_done_int_i_2),
        .O(\n_0_FSM_onehot_tx_state[5]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000800)) 
     \FSM_onehot_tx_state[6]_i_1 
       (.I0(n_0_tx_fsm_reset_done_int_i_3),
        .I1(\n_0_FSM_onehot_tx_state[6]_i_2 ),
        .I2(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(\n_0_FSM_onehot_tx_state[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_tx_state[6]_i_2 
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_tx_state_reg[10] ),
        .O(\n_0_FSM_onehot_tx_state[6]_i_2 ));
LUT6 #(
    .INIT(64'h1000000000000000)) 
     \FSM_onehot_tx_state[7]_i_1 
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I3(\n_0_FSM_onehot_tx_state[7]_i_2 ),
        .I4(\n_0_FSM_onehot_tx_state[7]_i_3 ),
        .I5(\n_0_FSM_onehot_tx_state[7]_i_4 ),
        .O(\n_0_FSM_onehot_tx_state[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_tx_state[7]_i_2 
       (.I0(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .O(\n_0_FSM_onehot_tx_state[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT3 #(
    .INIT(8'hEF)) 
     \FSM_onehot_tx_state[7]_i_3 
       (.I0(reset_time_out),
        .I1(mmcm_lock_reclocked),
        .I2(n_0_time_tlock_max_reg),
        .O(\n_0_FSM_onehot_tx_state[7]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_tx_state[7]_i_4 
       (.I0(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[10] ),
        .O(\n_0_FSM_onehot_tx_state[7]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000000800)) 
     \FSM_onehot_tx_state[8]_i_1 
       (.I0(n_0_tx_fsm_reset_done_int_i_3),
        .I1(\n_0_FSM_onehot_tx_state[8]_i_2 ),
        .I2(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[5] ),
        .O(\n_0_FSM_onehot_tx_state[8]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_tx_state[8]_i_2 
       (.I0(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I1(run_phase_alignment_int),
        .O(\n_0_FSM_onehot_tx_state[8]_i_2 ));
LUT6 #(
    .INIT(64'h0008000000080008)) 
     \FSM_onehot_tx_state[9]_i_1 
       (.I0(\n_0_FSM_onehot_tx_state[10]_i_6 ),
        .I1(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I4(reset_time_out),
        .I5(n_0_time_out_500us_reg),
        .O(\n_0_FSM_onehot_tx_state[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[10] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[10]_i_2 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[10] ),
        .R(SOFT_RESET_IN));
FDSE #(
    .INIT(1'b1)) 
     \FSM_onehot_tx_state_reg[1] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_tx_state_reg[1] ),
        .S(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[2] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[2]_i_1 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[2] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[3] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[3]_i_1 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[3] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[4] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[4]_i_1 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[4] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[5] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[5]_i_1 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[5] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[6] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[6]_i_1 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[6] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[7] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[7]_i_1 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[7] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[8] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[8]_i_1 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[8] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[9] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[9]_i_1 ),
        .Q(run_phase_alignment_int),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'hFFFFEFFF00100000)) 
     TXUSERRDY_i_1
       (.I0(n_0_TXUSERRDY_i_2),
        .I1(n_0_pll_reset_asserted_i_3__1),
        .I2(\n_0_FSM_onehot_tx_state[6]_i_2 ),
        .I3(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I5(TXUSERRDY),
        .O(n_0_TXUSERRDY_i_1));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     TXUSERRDY_i_2
       (.I0(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[5] ),
        .O(n_0_TXUSERRDY_i_2));
FDRE #(
    .INIT(1'b0)) 
     TXUSERRDY_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_TXUSERRDY_i_1),
        .Q(TXUSERRDY),
        .R(SOFT_RESET_IN));
LUT5 #(
    .INIT(32'hFFF70020)) 
     gttxreset_i_i_1
       (.I0(n_0_gttxreset_i_i_2),
        .I1(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I4(GTTXRESET),
        .O(n_0_gttxreset_i_i_1));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     gttxreset_i_i_2
       (.I0(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I3(\n_0_FSM_onehot_tx_state[6]_i_2 ),
        .I4(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(n_0_gttxreset_i_i_2));
FDRE #(
    .INIT(1'b0)) 
     gttxreset_i_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_gttxreset_i_i_1),
        .Q(GTTXRESET),
        .R(SOFT_RESET_IN));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \init_wait_count[0]_i_1 
       (.I0(init_wait_count_reg__0[0]),
        .O(\n_0_init_wait_count[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \init_wait_count[1]_i_1 
       (.I0(init_wait_count_reg__0[1]),
        .I1(init_wait_count_reg__0[0]),
        .O(p_0_in[1]));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \init_wait_count[2]_i_1 
       (.I0(init_wait_count_reg__0[2]),
        .I1(init_wait_count_reg__0[0]),
        .I2(init_wait_count_reg__0[1]),
        .O(p_0_in[2]));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \init_wait_count[3]_i_1 
       (.I0(init_wait_count_reg__0[3]),
        .I1(init_wait_count_reg__0[1]),
        .I2(init_wait_count_reg__0[0]),
        .I3(init_wait_count_reg__0[2]),
        .O(p_0_in[3]));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \init_wait_count[4]_i_1 
       (.I0(init_wait_count_reg__0[4]),
        .I1(init_wait_count_reg__0[2]),
        .I2(init_wait_count_reg__0[0]),
        .I3(init_wait_count_reg__0[1]),
        .I4(init_wait_count_reg__0[3]),
        .O(p_0_in[4]));
LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFFFF)) 
     \init_wait_count[5]_i_1 
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[4]),
        .I2(init_wait_count_reg__0[3]),
        .I3(init_wait_count_reg__0[0]),
        .I4(init_wait_count_reg__0[1]),
        .I5(init_wait_count_reg__0[2]),
        .O(\n_0_init_wait_count[5]_i_1 ));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \init_wait_count[5]_i_2 
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[3]),
        .I2(init_wait_count_reg__0[1]),
        .I3(init_wait_count_reg__0[0]),
        .I4(init_wait_count_reg__0[2]),
        .I5(init_wait_count_reg__0[4]),
        .O(p_0_in[5]));
(* counter = "41" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1 ),
        .CLR(SOFT_RESET_IN),
        .D(\n_0_init_wait_count[0]_i_1 ),
        .Q(init_wait_count_reg__0[0]));
(* counter = "41" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in[1]),
        .Q(init_wait_count_reg__0[1]));
(* counter = "41" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in[2]),
        .Q(init_wait_count_reg__0[2]));
(* counter = "41" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in[3]),
        .Q(init_wait_count_reg__0[3]));
(* counter = "41" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in[4]),
        .Q(init_wait_count_reg__0[4]));
(* counter = "41" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in[5]),
        .Q(init_wait_count_reg__0[5]));
LUT6 #(
    .INIT(64'hFFFFFFFF00000200)) 
     init_wait_done_i_1
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[4]),
        .I2(init_wait_count_reg__0[3]),
        .I3(n_0_init_wait_done_i_2),
        .I4(init_wait_count_reg__0[2]),
        .I5(n_0_init_wait_done_reg),
        .O(n_0_init_wait_done_i_1));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT2 #(
    .INIT(4'h8)) 
     init_wait_done_i_2
       (.I0(init_wait_count_reg__0[1]),
        .I1(init_wait_count_reg__0[0]),
        .O(n_0_init_wait_done_i_2));
FDCE #(
    .INIT(1'b0)) 
     init_wait_done_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .CLR(SOFT_RESET_IN),
        .D(n_0_init_wait_done_i_1),
        .Q(n_0_init_wait_done_reg));
LUT1 #(
    .INIT(2'h1)) 
     \mmcm_lock_count[0]_i_1 
       (.I0(mmcm_lock_count_reg__0[0]),
        .O(\n_0_mmcm_lock_count[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \mmcm_lock_count[1]_i_1 
       (.I0(mmcm_lock_count_reg__0[1]),
        .I1(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__0[1]));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \mmcm_lock_count[2]_i_1 
       (.I0(mmcm_lock_count_reg__0[2]),
        .I1(mmcm_lock_count_reg__0[1]),
        .I2(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__0[2]));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \mmcm_lock_count[3]_i_1 
       (.I0(mmcm_lock_count_reg__0[3]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[1]),
        .I3(mmcm_lock_count_reg__0[2]),
        .O(p_0_in__0[3]));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \mmcm_lock_count[4]_i_1 
       (.I0(mmcm_lock_count_reg__0[4]),
        .I1(mmcm_lock_count_reg__0[3]),
        .I2(mmcm_lock_count_reg__0[2]),
        .I3(mmcm_lock_count_reg__0[1]),
        .I4(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__0[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \mmcm_lock_count[5]_i_1 
       (.I0(mmcm_lock_count_reg__0[5]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[1]),
        .I3(mmcm_lock_count_reg__0[2]),
        .I4(mmcm_lock_count_reg__0[3]),
        .I5(mmcm_lock_count_reg__0[4]),
        .O(p_0_in__0[5]));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \mmcm_lock_count[6]_i_1 
       (.I0(\n_0_mmcm_lock_count[9]_i_4 ),
        .I1(mmcm_lock_count_reg__0[6]),
        .O(p_0_in__0[6]));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT3 #(
    .INIT(8'h9A)) 
     \mmcm_lock_count[7]_i_1 
       (.I0(mmcm_lock_count_reg__0[7]),
        .I1(\n_0_mmcm_lock_count[9]_i_4 ),
        .I2(mmcm_lock_count_reg__0[6]),
        .O(p_0_in__0[7]));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT4 #(
    .INIT(16'hA6AA)) 
     \mmcm_lock_count[8]_i_1 
       (.I0(mmcm_lock_count_reg__0[8]),
        .I1(mmcm_lock_count_reg__0[6]),
        .I2(\n_0_mmcm_lock_count[9]_i_4 ),
        .I3(mmcm_lock_count_reg__0[7]),
        .O(p_0_in__0[8]));
LUT5 #(
    .INIT(32'hF7FFFFFF)) 
     \mmcm_lock_count[9]_i_2 
       (.I0(mmcm_lock_count_reg__0[8]),
        .I1(mmcm_lock_count_reg__0[6]),
        .I2(\n_0_mmcm_lock_count[9]_i_4 ),
        .I3(mmcm_lock_count_reg__0[7]),
        .I4(mmcm_lock_count_reg__0[9]),
        .O(\n_0_mmcm_lock_count[9]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT5 #(
    .INIT(32'hA6AAAAAA)) 
     \mmcm_lock_count[9]_i_3 
       (.I0(mmcm_lock_count_reg__0[9]),
        .I1(mmcm_lock_count_reg__0[7]),
        .I2(\n_0_mmcm_lock_count[9]_i_4 ),
        .I3(mmcm_lock_count_reg__0[6]),
        .I4(mmcm_lock_count_reg__0[8]),
        .O(p_0_in__0[9]));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \mmcm_lock_count[9]_i_4 
       (.I0(mmcm_lock_count_reg__0[1]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[4]),
        .I3(mmcm_lock_count_reg__0[5]),
        .I4(mmcm_lock_count_reg__0[2]),
        .I5(mmcm_lock_count_reg__0[3]),
        .O(\n_0_mmcm_lock_count[9]_i_4 ));
(* counter = "43" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2 ),
        .D(\n_0_mmcm_lock_count[0]_i_1 ),
        .Q(mmcm_lock_count_reg__0[0]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "43" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2 ),
        .D(p_0_in__0[1]),
        .Q(mmcm_lock_count_reg__0[1]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "43" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2 ),
        .D(p_0_in__0[2]),
        .Q(mmcm_lock_count_reg__0[2]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "43" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2 ),
        .D(p_0_in__0[3]),
        .Q(mmcm_lock_count_reg__0[3]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "43" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2 ),
        .D(p_0_in__0[4]),
        .Q(mmcm_lock_count_reg__0[4]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "43" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2 ),
        .D(p_0_in__0[5]),
        .Q(mmcm_lock_count_reg__0[5]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "43" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2 ),
        .D(p_0_in__0[6]),
        .Q(mmcm_lock_count_reg__0[6]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "43" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[7] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2 ),
        .D(p_0_in__0[7]),
        .Q(mmcm_lock_count_reg__0[7]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "43" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[8] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2 ),
        .D(p_0_in__0[8]),
        .Q(mmcm_lock_count_reg__0[8]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "43" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[9] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2 ),
        .D(p_0_in__0[9]),
        .Q(mmcm_lock_count_reg__0[9]),
        .R(n_0_sync_mmcm_lock_reclocked));
LUT2 #(
    .INIT(4'h2)) 
     mmcm_lock_reclocked_i_2
       (.I0(mmcm_lock_count_reg__0[6]),
        .I1(\n_0_mmcm_lock_count[9]_i_4 ),
        .O(n_0_mmcm_lock_reclocked_i_2));
FDRE #(
    .INIT(1'b0)) 
     mmcm_lock_reclocked_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_1_sync_mmcm_lock_reclocked),
        .Q(mmcm_lock_reclocked),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFF0000FFFD0004)) 
     pll_reset_asserted_i_1
       (.I0(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I2(n_0_pll_reset_asserted_i_2),
        .I3(n_0_pll_reset_asserted_i_3__1),
        .I4(n_0_pll_reset_asserted_reg),
        .I5(n_0_pll_reset_asserted_i_4__1),
        .O(n_0_pll_reset_asserted_i_1));
LUT2 #(
    .INIT(4'hE)) 
     pll_reset_asserted_i_2
       (.I0(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I1(run_phase_alignment_int),
        .O(n_0_pll_reset_asserted_i_2));
LUT2 #(
    .INIT(4'hE)) 
     pll_reset_asserted_i_3__1
       (.I0(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[3] ),
        .O(n_0_pll_reset_asserted_i_3__1));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     pll_reset_asserted_i_4__1
       (.I0(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[10] ),
        .O(n_0_pll_reset_asserted_i_4__1));
FDRE #(
    .INIT(1'b0)) 
     pll_reset_asserted_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_pll_reset_asserted_i_1),
        .Q(n_0_pll_reset_asserted_reg),
        .R(SOFT_RESET_IN));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT3 #(
    .INIT(8'h01)) 
     reset_time_out_i_3
       (.I0(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[5] ),
        .O(n_0_reset_time_out_i_3));
LUT2 #(
    .INIT(4'h8)) 
     reset_time_out_i_5__4
       (.I0(txresetdone_s3),
        .I1(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(n_0_reset_time_out_i_5__4));
LUT6 #(
    .INIT(64'h0000000000001044)) 
     reset_time_out_i_7
       (.I0(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I2(n_0_init_wait_done_reg),
        .I3(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I4(run_phase_alignment_int),
        .I5(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(n_0_reset_time_out_i_7));
FDRE #(
    .INIT(1'b0)) 
     reset_time_out_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_1_sync_CPLLLOCK),
        .Q(reset_time_out),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
     run_phase_alignment_int_i_1
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I3(n_0_run_phase_alignment_int_i_2),
        .I4(n_0_run_phase_alignment_int_i_3),
        .I5(n_0_run_phase_alignment_int_reg),
        .O(n_0_run_phase_alignment_int_i_1));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT2 #(
    .INIT(4'hE)) 
     run_phase_alignment_int_i_2
       (.I0(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[6] ),
        .O(n_0_run_phase_alignment_int_i_2));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFF)) 
     run_phase_alignment_int_i_3
       (.I0(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I4(run_phase_alignment_int),
        .I5(\n_0_FSM_onehot_tx_state_reg[2] ),
        .O(n_0_run_phase_alignment_int_i_3));
FDRE #(
    .INIT(1'b0)) 
     run_phase_alignment_int_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_run_phase_alignment_int_i_1),
        .Q(n_0_run_phase_alignment_int_reg),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     run_phase_alignment_int_s3_reg
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(data_out),
        .Q(run_phase_alignment_int_s3),
        .R(1'b0));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_85 sync_CPLLLOCK
       (.E(n_0_sync_CPLLLOCK),
        .I1(\n_0_FSM_onehot_tx_state[10]_i_3 ),
        .I10(n_0_reset_time_out_i_5__4),
        .I11(n_0_init_wait_done_reg),
        .I12(n_0_reset_time_out_i_3),
        .I2(\n_0_FSM_onehot_tx_state[10]_i_5__2 ),
        .I3(\n_0_FSM_onehot_tx_state[10]_i_13__3 ),
        .I4(\n_0_FSM_onehot_tx_state[10]_i_15 ),
        .I5(\n_0_FSM_onehot_tx_state[10]_i_17 ),
        .I6(n_0_time_out_2ms_reg),
        .I7(n_0_tx_fsm_reset_done_int_i_2),
        .I8(n_0_pll_reset_asserted_reg),
        .I9(n_0_reset_time_out_i_7),
        .O1(n_1_sync_CPLLLOCK),
        .Q({\n_0_FSM_onehot_tx_state_reg[10] ,run_phase_alignment_int,\n_0_FSM_onehot_tx_state_reg[8] ,\n_0_FSM_onehot_tx_state_reg[6] ,\n_0_FSM_onehot_tx_state_reg[5] ,\n_0_FSM_onehot_tx_state_reg[4] ,\n_0_FSM_onehot_tx_state_reg[3] ,\n_0_FSM_onehot_tx_state_reg[2] ,\n_0_FSM_onehot_tx_state_reg[1] }),
        .SYSCLK_IN(SYSCLK_IN),
        .gt0_cplllock_out(gt0_cplllock_out),
        .mmcm_lock_reclocked(mmcm_lock_reclocked),
        .reset_time_out(reset_time_out));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_86 sync_TXRESETDONE
       (.SYSCLK_IN(SYSCLK_IN),
        .data_out(txresetdone_s2),
        .gt0_txresetdone_out(gt0_txresetdone_out));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_87 sync_mmcm_lock_reclocked
       (.I1(n_0_mmcm_lock_reclocked_i_2),
        .O1(n_1_sync_mmcm_lock_reclocked),
        .Q(mmcm_lock_count_reg__0[9:7]),
        .SR(n_0_sync_mmcm_lock_reclocked),
        .SYSCLK_IN(SYSCLK_IN),
        .mmcm_lock_reclocked(mmcm_lock_reclocked));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_88 sync_run_phase_alignment_int
       (.data_in(n_0_run_phase_alignment_int_reg),
        .data_out(data_out),
        .gt0_txusrclk_in(gt0_txusrclk_in));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_89 sync_time_out_wait_bypass
       (.SYSCLK_IN(SYSCLK_IN),
        .data_in(n_0_time_out_wait_bypass_reg),
        .data_out(time_out_wait_bypass_s2));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_90 sync_tx_fsm_reset_done_int
       (.GT0_TX_FSM_RESET_DONE_OUT(GT0_TX_FSM_RESET_DONE_OUT),
        .data_out(tx_fsm_reset_done_int_s2),
        .gt0_txusrclk_in(gt0_txusrclk_in));
LUT6 #(
    .INIT(64'h00000000AAABAAAA)) 
     time_out_2ms_i_1__5
       (.I0(n_0_time_out_2ms_reg),
        .I1(n_0_time_out_2ms_i_2),
        .I2(time_out_counter_reg[3]),
        .I3(time_out_counter_reg[4]),
        .I4(n_0_time_out_2ms_i_3),
        .I5(reset_time_out),
        .O(n_0_time_out_2ms_i_1__5));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT2 #(
    .INIT(4'hE)) 
     time_out_2ms_i_2
       (.I0(time_out_counter_reg[11]),
        .I1(time_out_counter_reg[6]),
        .O(n_0_time_out_2ms_i_2));
LUT5 #(
    .INIT(32'h00000020)) 
     time_out_2ms_i_3
       (.I0(n_0_time_out_2ms_i_4__0),
        .I1(\n_0_time_out_counter[0]_i_3 ),
        .I2(time_out_counter_reg[16]),
        .I3(time_out_counter_reg[13]),
        .I4(time_out_counter_reg[8]),
        .O(n_0_time_out_2ms_i_3));
LUT6 #(
    .INIT(64'h0000000000004000)) 
     time_out_2ms_i_4__0
       (.I0(time_out_counter_reg[12]),
        .I1(time_out_counter_reg[5]),
        .I2(time_out_counter_reg[10]),
        .I3(time_out_counter_reg[15]),
        .I4(time_out_counter_reg[2]),
        .I5(time_out_counter_reg[1]),
        .O(n_0_time_out_2ms_i_4__0));
FDRE #(
    .INIT(1'b0)) 
     time_out_2ms_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_out_2ms_i_1__5),
        .Q(n_0_time_out_2ms_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000AAAAEAAA)) 
     time_out_500us_i_1
       (.I0(n_0_time_out_500us_reg),
        .I1(n_0_time_out_500us_i_2),
        .I2(n_0_time_tlock_max_i_3),
        .I3(time_out_counter_reg[8]),
        .I4(time_out_counter_reg[15]),
        .I5(reset_time_out),
        .O(n_0_time_out_500us_i_1));
LUT6 #(
    .INIT(64'h0000020000000000)) 
     time_out_500us_i_2
       (.I0(n_0_time_out_500us_i_3),
        .I1(time_out_counter_reg[10]),
        .I2(time_out_counter_reg[0]),
        .I3(time_out_counter_reg[14]),
        .I4(time_out_counter_reg[9]),
        .I5(time_out_counter_reg[13]),
        .O(n_0_time_out_500us_i_2));
LUT2 #(
    .INIT(4'h2)) 
     time_out_500us_i_3
       (.I0(time_out_counter_reg[5]),
        .I1(time_out_counter_reg[12]),
        .O(n_0_time_out_500us_i_3));
FDRE #(
    .INIT(1'b0)) 
     time_out_500us_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_out_500us_i_1),
        .Q(n_0_time_out_500us_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \time_out_counter[0]_i_1__7 
       (.I0(\n_0_time_out_counter[0]_i_3 ),
        .I1(time_out_counter_reg[11]),
        .I2(\n_0_time_out_counter[0]_i_4 ),
        .I3(time_out_counter_reg[4]),
        .I4(time_out_counter_reg[3]),
        .I5(\n_0_time_out_counter[0]_i_5__0 ),
        .O(\n_0_time_out_counter[0]_i_1__7 ));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT4 #(
    .INIT(16'hEFFF)) 
     \time_out_counter[0]_i_3 
       (.I0(time_out_counter_reg[14]),
        .I1(time_out_counter_reg[0]),
        .I2(time_out_counter_reg[9]),
        .I3(time_out_counter_reg[7]),
        .O(\n_0_time_out_counter[0]_i_3 ));
LUT4 #(
    .INIT(16'hEFFF)) 
     \time_out_counter[0]_i_4 
       (.I0(time_out_counter_reg[1]),
        .I1(time_out_counter_reg[2]),
        .I2(time_out_counter_reg[15]),
        .I3(time_out_counter_reg[10]),
        .O(\n_0_time_out_counter[0]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
     \time_out_counter[0]_i_5__0 
       (.I0(time_out_counter_reg[5]),
        .I1(time_out_counter_reg[6]),
        .I2(time_out_counter_reg[13]),
        .I3(time_out_counter_reg[8]),
        .I4(time_out_counter_reg[12]),
        .I5(time_out_counter_reg[16]),
        .O(\n_0_time_out_counter[0]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_6__5 
       (.I0(time_out_counter_reg[3]),
        .O(\n_0_time_out_counter[0]_i_6__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_7__7 
       (.I0(time_out_counter_reg[2]),
        .O(\n_0_time_out_counter[0]_i_7__7 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_8__7 
       (.I0(time_out_counter_reg[1]),
        .O(\n_0_time_out_counter[0]_i_8__7 ));
LUT1 #(
    .INIT(2'h1)) 
     \time_out_counter[0]_i_9 
       (.I0(time_out_counter_reg[0]),
        .O(\n_0_time_out_counter[0]_i_9 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_2__5 
       (.I0(time_out_counter_reg[15]),
        .O(\n_0_time_out_counter[12]_i_2__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_3__5 
       (.I0(time_out_counter_reg[14]),
        .O(\n_0_time_out_counter[12]_i_3__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_4__5 
       (.I0(time_out_counter_reg[13]),
        .O(\n_0_time_out_counter[12]_i_4__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_5__5 
       (.I0(time_out_counter_reg[12]),
        .O(\n_0_time_out_counter[12]_i_5__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[16]_i_2__5 
       (.I0(time_out_counter_reg[16]),
        .O(\n_0_time_out_counter[16]_i_2__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_2__5 
       (.I0(time_out_counter_reg[7]),
        .O(\n_0_time_out_counter[4]_i_2__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_3__5 
       (.I0(time_out_counter_reg[6]),
        .O(\n_0_time_out_counter[4]_i_3__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_4__5 
       (.I0(time_out_counter_reg[5]),
        .O(\n_0_time_out_counter[4]_i_4__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_5__5 
       (.I0(time_out_counter_reg[4]),
        .O(\n_0_time_out_counter[4]_i_5__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_2__5 
       (.I0(time_out_counter_reg[11]),
        .O(\n_0_time_out_counter[8]_i_2__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_3__5 
       (.I0(time_out_counter_reg[10]),
        .O(\n_0_time_out_counter[8]_i_3__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_4__5 
       (.I0(time_out_counter_reg[9]),
        .O(\n_0_time_out_counter[8]_i_4__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_5__5 
       (.I0(time_out_counter_reg[8]),
        .O(\n_0_time_out_counter[8]_i_5__5 ));
(* counter = "42" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__7 ),
        .D(\n_7_time_out_counter_reg[0]_i_2__5 ),
        .Q(time_out_counter_reg[0]),
        .R(reset_time_out));
CARRY4 \time_out_counter_reg[0]_i_2__5 
       (.CI(1'b0),
        .CO({\n_0_time_out_counter_reg[0]_i_2__5 ,\n_1_time_out_counter_reg[0]_i_2__5 ,\n_2_time_out_counter_reg[0]_i_2__5 ,\n_3_time_out_counter_reg[0]_i_2__5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_time_out_counter_reg[0]_i_2__5 ,\n_5_time_out_counter_reg[0]_i_2__5 ,\n_6_time_out_counter_reg[0]_i_2__5 ,\n_7_time_out_counter_reg[0]_i_2__5 }),
        .S({\n_0_time_out_counter[0]_i_6__5 ,\n_0_time_out_counter[0]_i_7__7 ,\n_0_time_out_counter[0]_i_8__7 ,\n_0_time_out_counter[0]_i_9 }));
(* counter = "42" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[10] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__7 ),
        .D(\n_5_time_out_counter_reg[8]_i_1__5 ),
        .Q(time_out_counter_reg[10]),
        .R(reset_time_out));
(* counter = "42" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[11] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__7 ),
        .D(\n_4_time_out_counter_reg[8]_i_1__5 ),
        .Q(time_out_counter_reg[11]),
        .R(reset_time_out));
(* counter = "42" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[12] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__7 ),
        .D(\n_7_time_out_counter_reg[12]_i_1__5 ),
        .Q(time_out_counter_reg[12]),
        .R(reset_time_out));
CARRY4 \time_out_counter_reg[12]_i_1__5 
       (.CI(\n_0_time_out_counter_reg[8]_i_1__5 ),
        .CO({\n_0_time_out_counter_reg[12]_i_1__5 ,\n_1_time_out_counter_reg[12]_i_1__5 ,\n_2_time_out_counter_reg[12]_i_1__5 ,\n_3_time_out_counter_reg[12]_i_1__5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[12]_i_1__5 ,\n_5_time_out_counter_reg[12]_i_1__5 ,\n_6_time_out_counter_reg[12]_i_1__5 ,\n_7_time_out_counter_reg[12]_i_1__5 }),
        .S({\n_0_time_out_counter[12]_i_2__5 ,\n_0_time_out_counter[12]_i_3__5 ,\n_0_time_out_counter[12]_i_4__5 ,\n_0_time_out_counter[12]_i_5__5 }));
(* counter = "42" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[13] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__7 ),
        .D(\n_6_time_out_counter_reg[12]_i_1__5 ),
        .Q(time_out_counter_reg[13]),
        .R(reset_time_out));
(* counter = "42" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[14] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__7 ),
        .D(\n_5_time_out_counter_reg[12]_i_1__5 ),
        .Q(time_out_counter_reg[14]),
        .R(reset_time_out));
(* counter = "42" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[15] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__7 ),
        .D(\n_4_time_out_counter_reg[12]_i_1__5 ),
        .Q(time_out_counter_reg[15]),
        .R(reset_time_out));
(* counter = "42" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[16] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__7 ),
        .D(\n_7_time_out_counter_reg[16]_i_1__5 ),
        .Q(time_out_counter_reg[16]),
        .R(reset_time_out));
CARRY4 \time_out_counter_reg[16]_i_1__5 
       (.CI(\n_0_time_out_counter_reg[12]_i_1__5 ),
        .CO(\NLW_time_out_counter_reg[16]_i_1__5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_time_out_counter_reg[16]_i_1__5_O_UNCONNECTED [3:1],\n_7_time_out_counter_reg[16]_i_1__5 }),
        .S({1'b0,1'b0,1'b0,\n_0_time_out_counter[16]_i_2__5 }));
(* counter = "42" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__7 ),
        .D(\n_6_time_out_counter_reg[0]_i_2__5 ),
        .Q(time_out_counter_reg[1]),
        .R(reset_time_out));
(* counter = "42" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__7 ),
        .D(\n_5_time_out_counter_reg[0]_i_2__5 ),
        .Q(time_out_counter_reg[2]),
        .R(reset_time_out));
(* counter = "42" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__7 ),
        .D(\n_4_time_out_counter_reg[0]_i_2__5 ),
        .Q(time_out_counter_reg[3]),
        .R(reset_time_out));
(* counter = "42" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__7 ),
        .D(\n_7_time_out_counter_reg[4]_i_1__5 ),
        .Q(time_out_counter_reg[4]),
        .R(reset_time_out));
CARRY4 \time_out_counter_reg[4]_i_1__5 
       (.CI(\n_0_time_out_counter_reg[0]_i_2__5 ),
        .CO({\n_0_time_out_counter_reg[4]_i_1__5 ,\n_1_time_out_counter_reg[4]_i_1__5 ,\n_2_time_out_counter_reg[4]_i_1__5 ,\n_3_time_out_counter_reg[4]_i_1__5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[4]_i_1__5 ,\n_5_time_out_counter_reg[4]_i_1__5 ,\n_6_time_out_counter_reg[4]_i_1__5 ,\n_7_time_out_counter_reg[4]_i_1__5 }),
        .S({\n_0_time_out_counter[4]_i_2__5 ,\n_0_time_out_counter[4]_i_3__5 ,\n_0_time_out_counter[4]_i_4__5 ,\n_0_time_out_counter[4]_i_5__5 }));
(* counter = "42" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__7 ),
        .D(\n_6_time_out_counter_reg[4]_i_1__5 ),
        .Q(time_out_counter_reg[5]),
        .R(reset_time_out));
(* counter = "42" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__7 ),
        .D(\n_5_time_out_counter_reg[4]_i_1__5 ),
        .Q(time_out_counter_reg[6]),
        .R(reset_time_out));
(* counter = "42" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[7] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__7 ),
        .D(\n_4_time_out_counter_reg[4]_i_1__5 ),
        .Q(time_out_counter_reg[7]),
        .R(reset_time_out));
(* counter = "42" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[8] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__7 ),
        .D(\n_7_time_out_counter_reg[8]_i_1__5 ),
        .Q(time_out_counter_reg[8]),
        .R(reset_time_out));
CARRY4 \time_out_counter_reg[8]_i_1__5 
       (.CI(\n_0_time_out_counter_reg[4]_i_1__5 ),
        .CO({\n_0_time_out_counter_reg[8]_i_1__5 ,\n_1_time_out_counter_reg[8]_i_1__5 ,\n_2_time_out_counter_reg[8]_i_1__5 ,\n_3_time_out_counter_reg[8]_i_1__5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[8]_i_1__5 ,\n_5_time_out_counter_reg[8]_i_1__5 ,\n_6_time_out_counter_reg[8]_i_1__5 ,\n_7_time_out_counter_reg[8]_i_1__5 }),
        .S({\n_0_time_out_counter[8]_i_2__5 ,\n_0_time_out_counter[8]_i_3__5 ,\n_0_time_out_counter[8]_i_4__5 ,\n_0_time_out_counter[8]_i_5__5 }));
(* counter = "42" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[9] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__7 ),
        .D(\n_6_time_out_counter_reg[8]_i_1__5 ),
        .Q(time_out_counter_reg[9]),
        .R(reset_time_out));
LUT6 #(
    .INIT(64'hFF00FF0100000000)) 
     time_out_wait_bypass_i_1
       (.I0(\n_0_wait_bypass_count[0]_i_4 ),
        .I1(\n_0_wait_bypass_count[0]_i_5 ),
        .I2(\n_0_wait_bypass_count[0]_i_6 ),
        .I3(n_0_time_out_wait_bypass_reg),
        .I4(tx_fsm_reset_done_int_s3),
        .I5(run_phase_alignment_int_s3),
        .O(n_0_time_out_wait_bypass_i_1));
FDRE #(
    .INIT(1'b0)) 
     time_out_wait_bypass_reg
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(n_0_time_out_wait_bypass_i_1),
        .Q(n_0_time_out_wait_bypass_reg),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     time_out_wait_bypass_s3_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(time_out_wait_bypass_s2),
        .Q(time_out_wait_bypass_s3),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000AAAAEAAA)) 
     time_tlock_max_i_1
       (.I0(n_0_time_tlock_max_reg),
        .I1(n_0_time_tlock_max_i_2),
        .I2(n_0_time_tlock_max_i_3),
        .I3(time_out_counter_reg[8]),
        .I4(time_out_counter_reg[15]),
        .I5(reset_time_out),
        .O(n_0_time_tlock_max_i_1));
LUT6 #(
    .INIT(64'h0000020000000000)) 
     time_tlock_max_i_2
       (.I0(n_0_time_tlock_max_i_4__5),
        .I1(time_out_counter_reg[5]),
        .I2(time_out_counter_reg[10]),
        .I3(time_out_counter_reg[12]),
        .I4(time_out_counter_reg[13]),
        .I5(time_out_counter_reg[9]),
        .O(n_0_time_tlock_max_i_2));
LUT5 #(
    .INIT(32'h00001000)) 
     time_tlock_max_i_3
       (.I0(time_out_counter_reg[4]),
        .I1(time_out_counter_reg[16]),
        .I2(time_out_counter_reg[3]),
        .I3(time_out_counter_reg[7]),
        .I4(n_0_time_tlock_max_i_5),
        .O(n_0_time_tlock_max_i_3));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT2 #(
    .INIT(4'h1)) 
     time_tlock_max_i_4__5
       (.I0(time_out_counter_reg[0]),
        .I1(time_out_counter_reg[14]),
        .O(n_0_time_tlock_max_i_4__5));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     time_tlock_max_i_5
       (.I0(time_out_counter_reg[1]),
        .I1(time_out_counter_reg[2]),
        .I2(time_out_counter_reg[6]),
        .I3(time_out_counter_reg[11]),
        .O(n_0_time_tlock_max_i_5));
FDRE #(
    .INIT(1'b0)) 
     time_tlock_max_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_tlock_max_i_1),
        .Q(n_0_time_tlock_max_reg),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT5 #(
    .INIT(32'hFFFF2000)) 
     tx_fsm_reset_done_int_i_1
       (.I0(n_0_tx_fsm_reset_done_int_i_2),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I3(n_0_tx_fsm_reset_done_int_i_3),
        .I4(GT0_TX_FSM_RESET_DONE_OUT),
        .O(n_0_tx_fsm_reset_done_int_i_1));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     tx_fsm_reset_done_int_i_2
       (.I0(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .O(n_0_tx_fsm_reset_done_int_i_2));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     tx_fsm_reset_done_int_i_3
       (.I0(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[3] ),
        .O(n_0_tx_fsm_reset_done_int_i_3));
FDRE #(
    .INIT(1'b0)) 
     tx_fsm_reset_done_int_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_tx_fsm_reset_done_int_i_1),
        .Q(GT0_TX_FSM_RESET_DONE_OUT),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     tx_fsm_reset_done_int_s3_reg
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(tx_fsm_reset_done_int_s2),
        .Q(tx_fsm_reset_done_int_s3),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     txresetdone_s3_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(txresetdone_s2),
        .Q(txresetdone_s3),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \wait_bypass_count[0]_i_1 
       (.I0(run_phase_alignment_int_s3),
        .O(\n_0_wait_bypass_count[0]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \wait_bypass_count[0]_i_10 
       (.I0(wait_bypass_count_reg[0]),
        .O(\n_0_wait_bypass_count[0]_i_10 ));
LUT4 #(
    .INIT(16'h00FE)) 
     \wait_bypass_count[0]_i_2 
       (.I0(\n_0_wait_bypass_count[0]_i_4 ),
        .I1(\n_0_wait_bypass_count[0]_i_5 ),
        .I2(\n_0_wait_bypass_count[0]_i_6 ),
        .I3(tx_fsm_reset_done_int_s3),
        .O(\n_0_wait_bypass_count[0]_i_2 ));
LUT5 #(
    .INIT(32'hBFFFFFFF)) 
     \wait_bypass_count[0]_i_4 
       (.I0(wait_bypass_count_reg[15]),
        .I1(wait_bypass_count_reg[1]),
        .I2(wait_bypass_count_reg[2]),
        .I3(wait_bypass_count_reg[16]),
        .I4(wait_bypass_count_reg[0]),
        .O(\n_0_wait_bypass_count[0]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFF)) 
     \wait_bypass_count[0]_i_5 
       (.I0(wait_bypass_count_reg[10]),
        .I1(wait_bypass_count_reg[9]),
        .I2(wait_bypass_count_reg[13]),
        .I3(wait_bypass_count_reg[14]),
        .I4(wait_bypass_count_reg[11]),
        .I5(wait_bypass_count_reg[12]),
        .O(\n_0_wait_bypass_count[0]_i_5 ));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \wait_bypass_count[0]_i_6 
       (.I0(wait_bypass_count_reg[4]),
        .I1(wait_bypass_count_reg[3]),
        .I2(wait_bypass_count_reg[7]),
        .I3(wait_bypass_count_reg[8]),
        .I4(wait_bypass_count_reg[5]),
        .I5(wait_bypass_count_reg[6]),
        .O(\n_0_wait_bypass_count[0]_i_6 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_7 
       (.I0(wait_bypass_count_reg[3]),
        .O(\n_0_wait_bypass_count[0]_i_7 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_8 
       (.I0(wait_bypass_count_reg[2]),
        .O(\n_0_wait_bypass_count[0]_i_8 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_9__5 
       (.I0(wait_bypass_count_reg[1]),
        .O(\n_0_wait_bypass_count[0]_i_9__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[12]_i_2 
       (.I0(wait_bypass_count_reg[15]),
        .O(\n_0_wait_bypass_count[12]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[12]_i_3 
       (.I0(wait_bypass_count_reg[14]),
        .O(\n_0_wait_bypass_count[12]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[12]_i_4 
       (.I0(wait_bypass_count_reg[13]),
        .O(\n_0_wait_bypass_count[12]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[12]_i_5 
       (.I0(wait_bypass_count_reg[12]),
        .O(\n_0_wait_bypass_count[12]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[16]_i_2 
       (.I0(wait_bypass_count_reg[16]),
        .O(\n_0_wait_bypass_count[16]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_2 
       (.I0(wait_bypass_count_reg[7]),
        .O(\n_0_wait_bypass_count[4]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_3 
       (.I0(wait_bypass_count_reg[6]),
        .O(\n_0_wait_bypass_count[4]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_4 
       (.I0(wait_bypass_count_reg[5]),
        .O(\n_0_wait_bypass_count[4]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_5 
       (.I0(wait_bypass_count_reg[4]),
        .O(\n_0_wait_bypass_count[4]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_2 
       (.I0(wait_bypass_count_reg[11]),
        .O(\n_0_wait_bypass_count[8]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_3 
       (.I0(wait_bypass_count_reg[10]),
        .O(\n_0_wait_bypass_count[8]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_4 
       (.I0(wait_bypass_count_reg[9]),
        .O(\n_0_wait_bypass_count[8]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_5 
       (.I0(wait_bypass_count_reg[8]),
        .O(\n_0_wait_bypass_count[8]_i_5 ));
(* counter = "12" *) 
   FDRE \wait_bypass_count_reg[0] 
       (.C(gt0_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2 ),
        .D(\n_7_wait_bypass_count_reg[0]_i_3 ),
        .Q(wait_bypass_count_reg[0]),
        .R(\n_0_wait_bypass_count[0]_i_1 ));
CARRY4 \wait_bypass_count_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\n_0_wait_bypass_count_reg[0]_i_3 ,\n_1_wait_bypass_count_reg[0]_i_3 ,\n_2_wait_bypass_count_reg[0]_i_3 ,\n_3_wait_bypass_count_reg[0]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_wait_bypass_count_reg[0]_i_3 ,\n_5_wait_bypass_count_reg[0]_i_3 ,\n_6_wait_bypass_count_reg[0]_i_3 ,\n_7_wait_bypass_count_reg[0]_i_3 }),
        .S({\n_0_wait_bypass_count[0]_i_7 ,\n_0_wait_bypass_count[0]_i_8 ,\n_0_wait_bypass_count[0]_i_9__5 ,\n_0_wait_bypass_count[0]_i_10 }));
(* counter = "12" *) 
   FDRE \wait_bypass_count_reg[10] 
       (.C(gt0_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2 ),
        .D(\n_5_wait_bypass_count_reg[8]_i_1 ),
        .Q(wait_bypass_count_reg[10]),
        .R(\n_0_wait_bypass_count[0]_i_1 ));
(* counter = "12" *) 
   FDRE \wait_bypass_count_reg[11] 
       (.C(gt0_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2 ),
        .D(\n_4_wait_bypass_count_reg[8]_i_1 ),
        .Q(wait_bypass_count_reg[11]),
        .R(\n_0_wait_bypass_count[0]_i_1 ));
(* counter = "12" *) 
   FDRE \wait_bypass_count_reg[12] 
       (.C(gt0_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2 ),
        .D(\n_7_wait_bypass_count_reg[12]_i_1 ),
        .Q(wait_bypass_count_reg[12]),
        .R(\n_0_wait_bypass_count[0]_i_1 ));
CARRY4 \wait_bypass_count_reg[12]_i_1 
       (.CI(\n_0_wait_bypass_count_reg[8]_i_1 ),
        .CO({\n_0_wait_bypass_count_reg[12]_i_1 ,\n_1_wait_bypass_count_reg[12]_i_1 ,\n_2_wait_bypass_count_reg[12]_i_1 ,\n_3_wait_bypass_count_reg[12]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_wait_bypass_count_reg[12]_i_1 ,\n_5_wait_bypass_count_reg[12]_i_1 ,\n_6_wait_bypass_count_reg[12]_i_1 ,\n_7_wait_bypass_count_reg[12]_i_1 }),
        .S({\n_0_wait_bypass_count[12]_i_2 ,\n_0_wait_bypass_count[12]_i_3 ,\n_0_wait_bypass_count[12]_i_4 ,\n_0_wait_bypass_count[12]_i_5 }));
(* counter = "12" *) 
   FDRE \wait_bypass_count_reg[13] 
       (.C(gt0_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2 ),
        .D(\n_6_wait_bypass_count_reg[12]_i_1 ),
        .Q(wait_bypass_count_reg[13]),
        .R(\n_0_wait_bypass_count[0]_i_1 ));
(* counter = "12" *) 
   FDRE \wait_bypass_count_reg[14] 
       (.C(gt0_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2 ),
        .D(\n_5_wait_bypass_count_reg[12]_i_1 ),
        .Q(wait_bypass_count_reg[14]),
        .R(\n_0_wait_bypass_count[0]_i_1 ));
(* counter = "12" *) 
   FDRE \wait_bypass_count_reg[15] 
       (.C(gt0_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2 ),
        .D(\n_4_wait_bypass_count_reg[12]_i_1 ),
        .Q(wait_bypass_count_reg[15]),
        .R(\n_0_wait_bypass_count[0]_i_1 ));
(* counter = "12" *) 
   FDRE \wait_bypass_count_reg[16] 
       (.C(gt0_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2 ),
        .D(\n_7_wait_bypass_count_reg[16]_i_1 ),
        .Q(wait_bypass_count_reg[16]),
        .R(\n_0_wait_bypass_count[0]_i_1 ));
CARRY4 \wait_bypass_count_reg[16]_i_1 
       (.CI(\n_0_wait_bypass_count_reg[12]_i_1 ),
        .CO(\NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED [3:1],\n_7_wait_bypass_count_reg[16]_i_1 }),
        .S({1'b0,1'b0,1'b0,\n_0_wait_bypass_count[16]_i_2 }));
(* counter = "12" *) 
   FDRE \wait_bypass_count_reg[1] 
       (.C(gt0_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2 ),
        .D(\n_6_wait_bypass_count_reg[0]_i_3 ),
        .Q(wait_bypass_count_reg[1]),
        .R(\n_0_wait_bypass_count[0]_i_1 ));
(* counter = "12" *) 
   FDRE \wait_bypass_count_reg[2] 
       (.C(gt0_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2 ),
        .D(\n_5_wait_bypass_count_reg[0]_i_3 ),
        .Q(wait_bypass_count_reg[2]),
        .R(\n_0_wait_bypass_count[0]_i_1 ));
(* counter = "12" *) 
   FDRE \wait_bypass_count_reg[3] 
       (.C(gt0_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2 ),
        .D(\n_4_wait_bypass_count_reg[0]_i_3 ),
        .Q(wait_bypass_count_reg[3]),
        .R(\n_0_wait_bypass_count[0]_i_1 ));
(* counter = "12" *) 
   FDRE \wait_bypass_count_reg[4] 
       (.C(gt0_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2 ),
        .D(\n_7_wait_bypass_count_reg[4]_i_1 ),
        .Q(wait_bypass_count_reg[4]),
        .R(\n_0_wait_bypass_count[0]_i_1 ));
CARRY4 \wait_bypass_count_reg[4]_i_1 
       (.CI(\n_0_wait_bypass_count_reg[0]_i_3 ),
        .CO({\n_0_wait_bypass_count_reg[4]_i_1 ,\n_1_wait_bypass_count_reg[4]_i_1 ,\n_2_wait_bypass_count_reg[4]_i_1 ,\n_3_wait_bypass_count_reg[4]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_wait_bypass_count_reg[4]_i_1 ,\n_5_wait_bypass_count_reg[4]_i_1 ,\n_6_wait_bypass_count_reg[4]_i_1 ,\n_7_wait_bypass_count_reg[4]_i_1 }),
        .S({\n_0_wait_bypass_count[4]_i_2 ,\n_0_wait_bypass_count[4]_i_3 ,\n_0_wait_bypass_count[4]_i_4 ,\n_0_wait_bypass_count[4]_i_5 }));
(* counter = "12" *) 
   FDRE \wait_bypass_count_reg[5] 
       (.C(gt0_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2 ),
        .D(\n_6_wait_bypass_count_reg[4]_i_1 ),
        .Q(wait_bypass_count_reg[5]),
        .R(\n_0_wait_bypass_count[0]_i_1 ));
(* counter = "12" *) 
   FDRE \wait_bypass_count_reg[6] 
       (.C(gt0_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2 ),
        .D(\n_5_wait_bypass_count_reg[4]_i_1 ),
        .Q(wait_bypass_count_reg[6]),
        .R(\n_0_wait_bypass_count[0]_i_1 ));
(* counter = "12" *) 
   FDRE \wait_bypass_count_reg[7] 
       (.C(gt0_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2 ),
        .D(\n_4_wait_bypass_count_reg[4]_i_1 ),
        .Q(wait_bypass_count_reg[7]),
        .R(\n_0_wait_bypass_count[0]_i_1 ));
(* counter = "12" *) 
   FDRE \wait_bypass_count_reg[8] 
       (.C(gt0_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2 ),
        .D(\n_7_wait_bypass_count_reg[8]_i_1 ),
        .Q(wait_bypass_count_reg[8]),
        .R(\n_0_wait_bypass_count[0]_i_1 ));
CARRY4 \wait_bypass_count_reg[8]_i_1 
       (.CI(\n_0_wait_bypass_count_reg[4]_i_1 ),
        .CO({\n_0_wait_bypass_count_reg[8]_i_1 ,\n_1_wait_bypass_count_reg[8]_i_1 ,\n_2_wait_bypass_count_reg[8]_i_1 ,\n_3_wait_bypass_count_reg[8]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_wait_bypass_count_reg[8]_i_1 ,\n_5_wait_bypass_count_reg[8]_i_1 ,\n_6_wait_bypass_count_reg[8]_i_1 ,\n_7_wait_bypass_count_reg[8]_i_1 }),
        .S({\n_0_wait_bypass_count[8]_i_2 ,\n_0_wait_bypass_count[8]_i_3 ,\n_0_wait_bypass_count[8]_i_4 ,\n_0_wait_bypass_count[8]_i_5 }));
(* counter = "12" *) 
   FDRE \wait_bypass_count_reg[9] 
       (.C(gt0_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2 ),
        .D(\n_6_wait_bypass_count_reg[8]_i_1 ),
        .Q(wait_bypass_count_reg[9]),
        .R(\n_0_wait_bypass_count[0]_i_1 ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \wait_time_cnt[0]_i_1 
       (.I0(wait_time_cnt_reg__0[0]),
        .O(wait_time_cnt0[0]));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \wait_time_cnt[1]_i_1 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .O(\n_0_wait_time_cnt[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT3 #(
    .INIT(8'hE1)) 
     \wait_time_cnt[2]_i_1 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[2]),
        .O(wait_time_cnt0[2]));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT4 #(
    .INIT(16'hFE01)) 
     \wait_time_cnt[3]_i_1 
       (.I0(wait_time_cnt_reg__0[2]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[3]),
        .O(wait_time_cnt0[3]));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT5 #(
    .INIT(32'hFFFE0001)) 
     \wait_time_cnt[4]_i_1 
       (.I0(wait_time_cnt_reg__0[3]),
        .I1(wait_time_cnt_reg__0[2]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[1]),
        .I4(wait_time_cnt_reg__0[4]),
        .O(wait_time_cnt0[4]));
LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
     \wait_time_cnt[5]_i_1 
       (.I0(wait_time_cnt_reg__0[4]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[2]),
        .I4(wait_time_cnt_reg__0[3]),
        .I5(wait_time_cnt_reg__0[5]),
        .O(wait_time_cnt0[5]));
LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
     \wait_time_cnt[6]_i_1 
       (.I0(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I5(\n_0_wait_time_cnt[6]_i_4 ),
        .O(clear));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \wait_time_cnt[6]_i_2__5 
       (.I0(wait_time_cnt_reg__0[5]),
        .I1(wait_time_cnt_reg__0[4]),
        .I2(\n_0_wait_time_cnt[6]_i_5__5 ),
        .I3(wait_time_cnt_reg__0[0]),
        .I4(wait_time_cnt_reg__0[1]),
        .I5(wait_time_cnt_reg__0[6]),
        .O(sel));
LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
     \wait_time_cnt[6]_i_3 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[4]),
        .I3(wait_time_cnt_reg__0[5]),
        .I4(\n_0_wait_time_cnt[6]_i_5__5 ),
        .I5(wait_time_cnt_reg__0[6]),
        .O(wait_time_cnt0[6]));
LUT6 #(
    .INIT(64'h7777777777777775)) 
     \wait_time_cnt[6]_i_4 
       (.I0(\n_0_FSM_onehot_tx_state[6]_i_2 ),
        .I1(n_0_tx_fsm_reset_done_int_i_2),
        .I2(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[7] ),
        .O(\n_0_wait_time_cnt[6]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \wait_time_cnt[6]_i_5__5 
       (.I0(wait_time_cnt_reg__0[2]),
        .I1(wait_time_cnt_reg__0[3]),
        .O(\n_0_wait_time_cnt[6]_i_5__5 ));
(* counter = "11" *) 
   FDRE \wait_time_cnt_reg[0] 
       (.C(SYSCLK_IN),
        .CE(sel),
        .D(wait_time_cnt0[0]),
        .Q(wait_time_cnt_reg__0[0]),
        .R(clear));
(* counter = "11" *) 
   FDRE \wait_time_cnt_reg[1] 
       (.C(SYSCLK_IN),
        .CE(sel),
        .D(\n_0_wait_time_cnt[1]_i_1 ),
        .Q(wait_time_cnt_reg__0[1]),
        .R(clear));
(* counter = "11" *) 
   FDSE \wait_time_cnt_reg[2] 
       (.C(SYSCLK_IN),
        .CE(sel),
        .D(wait_time_cnt0[2]),
        .Q(wait_time_cnt_reg__0[2]),
        .S(clear));
(* counter = "11" *) 
   FDRE \wait_time_cnt_reg[3] 
       (.C(SYSCLK_IN),
        .CE(sel),
        .D(wait_time_cnt0[3]),
        .Q(wait_time_cnt_reg__0[3]),
        .R(clear));
(* counter = "11" *) 
   FDRE \wait_time_cnt_reg[4] 
       (.C(SYSCLK_IN),
        .CE(sel),
        .D(wait_time_cnt0[4]),
        .Q(wait_time_cnt_reg__0[4]),
        .R(clear));
(* counter = "11" *) 
   FDSE \wait_time_cnt_reg[5] 
       (.C(SYSCLK_IN),
        .CE(sel),
        .D(wait_time_cnt0[5]),
        .Q(wait_time_cnt_reg__0[5]),
        .S(clear));
(* counter = "11" *) 
   FDSE \wait_time_cnt_reg[6] 
       (.C(SYSCLK_IN),
        .CE(sel),
        .D(wait_time_cnt0[6]),
        .Q(wait_time_cnt_reg__0[6]),
        .S(clear));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_TX_STARTUP_FSM" *) 
module gt64_rtm6r_gt64_rtm6r_TX_STARTUP_FSM__parameterized0_1
   (O1,
    data_in,
    GT1_TX_FSM_RESET_DONE_OUT,
    O2,
    SYSCLK_IN,
    gt1_txusrclk_in,
    SOFT_RESET_IN,
    gt1_txresetdone_out,
    gt1_cplllock_out);
  output O1;
  output data_in;
  output GT1_TX_FSM_RESET_DONE_OUT;
  output O2;
  input SYSCLK_IN;
  input gt1_txusrclk_in;
  input SOFT_RESET_IN;
  input gt1_txresetdone_out;
  input gt1_cplllock_out;

  wire GT1_TX_FSM_RESET_DONE_OUT;
  wire O1;
  wire O2;
  wire SOFT_RESET_IN;
  wire SYSCLK_IN;
  wire data_in;
  wire data_out;
  wire gt1_cplllock_out;
  wire gt1_txresetdone_out;
  wire gt1_txusrclk_in;
  wire [5:0]init_wait_count_reg__0;
  wire [9:0]mmcm_lock_count_reg__0;
  wire mmcm_lock_reclocked;
  wire n_0_CPLL_RESET_i_1__0;
  wire \n_0_FSM_onehot_tx_state[10]_i_10__0 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_11 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_12__3 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_13 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_14__0 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_2__0 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_3__0 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_5 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_6__0 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_7__0 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_8__0 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_9__0 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_1__0 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_2__0 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_3__2 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_4 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_5 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_6 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_7 ;
  wire \n_0_FSM_onehot_tx_state[3]_i_1__0 ;
  wire \n_0_FSM_onehot_tx_state[4]_i_1__0 ;
  wire \n_0_FSM_onehot_tx_state[5]_i_1__0 ;
  wire \n_0_FSM_onehot_tx_state[6]_i_1__0 ;
  wire \n_0_FSM_onehot_tx_state[6]_i_2__0 ;
  wire \n_0_FSM_onehot_tx_state[6]_i_3 ;
  wire \n_0_FSM_onehot_tx_state[7]_i_1__0 ;
  wire \n_0_FSM_onehot_tx_state[7]_i_2__0 ;
  wire \n_0_FSM_onehot_tx_state[7]_i_3__0 ;
  wire \n_0_FSM_onehot_tx_state[7]_i_4__0 ;
  wire \n_0_FSM_onehot_tx_state[8]_i_1__0 ;
  wire \n_0_FSM_onehot_tx_state[8]_i_2__0 ;
  wire \n_0_FSM_onehot_tx_state[8]_i_3 ;
  wire \n_0_FSM_onehot_tx_state[9]_i_1__0 ;
  wire \n_0_FSM_onehot_tx_state_reg[10] ;
  wire \n_0_FSM_onehot_tx_state_reg[1] ;
  wire \n_0_FSM_onehot_tx_state_reg[2] ;
  wire \n_0_FSM_onehot_tx_state_reg[3] ;
  wire \n_0_FSM_onehot_tx_state_reg[4] ;
  wire \n_0_FSM_onehot_tx_state_reg[5] ;
  wire \n_0_FSM_onehot_tx_state_reg[6] ;
  wire \n_0_FSM_onehot_tx_state_reg[7] ;
  wire \n_0_FSM_onehot_tx_state_reg[8] ;
  wire n_0_TXUSERRDY_i_1__0;
  wire n_0_TXUSERRDY_i_2__0;
  wire n_0_gttxreset_i_i_1__0;
  wire n_0_gttxreset_i_i_2__0;
  wire \n_0_init_wait_count[0]_i_1__0 ;
  wire \n_0_init_wait_count[5]_i_1__0 ;
  wire n_0_init_wait_done_i_1__0;
  wire n_0_init_wait_done_i_2__0;
  wire n_0_init_wait_done_reg;
  wire \n_0_mmcm_lock_count[0]_i_1__0 ;
  wire \n_0_mmcm_lock_count[9]_i_2__0 ;
  wire \n_0_mmcm_lock_count[9]_i_4__0 ;
  wire n_0_mmcm_lock_reclocked_i_2__0;
  wire n_0_pll_reset_asserted_i_1__0;
  wire n_0_pll_reset_asserted_i_2__0;
  wire n_0_pll_reset_asserted_i_3__2;
  wire n_0_pll_reset_asserted_i_4;
  wire n_0_pll_reset_asserted_reg;
  wire n_0_reset_time_out_i_10;
  wire n_0_reset_time_out_i_3__0;
  wire n_0_reset_time_out_i_5;
  wire n_0_reset_time_out_i_6__0;
  wire n_0_reset_time_out_i_7__0;
  wire n_0_reset_time_out_i_8;
  wire n_0_reset_time_out_i_9;
  wire n_0_reset_time_out_reg;
  wire n_0_run_phase_alignment_int_i_1__0;
  wire n_0_run_phase_alignment_int_i_2__1;
  wire n_0_run_phase_alignment_int_reg;
  wire n_0_run_phase_alignment_int_s3_reg;
  wire n_0_sync_CPLLLOCK;
  wire n_0_sync_mmcm_lock_reclocked;
  wire n_0_time_out_2ms_i_1__6;
  wire n_0_time_out_2ms_reg;
  wire n_0_time_out_500us_i_1__0;
  wire n_0_time_out_500us_i_2__0;
  wire n_0_time_out_500us_i_3__0;
  wire n_0_time_out_500us_reg;
  wire \n_0_time_out_counter[0]_i_10__5 ;
  wire \n_0_time_out_counter[0]_i_1__5 ;
  wire \n_0_time_out_counter[0]_i_4__9 ;
  wire \n_0_time_out_counter[0]_i_5__9 ;
  wire \n_0_time_out_counter[0]_i_6__6 ;
  wire \n_0_time_out_counter[0]_i_7__5 ;
  wire \n_0_time_out_counter[0]_i_8__3 ;
  wire \n_0_time_out_counter[0]_i_9__5 ;
  wire \n_0_time_out_counter[12]_i_2__6 ;
  wire \n_0_time_out_counter[12]_i_3__6 ;
  wire \n_0_time_out_counter[12]_i_4__6 ;
  wire \n_0_time_out_counter[12]_i_5__6 ;
  wire \n_0_time_out_counter[16]_i_2__6 ;
  wire \n_0_time_out_counter[4]_i_2__6 ;
  wire \n_0_time_out_counter[4]_i_3__6 ;
  wire \n_0_time_out_counter[4]_i_4__6 ;
  wire \n_0_time_out_counter[4]_i_5__6 ;
  wire \n_0_time_out_counter[8]_i_2__6 ;
  wire \n_0_time_out_counter[8]_i_3__6 ;
  wire \n_0_time_out_counter[8]_i_4__6 ;
  wire \n_0_time_out_counter[8]_i_5__6 ;
  wire \n_0_time_out_counter_reg[0]_i_2__6 ;
  wire \n_0_time_out_counter_reg[12]_i_1__6 ;
  wire \n_0_time_out_counter_reg[4]_i_1__6 ;
  wire \n_0_time_out_counter_reg[8]_i_1__6 ;
  wire n_0_time_out_wait_bypass_i_1__0;
  wire n_0_time_out_wait_bypass_reg;
  wire n_0_time_tlock_max_i_1__0;
  wire n_0_time_tlock_max_i_2__0;
  wire n_0_time_tlock_max_i_3__0;
  wire n_0_time_tlock_max_i_4__6;
  wire n_0_time_tlock_max_i_5__0;
  wire n_0_time_tlock_max_reg;
  wire n_0_tx_fsm_reset_done_int_i_1__0;
  wire n_0_tx_fsm_reset_done_int_i_2__0;
  wire n_0_tx_fsm_reset_done_int_i_3__0;
  wire n_0_tx_fsm_reset_done_int_s3_reg;
  wire \n_0_wait_bypass_count[0]_i_10__0 ;
  wire \n_0_wait_bypass_count[0]_i_1__0 ;
  wire \n_0_wait_bypass_count[0]_i_2__0 ;
  wire \n_0_wait_bypass_count[0]_i_4__0 ;
  wire \n_0_wait_bypass_count[0]_i_5__0 ;
  wire \n_0_wait_bypass_count[0]_i_6__0 ;
  wire \n_0_wait_bypass_count[0]_i_7__0 ;
  wire \n_0_wait_bypass_count[0]_i_8__0 ;
  wire \n_0_wait_bypass_count[0]_i_9__6 ;
  wire \n_0_wait_bypass_count[12]_i_2__0 ;
  wire \n_0_wait_bypass_count[12]_i_3__0 ;
  wire \n_0_wait_bypass_count[12]_i_4__0 ;
  wire \n_0_wait_bypass_count[12]_i_5__0 ;
  wire \n_0_wait_bypass_count[16]_i_2__0 ;
  wire \n_0_wait_bypass_count[4]_i_2__0 ;
  wire \n_0_wait_bypass_count[4]_i_3__0 ;
  wire \n_0_wait_bypass_count[4]_i_4__0 ;
  wire \n_0_wait_bypass_count[4]_i_5__0 ;
  wire \n_0_wait_bypass_count[8]_i_2__0 ;
  wire \n_0_wait_bypass_count[8]_i_3__0 ;
  wire \n_0_wait_bypass_count[8]_i_4__0 ;
  wire \n_0_wait_bypass_count[8]_i_5__0 ;
  wire \n_0_wait_bypass_count_reg[0]_i_3__0 ;
  wire \n_0_wait_bypass_count_reg[12]_i_1__0 ;
  wire \n_0_wait_bypass_count_reg[4]_i_1__0 ;
  wire \n_0_wait_bypass_count_reg[8]_i_1__0 ;
  wire \n_0_wait_time_cnt[1]_i_1__0 ;
  wire \n_0_wait_time_cnt[6]_i_1__0 ;
  wire \n_0_wait_time_cnt[6]_i_2__6 ;
  wire \n_0_wait_time_cnt[6]_i_4__0 ;
  wire \n_0_wait_time_cnt[6]_i_5__0 ;
  wire \n_0_wait_time_cnt[6]_i_6 ;
  wire n_1_sync_CPLLLOCK;
  wire n_1_sync_mmcm_lock_reclocked;
  wire \n_1_time_out_counter_reg[0]_i_2__6 ;
  wire \n_1_time_out_counter_reg[12]_i_1__6 ;
  wire \n_1_time_out_counter_reg[4]_i_1__6 ;
  wire \n_1_time_out_counter_reg[8]_i_1__6 ;
  wire \n_1_wait_bypass_count_reg[0]_i_3__0 ;
  wire \n_1_wait_bypass_count_reg[12]_i_1__0 ;
  wire \n_1_wait_bypass_count_reg[4]_i_1__0 ;
  wire \n_1_wait_bypass_count_reg[8]_i_1__0 ;
  wire \n_2_time_out_counter_reg[0]_i_2__6 ;
  wire \n_2_time_out_counter_reg[12]_i_1__6 ;
  wire \n_2_time_out_counter_reg[4]_i_1__6 ;
  wire \n_2_time_out_counter_reg[8]_i_1__6 ;
  wire \n_2_wait_bypass_count_reg[0]_i_3__0 ;
  wire \n_2_wait_bypass_count_reg[12]_i_1__0 ;
  wire \n_2_wait_bypass_count_reg[4]_i_1__0 ;
  wire \n_2_wait_bypass_count_reg[8]_i_1__0 ;
  wire \n_3_time_out_counter_reg[0]_i_2__6 ;
  wire \n_3_time_out_counter_reg[12]_i_1__6 ;
  wire \n_3_time_out_counter_reg[4]_i_1__6 ;
  wire \n_3_time_out_counter_reg[8]_i_1__6 ;
  wire \n_3_wait_bypass_count_reg[0]_i_3__0 ;
  wire \n_3_wait_bypass_count_reg[12]_i_1__0 ;
  wire \n_3_wait_bypass_count_reg[4]_i_1__0 ;
  wire \n_3_wait_bypass_count_reg[8]_i_1__0 ;
  wire \n_4_time_out_counter_reg[0]_i_2__6 ;
  wire \n_4_time_out_counter_reg[12]_i_1__6 ;
  wire \n_4_time_out_counter_reg[4]_i_1__6 ;
  wire \n_4_time_out_counter_reg[8]_i_1__6 ;
  wire \n_4_wait_bypass_count_reg[0]_i_3__0 ;
  wire \n_4_wait_bypass_count_reg[12]_i_1__0 ;
  wire \n_4_wait_bypass_count_reg[4]_i_1__0 ;
  wire \n_4_wait_bypass_count_reg[8]_i_1__0 ;
  wire \n_5_time_out_counter_reg[0]_i_2__6 ;
  wire \n_5_time_out_counter_reg[12]_i_1__6 ;
  wire \n_5_time_out_counter_reg[4]_i_1__6 ;
  wire \n_5_time_out_counter_reg[8]_i_1__6 ;
  wire \n_5_wait_bypass_count_reg[0]_i_3__0 ;
  wire \n_5_wait_bypass_count_reg[12]_i_1__0 ;
  wire \n_5_wait_bypass_count_reg[4]_i_1__0 ;
  wire \n_5_wait_bypass_count_reg[8]_i_1__0 ;
  wire \n_6_time_out_counter_reg[0]_i_2__6 ;
  wire \n_6_time_out_counter_reg[12]_i_1__6 ;
  wire \n_6_time_out_counter_reg[4]_i_1__6 ;
  wire \n_6_time_out_counter_reg[8]_i_1__6 ;
  wire \n_6_wait_bypass_count_reg[0]_i_3__0 ;
  wire \n_6_wait_bypass_count_reg[12]_i_1__0 ;
  wire \n_6_wait_bypass_count_reg[4]_i_1__0 ;
  wire \n_6_wait_bypass_count_reg[8]_i_1__0 ;
  wire \n_7_time_out_counter_reg[0]_i_2__6 ;
  wire \n_7_time_out_counter_reg[12]_i_1__6 ;
  wire \n_7_time_out_counter_reg[16]_i_1__6 ;
  wire \n_7_time_out_counter_reg[4]_i_1__6 ;
  wire \n_7_time_out_counter_reg[8]_i_1__6 ;
  wire \n_7_wait_bypass_count_reg[0]_i_3__0 ;
  wire \n_7_wait_bypass_count_reg[12]_i_1__0 ;
  wire \n_7_wait_bypass_count_reg[16]_i_1__0 ;
  wire \n_7_wait_bypass_count_reg[4]_i_1__0 ;
  wire \n_7_wait_bypass_count_reg[8]_i_1__0 ;
  wire [5:1]p_0_in__1;
  wire [9:1]p_0_in__2;
  wire run_phase_alignment_int;
  wire time_out_2ms;
  wire [16:0]time_out_counter_reg;
  wire time_out_wait_bypass_s2;
  wire time_out_wait_bypass_s3;
  wire tx_fsm_reset_done_int_s2;
  wire txresetdone_s2;
  wire txresetdone_s3;
  wire [16:0]wait_bypass_count_reg;
  wire [6:0]wait_time_cnt0__0;
  wire [6:0]wait_time_cnt_reg__0;
  wire [3:0]\NLW_time_out_counter_reg[16]_i_1__6_CO_UNCONNECTED ;
  wire [3:1]\NLW_time_out_counter_reg[16]_i_1__6_O_UNCONNECTED ;
  wire [3:0]\NLW_wait_bypass_count_reg[16]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_wait_bypass_count_reg[16]_i_1__0_O_UNCONNECTED ;

LUT3 #(
    .INIT(8'h74)) 
     CPLL_RESET_i_1__0
       (.I0(n_0_pll_reset_asserted_reg),
        .I1(\n_0_FSM_onehot_tx_state[3]_i_1__0 ),
        .I2(data_in),
        .O(n_0_CPLL_RESET_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     CPLL_RESET_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_CPLL_RESET_i_1__0),
        .Q(data_in),
        .R(SOFT_RESET_IN));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT5 #(
    .INIT(32'hFFFFFFF4)) 
     \FSM_onehot_tx_state[10]_i_10__0 
       (.I0(n_0_reset_time_out_reg),
        .I1(n_0_time_tlock_max_reg),
        .I2(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I4(mmcm_lock_reclocked),
        .O(\n_0_FSM_onehot_tx_state[10]_i_10__0 ));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \FSM_onehot_tx_state[10]_i_11 
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_11 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_tx_state[10]_i_12__3 
       (.I0(wait_time_cnt_reg__0[6]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(\n_0_wait_time_cnt[6]_i_6 ),
        .I4(wait_time_cnt_reg__0[4]),
        .I5(wait_time_cnt_reg__0[5]),
        .O(\n_0_FSM_onehot_tx_state[10]_i_12__3 ));
LUT6 #(
    .INIT(64'hAAAAAAA9AAAAAAAA)) 
     \FSM_onehot_tx_state[10]_i_13 
       (.I0(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I5(\n_0_FSM_onehot_tx_state[10]_i_11 ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_13 ));
LUT6 #(
    .INIT(64'h0000000000200000)) 
     \FSM_onehot_tx_state[10]_i_14__0 
       (.I0(n_0_TXUSERRDY_i_2__0),
        .I1(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I2(n_0_init_wait_done_reg),
        .I3(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I4(\n_0_FSM_onehot_tx_state[8]_i_3 ),
        .I5(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_14__0 ));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT5 #(
    .INIT(32'h00000020)) 
     \FSM_onehot_tx_state[10]_i_2__0 
       (.I0(\n_0_FSM_onehot_tx_state[10]_i_6__0 ),
        .I1(time_out_wait_bypass_s3),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_2__0 ));
LUT6 #(
    .INIT(64'h7707770700003707)) 
     \FSM_onehot_tx_state[10]_i_3__0 
       (.I0(\n_0_FSM_onehot_tx_state[10]_i_7__0 ),
        .I1(\n_0_FSM_onehot_tx_state[10]_i_8__0 ),
        .I2(\n_0_FSM_onehot_tx_state[10]_i_9__0 ),
        .I3(\n_0_FSM_onehot_tx_state[10]_i_10__0 ),
        .I4(\n_0_FSM_onehot_tx_state[10]_i_11 ),
        .I5(\n_0_FSM_onehot_tx_state[10]_i_12__3 ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_3__0 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_tx_state[10]_i_5 
       (.I0(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I4(run_phase_alignment_int),
        .I5(\n_0_FSM_onehot_tx_state[10]_i_12__3 ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_5 ));
LUT6 #(
    .INIT(64'h0000000100000000)) 
     \FSM_onehot_tx_state[10]_i_6__0 
       (.I0(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I5(\n_0_wait_time_cnt[6]_i_5__0 ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_6__0 ));
LUT6 #(
    .INIT(64'h00000000000002FF)) 
     \FSM_onehot_tx_state[10]_i_7__0 
       (.I0(\n_0_FSM_onehot_tx_state[2]_i_5 ),
        .I1(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I2(txresetdone_s3),
        .I3(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I5(run_phase_alignment_int),
        .O(\n_0_FSM_onehot_tx_state[10]_i_7__0 ));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_tx_state[10]_i_8__0 
       (.I0(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[6] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_8__0 ));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_tx_state[10]_i_9__0 
       (.I0(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_9__0 ));
LUT6 #(
    .INIT(64'h0000080008080808)) 
     \FSM_onehot_tx_state[2]_i_1__0 
       (.I0(\n_0_FSM_onehot_tx_state[2]_i_2__0 ),
        .I1(\n_0_FSM_onehot_tx_state[2]_i_3__2 ),
        .I2(\n_0_FSM_onehot_tx_state[2]_i_4 ),
        .I3(n_0_time_out_2ms_reg),
        .I4(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[4] ),
        .O(\n_0_FSM_onehot_tx_state[2]_i_1__0 ));
LUT6 #(
    .INIT(64'hCFCFDFDFFFCFCFCF)) 
     \FSM_onehot_tx_state[2]_i_2__0 
       (.I0(\n_0_FSM_onehot_tx_state[2]_i_5 ),
        .I1(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I2(\n_0_wait_time_cnt[6]_i_5__0 ),
        .I3(time_out_wait_bypass_s3),
        .I4(run_phase_alignment_int),
        .I5(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(\n_0_FSM_onehot_tx_state[2]_i_2__0 ));
LUT6 #(
    .INIT(64'h0101011500000115)) 
     \FSM_onehot_tx_state[2]_i_3__2 
       (.I0(\n_0_FSM_onehot_tx_state[2]_i_6 ),
        .I1(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_tx_state[2]_i_7 ),
        .I3(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I5(\n_0_FSM_onehot_tx_state[7]_i_4__0 ),
        .O(\n_0_FSM_onehot_tx_state[2]_i_3__2 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_tx_state[2]_i_4 
       (.I0(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[10] ),
        .O(\n_0_FSM_onehot_tx_state[2]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \FSM_onehot_tx_state[2]_i_5 
       (.I0(n_0_reset_time_out_reg),
        .I1(n_0_time_out_500us_reg),
        .O(\n_0_FSM_onehot_tx_state[2]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_tx_state[2]_i_6 
       (.I0(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[5] ),
        .O(\n_0_FSM_onehot_tx_state[2]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_tx_state[2]_i_7 
       (.I0(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I1(run_phase_alignment_int),
        .O(\n_0_FSM_onehot_tx_state[2]_i_7 ));
LUT6 #(
    .INIT(64'h0000000000000080)) 
     \FSM_onehot_tx_state[3]_i_1__0 
       (.I0(n_0_tx_fsm_reset_done_int_i_3__0),
        .I1(\n_0_FSM_onehot_tx_state[8]_i_3 ),
        .I2(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[4] ),
        .O(\n_0_FSM_onehot_tx_state[3]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000020000000000)) 
     \FSM_onehot_tx_state[4]_i_1__0 
       (.I0(n_0_tx_fsm_reset_done_int_i_3__0),
        .I1(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I3(\n_0_FSM_onehot_tx_state[8]_i_3 ),
        .I4(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[3] ),
        .O(\n_0_FSM_onehot_tx_state[4]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000004000000000)) 
     \FSM_onehot_tx_state[5]_i_1__0 
       (.I0(run_phase_alignment_int),
        .I1(n_0_tx_fsm_reset_done_int_i_3__0),
        .I2(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I4(n_0_time_out_2ms_reg),
        .I5(\n_0_FSM_onehot_tx_state[7]_i_3__0 ),
        .O(\n_0_FSM_onehot_tx_state[5]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000100000000000)) 
     \FSM_onehot_tx_state[6]_i_1__0 
       (.I0(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_tx_state[6]_i_2__0 ),
        .I3(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I5(\n_0_FSM_onehot_tx_state[6]_i_3 ),
        .O(\n_0_FSM_onehot_tx_state[6]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_tx_state[6]_i_2__0 
       (.I0(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[2] ),
        .O(\n_0_FSM_onehot_tx_state[6]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_tx_state[6]_i_3 
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[6] ),
        .O(\n_0_FSM_onehot_tx_state[6]_i_3 ));
LUT6 #(
    .INIT(64'h0000000010000000)) 
     \FSM_onehot_tx_state[7]_i_1__0 
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I3(\n_0_FSM_onehot_tx_state[7]_i_2__0 ),
        .I4(\n_0_FSM_onehot_tx_state[7]_i_3__0 ),
        .I5(\n_0_FSM_onehot_tx_state[7]_i_4__0 ),
        .O(\n_0_FSM_onehot_tx_state[7]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_tx_state[7]_i_2__0 
       (.I0(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .O(\n_0_FSM_onehot_tx_state[7]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_tx_state[7]_i_3__0 
       (.I0(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[10] ),
        .O(\n_0_FSM_onehot_tx_state[7]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \FSM_onehot_tx_state[7]_i_4__0 
       (.I0(n_0_time_tlock_max_reg),
        .I1(n_0_reset_time_out_reg),
        .I2(mmcm_lock_reclocked),
        .O(\n_0_FSM_onehot_tx_state[7]_i_4__0 ));
LUT6 #(
    .INIT(64'h0000000000080000)) 
     \FSM_onehot_tx_state[8]_i_1__0 
       (.I0(\n_0_FSM_onehot_tx_state[8]_i_2__0 ),
        .I1(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I4(\n_0_FSM_onehot_tx_state[8]_i_3 ),
        .I5(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(\n_0_FSM_onehot_tx_state[8]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_tx_state[8]_i_2__0 
       (.I0(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[5] ),
        .O(\n_0_FSM_onehot_tx_state[8]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_tx_state[8]_i_3 
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_tx_state_reg[10] ),
        .O(\n_0_FSM_onehot_tx_state[8]_i_3 ));
LUT6 #(
    .INIT(64'h0008000800000008)) 
     \FSM_onehot_tx_state[9]_i_1__0 
       (.I0(\n_0_FSM_onehot_tx_state[10]_i_6__0 ),
        .I1(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I4(n_0_time_out_500us_reg),
        .I5(n_0_reset_time_out_reg),
        .O(\n_0_FSM_onehot_tx_state[9]_i_1__0 ));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[10] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[10]_i_2__0 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[10] ),
        .R(SOFT_RESET_IN));
FDSE #(
    .INIT(1'b1)) 
     \FSM_onehot_tx_state_reg[1] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_tx_state_reg[1] ),
        .S(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[2] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[2]_i_1__0 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[2] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[3] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[3]_i_1__0 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[3] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[4] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[4]_i_1__0 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[4] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[5] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[5]_i_1__0 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[5] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[6] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[6]_i_1__0 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[6] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[7] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[7]_i_1__0 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[7] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[8] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[8]_i_1__0 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[8] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[9] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[9]_i_1__0 ),
        .Q(run_phase_alignment_int),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'hFFFFDFFF00200000)) 
     TXUSERRDY_i_1__0
       (.I0(n_0_TXUSERRDY_i_2__0),
        .I1(n_0_pll_reset_asserted_i_3__2),
        .I2(\n_0_FSM_onehot_tx_state[8]_i_3 ),
        .I3(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I5(O2),
        .O(n_0_TXUSERRDY_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     TXUSERRDY_i_2__0
       (.I0(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[5] ),
        .O(n_0_TXUSERRDY_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     TXUSERRDY_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_TXUSERRDY_i_1__0),
        .Q(O2),
        .R(SOFT_RESET_IN));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT5 #(
    .INIT(32'hFFF70020)) 
     gttxreset_i_i_1__0
       (.I0(n_0_gttxreset_i_i_2__0),
        .I1(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I4(O1),
        .O(n_0_gttxreset_i_i_1__0));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     gttxreset_i_i_2__0
       (.I0(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I3(\n_0_FSM_onehot_tx_state[8]_i_3 ),
        .I4(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(n_0_gttxreset_i_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     gttxreset_i_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_gttxreset_i_i_1__0),
        .Q(O1),
        .R(SOFT_RESET_IN));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \init_wait_count[0]_i_1__0 
       (.I0(init_wait_count_reg__0[0]),
        .O(\n_0_init_wait_count[0]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \init_wait_count[1]_i_1__0 
       (.I0(init_wait_count_reg__0[1]),
        .I1(init_wait_count_reg__0[0]),
        .O(p_0_in__1[1]));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \init_wait_count[2]_i_1__0 
       (.I0(init_wait_count_reg__0[2]),
        .I1(init_wait_count_reg__0[0]),
        .I2(init_wait_count_reg__0[1]),
        .O(p_0_in__1[2]));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \init_wait_count[3]_i_1__0 
       (.I0(init_wait_count_reg__0[3]),
        .I1(init_wait_count_reg__0[1]),
        .I2(init_wait_count_reg__0[0]),
        .I3(init_wait_count_reg__0[2]),
        .O(p_0_in__1[3]));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \init_wait_count[4]_i_1__0 
       (.I0(init_wait_count_reg__0[4]),
        .I1(init_wait_count_reg__0[2]),
        .I2(init_wait_count_reg__0[0]),
        .I3(init_wait_count_reg__0[1]),
        .I4(init_wait_count_reg__0[3]),
        .O(p_0_in__1[4]));
LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFFFF)) 
     \init_wait_count[5]_i_1__0 
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[4]),
        .I2(init_wait_count_reg__0[3]),
        .I3(init_wait_count_reg__0[0]),
        .I4(init_wait_count_reg__0[1]),
        .I5(init_wait_count_reg__0[2]),
        .O(\n_0_init_wait_count[5]_i_1__0 ));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \init_wait_count[5]_i_2__0 
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[3]),
        .I2(init_wait_count_reg__0[1]),
        .I3(init_wait_count_reg__0[0]),
        .I4(init_wait_count_reg__0[2]),
        .I5(init_wait_count_reg__0[4]),
        .O(p_0_in__1[5]));
(* counter = "44" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__0 ),
        .CLR(SOFT_RESET_IN),
        .D(\n_0_init_wait_count[0]_i_1__0 ),
        .Q(init_wait_count_reg__0[0]));
(* counter = "44" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__0 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__1[1]),
        .Q(init_wait_count_reg__0[1]));
(* counter = "44" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__0 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__1[2]),
        .Q(init_wait_count_reg__0[2]));
(* counter = "44" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__0 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__1[3]),
        .Q(init_wait_count_reg__0[3]));
(* counter = "44" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__0 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__1[4]),
        .Q(init_wait_count_reg__0[4]));
(* counter = "44" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__0 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__1[5]),
        .Q(init_wait_count_reg__0[5]));
LUT6 #(
    .INIT(64'hFFFFFFFF00000200)) 
     init_wait_done_i_1__0
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[4]),
        .I2(init_wait_count_reg__0[3]),
        .I3(n_0_init_wait_done_i_2__0),
        .I4(init_wait_count_reg__0[2]),
        .I5(n_0_init_wait_done_reg),
        .O(n_0_init_wait_done_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT2 #(
    .INIT(4'h8)) 
     init_wait_done_i_2__0
       (.I0(init_wait_count_reg__0[1]),
        .I1(init_wait_count_reg__0[0]),
        .O(n_0_init_wait_done_i_2__0));
FDCE #(
    .INIT(1'b0)) 
     init_wait_done_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .CLR(SOFT_RESET_IN),
        .D(n_0_init_wait_done_i_1__0),
        .Q(n_0_init_wait_done_reg));
LUT1 #(
    .INIT(2'h1)) 
     \mmcm_lock_count[0]_i_1__0 
       (.I0(mmcm_lock_count_reg__0[0]),
        .O(\n_0_mmcm_lock_count[0]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \mmcm_lock_count[1]_i_1__0 
       (.I0(mmcm_lock_count_reg__0[1]),
        .I1(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__2[1]));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \mmcm_lock_count[2]_i_1__0 
       (.I0(mmcm_lock_count_reg__0[2]),
        .I1(mmcm_lock_count_reg__0[1]),
        .I2(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__2[2]));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \mmcm_lock_count[3]_i_1__0 
       (.I0(mmcm_lock_count_reg__0[3]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[1]),
        .I3(mmcm_lock_count_reg__0[2]),
        .O(p_0_in__2[3]));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \mmcm_lock_count[4]_i_1__0 
       (.I0(mmcm_lock_count_reg__0[4]),
        .I1(mmcm_lock_count_reg__0[3]),
        .I2(mmcm_lock_count_reg__0[2]),
        .I3(mmcm_lock_count_reg__0[1]),
        .I4(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__2[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \mmcm_lock_count[5]_i_1__0 
       (.I0(mmcm_lock_count_reg__0[5]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[1]),
        .I3(mmcm_lock_count_reg__0[2]),
        .I4(mmcm_lock_count_reg__0[3]),
        .I5(mmcm_lock_count_reg__0[4]),
        .O(p_0_in__2[5]));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \mmcm_lock_count[6]_i_1__0 
       (.I0(\n_0_mmcm_lock_count[9]_i_4__0 ),
        .I1(mmcm_lock_count_reg__0[6]),
        .O(p_0_in__2[6]));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT3 #(
    .INIT(8'h9A)) 
     \mmcm_lock_count[7]_i_1__0 
       (.I0(mmcm_lock_count_reg__0[7]),
        .I1(\n_0_mmcm_lock_count[9]_i_4__0 ),
        .I2(mmcm_lock_count_reg__0[6]),
        .O(p_0_in__2[7]));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT4 #(
    .INIT(16'hA6AA)) 
     \mmcm_lock_count[8]_i_1__0 
       (.I0(mmcm_lock_count_reg__0[8]),
        .I1(mmcm_lock_count_reg__0[6]),
        .I2(\n_0_mmcm_lock_count[9]_i_4__0 ),
        .I3(mmcm_lock_count_reg__0[7]),
        .O(p_0_in__2[8]));
LUT5 #(
    .INIT(32'hF7FFFFFF)) 
     \mmcm_lock_count[9]_i_2__0 
       (.I0(mmcm_lock_count_reg__0[8]),
        .I1(mmcm_lock_count_reg__0[6]),
        .I2(\n_0_mmcm_lock_count[9]_i_4__0 ),
        .I3(mmcm_lock_count_reg__0[7]),
        .I4(mmcm_lock_count_reg__0[9]),
        .O(\n_0_mmcm_lock_count[9]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT5 #(
    .INIT(32'hA6AAAAAA)) 
     \mmcm_lock_count[9]_i_3__0 
       (.I0(mmcm_lock_count_reg__0[9]),
        .I1(mmcm_lock_count_reg__0[7]),
        .I2(\n_0_mmcm_lock_count[9]_i_4__0 ),
        .I3(mmcm_lock_count_reg__0[6]),
        .I4(mmcm_lock_count_reg__0[8]),
        .O(p_0_in__2[9]));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \mmcm_lock_count[9]_i_4__0 
       (.I0(mmcm_lock_count_reg__0[1]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[4]),
        .I3(mmcm_lock_count_reg__0[5]),
        .I4(mmcm_lock_count_reg__0[2]),
        .I5(mmcm_lock_count_reg__0[3]),
        .O(\n_0_mmcm_lock_count[9]_i_4__0 ));
(* counter = "46" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__0 ),
        .D(\n_0_mmcm_lock_count[0]_i_1__0 ),
        .Q(mmcm_lock_count_reg__0[0]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "46" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__0 ),
        .D(p_0_in__2[1]),
        .Q(mmcm_lock_count_reg__0[1]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "46" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__0 ),
        .D(p_0_in__2[2]),
        .Q(mmcm_lock_count_reg__0[2]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "46" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__0 ),
        .D(p_0_in__2[3]),
        .Q(mmcm_lock_count_reg__0[3]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "46" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__0 ),
        .D(p_0_in__2[4]),
        .Q(mmcm_lock_count_reg__0[4]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "46" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__0 ),
        .D(p_0_in__2[5]),
        .Q(mmcm_lock_count_reg__0[5]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "46" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__0 ),
        .D(p_0_in__2[6]),
        .Q(mmcm_lock_count_reg__0[6]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "46" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[7] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__0 ),
        .D(p_0_in__2[7]),
        .Q(mmcm_lock_count_reg__0[7]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "46" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[8] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__0 ),
        .D(p_0_in__2[8]),
        .Q(mmcm_lock_count_reg__0[8]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "46" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[9] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__0 ),
        .D(p_0_in__2[9]),
        .Q(mmcm_lock_count_reg__0[9]),
        .R(n_0_sync_mmcm_lock_reclocked));
LUT2 #(
    .INIT(4'h2)) 
     mmcm_lock_reclocked_i_2__0
       (.I0(mmcm_lock_count_reg__0[6]),
        .I1(\n_0_mmcm_lock_count[9]_i_4__0 ),
        .O(n_0_mmcm_lock_reclocked_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     mmcm_lock_reclocked_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_1_sync_mmcm_lock_reclocked),
        .Q(mmcm_lock_reclocked),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFF0000FEFF0010)) 
     pll_reset_asserted_i_1__0
       (.I0(n_0_pll_reset_asserted_i_2__0),
        .I1(n_0_pll_reset_asserted_i_3__2),
        .I2(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I4(n_0_pll_reset_asserted_reg),
        .I5(n_0_pll_reset_asserted_i_4),
        .O(n_0_pll_reset_asserted_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT2 #(
    .INIT(4'hE)) 
     pll_reset_asserted_i_2__0
       (.I0(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I1(run_phase_alignment_int),
        .O(n_0_pll_reset_asserted_i_2__0));
LUT2 #(
    .INIT(4'hE)) 
     pll_reset_asserted_i_3__2
       (.I0(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[3] ),
        .O(n_0_pll_reset_asserted_i_3__2));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     pll_reset_asserted_i_4
       (.I0(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[6] ),
        .O(n_0_pll_reset_asserted_i_4));
FDRE #(
    .INIT(1'b0)) 
     pll_reset_asserted_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_pll_reset_asserted_i_1__0),
        .Q(n_0_pll_reset_asserted_reg),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'h0000000000004000)) 
     reset_time_out_i_10
       (.I0(\n_0_FSM_onehot_tx_state[2]_i_7 ),
        .I1(\n_0_wait_time_cnt[6]_i_5__0 ),
        .I2(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I3(n_0_init_wait_done_reg),
        .I4(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[10] ),
        .O(n_0_reset_time_out_i_10));
LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
     reset_time_out_i_3__0
       (.I0(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I2(n_0_init_wait_done_reg),
        .I3(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I4(n_0_reset_time_out_i_8),
        .I5(n_0_reset_time_out_i_9),
        .O(n_0_reset_time_out_i_3__0));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT5 #(
    .INIT(32'h00000116)) 
     reset_time_out_i_5
       (.I0(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[4] ),
        .O(n_0_reset_time_out_i_5));
LUT6 #(
    .INIT(64'hBBAABBBABBBABBBA)) 
     reset_time_out_i_6__0
       (.I0(\n_0_FSM_onehot_tx_state[2]_i_6 ),
        .I1(n_0_reset_time_out_i_10),
        .I2(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I4(\n_0_wait_time_cnt[6]_i_5__0 ),
        .I5(\n_0_FSM_onehot_tx_state[10]_i_9__0 ),
        .O(n_0_reset_time_out_i_6__0));
LUT6 #(
    .INIT(64'h00000000FFF800F8)) 
     reset_time_out_i_7__0
       (.I0(txresetdone_s3),
        .I1(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I4(mmcm_lock_reclocked),
        .I5(\n_0_FSM_onehot_tx_state_reg[4] ),
        .O(n_0_reset_time_out_i_7__0));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     reset_time_out_i_8
       (.I0(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(n_0_reset_time_out_i_8));
LUT6 #(
    .INIT(64'h0000000400000000)) 
     reset_time_out_i_9
       (.I0(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I1(\n_0_FSM_onehot_tx_state[8]_i_3 ),
        .I2(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[2] ),
        .O(n_0_reset_time_out_i_9));
FDRE #(
    .INIT(1'b0)) 
     reset_time_out_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_1_sync_CPLLLOCK),
        .Q(n_0_reset_time_out_reg),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
     run_phase_alignment_int_i_1__0
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I3(\n_0_wait_time_cnt[6]_i_5__0 ),
        .I4(n_0_run_phase_alignment_int_i_2__1),
        .I5(n_0_run_phase_alignment_int_reg),
        .O(n_0_run_phase_alignment_int_i_1__0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEF)) 
     run_phase_alignment_int_i_2__1
       (.I0(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I3(run_phase_alignment_int),
        .I4(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[3] ),
        .O(n_0_run_phase_alignment_int_i_2__1));
FDRE #(
    .INIT(1'b0)) 
     run_phase_alignment_int_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_run_phase_alignment_int_i_1__0),
        .Q(n_0_run_phase_alignment_int_reg),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     run_phase_alignment_int_s3_reg
       (.C(gt1_txusrclk_in),
        .CE(1'b1),
        .D(data_out),
        .Q(n_0_run_phase_alignment_int_s3_reg),
        .R(1'b0));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_72 sync_CPLLLOCK
       (.E(n_0_sync_CPLLLOCK),
        .I1(\n_0_FSM_onehot_tx_state[10]_i_3__0 ),
        .I10(n_0_reset_time_out_i_7__0),
        .I11(n_0_reset_time_out_i_3__0),
        .I12(n_0_reset_time_out_i_5),
        .I13(n_0_reset_time_out_i_6__0),
        .I14(n_0_reset_time_out_reg),
        .I2(\n_0_FSM_onehot_tx_state[10]_i_5 ),
        .I3(\n_0_FSM_onehot_tx_state[10]_i_13 ),
        .I4(\n_0_FSM_onehot_tx_state[10]_i_14__0 ),
        .I5(\n_0_FSM_onehot_tx_state[8]_i_2__0 ),
        .I6(n_0_pll_reset_asserted_reg),
        .I7(n_0_time_out_2ms_reg),
        .I8(n_0_tx_fsm_reset_done_int_i_3__0),
        .I9(n_0_init_wait_done_reg),
        .O1(n_1_sync_CPLLLOCK),
        .Q({\n_0_FSM_onehot_tx_state_reg[10] ,run_phase_alignment_int,\n_0_FSM_onehot_tx_state_reg[8] ,\n_0_FSM_onehot_tx_state_reg[7] ,\n_0_FSM_onehot_tx_state_reg[6] ,\n_0_FSM_onehot_tx_state_reg[5] ,\n_0_FSM_onehot_tx_state_reg[4] ,\n_0_FSM_onehot_tx_state_reg[3] ,\n_0_FSM_onehot_tx_state_reg[2] ,\n_0_FSM_onehot_tx_state_reg[1] }),
        .SYSCLK_IN(SYSCLK_IN),
        .gt1_cplllock_out(gt1_cplllock_out));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_73 sync_TXRESETDONE
       (.SYSCLK_IN(SYSCLK_IN),
        .data_out(txresetdone_s2),
        .gt1_txresetdone_out(gt1_txresetdone_out));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_74 sync_mmcm_lock_reclocked
       (.I1(n_0_mmcm_lock_reclocked_i_2__0),
        .O1(n_1_sync_mmcm_lock_reclocked),
        .Q(mmcm_lock_count_reg__0[9:7]),
        .SR(n_0_sync_mmcm_lock_reclocked),
        .SYSCLK_IN(SYSCLK_IN),
        .mmcm_lock_reclocked(mmcm_lock_reclocked));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_75 sync_run_phase_alignment_int
       (.data_in(n_0_run_phase_alignment_int_reg),
        .data_out(data_out),
        .gt1_txusrclk_in(gt1_txusrclk_in));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_76 sync_time_out_wait_bypass
       (.SYSCLK_IN(SYSCLK_IN),
        .data_in(n_0_time_out_wait_bypass_reg),
        .data_out(time_out_wait_bypass_s2));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_77 sync_tx_fsm_reset_done_int
       (.GT1_TX_FSM_RESET_DONE_OUT(GT1_TX_FSM_RESET_DONE_OUT),
        .data_out(tx_fsm_reset_done_int_s2),
        .gt1_txusrclk_in(gt1_txusrclk_in));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT3 #(
    .INIT(8'h0E)) 
     time_out_2ms_i_1__6
       (.I0(n_0_time_out_2ms_reg),
        .I1(time_out_2ms),
        .I2(n_0_reset_time_out_reg),
        .O(n_0_time_out_2ms_i_1__6));
FDRE #(
    .INIT(1'b0)) 
     time_out_2ms_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_out_2ms_i_1__6),
        .Q(n_0_time_out_2ms_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000AAAAEAAA)) 
     time_out_500us_i_1__0
       (.I0(n_0_time_out_500us_reg),
        .I1(n_0_time_out_500us_i_2__0),
        .I2(n_0_time_tlock_max_i_3__0),
        .I3(time_out_counter_reg[8]),
        .I4(time_out_counter_reg[10]),
        .I5(n_0_reset_time_out_reg),
        .O(n_0_time_out_500us_i_1__0));
LUT6 #(
    .INIT(64'h0000020000000000)) 
     time_out_500us_i_2__0
       (.I0(n_0_time_out_500us_i_3__0),
        .I1(time_out_counter_reg[15]),
        .I2(time_out_counter_reg[9]),
        .I3(time_out_counter_reg[14]),
        .I4(time_out_counter_reg[0]),
        .I5(time_out_counter_reg[13]),
        .O(n_0_time_out_500us_i_2__0));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT2 #(
    .INIT(4'h2)) 
     time_out_500us_i_3__0
       (.I0(time_out_counter_reg[5]),
        .I1(time_out_counter_reg[12]),
        .O(n_0_time_out_500us_i_3__0));
FDRE #(
    .INIT(1'b0)) 
     time_out_500us_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_out_500us_i_1__0),
        .Q(n_0_time_out_500us_reg),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT4 #(
    .INIT(16'h0004)) 
     \time_out_counter[0]_i_10__5 
       (.I0(time_out_counter_reg[12]),
        .I1(time_out_counter_reg[5]),
        .I2(time_out_counter_reg[1]),
        .I3(time_out_counter_reg[2]),
        .O(\n_0_time_out_counter[0]_i_10__5 ));
LUT1 #(
    .INIT(2'h1)) 
     \time_out_counter[0]_i_1__5 
       (.I0(time_out_2ms),
        .O(\n_0_time_out_counter[0]_i_1__5 ));
LUT6 #(
    .INIT(64'h4000000000000000)) 
     \time_out_counter[0]_i_3__9 
       (.I0(time_out_counter_reg[4]),
        .I1(time_out_counter_reg[10]),
        .I2(time_out_counter_reg[15]),
        .I3(\n_0_time_out_counter[0]_i_8__3 ),
        .I4(\n_0_time_out_counter[0]_i_9__5 ),
        .I5(\n_0_time_out_counter[0]_i_10__5 ),
        .O(time_out_2ms));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_4__9 
       (.I0(time_out_counter_reg[3]),
        .O(\n_0_time_out_counter[0]_i_4__9 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_5__9 
       (.I0(time_out_counter_reg[2]),
        .O(\n_0_time_out_counter[0]_i_5__9 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_6__6 
       (.I0(time_out_counter_reg[1]),
        .O(\n_0_time_out_counter[0]_i_6__6 ));
LUT1 #(
    .INIT(2'h1)) 
     \time_out_counter[0]_i_7__5 
       (.I0(time_out_counter_reg[0]),
        .O(\n_0_time_out_counter[0]_i_7__5 ));
LUT6 #(
    .INIT(64'h0000000000004000)) 
     \time_out_counter[0]_i_8__3 
       (.I0(time_out_counter_reg[3]),
        .I1(time_out_counter_reg[16]),
        .I2(time_out_counter_reg[9]),
        .I3(time_out_counter_reg[7]),
        .I4(time_out_counter_reg[8]),
        .I5(time_out_counter_reg[13]),
        .O(\n_0_time_out_counter[0]_i_8__3 ));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \time_out_counter[0]_i_9__5 
       (.I0(time_out_counter_reg[14]),
        .I1(time_out_counter_reg[0]),
        .I2(time_out_counter_reg[6]),
        .I3(time_out_counter_reg[11]),
        .O(\n_0_time_out_counter[0]_i_9__5 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_2__6 
       (.I0(time_out_counter_reg[15]),
        .O(\n_0_time_out_counter[12]_i_2__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_3__6 
       (.I0(time_out_counter_reg[14]),
        .O(\n_0_time_out_counter[12]_i_3__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_4__6 
       (.I0(time_out_counter_reg[13]),
        .O(\n_0_time_out_counter[12]_i_4__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_5__6 
       (.I0(time_out_counter_reg[12]),
        .O(\n_0_time_out_counter[12]_i_5__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[16]_i_2__6 
       (.I0(time_out_counter_reg[16]),
        .O(\n_0_time_out_counter[16]_i_2__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_2__6 
       (.I0(time_out_counter_reg[7]),
        .O(\n_0_time_out_counter[4]_i_2__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_3__6 
       (.I0(time_out_counter_reg[6]),
        .O(\n_0_time_out_counter[4]_i_3__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_4__6 
       (.I0(time_out_counter_reg[5]),
        .O(\n_0_time_out_counter[4]_i_4__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_5__6 
       (.I0(time_out_counter_reg[4]),
        .O(\n_0_time_out_counter[4]_i_5__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_2__6 
       (.I0(time_out_counter_reg[11]),
        .O(\n_0_time_out_counter[8]_i_2__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_3__6 
       (.I0(time_out_counter_reg[10]),
        .O(\n_0_time_out_counter[8]_i_3__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_4__6 
       (.I0(time_out_counter_reg[9]),
        .O(\n_0_time_out_counter[8]_i_4__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_5__6 
       (.I0(time_out_counter_reg[8]),
        .O(\n_0_time_out_counter[8]_i_5__6 ));
(* counter = "45" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__5 ),
        .D(\n_7_time_out_counter_reg[0]_i_2__6 ),
        .Q(time_out_counter_reg[0]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[0]_i_2__6 
       (.CI(1'b0),
        .CO({\n_0_time_out_counter_reg[0]_i_2__6 ,\n_1_time_out_counter_reg[0]_i_2__6 ,\n_2_time_out_counter_reg[0]_i_2__6 ,\n_3_time_out_counter_reg[0]_i_2__6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_time_out_counter_reg[0]_i_2__6 ,\n_5_time_out_counter_reg[0]_i_2__6 ,\n_6_time_out_counter_reg[0]_i_2__6 ,\n_7_time_out_counter_reg[0]_i_2__6 }),
        .S({\n_0_time_out_counter[0]_i_4__9 ,\n_0_time_out_counter[0]_i_5__9 ,\n_0_time_out_counter[0]_i_6__6 ,\n_0_time_out_counter[0]_i_7__5 }));
(* counter = "45" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[10] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__5 ),
        .D(\n_5_time_out_counter_reg[8]_i_1__6 ),
        .Q(time_out_counter_reg[10]),
        .R(n_0_reset_time_out_reg));
(* counter = "45" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[11] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__5 ),
        .D(\n_4_time_out_counter_reg[8]_i_1__6 ),
        .Q(time_out_counter_reg[11]),
        .R(n_0_reset_time_out_reg));
(* counter = "45" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[12] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__5 ),
        .D(\n_7_time_out_counter_reg[12]_i_1__6 ),
        .Q(time_out_counter_reg[12]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[12]_i_1__6 
       (.CI(\n_0_time_out_counter_reg[8]_i_1__6 ),
        .CO({\n_0_time_out_counter_reg[12]_i_1__6 ,\n_1_time_out_counter_reg[12]_i_1__6 ,\n_2_time_out_counter_reg[12]_i_1__6 ,\n_3_time_out_counter_reg[12]_i_1__6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[12]_i_1__6 ,\n_5_time_out_counter_reg[12]_i_1__6 ,\n_6_time_out_counter_reg[12]_i_1__6 ,\n_7_time_out_counter_reg[12]_i_1__6 }),
        .S({\n_0_time_out_counter[12]_i_2__6 ,\n_0_time_out_counter[12]_i_3__6 ,\n_0_time_out_counter[12]_i_4__6 ,\n_0_time_out_counter[12]_i_5__6 }));
(* counter = "45" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[13] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__5 ),
        .D(\n_6_time_out_counter_reg[12]_i_1__6 ),
        .Q(time_out_counter_reg[13]),
        .R(n_0_reset_time_out_reg));
(* counter = "45" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[14] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__5 ),
        .D(\n_5_time_out_counter_reg[12]_i_1__6 ),
        .Q(time_out_counter_reg[14]),
        .R(n_0_reset_time_out_reg));
(* counter = "45" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[15] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__5 ),
        .D(\n_4_time_out_counter_reg[12]_i_1__6 ),
        .Q(time_out_counter_reg[15]),
        .R(n_0_reset_time_out_reg));
(* counter = "45" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[16] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__5 ),
        .D(\n_7_time_out_counter_reg[16]_i_1__6 ),
        .Q(time_out_counter_reg[16]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[16]_i_1__6 
       (.CI(\n_0_time_out_counter_reg[12]_i_1__6 ),
        .CO(\NLW_time_out_counter_reg[16]_i_1__6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_time_out_counter_reg[16]_i_1__6_O_UNCONNECTED [3:1],\n_7_time_out_counter_reg[16]_i_1__6 }),
        .S({1'b0,1'b0,1'b0,\n_0_time_out_counter[16]_i_2__6 }));
(* counter = "45" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__5 ),
        .D(\n_6_time_out_counter_reg[0]_i_2__6 ),
        .Q(time_out_counter_reg[1]),
        .R(n_0_reset_time_out_reg));
(* counter = "45" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__5 ),
        .D(\n_5_time_out_counter_reg[0]_i_2__6 ),
        .Q(time_out_counter_reg[2]),
        .R(n_0_reset_time_out_reg));
(* counter = "45" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__5 ),
        .D(\n_4_time_out_counter_reg[0]_i_2__6 ),
        .Q(time_out_counter_reg[3]),
        .R(n_0_reset_time_out_reg));
(* counter = "45" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__5 ),
        .D(\n_7_time_out_counter_reg[4]_i_1__6 ),
        .Q(time_out_counter_reg[4]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[4]_i_1__6 
       (.CI(\n_0_time_out_counter_reg[0]_i_2__6 ),
        .CO({\n_0_time_out_counter_reg[4]_i_1__6 ,\n_1_time_out_counter_reg[4]_i_1__6 ,\n_2_time_out_counter_reg[4]_i_1__6 ,\n_3_time_out_counter_reg[4]_i_1__6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[4]_i_1__6 ,\n_5_time_out_counter_reg[4]_i_1__6 ,\n_6_time_out_counter_reg[4]_i_1__6 ,\n_7_time_out_counter_reg[4]_i_1__6 }),
        .S({\n_0_time_out_counter[4]_i_2__6 ,\n_0_time_out_counter[4]_i_3__6 ,\n_0_time_out_counter[4]_i_4__6 ,\n_0_time_out_counter[4]_i_5__6 }));
(* counter = "45" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__5 ),
        .D(\n_6_time_out_counter_reg[4]_i_1__6 ),
        .Q(time_out_counter_reg[5]),
        .R(n_0_reset_time_out_reg));
(* counter = "45" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__5 ),
        .D(\n_5_time_out_counter_reg[4]_i_1__6 ),
        .Q(time_out_counter_reg[6]),
        .R(n_0_reset_time_out_reg));
(* counter = "45" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[7] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__5 ),
        .D(\n_4_time_out_counter_reg[4]_i_1__6 ),
        .Q(time_out_counter_reg[7]),
        .R(n_0_reset_time_out_reg));
(* counter = "45" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[8] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__5 ),
        .D(\n_7_time_out_counter_reg[8]_i_1__6 ),
        .Q(time_out_counter_reg[8]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[8]_i_1__6 
       (.CI(\n_0_time_out_counter_reg[4]_i_1__6 ),
        .CO({\n_0_time_out_counter_reg[8]_i_1__6 ,\n_1_time_out_counter_reg[8]_i_1__6 ,\n_2_time_out_counter_reg[8]_i_1__6 ,\n_3_time_out_counter_reg[8]_i_1__6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[8]_i_1__6 ,\n_5_time_out_counter_reg[8]_i_1__6 ,\n_6_time_out_counter_reg[8]_i_1__6 ,\n_7_time_out_counter_reg[8]_i_1__6 }),
        .S({\n_0_time_out_counter[8]_i_2__6 ,\n_0_time_out_counter[8]_i_3__6 ,\n_0_time_out_counter[8]_i_4__6 ,\n_0_time_out_counter[8]_i_5__6 }));
(* counter = "45" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[9] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__5 ),
        .D(\n_6_time_out_counter_reg[8]_i_1__6 ),
        .Q(time_out_counter_reg[9]),
        .R(n_0_reset_time_out_reg));
LUT6 #(
    .INIT(64'hFF00FF0100000000)) 
     time_out_wait_bypass_i_1__0
       (.I0(\n_0_wait_bypass_count[0]_i_4__0 ),
        .I1(\n_0_wait_bypass_count[0]_i_5__0 ),
        .I2(\n_0_wait_bypass_count[0]_i_6__0 ),
        .I3(n_0_time_out_wait_bypass_reg),
        .I4(n_0_tx_fsm_reset_done_int_s3_reg),
        .I5(n_0_run_phase_alignment_int_s3_reg),
        .O(n_0_time_out_wait_bypass_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     time_out_wait_bypass_reg
       (.C(gt1_txusrclk_in),
        .CE(1'b1),
        .D(n_0_time_out_wait_bypass_i_1__0),
        .Q(n_0_time_out_wait_bypass_reg),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     time_out_wait_bypass_s3_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(time_out_wait_bypass_s2),
        .Q(time_out_wait_bypass_s3),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000AAAAEAAA)) 
     time_tlock_max_i_1__0
       (.I0(n_0_time_tlock_max_reg),
        .I1(n_0_time_tlock_max_i_2__0),
        .I2(n_0_time_tlock_max_i_3__0),
        .I3(time_out_counter_reg[8]),
        .I4(time_out_counter_reg[10]),
        .I5(n_0_reset_time_out_reg),
        .O(n_0_time_tlock_max_i_1__0));
LUT6 #(
    .INIT(64'h0000020000000000)) 
     time_tlock_max_i_2__0
       (.I0(n_0_time_tlock_max_i_4__6),
        .I1(time_out_counter_reg[15]),
        .I2(time_out_counter_reg[13]),
        .I3(time_out_counter_reg[9]),
        .I4(time_out_counter_reg[5]),
        .I5(time_out_counter_reg[12]),
        .O(n_0_time_tlock_max_i_2__0));
LUT5 #(
    .INIT(32'h00001000)) 
     time_tlock_max_i_3__0
       (.I0(time_out_counter_reg[4]),
        .I1(time_out_counter_reg[16]),
        .I2(time_out_counter_reg[3]),
        .I3(time_out_counter_reg[7]),
        .I4(n_0_time_tlock_max_i_5__0),
        .O(n_0_time_tlock_max_i_3__0));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT2 #(
    .INIT(4'h1)) 
     time_tlock_max_i_4__6
       (.I0(time_out_counter_reg[0]),
        .I1(time_out_counter_reg[14]),
        .O(n_0_time_tlock_max_i_4__6));
LUT4 #(
    .INIT(16'hFFFE)) 
     time_tlock_max_i_5__0
       (.I0(time_out_counter_reg[1]),
        .I1(time_out_counter_reg[2]),
        .I2(time_out_counter_reg[6]),
        .I3(time_out_counter_reg[11]),
        .O(n_0_time_tlock_max_i_5__0));
FDRE #(
    .INIT(1'b0)) 
     time_tlock_max_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_tlock_max_i_1__0),
        .Q(n_0_time_tlock_max_reg),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT5 #(
    .INIT(32'hFFFF0080)) 
     tx_fsm_reset_done_int_i_1__0
       (.I0(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I1(n_0_tx_fsm_reset_done_int_i_2__0),
        .I2(n_0_tx_fsm_reset_done_int_i_3__0),
        .I3(run_phase_alignment_int),
        .I4(GT1_TX_FSM_RESET_DONE_OUT),
        .O(n_0_tx_fsm_reset_done_int_i_1__0));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     tx_fsm_reset_done_int_i_2__0
       (.I0(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[3] ),
        .O(n_0_tx_fsm_reset_done_int_i_2__0));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     tx_fsm_reset_done_int_i_3__0
       (.I0(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .O(n_0_tx_fsm_reset_done_int_i_3__0));
FDRE #(
    .INIT(1'b0)) 
     tx_fsm_reset_done_int_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_tx_fsm_reset_done_int_i_1__0),
        .Q(GT1_TX_FSM_RESET_DONE_OUT),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     tx_fsm_reset_done_int_s3_reg
       (.C(gt1_txusrclk_in),
        .CE(1'b1),
        .D(tx_fsm_reset_done_int_s2),
        .Q(n_0_tx_fsm_reset_done_int_s3_reg),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     txresetdone_s3_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(txresetdone_s2),
        .Q(txresetdone_s3),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \wait_bypass_count[0]_i_10__0 
       (.I0(wait_bypass_count_reg[0]),
        .O(\n_0_wait_bypass_count[0]_i_10__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \wait_bypass_count[0]_i_1__0 
       (.I0(n_0_run_phase_alignment_int_s3_reg),
        .O(\n_0_wait_bypass_count[0]_i_1__0 ));
LUT4 #(
    .INIT(16'h00FE)) 
     \wait_bypass_count[0]_i_2__0 
       (.I0(\n_0_wait_bypass_count[0]_i_4__0 ),
        .I1(\n_0_wait_bypass_count[0]_i_5__0 ),
        .I2(\n_0_wait_bypass_count[0]_i_6__0 ),
        .I3(n_0_tx_fsm_reset_done_int_s3_reg),
        .O(\n_0_wait_bypass_count[0]_i_2__0 ));
LUT5 #(
    .INIT(32'hBFFFFFFF)) 
     \wait_bypass_count[0]_i_4__0 
       (.I0(wait_bypass_count_reg[15]),
        .I1(wait_bypass_count_reg[1]),
        .I2(wait_bypass_count_reg[2]),
        .I3(wait_bypass_count_reg[16]),
        .I4(wait_bypass_count_reg[0]),
        .O(\n_0_wait_bypass_count[0]_i_4__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFF)) 
     \wait_bypass_count[0]_i_5__0 
       (.I0(wait_bypass_count_reg[10]),
        .I1(wait_bypass_count_reg[9]),
        .I2(wait_bypass_count_reg[13]),
        .I3(wait_bypass_count_reg[14]),
        .I4(wait_bypass_count_reg[11]),
        .I5(wait_bypass_count_reg[12]),
        .O(\n_0_wait_bypass_count[0]_i_5__0 ));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \wait_bypass_count[0]_i_6__0 
       (.I0(wait_bypass_count_reg[4]),
        .I1(wait_bypass_count_reg[3]),
        .I2(wait_bypass_count_reg[7]),
        .I3(wait_bypass_count_reg[8]),
        .I4(wait_bypass_count_reg[5]),
        .I5(wait_bypass_count_reg[6]),
        .O(\n_0_wait_bypass_count[0]_i_6__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_7__0 
       (.I0(wait_bypass_count_reg[3]),
        .O(\n_0_wait_bypass_count[0]_i_7__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_8__0 
       (.I0(wait_bypass_count_reg[2]),
        .O(\n_0_wait_bypass_count[0]_i_8__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_9__6 
       (.I0(wait_bypass_count_reg[1]),
        .O(\n_0_wait_bypass_count[0]_i_9__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[12]_i_2__0 
       (.I0(wait_bypass_count_reg[15]),
        .O(\n_0_wait_bypass_count[12]_i_2__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[12]_i_3__0 
       (.I0(wait_bypass_count_reg[14]),
        .O(\n_0_wait_bypass_count[12]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[12]_i_4__0 
       (.I0(wait_bypass_count_reg[13]),
        .O(\n_0_wait_bypass_count[12]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[12]_i_5__0 
       (.I0(wait_bypass_count_reg[12]),
        .O(\n_0_wait_bypass_count[12]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[16]_i_2__0 
       (.I0(wait_bypass_count_reg[16]),
        .O(\n_0_wait_bypass_count[16]_i_2__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_2__0 
       (.I0(wait_bypass_count_reg[7]),
        .O(\n_0_wait_bypass_count[4]_i_2__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_3__0 
       (.I0(wait_bypass_count_reg[6]),
        .O(\n_0_wait_bypass_count[4]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_4__0 
       (.I0(wait_bypass_count_reg[5]),
        .O(\n_0_wait_bypass_count[4]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_5__0 
       (.I0(wait_bypass_count_reg[4]),
        .O(\n_0_wait_bypass_count[4]_i_5__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_2__0 
       (.I0(wait_bypass_count_reg[11]),
        .O(\n_0_wait_bypass_count[8]_i_2__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_3__0 
       (.I0(wait_bypass_count_reg[10]),
        .O(\n_0_wait_bypass_count[8]_i_3__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_4__0 
       (.I0(wait_bypass_count_reg[9]),
        .O(\n_0_wait_bypass_count[8]_i_4__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_5__0 
       (.I0(wait_bypass_count_reg[8]),
        .O(\n_0_wait_bypass_count[8]_i_5__0 ));
(* counter = "14" *) 
   FDRE \wait_bypass_count_reg[0] 
       (.C(gt1_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__0 ),
        .D(\n_7_wait_bypass_count_reg[0]_i_3__0 ),
        .Q(wait_bypass_count_reg[0]),
        .R(\n_0_wait_bypass_count[0]_i_1__0 ));
CARRY4 \wait_bypass_count_reg[0]_i_3__0 
       (.CI(1'b0),
        .CO({\n_0_wait_bypass_count_reg[0]_i_3__0 ,\n_1_wait_bypass_count_reg[0]_i_3__0 ,\n_2_wait_bypass_count_reg[0]_i_3__0 ,\n_3_wait_bypass_count_reg[0]_i_3__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_wait_bypass_count_reg[0]_i_3__0 ,\n_5_wait_bypass_count_reg[0]_i_3__0 ,\n_6_wait_bypass_count_reg[0]_i_3__0 ,\n_7_wait_bypass_count_reg[0]_i_3__0 }),
        .S({\n_0_wait_bypass_count[0]_i_7__0 ,\n_0_wait_bypass_count[0]_i_8__0 ,\n_0_wait_bypass_count[0]_i_9__6 ,\n_0_wait_bypass_count[0]_i_10__0 }));
(* counter = "14" *) 
   FDRE \wait_bypass_count_reg[10] 
       (.C(gt1_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__0 ),
        .D(\n_5_wait_bypass_count_reg[8]_i_1__0 ),
        .Q(wait_bypass_count_reg[10]),
        .R(\n_0_wait_bypass_count[0]_i_1__0 ));
(* counter = "14" *) 
   FDRE \wait_bypass_count_reg[11] 
       (.C(gt1_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__0 ),
        .D(\n_4_wait_bypass_count_reg[8]_i_1__0 ),
        .Q(wait_bypass_count_reg[11]),
        .R(\n_0_wait_bypass_count[0]_i_1__0 ));
(* counter = "14" *) 
   FDRE \wait_bypass_count_reg[12] 
       (.C(gt1_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__0 ),
        .D(\n_7_wait_bypass_count_reg[12]_i_1__0 ),
        .Q(wait_bypass_count_reg[12]),
        .R(\n_0_wait_bypass_count[0]_i_1__0 ));
CARRY4 \wait_bypass_count_reg[12]_i_1__0 
       (.CI(\n_0_wait_bypass_count_reg[8]_i_1__0 ),
        .CO({\n_0_wait_bypass_count_reg[12]_i_1__0 ,\n_1_wait_bypass_count_reg[12]_i_1__0 ,\n_2_wait_bypass_count_reg[12]_i_1__0 ,\n_3_wait_bypass_count_reg[12]_i_1__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_wait_bypass_count_reg[12]_i_1__0 ,\n_5_wait_bypass_count_reg[12]_i_1__0 ,\n_6_wait_bypass_count_reg[12]_i_1__0 ,\n_7_wait_bypass_count_reg[12]_i_1__0 }),
        .S({\n_0_wait_bypass_count[12]_i_2__0 ,\n_0_wait_bypass_count[12]_i_3__0 ,\n_0_wait_bypass_count[12]_i_4__0 ,\n_0_wait_bypass_count[12]_i_5__0 }));
(* counter = "14" *) 
   FDRE \wait_bypass_count_reg[13] 
       (.C(gt1_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__0 ),
        .D(\n_6_wait_bypass_count_reg[12]_i_1__0 ),
        .Q(wait_bypass_count_reg[13]),
        .R(\n_0_wait_bypass_count[0]_i_1__0 ));
(* counter = "14" *) 
   FDRE \wait_bypass_count_reg[14] 
       (.C(gt1_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__0 ),
        .D(\n_5_wait_bypass_count_reg[12]_i_1__0 ),
        .Q(wait_bypass_count_reg[14]),
        .R(\n_0_wait_bypass_count[0]_i_1__0 ));
(* counter = "14" *) 
   FDRE \wait_bypass_count_reg[15] 
       (.C(gt1_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__0 ),
        .D(\n_4_wait_bypass_count_reg[12]_i_1__0 ),
        .Q(wait_bypass_count_reg[15]),
        .R(\n_0_wait_bypass_count[0]_i_1__0 ));
(* counter = "14" *) 
   FDRE \wait_bypass_count_reg[16] 
       (.C(gt1_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__0 ),
        .D(\n_7_wait_bypass_count_reg[16]_i_1__0 ),
        .Q(wait_bypass_count_reg[16]),
        .R(\n_0_wait_bypass_count[0]_i_1__0 ));
CARRY4 \wait_bypass_count_reg[16]_i_1__0 
       (.CI(\n_0_wait_bypass_count_reg[12]_i_1__0 ),
        .CO(\NLW_wait_bypass_count_reg[16]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_wait_bypass_count_reg[16]_i_1__0_O_UNCONNECTED [3:1],\n_7_wait_bypass_count_reg[16]_i_1__0 }),
        .S({1'b0,1'b0,1'b0,\n_0_wait_bypass_count[16]_i_2__0 }));
(* counter = "14" *) 
   FDRE \wait_bypass_count_reg[1] 
       (.C(gt1_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__0 ),
        .D(\n_6_wait_bypass_count_reg[0]_i_3__0 ),
        .Q(wait_bypass_count_reg[1]),
        .R(\n_0_wait_bypass_count[0]_i_1__0 ));
(* counter = "14" *) 
   FDRE \wait_bypass_count_reg[2] 
       (.C(gt1_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__0 ),
        .D(\n_5_wait_bypass_count_reg[0]_i_3__0 ),
        .Q(wait_bypass_count_reg[2]),
        .R(\n_0_wait_bypass_count[0]_i_1__0 ));
(* counter = "14" *) 
   FDRE \wait_bypass_count_reg[3] 
       (.C(gt1_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__0 ),
        .D(\n_4_wait_bypass_count_reg[0]_i_3__0 ),
        .Q(wait_bypass_count_reg[3]),
        .R(\n_0_wait_bypass_count[0]_i_1__0 ));
(* counter = "14" *) 
   FDRE \wait_bypass_count_reg[4] 
       (.C(gt1_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__0 ),
        .D(\n_7_wait_bypass_count_reg[4]_i_1__0 ),
        .Q(wait_bypass_count_reg[4]),
        .R(\n_0_wait_bypass_count[0]_i_1__0 ));
CARRY4 \wait_bypass_count_reg[4]_i_1__0 
       (.CI(\n_0_wait_bypass_count_reg[0]_i_3__0 ),
        .CO({\n_0_wait_bypass_count_reg[4]_i_1__0 ,\n_1_wait_bypass_count_reg[4]_i_1__0 ,\n_2_wait_bypass_count_reg[4]_i_1__0 ,\n_3_wait_bypass_count_reg[4]_i_1__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_wait_bypass_count_reg[4]_i_1__0 ,\n_5_wait_bypass_count_reg[4]_i_1__0 ,\n_6_wait_bypass_count_reg[4]_i_1__0 ,\n_7_wait_bypass_count_reg[4]_i_1__0 }),
        .S({\n_0_wait_bypass_count[4]_i_2__0 ,\n_0_wait_bypass_count[4]_i_3__0 ,\n_0_wait_bypass_count[4]_i_4__0 ,\n_0_wait_bypass_count[4]_i_5__0 }));
(* counter = "14" *) 
   FDRE \wait_bypass_count_reg[5] 
       (.C(gt1_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__0 ),
        .D(\n_6_wait_bypass_count_reg[4]_i_1__0 ),
        .Q(wait_bypass_count_reg[5]),
        .R(\n_0_wait_bypass_count[0]_i_1__0 ));
(* counter = "14" *) 
   FDRE \wait_bypass_count_reg[6] 
       (.C(gt1_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__0 ),
        .D(\n_5_wait_bypass_count_reg[4]_i_1__0 ),
        .Q(wait_bypass_count_reg[6]),
        .R(\n_0_wait_bypass_count[0]_i_1__0 ));
(* counter = "14" *) 
   FDRE \wait_bypass_count_reg[7] 
       (.C(gt1_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__0 ),
        .D(\n_4_wait_bypass_count_reg[4]_i_1__0 ),
        .Q(wait_bypass_count_reg[7]),
        .R(\n_0_wait_bypass_count[0]_i_1__0 ));
(* counter = "14" *) 
   FDRE \wait_bypass_count_reg[8] 
       (.C(gt1_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__0 ),
        .D(\n_7_wait_bypass_count_reg[8]_i_1__0 ),
        .Q(wait_bypass_count_reg[8]),
        .R(\n_0_wait_bypass_count[0]_i_1__0 ));
CARRY4 \wait_bypass_count_reg[8]_i_1__0 
       (.CI(\n_0_wait_bypass_count_reg[4]_i_1__0 ),
        .CO({\n_0_wait_bypass_count_reg[8]_i_1__0 ,\n_1_wait_bypass_count_reg[8]_i_1__0 ,\n_2_wait_bypass_count_reg[8]_i_1__0 ,\n_3_wait_bypass_count_reg[8]_i_1__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_wait_bypass_count_reg[8]_i_1__0 ,\n_5_wait_bypass_count_reg[8]_i_1__0 ,\n_6_wait_bypass_count_reg[8]_i_1__0 ,\n_7_wait_bypass_count_reg[8]_i_1__0 }),
        .S({\n_0_wait_bypass_count[8]_i_2__0 ,\n_0_wait_bypass_count[8]_i_3__0 ,\n_0_wait_bypass_count[8]_i_4__0 ,\n_0_wait_bypass_count[8]_i_5__0 }));
(* counter = "14" *) 
   FDRE \wait_bypass_count_reg[9] 
       (.C(gt1_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__0 ),
        .D(\n_6_wait_bypass_count_reg[8]_i_1__0 ),
        .Q(wait_bypass_count_reg[9]),
        .R(\n_0_wait_bypass_count[0]_i_1__0 ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \wait_time_cnt[0]_i_1__0 
       (.I0(wait_time_cnt_reg__0[0]),
        .O(wait_time_cnt0__0[0]));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \wait_time_cnt[1]_i_1__0 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .O(\n_0_wait_time_cnt[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT3 #(
    .INIT(8'hE1)) 
     \wait_time_cnt[2]_i_1__0 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[2]),
        .O(wait_time_cnt0__0[2]));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT4 #(
    .INIT(16'hFE01)) 
     \wait_time_cnt[3]_i_1__0 
       (.I0(wait_time_cnt_reg__0[2]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[3]),
        .O(wait_time_cnt0__0[3]));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT5 #(
    .INIT(32'hFFFE0001)) 
     \wait_time_cnt[4]_i_1__0 
       (.I0(wait_time_cnt_reg__0[3]),
        .I1(wait_time_cnt_reg__0[2]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[1]),
        .I4(wait_time_cnt_reg__0[4]),
        .O(wait_time_cnt0__0[4]));
LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
     \wait_time_cnt[5]_i_1__0 
       (.I0(wait_time_cnt_reg__0[4]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[2]),
        .I4(wait_time_cnt_reg__0[3]),
        .I5(wait_time_cnt_reg__0[5]),
        .O(wait_time_cnt0__0[5]));
LUT6 #(
    .INIT(64'h000000000A080A0A)) 
     \wait_time_cnt[6]_i_1__0 
       (.I0(\n_0_wait_time_cnt[6]_i_4__0 ),
        .I1(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I4(\n_0_wait_time_cnt[6]_i_5__0 ),
        .I5(run_phase_alignment_int),
        .O(\n_0_wait_time_cnt[6]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \wait_time_cnt[6]_i_2__6 
       (.I0(wait_time_cnt_reg__0[5]),
        .I1(wait_time_cnt_reg__0[4]),
        .I2(\n_0_wait_time_cnt[6]_i_6 ),
        .I3(wait_time_cnt_reg__0[0]),
        .I4(wait_time_cnt_reg__0[1]),
        .I5(wait_time_cnt_reg__0[6]),
        .O(\n_0_wait_time_cnt[6]_i_2__6 ));
LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
     \wait_time_cnt[6]_i_3__0 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[4]),
        .I3(wait_time_cnt_reg__0[5]),
        .I4(\n_0_wait_time_cnt[6]_i_6 ),
        .I5(wait_time_cnt_reg__0[6]),
        .O(wait_time_cnt0__0[6]));
LUT6 #(
    .INIT(64'h000100010001000F)) 
     \wait_time_cnt[6]_i_4__0 
       (.I0(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[6] ),
        .O(\n_0_wait_time_cnt[6]_i_4__0 ));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \wait_time_cnt[6]_i_5__0 
       (.I0(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[6] ),
        .O(\n_0_wait_time_cnt[6]_i_5__0 ));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \wait_time_cnt[6]_i_6 
       (.I0(wait_time_cnt_reg__0[2]),
        .I1(wait_time_cnt_reg__0[3]),
        .O(\n_0_wait_time_cnt[6]_i_6 ));
(* counter = "13" *) 
   FDRE \wait_time_cnt_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__6 ),
        .D(wait_time_cnt0__0[0]),
        .Q(wait_time_cnt_reg__0[0]),
        .R(\n_0_wait_time_cnt[6]_i_1__0 ));
(* counter = "13" *) 
   FDRE \wait_time_cnt_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__6 ),
        .D(\n_0_wait_time_cnt[1]_i_1__0 ),
        .Q(wait_time_cnt_reg__0[1]),
        .R(\n_0_wait_time_cnt[6]_i_1__0 ));
(* counter = "13" *) 
   FDSE \wait_time_cnt_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__6 ),
        .D(wait_time_cnt0__0[2]),
        .Q(wait_time_cnt_reg__0[2]),
        .S(\n_0_wait_time_cnt[6]_i_1__0 ));
(* counter = "13" *) 
   FDRE \wait_time_cnt_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__6 ),
        .D(wait_time_cnt0__0[3]),
        .Q(wait_time_cnt_reg__0[3]),
        .R(\n_0_wait_time_cnt[6]_i_1__0 ));
(* counter = "13" *) 
   FDRE \wait_time_cnt_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__6 ),
        .D(wait_time_cnt0__0[4]),
        .Q(wait_time_cnt_reg__0[4]),
        .R(\n_0_wait_time_cnt[6]_i_1__0 ));
(* counter = "13" *) 
   FDSE \wait_time_cnt_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__6 ),
        .D(wait_time_cnt0__0[5]),
        .Q(wait_time_cnt_reg__0[5]),
        .S(\n_0_wait_time_cnt[6]_i_1__0 ));
(* counter = "13" *) 
   FDSE \wait_time_cnt_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__6 ),
        .D(wait_time_cnt0__0[6]),
        .Q(wait_time_cnt_reg__0[6]),
        .S(\n_0_wait_time_cnt[6]_i_1__0 ));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_TX_STARTUP_FSM" *) 
module gt64_rtm6r_gt64_rtm6r_TX_STARTUP_FSM__parameterized0_3
   (O1,
    data_in,
    GT2_TX_FSM_RESET_DONE_OUT,
    O2,
    SYSCLK_IN,
    gt2_txusrclk_in,
    SOFT_RESET_IN,
    gt2_txresetdone_out,
    gt2_cplllock_out);
  output O1;
  output data_in;
  output GT2_TX_FSM_RESET_DONE_OUT;
  output O2;
  input SYSCLK_IN;
  input gt2_txusrclk_in;
  input SOFT_RESET_IN;
  input gt2_txresetdone_out;
  input gt2_cplllock_out;

  wire GT2_TX_FSM_RESET_DONE_OUT;
  wire O1;
  wire O2;
  wire SOFT_RESET_IN;
  wire SYSCLK_IN;
  wire data_in;
  wire data_out;
  wire gt2_cplllock_out;
  wire gt2_txresetdone_out;
  wire gt2_txusrclk_in;
  wire [5:0]init_wait_count_reg__0;
  wire [9:0]mmcm_lock_count_reg__0;
  wire mmcm_lock_reclocked;
  wire n_0_CPLL_RESET_i_1__1;
  wire n_0_CPLL_RESET_i_2;
  wire \n_0_FSM_onehot_tx_state[10]_i_10__1 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_11__0 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_12__4 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_13__0 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_14__1 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_16__1 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_2__1 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_3__1 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_5__0 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_6__1 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_7__1 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_8__1 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_9__1 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_1__1 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_2__3 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_3__0 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_4__0 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_5__0 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_6__0 ;
  wire \n_0_FSM_onehot_tx_state[3]_i_1__1 ;
  wire \n_0_FSM_onehot_tx_state[4]_i_1__1 ;
  wire \n_0_FSM_onehot_tx_state[4]_i_2 ;
  wire \n_0_FSM_onehot_tx_state[5]_i_1__1 ;
  wire \n_0_FSM_onehot_tx_state[6]_i_1__1 ;
  wire \n_0_FSM_onehot_tx_state[7]_i_1__1 ;
  wire \n_0_FSM_onehot_tx_state[7]_i_2__1 ;
  wire \n_0_FSM_onehot_tx_state[7]_i_3__1 ;
  wire \n_0_FSM_onehot_tx_state[7]_i_4__1 ;
  wire \n_0_FSM_onehot_tx_state[7]_i_5 ;
  wire \n_0_FSM_onehot_tx_state[8]_i_1__1 ;
  wire \n_0_FSM_onehot_tx_state[8]_i_2__1 ;
  wire \n_0_FSM_onehot_tx_state[9]_i_1__1 ;
  wire \n_0_FSM_onehot_tx_state_reg[10] ;
  wire \n_0_FSM_onehot_tx_state_reg[1] ;
  wire \n_0_FSM_onehot_tx_state_reg[2] ;
  wire \n_0_FSM_onehot_tx_state_reg[3] ;
  wire \n_0_FSM_onehot_tx_state_reg[4] ;
  wire \n_0_FSM_onehot_tx_state_reg[5] ;
  wire \n_0_FSM_onehot_tx_state_reg[6] ;
  wire \n_0_FSM_onehot_tx_state_reg[7] ;
  wire \n_0_FSM_onehot_tx_state_reg[8] ;
  wire n_0_TXUSERRDY_i_1__1;
  wire n_0_TXUSERRDY_i_2__1;
  wire n_0_TXUSERRDY_i_3;
  wire n_0_gttxreset_i_i_1__1;
  wire n_0_gttxreset_i_i_2__1;
  wire \n_0_init_wait_count[0]_i_1__1 ;
  wire \n_0_init_wait_count[5]_i_1__1 ;
  wire n_0_init_wait_done_i_1__1;
  wire n_0_init_wait_done_i_2__1;
  wire n_0_init_wait_done_reg;
  wire \n_0_mmcm_lock_count[0]_i_1__1 ;
  wire \n_0_mmcm_lock_count[9]_i_2__1 ;
  wire \n_0_mmcm_lock_count[9]_i_4__1 ;
  wire n_0_mmcm_lock_reclocked_i_2__1;
  wire n_0_pll_reset_asserted_i_1__1;
  wire n_0_pll_reset_asserted_i_2__3;
  wire n_0_pll_reset_asserted_i_3;
  wire n_0_pll_reset_asserted_reg;
  wire n_0_reset_time_out_i_3__1;
  wire n_0_reset_time_out_i_4__1;
  wire n_0_reset_time_out_i_5__0;
  wire n_0_reset_time_out_i_7__1;
  wire n_0_reset_time_out_reg;
  wire n_0_run_phase_alignment_int_i_1__1;
  wire n_0_run_phase_alignment_int_i_2__2;
  wire n_0_run_phase_alignment_int_reg;
  wire n_0_run_phase_alignment_int_s3_reg;
  wire n_0_sync_CPLLLOCK;
  wire n_0_sync_mmcm_lock_reclocked;
  wire n_0_time_out_2ms_i_1__7;
  wire n_0_time_out_2ms_i_2__0;
  wire n_0_time_out_2ms_i_3__0;
  wire n_0_time_out_2ms_i_4__1;
  wire n_0_time_out_2ms_reg;
  wire n_0_time_out_500us_i_1__1;
  wire n_0_time_out_500us_i_2__1;
  wire n_0_time_out_500us_i_3__1;
  wire n_0_time_out_500us_reg;
  wire \n_0_time_out_counter[0]_i_1__8 ;
  wire \n_0_time_out_counter[0]_i_3__0 ;
  wire \n_0_time_out_counter[0]_i_4__0 ;
  wire \n_0_time_out_counter[0]_i_5__1 ;
  wire \n_0_time_out_counter[0]_i_6__7 ;
  wire \n_0_time_out_counter[0]_i_7__8 ;
  wire \n_0_time_out_counter[0]_i_8__8 ;
  wire \n_0_time_out_counter[0]_i_9__0 ;
  wire \n_0_time_out_counter[12]_i_2__7 ;
  wire \n_0_time_out_counter[12]_i_3__7 ;
  wire \n_0_time_out_counter[12]_i_4__7 ;
  wire \n_0_time_out_counter[12]_i_5__7 ;
  wire \n_0_time_out_counter[16]_i_2__7 ;
  wire \n_0_time_out_counter[4]_i_2__7 ;
  wire \n_0_time_out_counter[4]_i_3__7 ;
  wire \n_0_time_out_counter[4]_i_4__7 ;
  wire \n_0_time_out_counter[4]_i_5__7 ;
  wire \n_0_time_out_counter[8]_i_2__7 ;
  wire \n_0_time_out_counter[8]_i_3__7 ;
  wire \n_0_time_out_counter[8]_i_4__7 ;
  wire \n_0_time_out_counter[8]_i_5__7 ;
  wire \n_0_time_out_counter_reg[0]_i_2__7 ;
  wire \n_0_time_out_counter_reg[12]_i_1__7 ;
  wire \n_0_time_out_counter_reg[4]_i_1__7 ;
  wire \n_0_time_out_counter_reg[8]_i_1__7 ;
  wire n_0_time_out_wait_bypass_i_1__1;
  wire n_0_time_out_wait_bypass_reg;
  wire n_0_time_tlock_max_i_1__1;
  wire n_0_time_tlock_max_i_2__1;
  wire n_0_time_tlock_max_i_3__1;
  wire n_0_time_tlock_max_i_4__7;
  wire n_0_time_tlock_max_i_5__1;
  wire n_0_time_tlock_max_reg;
  wire n_0_tx_fsm_reset_done_int_i_1__1;
  wire n_0_tx_fsm_reset_done_int_i_2__4;
  wire n_0_tx_fsm_reset_done_int_i_3__1;
  wire n_0_tx_fsm_reset_done_int_s3_reg;
  wire \n_0_wait_bypass_count[0]_i_10__1 ;
  wire \n_0_wait_bypass_count[0]_i_1__1 ;
  wire \n_0_wait_bypass_count[0]_i_2__1 ;
  wire \n_0_wait_bypass_count[0]_i_4__1 ;
  wire \n_0_wait_bypass_count[0]_i_5__1 ;
  wire \n_0_wait_bypass_count[0]_i_6__1 ;
  wire \n_0_wait_bypass_count[0]_i_7__1 ;
  wire \n_0_wait_bypass_count[0]_i_8__1 ;
  wire \n_0_wait_bypass_count[0]_i_9__7 ;
  wire \n_0_wait_bypass_count[12]_i_2__1 ;
  wire \n_0_wait_bypass_count[12]_i_3__1 ;
  wire \n_0_wait_bypass_count[12]_i_4__1 ;
  wire \n_0_wait_bypass_count[12]_i_5__1 ;
  wire \n_0_wait_bypass_count[16]_i_2__1 ;
  wire \n_0_wait_bypass_count[4]_i_2__1 ;
  wire \n_0_wait_bypass_count[4]_i_3__1 ;
  wire \n_0_wait_bypass_count[4]_i_4__1 ;
  wire \n_0_wait_bypass_count[4]_i_5__1 ;
  wire \n_0_wait_bypass_count[8]_i_2__1 ;
  wire \n_0_wait_bypass_count[8]_i_3__1 ;
  wire \n_0_wait_bypass_count[8]_i_4__1 ;
  wire \n_0_wait_bypass_count[8]_i_5__1 ;
  wire \n_0_wait_bypass_count_reg[0]_i_3__1 ;
  wire \n_0_wait_bypass_count_reg[12]_i_1__1 ;
  wire \n_0_wait_bypass_count_reg[4]_i_1__1 ;
  wire \n_0_wait_bypass_count_reg[8]_i_1__1 ;
  wire \n_0_wait_time_cnt[1]_i_1__1 ;
  wire \n_0_wait_time_cnt[6]_i_1__1 ;
  wire \n_0_wait_time_cnt[6]_i_2__7 ;
  wire \n_0_wait_time_cnt[6]_i_4__1 ;
  wire \n_0_wait_time_cnt[6]_i_5__1 ;
  wire \n_0_wait_time_cnt[6]_i_6__0 ;
  wire n_1_sync_CPLLLOCK;
  wire n_1_sync_mmcm_lock_reclocked;
  wire \n_1_time_out_counter_reg[0]_i_2__7 ;
  wire \n_1_time_out_counter_reg[12]_i_1__7 ;
  wire \n_1_time_out_counter_reg[4]_i_1__7 ;
  wire \n_1_time_out_counter_reg[8]_i_1__7 ;
  wire \n_1_wait_bypass_count_reg[0]_i_3__1 ;
  wire \n_1_wait_bypass_count_reg[12]_i_1__1 ;
  wire \n_1_wait_bypass_count_reg[4]_i_1__1 ;
  wire \n_1_wait_bypass_count_reg[8]_i_1__1 ;
  wire \n_2_time_out_counter_reg[0]_i_2__7 ;
  wire \n_2_time_out_counter_reg[12]_i_1__7 ;
  wire \n_2_time_out_counter_reg[4]_i_1__7 ;
  wire \n_2_time_out_counter_reg[8]_i_1__7 ;
  wire \n_2_wait_bypass_count_reg[0]_i_3__1 ;
  wire \n_2_wait_bypass_count_reg[12]_i_1__1 ;
  wire \n_2_wait_bypass_count_reg[4]_i_1__1 ;
  wire \n_2_wait_bypass_count_reg[8]_i_1__1 ;
  wire \n_3_time_out_counter_reg[0]_i_2__7 ;
  wire \n_3_time_out_counter_reg[12]_i_1__7 ;
  wire \n_3_time_out_counter_reg[4]_i_1__7 ;
  wire \n_3_time_out_counter_reg[8]_i_1__7 ;
  wire \n_3_wait_bypass_count_reg[0]_i_3__1 ;
  wire \n_3_wait_bypass_count_reg[12]_i_1__1 ;
  wire \n_3_wait_bypass_count_reg[4]_i_1__1 ;
  wire \n_3_wait_bypass_count_reg[8]_i_1__1 ;
  wire \n_4_time_out_counter_reg[0]_i_2__7 ;
  wire \n_4_time_out_counter_reg[12]_i_1__7 ;
  wire \n_4_time_out_counter_reg[4]_i_1__7 ;
  wire \n_4_time_out_counter_reg[8]_i_1__7 ;
  wire \n_4_wait_bypass_count_reg[0]_i_3__1 ;
  wire \n_4_wait_bypass_count_reg[12]_i_1__1 ;
  wire \n_4_wait_bypass_count_reg[4]_i_1__1 ;
  wire \n_4_wait_bypass_count_reg[8]_i_1__1 ;
  wire \n_5_time_out_counter_reg[0]_i_2__7 ;
  wire \n_5_time_out_counter_reg[12]_i_1__7 ;
  wire \n_5_time_out_counter_reg[4]_i_1__7 ;
  wire \n_5_time_out_counter_reg[8]_i_1__7 ;
  wire \n_5_wait_bypass_count_reg[0]_i_3__1 ;
  wire \n_5_wait_bypass_count_reg[12]_i_1__1 ;
  wire \n_5_wait_bypass_count_reg[4]_i_1__1 ;
  wire \n_5_wait_bypass_count_reg[8]_i_1__1 ;
  wire \n_6_time_out_counter_reg[0]_i_2__7 ;
  wire \n_6_time_out_counter_reg[12]_i_1__7 ;
  wire \n_6_time_out_counter_reg[4]_i_1__7 ;
  wire \n_6_time_out_counter_reg[8]_i_1__7 ;
  wire \n_6_wait_bypass_count_reg[0]_i_3__1 ;
  wire \n_6_wait_bypass_count_reg[12]_i_1__1 ;
  wire \n_6_wait_bypass_count_reg[4]_i_1__1 ;
  wire \n_6_wait_bypass_count_reg[8]_i_1__1 ;
  wire \n_7_time_out_counter_reg[0]_i_2__7 ;
  wire \n_7_time_out_counter_reg[12]_i_1__7 ;
  wire \n_7_time_out_counter_reg[16]_i_1__7 ;
  wire \n_7_time_out_counter_reg[4]_i_1__7 ;
  wire \n_7_time_out_counter_reg[8]_i_1__7 ;
  wire \n_7_wait_bypass_count_reg[0]_i_3__1 ;
  wire \n_7_wait_bypass_count_reg[12]_i_1__1 ;
  wire \n_7_wait_bypass_count_reg[16]_i_1__1 ;
  wire \n_7_wait_bypass_count_reg[4]_i_1__1 ;
  wire \n_7_wait_bypass_count_reg[8]_i_1__1 ;
  wire [5:1]p_0_in__3;
  wire [9:1]p_0_in__4;
  wire run_phase_alignment_int;
  wire [16:0]time_out_counter_reg;
  wire time_out_wait_bypass_s2;
  wire time_out_wait_bypass_s3;
  wire tx_fsm_reset_done_int_s2;
  wire txresetdone_s2;
  wire txresetdone_s3;
  wire [16:0]wait_bypass_count_reg;
  wire [6:0]wait_time_cnt0__1;
  wire [6:0]wait_time_cnt_reg__0;
  wire [3:0]\NLW_time_out_counter_reg[16]_i_1__7_CO_UNCONNECTED ;
  wire [3:1]\NLW_time_out_counter_reg[16]_i_1__7_O_UNCONNECTED ;
  wire [3:0]\NLW_wait_bypass_count_reg[16]_i_1__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_wait_bypass_count_reg[16]_i_1__1_O_UNCONNECTED ;

LUT6 #(
    .INIT(64'hFFFFF7FF00000400)) 
     CPLL_RESET_i_1__1
       (.I0(n_0_pll_reset_asserted_reg),
        .I1(n_0_CPLL_RESET_i_2),
        .I2(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I4(\n_0_FSM_onehot_tx_state[7]_i_3__1 ),
        .I5(data_in),
        .O(n_0_CPLL_RESET_i_1__1));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     CPLL_RESET_i_2
       (.I0(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(n_0_CPLL_RESET_i_2));
FDRE #(
    .INIT(1'b0)) 
     CPLL_RESET_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_CPLL_RESET_i_1__1),
        .Q(data_in),
        .R(SOFT_RESET_IN));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT5 #(
    .INIT(32'hFFFFFFF4)) 
     \FSM_onehot_tx_state[10]_i_10__1 
       (.I0(n_0_reset_time_out_reg),
        .I1(n_0_time_tlock_max_reg),
        .I2(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I4(mmcm_lock_reclocked),
        .O(\n_0_FSM_onehot_tx_state[10]_i_10__1 ));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \FSM_onehot_tx_state[10]_i_11__0 
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_11__0 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_tx_state[10]_i_12__4 
       (.I0(wait_time_cnt_reg__0[6]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(\n_0_wait_time_cnt[6]_i_6__0 ),
        .I4(wait_time_cnt_reg__0[4]),
        .I5(wait_time_cnt_reg__0[5]),
        .O(\n_0_FSM_onehot_tx_state[10]_i_12__4 ));
LUT6 #(
    .INIT(64'h0000000200000000)) 
     \FSM_onehot_tx_state[10]_i_13__0 
       (.I0(n_0_init_wait_done_reg),
        .I1(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I3(run_phase_alignment_int),
        .I4(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I5(n_0_TXUSERRDY_i_2__1),
        .O(\n_0_FSM_onehot_tx_state[10]_i_13__0 ));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_tx_state[10]_i_14__1 
       (.I0(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[3] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_14__1 ));
LUT6 #(
    .INIT(64'hAAAAAAA9AAAAAAAA)) 
     \FSM_onehot_tx_state[10]_i_16__1 
       (.I0(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I5(\n_0_FSM_onehot_tx_state[10]_i_11__0 ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_16__1 ));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT5 #(
    .INIT(32'h00000020)) 
     \FSM_onehot_tx_state[10]_i_2__1 
       (.I0(\n_0_FSM_onehot_tx_state[10]_i_6__1 ),
        .I1(time_out_wait_bypass_s3),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_2__1 ));
LUT6 #(
    .INIT(64'h7707770700003707)) 
     \FSM_onehot_tx_state[10]_i_3__1 
       (.I0(\n_0_FSM_onehot_tx_state[10]_i_7__1 ),
        .I1(\n_0_FSM_onehot_tx_state[10]_i_8__1 ),
        .I2(\n_0_FSM_onehot_tx_state[10]_i_9__1 ),
        .I3(\n_0_FSM_onehot_tx_state[10]_i_10__1 ),
        .I4(\n_0_FSM_onehot_tx_state[10]_i_11__0 ),
        .I5(\n_0_FSM_onehot_tx_state[10]_i_12__4 ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_3__1 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_tx_state[10]_i_5__0 
       (.I0(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I4(run_phase_alignment_int),
        .I5(\n_0_FSM_onehot_tx_state[10]_i_12__4 ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_5__0 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_tx_state[10]_i_6__1 
       (.I0(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I3(\n_0_FSM_onehot_tx_state[7]_i_3__1 ),
        .I4(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[6] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_6__1 ));
LUT6 #(
    .INIT(64'h0000001000003333)) 
     \FSM_onehot_tx_state[10]_i_7__1 
       (.I0(txresetdone_s3),
        .I1(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I2(\n_0_FSM_onehot_tx_state[2]_i_6__0 ),
        .I3(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I4(run_phase_alignment_int),
        .I5(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_7__1 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_tx_state[10]_i_8__1 
       (.I0(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[6] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_8__1 ));
(* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_tx_state[10]_i_9__1 
       (.I0(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_9__1 ));
LUT6 #(
    .INIT(64'h000000000002222A)) 
     \FSM_onehot_tx_state[2]_i_1__1 
       (.I0(\n_0_FSM_onehot_tx_state[2]_i_2__3 ),
        .I1(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I3(run_phase_alignment_int),
        .I4(\n_0_FSM_onehot_tx_state[2]_i_3__0 ),
        .I5(\n_0_FSM_onehot_tx_state[2]_i_4__0 ),
        .O(\n_0_FSM_onehot_tx_state[2]_i_1__1 ));
LUT6 #(
    .INIT(64'h0000000050D000D0)) 
     \FSM_onehot_tx_state[2]_i_2__3 
       (.I0(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I1(\n_0_FSM_onehot_tx_state[7]_i_5 ),
        .I2(n_0_reset_time_out_i_3__1),
        .I3(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I4(n_0_time_out_2ms_reg),
        .I5(\n_0_FSM_onehot_tx_state[2]_i_5__0 ),
        .O(\n_0_FSM_onehot_tx_state[2]_i_2__3 ));
(* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_tx_state[2]_i_3__0 
       (.I0(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[6] ),
        .O(\n_0_FSM_onehot_tx_state[2]_i_3__0 ));
LUT6 #(
    .INIT(64'h0303020200030303)) 
     \FSM_onehot_tx_state[2]_i_4__0 
       (.I0(\n_0_FSM_onehot_tx_state[2]_i_6__0 ),
        .I1(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_tx_state[2]_i_3__0 ),
        .I3(time_out_wait_bypass_s3),
        .I4(run_phase_alignment_int),
        .I5(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(\n_0_FSM_onehot_tx_state[2]_i_4__0 ));
(* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_tx_state[2]_i_5__0 
       (.I0(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[10] ),
        .O(\n_0_FSM_onehot_tx_state[2]_i_5__0 ));
LUT2 #(
    .INIT(4'hB)) 
     \FSM_onehot_tx_state[2]_i_6__0 
       (.I0(n_0_reset_time_out_reg),
        .I1(n_0_time_out_500us_reg),
        .O(\n_0_FSM_onehot_tx_state[2]_i_6__0 ));
LUT6 #(
    .INIT(64'h0000000000000400)) 
     \FSM_onehot_tx_state[3]_i_1__1 
       (.I0(n_0_tx_fsm_reset_done_int_i_2__4),
        .I1(\n_0_FSM_onehot_tx_state[4]_i_2 ),
        .I2(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[4] ),
        .O(\n_0_FSM_onehot_tx_state[3]_i_1__1 ));
LUT6 #(
    .INIT(64'h0000000000000040)) 
     \FSM_onehot_tx_state[4]_i_1__1 
       (.I0(n_0_tx_fsm_reset_done_int_i_2__4),
        .I1(\n_0_FSM_onehot_tx_state[4]_i_2 ),
        .I2(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[2] ),
        .O(\n_0_FSM_onehot_tx_state[4]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_tx_state[4]_i_2 
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_tx_state_reg[10] ),
        .O(\n_0_FSM_onehot_tx_state[4]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000040000)) 
     \FSM_onehot_tx_state[5]_i_1__1 
       (.I0(n_0_time_out_2ms_reg),
        .I1(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I4(\n_0_FSM_onehot_tx_state[7]_i_4__1 ),
        .I5(n_0_tx_fsm_reset_done_int_i_2__4),
        .O(\n_0_FSM_onehot_tx_state[5]_i_1__1 ));
LUT6 #(
    .INIT(64'h0000000000000020)) 
     \FSM_onehot_tx_state[6]_i_1__1 
       (.I0(n_0_tx_fsm_reset_done_int_i_3__1),
        .I1(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I3(\n_0_FSM_onehot_tx_state[8]_i_2__1 ),
        .I4(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[6] ),
        .O(\n_0_FSM_onehot_tx_state[6]_i_1__1 ));
LUT6 #(
    .INIT(64'h0000000000100000)) 
     \FSM_onehot_tx_state[7]_i_1__1 
       (.I0(\n_0_FSM_onehot_tx_state[8]_i_2__1 ),
        .I1(\n_0_FSM_onehot_tx_state[7]_i_2__1 ),
        .I2(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I3(\n_0_FSM_onehot_tx_state[7]_i_3__1 ),
        .I4(\n_0_FSM_onehot_tx_state[7]_i_4__1 ),
        .I5(\n_0_FSM_onehot_tx_state[7]_i_5 ),
        .O(\n_0_FSM_onehot_tx_state[7]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_tx_state[7]_i_2__1 
       (.I0(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[7] ),
        .O(\n_0_FSM_onehot_tx_state[7]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_tx_state[7]_i_3__1 
       (.I0(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[4] ),
        .O(\n_0_FSM_onehot_tx_state[7]_i_3__1 ));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_tx_state[7]_i_4__1 
       (.I0(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[10] ),
        .O(\n_0_FSM_onehot_tx_state[7]_i_4__1 ));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \FSM_onehot_tx_state[7]_i_5 
       (.I0(n_0_time_tlock_max_reg),
        .I1(n_0_reset_time_out_reg),
        .I2(mmcm_lock_reclocked),
        .O(\n_0_FSM_onehot_tx_state[7]_i_5 ));
LUT6 #(
    .INIT(64'h0000000000000200)) 
     \FSM_onehot_tx_state[8]_i_1__1 
       (.I0(n_0_tx_fsm_reset_done_int_i_3__1),
        .I1(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I5(\n_0_FSM_onehot_tx_state[8]_i_2__1 ),
        .O(\n_0_FSM_onehot_tx_state[8]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_tx_state[8]_i_2__1 
       (.I0(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I1(run_phase_alignment_int),
        .O(\n_0_FSM_onehot_tx_state[8]_i_2__1 ));
LUT6 #(
    .INIT(64'h0000220200000000)) 
     \FSM_onehot_tx_state[9]_i_1__1 
       (.I0(\n_0_FSM_onehot_tx_state[10]_i_6__1 ),
        .I1(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I2(n_0_time_out_500us_reg),
        .I3(n_0_reset_time_out_reg),
        .I4(run_phase_alignment_int),
        .I5(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(\n_0_FSM_onehot_tx_state[9]_i_1__1 ));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[10] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[10]_i_2__1 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[10] ),
        .R(SOFT_RESET_IN));
FDSE #(
    .INIT(1'b1)) 
     \FSM_onehot_tx_state_reg[1] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_tx_state_reg[1] ),
        .S(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[2] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[2]_i_1__1 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[2] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[3] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[3]_i_1__1 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[3] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[4] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[4]_i_1__1 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[4] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[5] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[5]_i_1__1 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[5] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[6] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[6]_i_1__1 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[6] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[7] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[7]_i_1__1 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[7] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[8] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[8]_i_1__1 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[8] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[9] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[9]_i_1__1 ),
        .Q(run_phase_alignment_int),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'hFFFFF7FF00000080)) 
     TXUSERRDY_i_1__1
       (.I0(n_0_TXUSERRDY_i_2__1),
        .I1(\n_0_FSM_onehot_tx_state[4]_i_2 ),
        .I2(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I4(n_0_TXUSERRDY_i_3),
        .I5(O2),
        .O(n_0_TXUSERRDY_i_1__1));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     TXUSERRDY_i_2__1
       (.I0(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[5] ),
        .O(n_0_TXUSERRDY_i_2__1));
(* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT2 #(
    .INIT(4'hE)) 
     TXUSERRDY_i_3
       (.I0(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[3] ),
        .O(n_0_TXUSERRDY_i_3));
FDRE #(
    .INIT(1'b0)) 
     TXUSERRDY_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_TXUSERRDY_i_1__1),
        .Q(O2),
        .R(SOFT_RESET_IN));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT5 #(
    .INIT(32'hFFF70020)) 
     gttxreset_i_i_1__1
       (.I0(n_0_gttxreset_i_i_2__1),
        .I1(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I4(O1),
        .O(n_0_gttxreset_i_i_1__1));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     gttxreset_i_i_2__1
       (.I0(\n_0_FSM_onehot_tx_state[2]_i_3__0 ),
        .I1(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(n_0_gttxreset_i_i_2__1));
FDRE #(
    .INIT(1'b0)) 
     gttxreset_i_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_gttxreset_i_i_1__1),
        .Q(O1),
        .R(SOFT_RESET_IN));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \init_wait_count[0]_i_1__1 
       (.I0(init_wait_count_reg__0[0]),
        .O(\n_0_init_wait_count[0]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \init_wait_count[1]_i_1__1 
       (.I0(init_wait_count_reg__0[1]),
        .I1(init_wait_count_reg__0[0]),
        .O(p_0_in__3[1]));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \init_wait_count[2]_i_1__1 
       (.I0(init_wait_count_reg__0[2]),
        .I1(init_wait_count_reg__0[0]),
        .I2(init_wait_count_reg__0[1]),
        .O(p_0_in__3[2]));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \init_wait_count[3]_i_1__1 
       (.I0(init_wait_count_reg__0[3]),
        .I1(init_wait_count_reg__0[1]),
        .I2(init_wait_count_reg__0[0]),
        .I3(init_wait_count_reg__0[2]),
        .O(p_0_in__3[3]));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \init_wait_count[4]_i_1__1 
       (.I0(init_wait_count_reg__0[4]),
        .I1(init_wait_count_reg__0[2]),
        .I2(init_wait_count_reg__0[0]),
        .I3(init_wait_count_reg__0[1]),
        .I4(init_wait_count_reg__0[3]),
        .O(p_0_in__3[4]));
LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFFFF)) 
     \init_wait_count[5]_i_1__1 
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[4]),
        .I2(init_wait_count_reg__0[3]),
        .I3(init_wait_count_reg__0[0]),
        .I4(init_wait_count_reg__0[1]),
        .I5(init_wait_count_reg__0[2]),
        .O(\n_0_init_wait_count[5]_i_1__1 ));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \init_wait_count[5]_i_2__1 
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[3]),
        .I2(init_wait_count_reg__0[1]),
        .I3(init_wait_count_reg__0[0]),
        .I4(init_wait_count_reg__0[2]),
        .I5(init_wait_count_reg__0[4]),
        .O(p_0_in__3[5]));
(* counter = "47" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__1 ),
        .CLR(SOFT_RESET_IN),
        .D(\n_0_init_wait_count[0]_i_1__1 ),
        .Q(init_wait_count_reg__0[0]));
(* counter = "47" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__1 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__3[1]),
        .Q(init_wait_count_reg__0[1]));
(* counter = "47" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__1 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__3[2]),
        .Q(init_wait_count_reg__0[2]));
(* counter = "47" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__1 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__3[3]),
        .Q(init_wait_count_reg__0[3]));
(* counter = "47" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__1 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__3[4]),
        .Q(init_wait_count_reg__0[4]));
(* counter = "47" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__1 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__3[5]),
        .Q(init_wait_count_reg__0[5]));
LUT6 #(
    .INIT(64'hFFFFFFFF00000200)) 
     init_wait_done_i_1__1
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[4]),
        .I2(init_wait_count_reg__0[3]),
        .I3(n_0_init_wait_done_i_2__1),
        .I4(init_wait_count_reg__0[2]),
        .I5(n_0_init_wait_done_reg),
        .O(n_0_init_wait_done_i_1__1));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT2 #(
    .INIT(4'h8)) 
     init_wait_done_i_2__1
       (.I0(init_wait_count_reg__0[1]),
        .I1(init_wait_count_reg__0[0]),
        .O(n_0_init_wait_done_i_2__1));
FDCE #(
    .INIT(1'b0)) 
     init_wait_done_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .CLR(SOFT_RESET_IN),
        .D(n_0_init_wait_done_i_1__1),
        .Q(n_0_init_wait_done_reg));
LUT1 #(
    .INIT(2'h1)) 
     \mmcm_lock_count[0]_i_1__1 
       (.I0(mmcm_lock_count_reg__0[0]),
        .O(\n_0_mmcm_lock_count[0]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \mmcm_lock_count[1]_i_1__1 
       (.I0(mmcm_lock_count_reg__0[1]),
        .I1(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__4[1]));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \mmcm_lock_count[2]_i_1__1 
       (.I0(mmcm_lock_count_reg__0[2]),
        .I1(mmcm_lock_count_reg__0[1]),
        .I2(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__4[2]));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \mmcm_lock_count[3]_i_1__1 
       (.I0(mmcm_lock_count_reg__0[3]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[1]),
        .I3(mmcm_lock_count_reg__0[2]),
        .O(p_0_in__4[3]));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \mmcm_lock_count[4]_i_1__1 
       (.I0(mmcm_lock_count_reg__0[4]),
        .I1(mmcm_lock_count_reg__0[3]),
        .I2(mmcm_lock_count_reg__0[2]),
        .I3(mmcm_lock_count_reg__0[1]),
        .I4(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__4[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \mmcm_lock_count[5]_i_1__1 
       (.I0(mmcm_lock_count_reg__0[5]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[1]),
        .I3(mmcm_lock_count_reg__0[2]),
        .I4(mmcm_lock_count_reg__0[3]),
        .I5(mmcm_lock_count_reg__0[4]),
        .O(p_0_in__4[5]));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \mmcm_lock_count[6]_i_1__1 
       (.I0(\n_0_mmcm_lock_count[9]_i_4__1 ),
        .I1(mmcm_lock_count_reg__0[6]),
        .O(p_0_in__4[6]));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT3 #(
    .INIT(8'h9A)) 
     \mmcm_lock_count[7]_i_1__1 
       (.I0(mmcm_lock_count_reg__0[7]),
        .I1(\n_0_mmcm_lock_count[9]_i_4__1 ),
        .I2(mmcm_lock_count_reg__0[6]),
        .O(p_0_in__4[7]));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT4 #(
    .INIT(16'hA6AA)) 
     \mmcm_lock_count[8]_i_1__1 
       (.I0(mmcm_lock_count_reg__0[8]),
        .I1(mmcm_lock_count_reg__0[6]),
        .I2(\n_0_mmcm_lock_count[9]_i_4__1 ),
        .I3(mmcm_lock_count_reg__0[7]),
        .O(p_0_in__4[8]));
LUT5 #(
    .INIT(32'hF7FFFFFF)) 
     \mmcm_lock_count[9]_i_2__1 
       (.I0(mmcm_lock_count_reg__0[8]),
        .I1(mmcm_lock_count_reg__0[6]),
        .I2(\n_0_mmcm_lock_count[9]_i_4__1 ),
        .I3(mmcm_lock_count_reg__0[7]),
        .I4(mmcm_lock_count_reg__0[9]),
        .O(\n_0_mmcm_lock_count[9]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT5 #(
    .INIT(32'hA6AAAAAA)) 
     \mmcm_lock_count[9]_i_3__1 
       (.I0(mmcm_lock_count_reg__0[9]),
        .I1(mmcm_lock_count_reg__0[7]),
        .I2(\n_0_mmcm_lock_count[9]_i_4__1 ),
        .I3(mmcm_lock_count_reg__0[6]),
        .I4(mmcm_lock_count_reg__0[8]),
        .O(p_0_in__4[9]));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \mmcm_lock_count[9]_i_4__1 
       (.I0(mmcm_lock_count_reg__0[1]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[4]),
        .I3(mmcm_lock_count_reg__0[5]),
        .I4(mmcm_lock_count_reg__0[2]),
        .I5(mmcm_lock_count_reg__0[3]),
        .O(\n_0_mmcm_lock_count[9]_i_4__1 ));
(* counter = "49" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__1 ),
        .D(\n_0_mmcm_lock_count[0]_i_1__1 ),
        .Q(mmcm_lock_count_reg__0[0]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "49" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__1 ),
        .D(p_0_in__4[1]),
        .Q(mmcm_lock_count_reg__0[1]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "49" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__1 ),
        .D(p_0_in__4[2]),
        .Q(mmcm_lock_count_reg__0[2]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "49" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__1 ),
        .D(p_0_in__4[3]),
        .Q(mmcm_lock_count_reg__0[3]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "49" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__1 ),
        .D(p_0_in__4[4]),
        .Q(mmcm_lock_count_reg__0[4]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "49" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__1 ),
        .D(p_0_in__4[5]),
        .Q(mmcm_lock_count_reg__0[5]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "49" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__1 ),
        .D(p_0_in__4[6]),
        .Q(mmcm_lock_count_reg__0[6]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "49" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[7] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__1 ),
        .D(p_0_in__4[7]),
        .Q(mmcm_lock_count_reg__0[7]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "49" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[8] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__1 ),
        .D(p_0_in__4[8]),
        .Q(mmcm_lock_count_reg__0[8]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "49" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[9] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__1 ),
        .D(p_0_in__4[9]),
        .Q(mmcm_lock_count_reg__0[9]),
        .R(n_0_sync_mmcm_lock_reclocked));
LUT2 #(
    .INIT(4'h2)) 
     mmcm_lock_reclocked_i_2__1
       (.I0(mmcm_lock_count_reg__0[6]),
        .I1(\n_0_mmcm_lock_count[9]_i_4__1 ),
        .O(n_0_mmcm_lock_reclocked_i_2__1));
FDRE #(
    .INIT(1'b0)) 
     mmcm_lock_reclocked_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_1_sync_mmcm_lock_reclocked),
        .Q(mmcm_lock_reclocked),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFF00DF0A)) 
     pll_reset_asserted_i_1__1
       (.I0(n_0_pll_reset_asserted_i_2__3),
        .I1(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I3(n_0_pll_reset_asserted_reg),
        .I4(n_0_pll_reset_asserted_i_3),
        .O(n_0_pll_reset_asserted_i_1__1));
LUT6 #(
    .INIT(64'h000000000000000E)) 
     pll_reset_asserted_i_2__3
       (.I0(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I5(run_phase_alignment_int),
        .O(n_0_pll_reset_asserted_i_2__3));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     pll_reset_asserted_i_3
       (.I0(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[6] ),
        .O(n_0_pll_reset_asserted_i_3));
FDRE #(
    .INIT(1'b0)) 
     pll_reset_asserted_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_pll_reset_asserted_i_1__1),
        .Q(n_0_pll_reset_asserted_reg),
        .R(SOFT_RESET_IN));
(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT3 #(
    .INIT(8'h01)) 
     reset_time_out_i_3__1
       (.I0(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[5] ),
        .O(n_0_reset_time_out_i_3__1));
LUT6 #(
    .INIT(64'h0000000000001044)) 
     reset_time_out_i_4__1
       (.I0(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I2(n_0_init_wait_done_reg),
        .I3(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I4(\n_0_FSM_onehot_tx_state[2]_i_3__0 ),
        .I5(\n_0_FSM_onehot_tx_state[8]_i_2__1 ),
        .O(n_0_reset_time_out_i_4__1));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT2 #(
    .INIT(4'h1)) 
     reset_time_out_i_5__0
       (.I0(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[2] ),
        .O(n_0_reset_time_out_i_5__0));
LUT6 #(
    .INIT(64'h00000000FFF800F8)) 
     reset_time_out_i_7__1
       (.I0(txresetdone_s3),
        .I1(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I4(mmcm_lock_reclocked),
        .I5(\n_0_FSM_onehot_tx_state_reg[4] ),
        .O(n_0_reset_time_out_i_7__1));
FDRE #(
    .INIT(1'b0)) 
     reset_time_out_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_1_sync_CPLLLOCK),
        .Q(n_0_reset_time_out_reg),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
     run_phase_alignment_int_i_1__1
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I3(\n_0_FSM_onehot_tx_state[2]_i_3__0 ),
        .I4(n_0_run_phase_alignment_int_i_2__2),
        .I5(n_0_run_phase_alignment_int_reg),
        .O(n_0_run_phase_alignment_int_i_1__1));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF9)) 
     run_phase_alignment_int_i_2__2
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[10] ),
        .O(n_0_run_phase_alignment_int_i_2__2));
FDRE #(
    .INIT(1'b0)) 
     run_phase_alignment_int_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_run_phase_alignment_int_i_1__1),
        .Q(n_0_run_phase_alignment_int_reg),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     run_phase_alignment_int_s3_reg
       (.C(gt2_txusrclk_in),
        .CE(1'b1),
        .D(data_out),
        .Q(n_0_run_phase_alignment_int_s3_reg),
        .R(1'b0));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_59 sync_CPLLLOCK
       (.E(n_0_sync_CPLLLOCK),
        .I1(\n_0_FSM_onehot_tx_state[10]_i_3__1 ),
        .I10(n_0_reset_time_out_i_7__1),
        .I11(n_0_reset_time_out_i_3__1),
        .I12(n_0_reset_time_out_i_4__1),
        .I13(n_0_reset_time_out_i_5__0),
        .I14(n_0_reset_time_out_reg),
        .I2(\n_0_FSM_onehot_tx_state[10]_i_5__0 ),
        .I3(\n_0_FSM_onehot_tx_state[10]_i_13__0 ),
        .I4(\n_0_FSM_onehot_tx_state[10]_i_14__1 ),
        .I5(\n_0_FSM_onehot_tx_state[10]_i_16__1 ),
        .I6(n_0_pll_reset_asserted_reg),
        .I7(n_0_tx_fsm_reset_done_int_i_2__4),
        .I8(n_0_time_out_2ms_reg),
        .I9(n_0_init_wait_done_reg),
        .O1(n_1_sync_CPLLLOCK),
        .Q({\n_0_FSM_onehot_tx_state_reg[10] ,run_phase_alignment_int,\n_0_FSM_onehot_tx_state_reg[8] ,\n_0_FSM_onehot_tx_state_reg[7] ,\n_0_FSM_onehot_tx_state_reg[6] ,\n_0_FSM_onehot_tx_state_reg[5] ,\n_0_FSM_onehot_tx_state_reg[4] ,\n_0_FSM_onehot_tx_state_reg[3] ,\n_0_FSM_onehot_tx_state_reg[2] ,\n_0_FSM_onehot_tx_state_reg[1] }),
        .SYSCLK_IN(SYSCLK_IN),
        .gt2_cplllock_out(gt2_cplllock_out));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_60 sync_TXRESETDONE
       (.SYSCLK_IN(SYSCLK_IN),
        .data_out(txresetdone_s2),
        .gt2_txresetdone_out(gt2_txresetdone_out));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_61 sync_mmcm_lock_reclocked
       (.I1(n_0_mmcm_lock_reclocked_i_2__1),
        .O1(n_1_sync_mmcm_lock_reclocked),
        .Q(mmcm_lock_count_reg__0[9:7]),
        .SR(n_0_sync_mmcm_lock_reclocked),
        .SYSCLK_IN(SYSCLK_IN),
        .mmcm_lock_reclocked(mmcm_lock_reclocked));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_62 sync_run_phase_alignment_int
       (.data_in(n_0_run_phase_alignment_int_reg),
        .data_out(data_out),
        .gt2_txusrclk_in(gt2_txusrclk_in));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_63 sync_time_out_wait_bypass
       (.SYSCLK_IN(SYSCLK_IN),
        .data_in(n_0_time_out_wait_bypass_reg),
        .data_out(time_out_wait_bypass_s2));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_64 sync_tx_fsm_reset_done_int
       (.GT2_TX_FSM_RESET_DONE_OUT(GT2_TX_FSM_RESET_DONE_OUT),
        .data_out(tx_fsm_reset_done_int_s2),
        .gt2_txusrclk_in(gt2_txusrclk_in));
LUT6 #(
    .INIT(64'h00000000AAABAAAA)) 
     time_out_2ms_i_1__7
       (.I0(n_0_time_out_2ms_reg),
        .I1(n_0_time_out_2ms_i_2__0),
        .I2(time_out_counter_reg[3]),
        .I3(time_out_counter_reg[4]),
        .I4(n_0_time_out_2ms_i_3__0),
        .I5(n_0_reset_time_out_reg),
        .O(n_0_time_out_2ms_i_1__7));
(* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT2 #(
    .INIT(4'hE)) 
     time_out_2ms_i_2__0
       (.I0(time_out_counter_reg[11]),
        .I1(time_out_counter_reg[6]),
        .O(n_0_time_out_2ms_i_2__0));
LUT5 #(
    .INIT(32'h00000020)) 
     time_out_2ms_i_3__0
       (.I0(n_0_time_out_2ms_i_4__1),
        .I1(\n_0_time_out_counter[0]_i_3__0 ),
        .I2(time_out_counter_reg[16]),
        .I3(time_out_counter_reg[13]),
        .I4(time_out_counter_reg[8]),
        .O(n_0_time_out_2ms_i_3__0));
LUT6 #(
    .INIT(64'h0000000000004000)) 
     time_out_2ms_i_4__1
       (.I0(time_out_counter_reg[12]),
        .I1(time_out_counter_reg[5]),
        .I2(time_out_counter_reg[10]),
        .I3(time_out_counter_reg[15]),
        .I4(time_out_counter_reg[2]),
        .I5(time_out_counter_reg[1]),
        .O(n_0_time_out_2ms_i_4__1));
FDRE #(
    .INIT(1'b0)) 
     time_out_2ms_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_out_2ms_i_1__7),
        .Q(n_0_time_out_2ms_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000AAAAEAAA)) 
     time_out_500us_i_1__1
       (.I0(n_0_time_out_500us_reg),
        .I1(n_0_time_out_500us_i_2__1),
        .I2(n_0_time_tlock_max_i_3__1),
        .I3(time_out_counter_reg[8]),
        .I4(time_out_counter_reg[15]),
        .I5(n_0_reset_time_out_reg),
        .O(n_0_time_out_500us_i_1__1));
LUT6 #(
    .INIT(64'h0000020000000000)) 
     time_out_500us_i_2__1
       (.I0(n_0_time_out_500us_i_3__1),
        .I1(time_out_counter_reg[10]),
        .I2(time_out_counter_reg[0]),
        .I3(time_out_counter_reg[14]),
        .I4(time_out_counter_reg[9]),
        .I5(time_out_counter_reg[13]),
        .O(n_0_time_out_500us_i_2__1));
LUT2 #(
    .INIT(4'h2)) 
     time_out_500us_i_3__1
       (.I0(time_out_counter_reg[5]),
        .I1(time_out_counter_reg[12]),
        .O(n_0_time_out_500us_i_3__1));
FDRE #(
    .INIT(1'b0)) 
     time_out_500us_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_out_500us_i_1__1),
        .Q(n_0_time_out_500us_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \time_out_counter[0]_i_1__8 
       (.I0(\n_0_time_out_counter[0]_i_3__0 ),
        .I1(time_out_counter_reg[11]),
        .I2(\n_0_time_out_counter[0]_i_4__0 ),
        .I3(time_out_counter_reg[4]),
        .I4(time_out_counter_reg[3]),
        .I5(\n_0_time_out_counter[0]_i_5__1 ),
        .O(\n_0_time_out_counter[0]_i_1__8 ));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT4 #(
    .INIT(16'hEFFF)) 
     \time_out_counter[0]_i_3__0 
       (.I0(time_out_counter_reg[14]),
        .I1(time_out_counter_reg[0]),
        .I2(time_out_counter_reg[9]),
        .I3(time_out_counter_reg[7]),
        .O(\n_0_time_out_counter[0]_i_3__0 ));
LUT4 #(
    .INIT(16'hEFFF)) 
     \time_out_counter[0]_i_4__0 
       (.I0(time_out_counter_reg[1]),
        .I1(time_out_counter_reg[2]),
        .I2(time_out_counter_reg[15]),
        .I3(time_out_counter_reg[10]),
        .O(\n_0_time_out_counter[0]_i_4__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
     \time_out_counter[0]_i_5__1 
       (.I0(time_out_counter_reg[5]),
        .I1(time_out_counter_reg[6]),
        .I2(time_out_counter_reg[13]),
        .I3(time_out_counter_reg[8]),
        .I4(time_out_counter_reg[12]),
        .I5(time_out_counter_reg[16]),
        .O(\n_0_time_out_counter[0]_i_5__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_6__7 
       (.I0(time_out_counter_reg[3]),
        .O(\n_0_time_out_counter[0]_i_6__7 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_7__8 
       (.I0(time_out_counter_reg[2]),
        .O(\n_0_time_out_counter[0]_i_7__8 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_8__8 
       (.I0(time_out_counter_reg[1]),
        .O(\n_0_time_out_counter[0]_i_8__8 ));
LUT1 #(
    .INIT(2'h1)) 
     \time_out_counter[0]_i_9__0 
       (.I0(time_out_counter_reg[0]),
        .O(\n_0_time_out_counter[0]_i_9__0 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_2__7 
       (.I0(time_out_counter_reg[15]),
        .O(\n_0_time_out_counter[12]_i_2__7 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_3__7 
       (.I0(time_out_counter_reg[14]),
        .O(\n_0_time_out_counter[12]_i_3__7 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_4__7 
       (.I0(time_out_counter_reg[13]),
        .O(\n_0_time_out_counter[12]_i_4__7 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_5__7 
       (.I0(time_out_counter_reg[12]),
        .O(\n_0_time_out_counter[12]_i_5__7 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[16]_i_2__7 
       (.I0(time_out_counter_reg[16]),
        .O(\n_0_time_out_counter[16]_i_2__7 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_2__7 
       (.I0(time_out_counter_reg[7]),
        .O(\n_0_time_out_counter[4]_i_2__7 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_3__7 
       (.I0(time_out_counter_reg[6]),
        .O(\n_0_time_out_counter[4]_i_3__7 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_4__7 
       (.I0(time_out_counter_reg[5]),
        .O(\n_0_time_out_counter[4]_i_4__7 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_5__7 
       (.I0(time_out_counter_reg[4]),
        .O(\n_0_time_out_counter[4]_i_5__7 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_2__7 
       (.I0(time_out_counter_reg[11]),
        .O(\n_0_time_out_counter[8]_i_2__7 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_3__7 
       (.I0(time_out_counter_reg[10]),
        .O(\n_0_time_out_counter[8]_i_3__7 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_4__7 
       (.I0(time_out_counter_reg[9]),
        .O(\n_0_time_out_counter[8]_i_4__7 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_5__7 
       (.I0(time_out_counter_reg[8]),
        .O(\n_0_time_out_counter[8]_i_5__7 ));
(* counter = "48" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__8 ),
        .D(\n_7_time_out_counter_reg[0]_i_2__7 ),
        .Q(time_out_counter_reg[0]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[0]_i_2__7 
       (.CI(1'b0),
        .CO({\n_0_time_out_counter_reg[0]_i_2__7 ,\n_1_time_out_counter_reg[0]_i_2__7 ,\n_2_time_out_counter_reg[0]_i_2__7 ,\n_3_time_out_counter_reg[0]_i_2__7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_time_out_counter_reg[0]_i_2__7 ,\n_5_time_out_counter_reg[0]_i_2__7 ,\n_6_time_out_counter_reg[0]_i_2__7 ,\n_7_time_out_counter_reg[0]_i_2__7 }),
        .S({\n_0_time_out_counter[0]_i_6__7 ,\n_0_time_out_counter[0]_i_7__8 ,\n_0_time_out_counter[0]_i_8__8 ,\n_0_time_out_counter[0]_i_9__0 }));
(* counter = "48" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[10] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__8 ),
        .D(\n_5_time_out_counter_reg[8]_i_1__7 ),
        .Q(time_out_counter_reg[10]),
        .R(n_0_reset_time_out_reg));
(* counter = "48" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[11] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__8 ),
        .D(\n_4_time_out_counter_reg[8]_i_1__7 ),
        .Q(time_out_counter_reg[11]),
        .R(n_0_reset_time_out_reg));
(* counter = "48" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[12] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__8 ),
        .D(\n_7_time_out_counter_reg[12]_i_1__7 ),
        .Q(time_out_counter_reg[12]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[12]_i_1__7 
       (.CI(\n_0_time_out_counter_reg[8]_i_1__7 ),
        .CO({\n_0_time_out_counter_reg[12]_i_1__7 ,\n_1_time_out_counter_reg[12]_i_1__7 ,\n_2_time_out_counter_reg[12]_i_1__7 ,\n_3_time_out_counter_reg[12]_i_1__7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[12]_i_1__7 ,\n_5_time_out_counter_reg[12]_i_1__7 ,\n_6_time_out_counter_reg[12]_i_1__7 ,\n_7_time_out_counter_reg[12]_i_1__7 }),
        .S({\n_0_time_out_counter[12]_i_2__7 ,\n_0_time_out_counter[12]_i_3__7 ,\n_0_time_out_counter[12]_i_4__7 ,\n_0_time_out_counter[12]_i_5__7 }));
(* counter = "48" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[13] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__8 ),
        .D(\n_6_time_out_counter_reg[12]_i_1__7 ),
        .Q(time_out_counter_reg[13]),
        .R(n_0_reset_time_out_reg));
(* counter = "48" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[14] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__8 ),
        .D(\n_5_time_out_counter_reg[12]_i_1__7 ),
        .Q(time_out_counter_reg[14]),
        .R(n_0_reset_time_out_reg));
(* counter = "48" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[15] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__8 ),
        .D(\n_4_time_out_counter_reg[12]_i_1__7 ),
        .Q(time_out_counter_reg[15]),
        .R(n_0_reset_time_out_reg));
(* counter = "48" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[16] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__8 ),
        .D(\n_7_time_out_counter_reg[16]_i_1__7 ),
        .Q(time_out_counter_reg[16]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[16]_i_1__7 
       (.CI(\n_0_time_out_counter_reg[12]_i_1__7 ),
        .CO(\NLW_time_out_counter_reg[16]_i_1__7_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_time_out_counter_reg[16]_i_1__7_O_UNCONNECTED [3:1],\n_7_time_out_counter_reg[16]_i_1__7 }),
        .S({1'b0,1'b0,1'b0,\n_0_time_out_counter[16]_i_2__7 }));
(* counter = "48" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__8 ),
        .D(\n_6_time_out_counter_reg[0]_i_2__7 ),
        .Q(time_out_counter_reg[1]),
        .R(n_0_reset_time_out_reg));
(* counter = "48" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__8 ),
        .D(\n_5_time_out_counter_reg[0]_i_2__7 ),
        .Q(time_out_counter_reg[2]),
        .R(n_0_reset_time_out_reg));
(* counter = "48" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__8 ),
        .D(\n_4_time_out_counter_reg[0]_i_2__7 ),
        .Q(time_out_counter_reg[3]),
        .R(n_0_reset_time_out_reg));
(* counter = "48" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__8 ),
        .D(\n_7_time_out_counter_reg[4]_i_1__7 ),
        .Q(time_out_counter_reg[4]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[4]_i_1__7 
       (.CI(\n_0_time_out_counter_reg[0]_i_2__7 ),
        .CO({\n_0_time_out_counter_reg[4]_i_1__7 ,\n_1_time_out_counter_reg[4]_i_1__7 ,\n_2_time_out_counter_reg[4]_i_1__7 ,\n_3_time_out_counter_reg[4]_i_1__7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[4]_i_1__7 ,\n_5_time_out_counter_reg[4]_i_1__7 ,\n_6_time_out_counter_reg[4]_i_1__7 ,\n_7_time_out_counter_reg[4]_i_1__7 }),
        .S({\n_0_time_out_counter[4]_i_2__7 ,\n_0_time_out_counter[4]_i_3__7 ,\n_0_time_out_counter[4]_i_4__7 ,\n_0_time_out_counter[4]_i_5__7 }));
(* counter = "48" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__8 ),
        .D(\n_6_time_out_counter_reg[4]_i_1__7 ),
        .Q(time_out_counter_reg[5]),
        .R(n_0_reset_time_out_reg));
(* counter = "48" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__8 ),
        .D(\n_5_time_out_counter_reg[4]_i_1__7 ),
        .Q(time_out_counter_reg[6]),
        .R(n_0_reset_time_out_reg));
(* counter = "48" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[7] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__8 ),
        .D(\n_4_time_out_counter_reg[4]_i_1__7 ),
        .Q(time_out_counter_reg[7]),
        .R(n_0_reset_time_out_reg));
(* counter = "48" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[8] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__8 ),
        .D(\n_7_time_out_counter_reg[8]_i_1__7 ),
        .Q(time_out_counter_reg[8]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[8]_i_1__7 
       (.CI(\n_0_time_out_counter_reg[4]_i_1__7 ),
        .CO({\n_0_time_out_counter_reg[8]_i_1__7 ,\n_1_time_out_counter_reg[8]_i_1__7 ,\n_2_time_out_counter_reg[8]_i_1__7 ,\n_3_time_out_counter_reg[8]_i_1__7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[8]_i_1__7 ,\n_5_time_out_counter_reg[8]_i_1__7 ,\n_6_time_out_counter_reg[8]_i_1__7 ,\n_7_time_out_counter_reg[8]_i_1__7 }),
        .S({\n_0_time_out_counter[8]_i_2__7 ,\n_0_time_out_counter[8]_i_3__7 ,\n_0_time_out_counter[8]_i_4__7 ,\n_0_time_out_counter[8]_i_5__7 }));
(* counter = "48" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[9] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__8 ),
        .D(\n_6_time_out_counter_reg[8]_i_1__7 ),
        .Q(time_out_counter_reg[9]),
        .R(n_0_reset_time_out_reg));
LUT6 #(
    .INIT(64'hFF00FF0100000000)) 
     time_out_wait_bypass_i_1__1
       (.I0(\n_0_wait_bypass_count[0]_i_4__1 ),
        .I1(\n_0_wait_bypass_count[0]_i_5__1 ),
        .I2(\n_0_wait_bypass_count[0]_i_6__1 ),
        .I3(n_0_time_out_wait_bypass_reg),
        .I4(n_0_tx_fsm_reset_done_int_s3_reg),
        .I5(n_0_run_phase_alignment_int_s3_reg),
        .O(n_0_time_out_wait_bypass_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     time_out_wait_bypass_reg
       (.C(gt2_txusrclk_in),
        .CE(1'b1),
        .D(n_0_time_out_wait_bypass_i_1__1),
        .Q(n_0_time_out_wait_bypass_reg),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     time_out_wait_bypass_s3_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(time_out_wait_bypass_s2),
        .Q(time_out_wait_bypass_s3),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000AAAAEAAA)) 
     time_tlock_max_i_1__1
       (.I0(n_0_time_tlock_max_reg),
        .I1(n_0_time_tlock_max_i_2__1),
        .I2(n_0_time_tlock_max_i_3__1),
        .I3(time_out_counter_reg[8]),
        .I4(time_out_counter_reg[15]),
        .I5(n_0_reset_time_out_reg),
        .O(n_0_time_tlock_max_i_1__1));
LUT6 #(
    .INIT(64'h0000020000000000)) 
     time_tlock_max_i_2__1
       (.I0(n_0_time_tlock_max_i_4__7),
        .I1(time_out_counter_reg[5]),
        .I2(time_out_counter_reg[10]),
        .I3(time_out_counter_reg[12]),
        .I4(time_out_counter_reg[13]),
        .I5(time_out_counter_reg[9]),
        .O(n_0_time_tlock_max_i_2__1));
LUT5 #(
    .INIT(32'h00001000)) 
     time_tlock_max_i_3__1
       (.I0(time_out_counter_reg[4]),
        .I1(time_out_counter_reg[16]),
        .I2(time_out_counter_reg[3]),
        .I3(time_out_counter_reg[7]),
        .I4(n_0_time_tlock_max_i_5__1),
        .O(n_0_time_tlock_max_i_3__1));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT2 #(
    .INIT(4'h1)) 
     time_tlock_max_i_4__7
       (.I0(time_out_counter_reg[0]),
        .I1(time_out_counter_reg[14]),
        .O(n_0_time_tlock_max_i_4__7));
(* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     time_tlock_max_i_5__1
       (.I0(time_out_counter_reg[1]),
        .I1(time_out_counter_reg[2]),
        .I2(time_out_counter_reg[6]),
        .I3(time_out_counter_reg[11]),
        .O(n_0_time_tlock_max_i_5__1));
FDRE #(
    .INIT(1'b0)) 
     time_tlock_max_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_tlock_max_i_1__1),
        .Q(n_0_time_tlock_max_reg),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT5 #(
    .INIT(32'hFFFF0400)) 
     tx_fsm_reset_done_int_i_1__1
       (.I0(n_0_tx_fsm_reset_done_int_i_2__4),
        .I1(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I2(run_phase_alignment_int),
        .I3(n_0_tx_fsm_reset_done_int_i_3__1),
        .I4(GT2_TX_FSM_RESET_DONE_OUT),
        .O(n_0_tx_fsm_reset_done_int_i_1__1));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     tx_fsm_reset_done_int_i_2__4
       (.I0(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[5] ),
        .O(n_0_tx_fsm_reset_done_int_i_2__4));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     tx_fsm_reset_done_int_i_3__1
       (.I0(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[3] ),
        .O(n_0_tx_fsm_reset_done_int_i_3__1));
FDRE #(
    .INIT(1'b0)) 
     tx_fsm_reset_done_int_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_tx_fsm_reset_done_int_i_1__1),
        .Q(GT2_TX_FSM_RESET_DONE_OUT),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     tx_fsm_reset_done_int_s3_reg
       (.C(gt2_txusrclk_in),
        .CE(1'b1),
        .D(tx_fsm_reset_done_int_s2),
        .Q(n_0_tx_fsm_reset_done_int_s3_reg),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     txresetdone_s3_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(txresetdone_s2),
        .Q(txresetdone_s3),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \wait_bypass_count[0]_i_10__1 
       (.I0(wait_bypass_count_reg[0]),
        .O(\n_0_wait_bypass_count[0]_i_10__1 ));
LUT1 #(
    .INIT(2'h1)) 
     \wait_bypass_count[0]_i_1__1 
       (.I0(n_0_run_phase_alignment_int_s3_reg),
        .O(\n_0_wait_bypass_count[0]_i_1__1 ));
LUT4 #(
    .INIT(16'h00FE)) 
     \wait_bypass_count[0]_i_2__1 
       (.I0(\n_0_wait_bypass_count[0]_i_4__1 ),
        .I1(\n_0_wait_bypass_count[0]_i_5__1 ),
        .I2(\n_0_wait_bypass_count[0]_i_6__1 ),
        .I3(n_0_tx_fsm_reset_done_int_s3_reg),
        .O(\n_0_wait_bypass_count[0]_i_2__1 ));
LUT5 #(
    .INIT(32'hBFFFFFFF)) 
     \wait_bypass_count[0]_i_4__1 
       (.I0(wait_bypass_count_reg[15]),
        .I1(wait_bypass_count_reg[1]),
        .I2(wait_bypass_count_reg[2]),
        .I3(wait_bypass_count_reg[16]),
        .I4(wait_bypass_count_reg[0]),
        .O(\n_0_wait_bypass_count[0]_i_4__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFF)) 
     \wait_bypass_count[0]_i_5__1 
       (.I0(wait_bypass_count_reg[10]),
        .I1(wait_bypass_count_reg[9]),
        .I2(wait_bypass_count_reg[13]),
        .I3(wait_bypass_count_reg[14]),
        .I4(wait_bypass_count_reg[11]),
        .I5(wait_bypass_count_reg[12]),
        .O(\n_0_wait_bypass_count[0]_i_5__1 ));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \wait_bypass_count[0]_i_6__1 
       (.I0(wait_bypass_count_reg[4]),
        .I1(wait_bypass_count_reg[3]),
        .I2(wait_bypass_count_reg[7]),
        .I3(wait_bypass_count_reg[8]),
        .I4(wait_bypass_count_reg[5]),
        .I5(wait_bypass_count_reg[6]),
        .O(\n_0_wait_bypass_count[0]_i_6__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_7__1 
       (.I0(wait_bypass_count_reg[3]),
        .O(\n_0_wait_bypass_count[0]_i_7__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_8__1 
       (.I0(wait_bypass_count_reg[2]),
        .O(\n_0_wait_bypass_count[0]_i_8__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_9__7 
       (.I0(wait_bypass_count_reg[1]),
        .O(\n_0_wait_bypass_count[0]_i_9__7 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[12]_i_2__1 
       (.I0(wait_bypass_count_reg[15]),
        .O(\n_0_wait_bypass_count[12]_i_2__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[12]_i_3__1 
       (.I0(wait_bypass_count_reg[14]),
        .O(\n_0_wait_bypass_count[12]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[12]_i_4__1 
       (.I0(wait_bypass_count_reg[13]),
        .O(\n_0_wait_bypass_count[12]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[12]_i_5__1 
       (.I0(wait_bypass_count_reg[12]),
        .O(\n_0_wait_bypass_count[12]_i_5__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[16]_i_2__1 
       (.I0(wait_bypass_count_reg[16]),
        .O(\n_0_wait_bypass_count[16]_i_2__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_2__1 
       (.I0(wait_bypass_count_reg[7]),
        .O(\n_0_wait_bypass_count[4]_i_2__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_3__1 
       (.I0(wait_bypass_count_reg[6]),
        .O(\n_0_wait_bypass_count[4]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_4__1 
       (.I0(wait_bypass_count_reg[5]),
        .O(\n_0_wait_bypass_count[4]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_5__1 
       (.I0(wait_bypass_count_reg[4]),
        .O(\n_0_wait_bypass_count[4]_i_5__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_2__1 
       (.I0(wait_bypass_count_reg[11]),
        .O(\n_0_wait_bypass_count[8]_i_2__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_3__1 
       (.I0(wait_bypass_count_reg[10]),
        .O(\n_0_wait_bypass_count[8]_i_3__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_4__1 
       (.I0(wait_bypass_count_reg[9]),
        .O(\n_0_wait_bypass_count[8]_i_4__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_5__1 
       (.I0(wait_bypass_count_reg[8]),
        .O(\n_0_wait_bypass_count[8]_i_5__1 ));
(* counter = "16" *) 
   FDRE \wait_bypass_count_reg[0] 
       (.C(gt2_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__1 ),
        .D(\n_7_wait_bypass_count_reg[0]_i_3__1 ),
        .Q(wait_bypass_count_reg[0]),
        .R(\n_0_wait_bypass_count[0]_i_1__1 ));
CARRY4 \wait_bypass_count_reg[0]_i_3__1 
       (.CI(1'b0),
        .CO({\n_0_wait_bypass_count_reg[0]_i_3__1 ,\n_1_wait_bypass_count_reg[0]_i_3__1 ,\n_2_wait_bypass_count_reg[0]_i_3__1 ,\n_3_wait_bypass_count_reg[0]_i_3__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_wait_bypass_count_reg[0]_i_3__1 ,\n_5_wait_bypass_count_reg[0]_i_3__1 ,\n_6_wait_bypass_count_reg[0]_i_3__1 ,\n_7_wait_bypass_count_reg[0]_i_3__1 }),
        .S({\n_0_wait_bypass_count[0]_i_7__1 ,\n_0_wait_bypass_count[0]_i_8__1 ,\n_0_wait_bypass_count[0]_i_9__7 ,\n_0_wait_bypass_count[0]_i_10__1 }));
(* counter = "16" *) 
   FDRE \wait_bypass_count_reg[10] 
       (.C(gt2_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__1 ),
        .D(\n_5_wait_bypass_count_reg[8]_i_1__1 ),
        .Q(wait_bypass_count_reg[10]),
        .R(\n_0_wait_bypass_count[0]_i_1__1 ));
(* counter = "16" *) 
   FDRE \wait_bypass_count_reg[11] 
       (.C(gt2_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__1 ),
        .D(\n_4_wait_bypass_count_reg[8]_i_1__1 ),
        .Q(wait_bypass_count_reg[11]),
        .R(\n_0_wait_bypass_count[0]_i_1__1 ));
(* counter = "16" *) 
   FDRE \wait_bypass_count_reg[12] 
       (.C(gt2_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__1 ),
        .D(\n_7_wait_bypass_count_reg[12]_i_1__1 ),
        .Q(wait_bypass_count_reg[12]),
        .R(\n_0_wait_bypass_count[0]_i_1__1 ));
CARRY4 \wait_bypass_count_reg[12]_i_1__1 
       (.CI(\n_0_wait_bypass_count_reg[8]_i_1__1 ),
        .CO({\n_0_wait_bypass_count_reg[12]_i_1__1 ,\n_1_wait_bypass_count_reg[12]_i_1__1 ,\n_2_wait_bypass_count_reg[12]_i_1__1 ,\n_3_wait_bypass_count_reg[12]_i_1__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_wait_bypass_count_reg[12]_i_1__1 ,\n_5_wait_bypass_count_reg[12]_i_1__1 ,\n_6_wait_bypass_count_reg[12]_i_1__1 ,\n_7_wait_bypass_count_reg[12]_i_1__1 }),
        .S({\n_0_wait_bypass_count[12]_i_2__1 ,\n_0_wait_bypass_count[12]_i_3__1 ,\n_0_wait_bypass_count[12]_i_4__1 ,\n_0_wait_bypass_count[12]_i_5__1 }));
(* counter = "16" *) 
   FDRE \wait_bypass_count_reg[13] 
       (.C(gt2_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__1 ),
        .D(\n_6_wait_bypass_count_reg[12]_i_1__1 ),
        .Q(wait_bypass_count_reg[13]),
        .R(\n_0_wait_bypass_count[0]_i_1__1 ));
(* counter = "16" *) 
   FDRE \wait_bypass_count_reg[14] 
       (.C(gt2_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__1 ),
        .D(\n_5_wait_bypass_count_reg[12]_i_1__1 ),
        .Q(wait_bypass_count_reg[14]),
        .R(\n_0_wait_bypass_count[0]_i_1__1 ));
(* counter = "16" *) 
   FDRE \wait_bypass_count_reg[15] 
       (.C(gt2_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__1 ),
        .D(\n_4_wait_bypass_count_reg[12]_i_1__1 ),
        .Q(wait_bypass_count_reg[15]),
        .R(\n_0_wait_bypass_count[0]_i_1__1 ));
(* counter = "16" *) 
   FDRE \wait_bypass_count_reg[16] 
       (.C(gt2_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__1 ),
        .D(\n_7_wait_bypass_count_reg[16]_i_1__1 ),
        .Q(wait_bypass_count_reg[16]),
        .R(\n_0_wait_bypass_count[0]_i_1__1 ));
CARRY4 \wait_bypass_count_reg[16]_i_1__1 
       (.CI(\n_0_wait_bypass_count_reg[12]_i_1__1 ),
        .CO(\NLW_wait_bypass_count_reg[16]_i_1__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_wait_bypass_count_reg[16]_i_1__1_O_UNCONNECTED [3:1],\n_7_wait_bypass_count_reg[16]_i_1__1 }),
        .S({1'b0,1'b0,1'b0,\n_0_wait_bypass_count[16]_i_2__1 }));
(* counter = "16" *) 
   FDRE \wait_bypass_count_reg[1] 
       (.C(gt2_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__1 ),
        .D(\n_6_wait_bypass_count_reg[0]_i_3__1 ),
        .Q(wait_bypass_count_reg[1]),
        .R(\n_0_wait_bypass_count[0]_i_1__1 ));
(* counter = "16" *) 
   FDRE \wait_bypass_count_reg[2] 
       (.C(gt2_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__1 ),
        .D(\n_5_wait_bypass_count_reg[0]_i_3__1 ),
        .Q(wait_bypass_count_reg[2]),
        .R(\n_0_wait_bypass_count[0]_i_1__1 ));
(* counter = "16" *) 
   FDRE \wait_bypass_count_reg[3] 
       (.C(gt2_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__1 ),
        .D(\n_4_wait_bypass_count_reg[0]_i_3__1 ),
        .Q(wait_bypass_count_reg[3]),
        .R(\n_0_wait_bypass_count[0]_i_1__1 ));
(* counter = "16" *) 
   FDRE \wait_bypass_count_reg[4] 
       (.C(gt2_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__1 ),
        .D(\n_7_wait_bypass_count_reg[4]_i_1__1 ),
        .Q(wait_bypass_count_reg[4]),
        .R(\n_0_wait_bypass_count[0]_i_1__1 ));
CARRY4 \wait_bypass_count_reg[4]_i_1__1 
       (.CI(\n_0_wait_bypass_count_reg[0]_i_3__1 ),
        .CO({\n_0_wait_bypass_count_reg[4]_i_1__1 ,\n_1_wait_bypass_count_reg[4]_i_1__1 ,\n_2_wait_bypass_count_reg[4]_i_1__1 ,\n_3_wait_bypass_count_reg[4]_i_1__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_wait_bypass_count_reg[4]_i_1__1 ,\n_5_wait_bypass_count_reg[4]_i_1__1 ,\n_6_wait_bypass_count_reg[4]_i_1__1 ,\n_7_wait_bypass_count_reg[4]_i_1__1 }),
        .S({\n_0_wait_bypass_count[4]_i_2__1 ,\n_0_wait_bypass_count[4]_i_3__1 ,\n_0_wait_bypass_count[4]_i_4__1 ,\n_0_wait_bypass_count[4]_i_5__1 }));
(* counter = "16" *) 
   FDRE \wait_bypass_count_reg[5] 
       (.C(gt2_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__1 ),
        .D(\n_6_wait_bypass_count_reg[4]_i_1__1 ),
        .Q(wait_bypass_count_reg[5]),
        .R(\n_0_wait_bypass_count[0]_i_1__1 ));
(* counter = "16" *) 
   FDRE \wait_bypass_count_reg[6] 
       (.C(gt2_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__1 ),
        .D(\n_5_wait_bypass_count_reg[4]_i_1__1 ),
        .Q(wait_bypass_count_reg[6]),
        .R(\n_0_wait_bypass_count[0]_i_1__1 ));
(* counter = "16" *) 
   FDRE \wait_bypass_count_reg[7] 
       (.C(gt2_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__1 ),
        .D(\n_4_wait_bypass_count_reg[4]_i_1__1 ),
        .Q(wait_bypass_count_reg[7]),
        .R(\n_0_wait_bypass_count[0]_i_1__1 ));
(* counter = "16" *) 
   FDRE \wait_bypass_count_reg[8] 
       (.C(gt2_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__1 ),
        .D(\n_7_wait_bypass_count_reg[8]_i_1__1 ),
        .Q(wait_bypass_count_reg[8]),
        .R(\n_0_wait_bypass_count[0]_i_1__1 ));
CARRY4 \wait_bypass_count_reg[8]_i_1__1 
       (.CI(\n_0_wait_bypass_count_reg[4]_i_1__1 ),
        .CO({\n_0_wait_bypass_count_reg[8]_i_1__1 ,\n_1_wait_bypass_count_reg[8]_i_1__1 ,\n_2_wait_bypass_count_reg[8]_i_1__1 ,\n_3_wait_bypass_count_reg[8]_i_1__1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_wait_bypass_count_reg[8]_i_1__1 ,\n_5_wait_bypass_count_reg[8]_i_1__1 ,\n_6_wait_bypass_count_reg[8]_i_1__1 ,\n_7_wait_bypass_count_reg[8]_i_1__1 }),
        .S({\n_0_wait_bypass_count[8]_i_2__1 ,\n_0_wait_bypass_count[8]_i_3__1 ,\n_0_wait_bypass_count[8]_i_4__1 ,\n_0_wait_bypass_count[8]_i_5__1 }));
(* counter = "16" *) 
   FDRE \wait_bypass_count_reg[9] 
       (.C(gt2_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__1 ),
        .D(\n_6_wait_bypass_count_reg[8]_i_1__1 ),
        .Q(wait_bypass_count_reg[9]),
        .R(\n_0_wait_bypass_count[0]_i_1__1 ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \wait_time_cnt[0]_i_1__1 
       (.I0(wait_time_cnt_reg__0[0]),
        .O(wait_time_cnt0__1[0]));
(* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \wait_time_cnt[1]_i_1__1 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .O(\n_0_wait_time_cnt[1]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT3 #(
    .INIT(8'hE1)) 
     \wait_time_cnt[2]_i_1__1 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[2]),
        .O(wait_time_cnt0__1[2]));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT4 #(
    .INIT(16'hFE01)) 
     \wait_time_cnt[3]_i_1__1 
       (.I0(wait_time_cnt_reg__0[2]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[3]),
        .O(wait_time_cnt0__1[3]));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT5 #(
    .INIT(32'hFFFE0001)) 
     \wait_time_cnt[4]_i_1__1 
       (.I0(wait_time_cnt_reg__0[3]),
        .I1(wait_time_cnt_reg__0[2]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[1]),
        .I4(wait_time_cnt_reg__0[4]),
        .O(wait_time_cnt0__1[4]));
LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
     \wait_time_cnt[5]_i_1__1 
       (.I0(wait_time_cnt_reg__0[4]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[2]),
        .I4(wait_time_cnt_reg__0[3]),
        .I5(wait_time_cnt_reg__0[5]),
        .O(wait_time_cnt0__1[5]));
LUT6 #(
    .INIT(64'h00000000020202AA)) 
     \wait_time_cnt[6]_i_1__1 
       (.I0(\n_0_wait_time_cnt[6]_i_4__1 ),
        .I1(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I5(\n_0_wait_time_cnt[6]_i_5__1 ),
        .O(\n_0_wait_time_cnt[6]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \wait_time_cnt[6]_i_2__7 
       (.I0(wait_time_cnt_reg__0[5]),
        .I1(wait_time_cnt_reg__0[4]),
        .I2(\n_0_wait_time_cnt[6]_i_6__0 ),
        .I3(wait_time_cnt_reg__0[0]),
        .I4(wait_time_cnt_reg__0[1]),
        .I5(wait_time_cnt_reg__0[6]),
        .O(\n_0_wait_time_cnt[6]_i_2__7 ));
LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
     \wait_time_cnt[6]_i_3__1 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[4]),
        .I3(wait_time_cnt_reg__0[5]),
        .I4(\n_0_wait_time_cnt[6]_i_6__0 ),
        .I5(wait_time_cnt_reg__0[6]),
        .O(wait_time_cnt0__1[6]));
(* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \wait_time_cnt[6]_i_4__1 
       (.I0(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[2] ),
        .O(\n_0_wait_time_cnt[6]_i_4__1 ));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \wait_time_cnt[6]_i_5__1 
       (.I0(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I3(run_phase_alignment_int),
        .O(\n_0_wait_time_cnt[6]_i_5__1 ));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \wait_time_cnt[6]_i_6__0 
       (.I0(wait_time_cnt_reg__0[2]),
        .I1(wait_time_cnt_reg__0[3]),
        .O(\n_0_wait_time_cnt[6]_i_6__0 ));
(* counter = "15" *) 
   FDRE \wait_time_cnt_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__7 ),
        .D(wait_time_cnt0__1[0]),
        .Q(wait_time_cnt_reg__0[0]),
        .R(\n_0_wait_time_cnt[6]_i_1__1 ));
(* counter = "15" *) 
   FDRE \wait_time_cnt_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__7 ),
        .D(\n_0_wait_time_cnt[1]_i_1__1 ),
        .Q(wait_time_cnt_reg__0[1]),
        .R(\n_0_wait_time_cnt[6]_i_1__1 ));
(* counter = "15" *) 
   FDSE \wait_time_cnt_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__7 ),
        .D(wait_time_cnt0__1[2]),
        .Q(wait_time_cnt_reg__0[2]),
        .S(\n_0_wait_time_cnt[6]_i_1__1 ));
(* counter = "15" *) 
   FDRE \wait_time_cnt_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__7 ),
        .D(wait_time_cnt0__1[3]),
        .Q(wait_time_cnt_reg__0[3]),
        .R(\n_0_wait_time_cnt[6]_i_1__1 ));
(* counter = "15" *) 
   FDRE \wait_time_cnt_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__7 ),
        .D(wait_time_cnt0__1[4]),
        .Q(wait_time_cnt_reg__0[4]),
        .R(\n_0_wait_time_cnt[6]_i_1__1 ));
(* counter = "15" *) 
   FDSE \wait_time_cnt_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__7 ),
        .D(wait_time_cnt0__1[5]),
        .Q(wait_time_cnt_reg__0[5]),
        .S(\n_0_wait_time_cnt[6]_i_1__1 ));
(* counter = "15" *) 
   FDSE \wait_time_cnt_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__7 ),
        .D(wait_time_cnt0__1[6]),
        .Q(wait_time_cnt_reg__0[6]),
        .S(\n_0_wait_time_cnt[6]_i_1__1 ));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_TX_STARTUP_FSM" *) 
module gt64_rtm6r_gt64_rtm6r_TX_STARTUP_FSM__parameterized0_5
   (O1,
    data_in,
    GT3_TX_FSM_RESET_DONE_OUT,
    O2,
    SYSCLK_IN,
    gt3_txusrclk_in,
    SOFT_RESET_IN,
    gt3_txresetdone_out,
    gt3_cplllock_out);
  output O1;
  output data_in;
  output GT3_TX_FSM_RESET_DONE_OUT;
  output O2;
  input SYSCLK_IN;
  input gt3_txusrclk_in;
  input SOFT_RESET_IN;
  input gt3_txresetdone_out;
  input gt3_cplllock_out;

  wire GT3_TX_FSM_RESET_DONE_OUT;
  wire O1;
  wire O2;
  wire SOFT_RESET_IN;
  wire SYSCLK_IN;
  wire data_in;
  wire data_out;
  wire gt3_cplllock_out;
  wire gt3_txresetdone_out;
  wire gt3_txusrclk_in;
  wire [5:0]init_wait_count_reg__0;
  wire [9:0]mmcm_lock_count_reg__0;
  wire mmcm_lock_reclocked;
  wire n_0_CPLL_RESET_i_1__2;
  wire \n_0_FSM_onehot_tx_state[10]_i_10__2 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_11__1 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_12 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_13__1 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_14__2 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_16__3 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_17__1 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_18__0 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_19 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_2__2 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_3__2 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_6__2 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_7__2 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_8__4 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_9__2 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_1__2 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_2__1 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_3__3 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_4__1 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_5__3 ;
  wire \n_0_FSM_onehot_tx_state[3]_i_1__2 ;
  wire \n_0_FSM_onehot_tx_state[4]_i_1__2 ;
  wire \n_0_FSM_onehot_tx_state[4]_i_2__0 ;
  wire \n_0_FSM_onehot_tx_state[5]_i_1__2 ;
  wire \n_0_FSM_onehot_tx_state[6]_i_1__2 ;
  wire \n_0_FSM_onehot_tx_state[6]_i_2__1 ;
  wire \n_0_FSM_onehot_tx_state[7]_i_1__2 ;
  wire \n_0_FSM_onehot_tx_state[7]_i_2__2 ;
  wire \n_0_FSM_onehot_tx_state[7]_i_3__2 ;
  wire \n_0_FSM_onehot_tx_state[7]_i_4__2 ;
  wire \n_0_FSM_onehot_tx_state[8]_i_1__2 ;
  wire \n_0_FSM_onehot_tx_state[8]_i_2__2 ;
  wire \n_0_FSM_onehot_tx_state[9]_i_1__2 ;
  wire \n_0_FSM_onehot_tx_state_reg[10] ;
  wire \n_0_FSM_onehot_tx_state_reg[1] ;
  wire \n_0_FSM_onehot_tx_state_reg[2] ;
  wire \n_0_FSM_onehot_tx_state_reg[3] ;
  wire \n_0_FSM_onehot_tx_state_reg[4] ;
  wire \n_0_FSM_onehot_tx_state_reg[5] ;
  wire \n_0_FSM_onehot_tx_state_reg[6] ;
  wire \n_0_FSM_onehot_tx_state_reg[7] ;
  wire \n_0_FSM_onehot_tx_state_reg[8] ;
  wire n_0_TXUSERRDY_i_1__2;
  wire n_0_TXUSERRDY_i_2__2;
  wire n_0_gttxreset_i_i_1__2;
  wire n_0_gttxreset_i_i_2__2;
  wire \n_0_init_wait_count[0]_i_1__2 ;
  wire \n_0_init_wait_count[5]_i_1__2 ;
  wire n_0_init_wait_done_i_1__2;
  wire n_0_init_wait_done_i_2__2;
  wire n_0_init_wait_done_reg;
  wire \n_0_mmcm_lock_count[0]_i_1__2 ;
  wire \n_0_mmcm_lock_count[9]_i_2__2 ;
  wire \n_0_mmcm_lock_count[9]_i_4__2 ;
  wire n_0_mmcm_lock_reclocked_i_2__2;
  wire n_0_pll_reset_asserted_i_1__2;
  wire n_0_pll_reset_asserted_i_2__1;
  wire n_0_pll_reset_asserted_reg;
  wire n_0_reset_time_out_i_4__3;
  wire n_0_reset_time_out_i_6__2;
  wire n_0_reset_time_out_i_7__2;
  wire n_0_reset_time_out_i_8__0;
  wire n_0_reset_time_out_reg;
  wire n_0_run_phase_alignment_int_i_1__2;
  wire n_0_run_phase_alignment_int_reg;
  wire n_0_run_phase_alignment_int_s3_reg;
  wire n_0_sync_CPLLLOCK;
  wire n_0_sync_mmcm_lock_reclocked;
  wire n_0_time_out_2ms_i_1__8;
  wire n_0_time_out_2ms_reg;
  wire n_0_time_out_500us_i_1__2;
  wire n_0_time_out_500us_i_2__2;
  wire n_0_time_out_500us_i_3__2;
  wire n_0_time_out_500us_reg;
  wire \n_0_time_out_counter[0]_i_10__6 ;
  wire \n_0_time_out_counter[0]_i_1__6 ;
  wire \n_0_time_out_counter[0]_i_4__10 ;
  wire \n_0_time_out_counter[0]_i_5__10 ;
  wire \n_0_time_out_counter[0]_i_6__8 ;
  wire \n_0_time_out_counter[0]_i_7__6 ;
  wire \n_0_time_out_counter[0]_i_8__4 ;
  wire \n_0_time_out_counter[0]_i_9__6 ;
  wire \n_0_time_out_counter[12]_i_2__8 ;
  wire \n_0_time_out_counter[12]_i_3__8 ;
  wire \n_0_time_out_counter[12]_i_4__8 ;
  wire \n_0_time_out_counter[12]_i_5__8 ;
  wire \n_0_time_out_counter[16]_i_2__8 ;
  wire \n_0_time_out_counter[4]_i_2__8 ;
  wire \n_0_time_out_counter[4]_i_3__8 ;
  wire \n_0_time_out_counter[4]_i_4__8 ;
  wire \n_0_time_out_counter[4]_i_5__8 ;
  wire \n_0_time_out_counter[8]_i_2__8 ;
  wire \n_0_time_out_counter[8]_i_3__8 ;
  wire \n_0_time_out_counter[8]_i_4__8 ;
  wire \n_0_time_out_counter[8]_i_5__8 ;
  wire \n_0_time_out_counter_reg[0]_i_2__8 ;
  wire \n_0_time_out_counter_reg[12]_i_1__8 ;
  wire \n_0_time_out_counter_reg[4]_i_1__8 ;
  wire \n_0_time_out_counter_reg[8]_i_1__8 ;
  wire n_0_time_out_wait_bypass_i_1__2;
  wire n_0_time_out_wait_bypass_reg;
  wire n_0_time_tlock_max_i_1__2;
  wire n_0_time_tlock_max_i_2__2;
  wire n_0_time_tlock_max_i_3__2;
  wire n_0_time_tlock_max_i_4__8;
  wire n_0_time_tlock_max_i_5__2;
  wire n_0_time_tlock_max_reg;
  wire n_0_tx_fsm_reset_done_int_i_1__2;
  wire n_0_tx_fsm_reset_done_int_i_2__1;
  wire n_0_tx_fsm_reset_done_int_i_3__2;
  wire n_0_tx_fsm_reset_done_int_s3_reg;
  wire \n_0_wait_bypass_count[0]_i_10__2 ;
  wire \n_0_wait_bypass_count[0]_i_1__2 ;
  wire \n_0_wait_bypass_count[0]_i_2__2 ;
  wire \n_0_wait_bypass_count[0]_i_4__2 ;
  wire \n_0_wait_bypass_count[0]_i_5__2 ;
  wire \n_0_wait_bypass_count[0]_i_6__2 ;
  wire \n_0_wait_bypass_count[0]_i_7__2 ;
  wire \n_0_wait_bypass_count[0]_i_8__2 ;
  wire \n_0_wait_bypass_count[0]_i_9__8 ;
  wire \n_0_wait_bypass_count[12]_i_2__2 ;
  wire \n_0_wait_bypass_count[12]_i_3__2 ;
  wire \n_0_wait_bypass_count[12]_i_4__2 ;
  wire \n_0_wait_bypass_count[12]_i_5__2 ;
  wire \n_0_wait_bypass_count[16]_i_2__2 ;
  wire \n_0_wait_bypass_count[4]_i_2__2 ;
  wire \n_0_wait_bypass_count[4]_i_3__2 ;
  wire \n_0_wait_bypass_count[4]_i_4__2 ;
  wire \n_0_wait_bypass_count[4]_i_5__2 ;
  wire \n_0_wait_bypass_count[8]_i_2__2 ;
  wire \n_0_wait_bypass_count[8]_i_3__2 ;
  wire \n_0_wait_bypass_count[8]_i_4__2 ;
  wire \n_0_wait_bypass_count[8]_i_5__2 ;
  wire \n_0_wait_bypass_count_reg[0]_i_3__2 ;
  wire \n_0_wait_bypass_count_reg[12]_i_1__2 ;
  wire \n_0_wait_bypass_count_reg[4]_i_1__2 ;
  wire \n_0_wait_bypass_count_reg[8]_i_1__2 ;
  wire \n_0_wait_time_cnt[1]_i_1__2 ;
  wire \n_0_wait_time_cnt[6]_i_1__2 ;
  wire \n_0_wait_time_cnt[6]_i_2__9 ;
  wire \n_0_wait_time_cnt[6]_i_3__10 ;
  wire \n_0_wait_time_cnt[6]_i_4__2 ;
  wire \n_0_wait_time_cnt[6]_i_5__6 ;
  wire n_1_sync_CPLLLOCK;
  wire n_1_sync_mmcm_lock_reclocked;
  wire \n_1_time_out_counter_reg[0]_i_2__8 ;
  wire \n_1_time_out_counter_reg[12]_i_1__8 ;
  wire \n_1_time_out_counter_reg[4]_i_1__8 ;
  wire \n_1_time_out_counter_reg[8]_i_1__8 ;
  wire \n_1_wait_bypass_count_reg[0]_i_3__2 ;
  wire \n_1_wait_bypass_count_reg[12]_i_1__2 ;
  wire \n_1_wait_bypass_count_reg[4]_i_1__2 ;
  wire \n_1_wait_bypass_count_reg[8]_i_1__2 ;
  wire \n_2_time_out_counter_reg[0]_i_2__8 ;
  wire \n_2_time_out_counter_reg[12]_i_1__8 ;
  wire \n_2_time_out_counter_reg[4]_i_1__8 ;
  wire \n_2_time_out_counter_reg[8]_i_1__8 ;
  wire \n_2_wait_bypass_count_reg[0]_i_3__2 ;
  wire \n_2_wait_bypass_count_reg[12]_i_1__2 ;
  wire \n_2_wait_bypass_count_reg[4]_i_1__2 ;
  wire \n_2_wait_bypass_count_reg[8]_i_1__2 ;
  wire \n_3_time_out_counter_reg[0]_i_2__8 ;
  wire \n_3_time_out_counter_reg[12]_i_1__8 ;
  wire \n_3_time_out_counter_reg[4]_i_1__8 ;
  wire \n_3_time_out_counter_reg[8]_i_1__8 ;
  wire \n_3_wait_bypass_count_reg[0]_i_3__2 ;
  wire \n_3_wait_bypass_count_reg[12]_i_1__2 ;
  wire \n_3_wait_bypass_count_reg[4]_i_1__2 ;
  wire \n_3_wait_bypass_count_reg[8]_i_1__2 ;
  wire \n_4_time_out_counter_reg[0]_i_2__8 ;
  wire \n_4_time_out_counter_reg[12]_i_1__8 ;
  wire \n_4_time_out_counter_reg[4]_i_1__8 ;
  wire \n_4_time_out_counter_reg[8]_i_1__8 ;
  wire \n_4_wait_bypass_count_reg[0]_i_3__2 ;
  wire \n_4_wait_bypass_count_reg[12]_i_1__2 ;
  wire \n_4_wait_bypass_count_reg[4]_i_1__2 ;
  wire \n_4_wait_bypass_count_reg[8]_i_1__2 ;
  wire \n_5_time_out_counter_reg[0]_i_2__8 ;
  wire \n_5_time_out_counter_reg[12]_i_1__8 ;
  wire \n_5_time_out_counter_reg[4]_i_1__8 ;
  wire \n_5_time_out_counter_reg[8]_i_1__8 ;
  wire \n_5_wait_bypass_count_reg[0]_i_3__2 ;
  wire \n_5_wait_bypass_count_reg[12]_i_1__2 ;
  wire \n_5_wait_bypass_count_reg[4]_i_1__2 ;
  wire \n_5_wait_bypass_count_reg[8]_i_1__2 ;
  wire \n_6_time_out_counter_reg[0]_i_2__8 ;
  wire \n_6_time_out_counter_reg[12]_i_1__8 ;
  wire \n_6_time_out_counter_reg[4]_i_1__8 ;
  wire \n_6_time_out_counter_reg[8]_i_1__8 ;
  wire \n_6_wait_bypass_count_reg[0]_i_3__2 ;
  wire \n_6_wait_bypass_count_reg[12]_i_1__2 ;
  wire \n_6_wait_bypass_count_reg[4]_i_1__2 ;
  wire \n_6_wait_bypass_count_reg[8]_i_1__2 ;
  wire \n_7_time_out_counter_reg[0]_i_2__8 ;
  wire \n_7_time_out_counter_reg[12]_i_1__8 ;
  wire \n_7_time_out_counter_reg[16]_i_1__8 ;
  wire \n_7_time_out_counter_reg[4]_i_1__8 ;
  wire \n_7_time_out_counter_reg[8]_i_1__8 ;
  wire \n_7_wait_bypass_count_reg[0]_i_3__2 ;
  wire \n_7_wait_bypass_count_reg[12]_i_1__2 ;
  wire \n_7_wait_bypass_count_reg[16]_i_1__2 ;
  wire \n_7_wait_bypass_count_reg[4]_i_1__2 ;
  wire \n_7_wait_bypass_count_reg[8]_i_1__2 ;
  wire [5:1]p_0_in__5;
  wire [9:1]p_0_in__6;
  wire run_phase_alignment_int;
  wire time_out_2ms;
  wire [16:0]time_out_counter_reg;
  wire time_out_wait_bypass_s2;
  wire time_out_wait_bypass_s3;
  wire tx_fsm_reset_done_int_s2;
  wire txresetdone_s2;
  wire txresetdone_s3;
  wire [16:0]wait_bypass_count_reg;
  wire [5:0]wait_time_cnt0__2;
  wire [6:0]wait_time_cnt_reg__0;
  wire [3:0]\NLW_time_out_counter_reg[16]_i_1__8_CO_UNCONNECTED ;
  wire [3:1]\NLW_time_out_counter_reg[16]_i_1__8_O_UNCONNECTED ;
  wire [3:0]\NLW_wait_bypass_count_reg[16]_i_1__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_wait_bypass_count_reg[16]_i_1__2_O_UNCONNECTED ;

LUT3 #(
    .INIT(8'h74)) 
     CPLL_RESET_i_1__2
       (.I0(n_0_pll_reset_asserted_reg),
        .I1(\n_0_FSM_onehot_tx_state[3]_i_1__2 ),
        .I2(data_in),
        .O(n_0_CPLL_RESET_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     CPLL_RESET_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_CPLL_RESET_i_1__2),
        .Q(data_in),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'h00000000000002FF)) 
     \FSM_onehot_tx_state[10]_i_10__2 
       (.I0(\n_0_FSM_onehot_tx_state[10]_i_18__0 ),
        .I1(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I2(txresetdone_s3),
        .I3(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I5(run_phase_alignment_int),
        .O(\n_0_FSM_onehot_tx_state[10]_i_10__2 ));
(* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_tx_state[10]_i_11__1 
       (.I0(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[6] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_11__1 ));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT5 #(
    .INIT(32'hFFFFFFF4)) 
     \FSM_onehot_tx_state[10]_i_12 
       (.I0(n_0_reset_time_out_reg),
        .I1(n_0_time_tlock_max_reg),
        .I2(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I4(mmcm_lock_reclocked),
        .O(\n_0_FSM_onehot_tx_state[10]_i_12 ));
(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \FSM_onehot_tx_state[10]_i_13__1 
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_13__1 ));
LUT6 #(
    .INIT(64'h0000000000020000)) 
     \FSM_onehot_tx_state[10]_i_14__2 
       (.I0(\n_0_FSM_onehot_tx_state[8]_i_2__2 ),
        .I1(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I4(n_0_init_wait_done_reg),
        .I5(n_0_reset_time_out_i_8__0),
        .O(\n_0_FSM_onehot_tx_state[10]_i_14__2 ));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \FSM_onehot_tx_state[10]_i_16__3 
       (.I0(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[2] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_16__3 ));
(* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_tx_state[10]_i_17__1 
       (.I0(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[4] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_17__1 ));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \FSM_onehot_tx_state[10]_i_18__0 
       (.I0(n_0_reset_time_out_reg),
        .I1(n_0_time_out_500us_reg),
        .O(\n_0_FSM_onehot_tx_state[10]_i_18__0 ));
LUT4 #(
    .INIT(16'hFFFE)) 
     \FSM_onehot_tx_state[10]_i_19 
       (.I0(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[3] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_19 ));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT5 #(
    .INIT(32'h00000020)) 
     \FSM_onehot_tx_state[10]_i_2__2 
       (.I0(\n_0_FSM_onehot_tx_state[10]_i_9__2 ),
        .I1(time_out_wait_bypass_s3),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_2__2 ));
LUT6 #(
    .INIT(64'h3707770700007707)) 
     \FSM_onehot_tx_state[10]_i_3__2 
       (.I0(\n_0_FSM_onehot_tx_state[10]_i_10__2 ),
        .I1(\n_0_FSM_onehot_tx_state[10]_i_11__1 ),
        .I2(\n_0_FSM_onehot_tx_state[8]_i_2__2 ),
        .I3(\n_0_FSM_onehot_tx_state[10]_i_12 ),
        .I4(\n_0_wait_time_cnt[6]_i_2__9 ),
        .I5(\n_0_FSM_onehot_tx_state[10]_i_13__1 ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_3__2 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
     \FSM_onehot_tx_state[10]_i_6__2 
       (.I0(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I3(\n_0_wait_time_cnt[6]_i_2__9 ),
        .I4(\n_0_FSM_onehot_tx_state[10]_i_7__2 ),
        .I5(run_phase_alignment_int),
        .O(\n_0_FSM_onehot_tx_state[10]_i_6__2 ));
(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \FSM_onehot_tx_state[10]_i_7__2 
       (.I0(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[6] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_7__2 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_tx_state[10]_i_8__4 
       (.I0(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I5(run_phase_alignment_int),
        .O(\n_0_FSM_onehot_tx_state[10]_i_8__4 ));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     \FSM_onehot_tx_state[10]_i_9__2 
       (.I0(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I3(\n_0_FSM_onehot_tx_state[10]_i_17__1 ),
        .I4(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[6] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_9__2 ));
LUT6 #(
    .INIT(64'h00C04C4C00000000)) 
     \FSM_onehot_tx_state[2]_i_1__2 
       (.I0(\n_0_FSM_onehot_tx_state[2]_i_2__1 ),
        .I1(\n_0_FSM_onehot_tx_state[2]_i_3__3 ),
        .I2(\n_0_FSM_onehot_tx_state[2]_i_4__1 ),
        .I3(\n_0_FSM_onehot_tx_state[6]_i_2__1 ),
        .I4(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I5(\n_0_FSM_onehot_tx_state[2]_i_5__3 ),
        .O(\n_0_FSM_onehot_tx_state[2]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT5 #(
    .INIT(32'hF0DFFFDF)) 
     \FSM_onehot_tx_state[2]_i_2__1 
       (.I0(n_0_time_out_500us_reg),
        .I1(n_0_reset_time_out_reg),
        .I2(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I3(run_phase_alignment_int),
        .I4(time_out_wait_bypass_s3),
        .O(\n_0_FSM_onehot_tx_state[2]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT5 #(
    .INIT(32'h0000000B)) 
     \FSM_onehot_tx_state[2]_i_3__3 
       (.I0(n_0_time_out_2ms_reg),
        .I1(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[3] ),
        .O(\n_0_FSM_onehot_tx_state[2]_i_3__3 ));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_tx_state[2]_i_4__1 
       (.I0(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[6] ),
        .O(\n_0_FSM_onehot_tx_state[2]_i_4__1 ));
LUT6 #(
    .INIT(64'h0000010101011101)) 
     \FSM_onehot_tx_state[2]_i_5__3 
       (.I0(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I3(\n_0_FSM_onehot_tx_state[7]_i_4__2 ),
        .I4(\n_0_FSM_onehot_tx_state[6]_i_2__1 ),
        .I5(\n_0_FSM_onehot_tx_state_reg[4] ),
        .O(\n_0_FSM_onehot_tx_state[2]_i_5__3 ));
LUT6 #(
    .INIT(64'h0000000000000080)) 
     \FSM_onehot_tx_state[3]_i_1__2 
       (.I0(n_0_tx_fsm_reset_done_int_i_2__1),
        .I1(\n_0_FSM_onehot_tx_state[4]_i_2__0 ),
        .I2(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[3] ),
        .O(\n_0_FSM_onehot_tx_state[3]_i_1__2 ));
LUT6 #(
    .INIT(64'h0000020000000000)) 
     \FSM_onehot_tx_state[4]_i_1__2 
       (.I0(n_0_tx_fsm_reset_done_int_i_2__1),
        .I1(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I3(\n_0_FSM_onehot_tx_state[4]_i_2__0 ),
        .I4(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[3] ),
        .O(\n_0_FSM_onehot_tx_state[4]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_tx_state[4]_i_2__0 
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_tx_state_reg[10] ),
        .O(\n_0_FSM_onehot_tx_state[4]_i_2__0 ));
LUT6 #(
    .INIT(64'h0002000000000000)) 
     \FSM_onehot_tx_state[5]_i_1__2 
       (.I0(n_0_tx_fsm_reset_done_int_i_2__1),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I3(n_0_time_out_2ms_reg),
        .I4(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I5(\n_0_FSM_onehot_tx_state[7]_i_2__2 ),
        .O(\n_0_FSM_onehot_tx_state[5]_i_1__2 ));
LUT6 #(
    .INIT(64'h0000000000000008)) 
     \FSM_onehot_tx_state[6]_i_1__2 
       (.I0(n_0_tx_fsm_reset_done_int_i_3__2),
        .I1(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I3(\n_0_FSM_onehot_tx_state[6]_i_2__1 ),
        .I4(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[6] ),
        .O(\n_0_FSM_onehot_tx_state[6]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_tx_state[6]_i_2__1 
       (.I0(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I1(run_phase_alignment_int),
        .O(\n_0_FSM_onehot_tx_state[6]_i_2__1 ));
LUT6 #(
    .INIT(64'h0000000004000000)) 
     \FSM_onehot_tx_state[7]_i_1__2 
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I3(\n_0_FSM_onehot_tx_state[7]_i_2__2 ),
        .I4(\n_0_FSM_onehot_tx_state[7]_i_3__2 ),
        .I5(\n_0_FSM_onehot_tx_state[7]_i_4__2 ),
        .O(\n_0_FSM_onehot_tx_state[7]_i_1__2 ));
LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_tx_state[7]_i_2__2 
       (.I0(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[10] ),
        .O(\n_0_FSM_onehot_tx_state[7]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_tx_state[7]_i_3__2 
       (.I0(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .O(\n_0_FSM_onehot_tx_state[7]_i_3__2 ));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \FSM_onehot_tx_state[7]_i_4__2 
       (.I0(n_0_time_tlock_max_reg),
        .I1(n_0_reset_time_out_reg),
        .I2(mmcm_lock_reclocked),
        .O(\n_0_FSM_onehot_tx_state[7]_i_4__2 ));
(* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT5 #(
    .INIT(32'h00080000)) 
     \FSM_onehot_tx_state[8]_i_1__2 
       (.I0(n_0_tx_fsm_reset_done_int_i_3__2),
        .I1(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I4(\n_0_FSM_onehot_tx_state[8]_i_2__2 ),
        .O(\n_0_FSM_onehot_tx_state[8]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_tx_state[8]_i_2__2 
       (.I0(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(\n_0_FSM_onehot_tx_state[8]_i_2__2 ));
LUT6 #(
    .INIT(64'h0008000800000008)) 
     \FSM_onehot_tx_state[9]_i_1__2 
       (.I0(\n_0_FSM_onehot_tx_state[10]_i_9__2 ),
        .I1(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I4(n_0_time_out_500us_reg),
        .I5(n_0_reset_time_out_reg),
        .O(\n_0_FSM_onehot_tx_state[9]_i_1__2 ));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[10] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[10]_i_2__2 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[10] ),
        .R(SOFT_RESET_IN));
FDSE #(
    .INIT(1'b1)) 
     \FSM_onehot_tx_state_reg[1] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_tx_state_reg[1] ),
        .S(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[2] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[2]_i_1__2 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[2] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[3] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[3]_i_1__2 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[3] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[4] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[4]_i_1__2 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[4] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[5] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[5]_i_1__2 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[5] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[6] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[6]_i_1__2 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[6] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[7] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[7]_i_1__2 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[7] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[8] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[8]_i_1__2 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[8] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[9] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[9]_i_1__2 ),
        .Q(run_phase_alignment_int),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'hFFFFFFF700000020)) 
     TXUSERRDY_i_1__2
       (.I0(n_0_TXUSERRDY_i_2__2),
        .I1(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I3(run_phase_alignment_int),
        .I4(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I5(O2),
        .O(n_0_TXUSERRDY_i_1__2));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     TXUSERRDY_i_2__2
       (.I0(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[3] ),
        .O(n_0_TXUSERRDY_i_2__2));
FDRE #(
    .INIT(1'b0)) 
     TXUSERRDY_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_TXUSERRDY_i_1__2),
        .Q(O2),
        .R(SOFT_RESET_IN));
LUT5 #(
    .INIT(32'hFFFB0010)) 
     gttxreset_i_i_1__2
       (.I0(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I3(n_0_gttxreset_i_i_2__2),
        .I4(O1),
        .O(n_0_gttxreset_i_i_1__2));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
     gttxreset_i_i_2__2
       (.I0(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I2(\n_0_FSM_onehot_tx_state[4]_i_2__0 ),
        .I3(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[6] ),
        .O(n_0_gttxreset_i_i_2__2));
FDRE #(
    .INIT(1'b0)) 
     gttxreset_i_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_gttxreset_i_i_1__2),
        .Q(O1),
        .R(SOFT_RESET_IN));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair175" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \init_wait_count[0]_i_1__2 
       (.I0(init_wait_count_reg__0[0]),
        .O(\n_0_init_wait_count[0]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair175" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \init_wait_count[1]_i_1__2 
       (.I0(init_wait_count_reg__0[1]),
        .I1(init_wait_count_reg__0[0]),
        .O(p_0_in__5[1]));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \init_wait_count[2]_i_1__2 
       (.I0(init_wait_count_reg__0[2]),
        .I1(init_wait_count_reg__0[0]),
        .I2(init_wait_count_reg__0[1]),
        .O(p_0_in__5[2]));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \init_wait_count[3]_i_1__2 
       (.I0(init_wait_count_reg__0[3]),
        .I1(init_wait_count_reg__0[1]),
        .I2(init_wait_count_reg__0[0]),
        .I3(init_wait_count_reg__0[2]),
        .O(p_0_in__5[3]));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \init_wait_count[4]_i_1__2 
       (.I0(init_wait_count_reg__0[4]),
        .I1(init_wait_count_reg__0[2]),
        .I2(init_wait_count_reg__0[0]),
        .I3(init_wait_count_reg__0[1]),
        .I4(init_wait_count_reg__0[3]),
        .O(p_0_in__5[4]));
LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFFFF)) 
     \init_wait_count[5]_i_1__2 
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[4]),
        .I2(init_wait_count_reg__0[3]),
        .I3(init_wait_count_reg__0[0]),
        .I4(init_wait_count_reg__0[1]),
        .I5(init_wait_count_reg__0[2]),
        .O(\n_0_init_wait_count[5]_i_1__2 ));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \init_wait_count[5]_i_2__2 
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[3]),
        .I2(init_wait_count_reg__0[1]),
        .I3(init_wait_count_reg__0[0]),
        .I4(init_wait_count_reg__0[2]),
        .I5(init_wait_count_reg__0[4]),
        .O(p_0_in__5[5]));
(* counter = "50" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__2 ),
        .CLR(SOFT_RESET_IN),
        .D(\n_0_init_wait_count[0]_i_1__2 ),
        .Q(init_wait_count_reg__0[0]));
(* counter = "50" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__2 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__5[1]),
        .Q(init_wait_count_reg__0[1]));
(* counter = "50" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__2 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__5[2]),
        .Q(init_wait_count_reg__0[2]));
(* counter = "50" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__2 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__5[3]),
        .Q(init_wait_count_reg__0[3]));
(* counter = "50" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__2 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__5[4]),
        .Q(init_wait_count_reg__0[4]));
(* counter = "50" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__2 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__5[5]),
        .Q(init_wait_count_reg__0[5]));
LUT6 #(
    .INIT(64'hFFFFFFFF00000200)) 
     init_wait_done_i_1__2
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[4]),
        .I2(init_wait_count_reg__0[3]),
        .I3(n_0_init_wait_done_i_2__2),
        .I4(init_wait_count_reg__0[2]),
        .I5(n_0_init_wait_done_reg),
        .O(n_0_init_wait_done_i_1__2));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT2 #(
    .INIT(4'h8)) 
     init_wait_done_i_2__2
       (.I0(init_wait_count_reg__0[1]),
        .I1(init_wait_count_reg__0[0]),
        .O(n_0_init_wait_done_i_2__2));
FDCE #(
    .INIT(1'b0)) 
     init_wait_done_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .CLR(SOFT_RESET_IN),
        .D(n_0_init_wait_done_i_1__2),
        .Q(n_0_init_wait_done_reg));
LUT1 #(
    .INIT(2'h1)) 
     \mmcm_lock_count[0]_i_1__2 
       (.I0(mmcm_lock_count_reg__0[0]),
        .O(\n_0_mmcm_lock_count[0]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair173" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \mmcm_lock_count[1]_i_1__2 
       (.I0(mmcm_lock_count_reg__0[1]),
        .I1(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__6[1]));
(* SOFT_HLUTNM = "soft_lutpair173" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \mmcm_lock_count[2]_i_1__2 
       (.I0(mmcm_lock_count_reg__0[2]),
        .I1(mmcm_lock_count_reg__0[1]),
        .I2(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__6[2]));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \mmcm_lock_count[3]_i_1__2 
       (.I0(mmcm_lock_count_reg__0[3]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[1]),
        .I3(mmcm_lock_count_reg__0[2]),
        .O(p_0_in__6[3]));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \mmcm_lock_count[4]_i_1__2 
       (.I0(mmcm_lock_count_reg__0[4]),
        .I1(mmcm_lock_count_reg__0[3]),
        .I2(mmcm_lock_count_reg__0[2]),
        .I3(mmcm_lock_count_reg__0[1]),
        .I4(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__6[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \mmcm_lock_count[5]_i_1__2 
       (.I0(mmcm_lock_count_reg__0[5]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[1]),
        .I3(mmcm_lock_count_reg__0[2]),
        .I4(mmcm_lock_count_reg__0[3]),
        .I5(mmcm_lock_count_reg__0[4]),
        .O(p_0_in__6[5]));
(* SOFT_HLUTNM = "soft_lutpair174" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \mmcm_lock_count[6]_i_1__2 
       (.I0(\n_0_mmcm_lock_count[9]_i_4__2 ),
        .I1(mmcm_lock_count_reg__0[6]),
        .O(p_0_in__6[6]));
(* SOFT_HLUTNM = "soft_lutpair174" *) 
   LUT3 #(
    .INIT(8'h9A)) 
     \mmcm_lock_count[7]_i_1__2 
       (.I0(mmcm_lock_count_reg__0[7]),
        .I1(\n_0_mmcm_lock_count[9]_i_4__2 ),
        .I2(mmcm_lock_count_reg__0[6]),
        .O(p_0_in__6[7]));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT4 #(
    .INIT(16'hA6AA)) 
     \mmcm_lock_count[8]_i_1__2 
       (.I0(mmcm_lock_count_reg__0[8]),
        .I1(mmcm_lock_count_reg__0[6]),
        .I2(\n_0_mmcm_lock_count[9]_i_4__2 ),
        .I3(mmcm_lock_count_reg__0[7]),
        .O(p_0_in__6[8]));
LUT5 #(
    .INIT(32'hF7FFFFFF)) 
     \mmcm_lock_count[9]_i_2__2 
       (.I0(mmcm_lock_count_reg__0[8]),
        .I1(mmcm_lock_count_reg__0[6]),
        .I2(\n_0_mmcm_lock_count[9]_i_4__2 ),
        .I3(mmcm_lock_count_reg__0[7]),
        .I4(mmcm_lock_count_reg__0[9]),
        .O(\n_0_mmcm_lock_count[9]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT5 #(
    .INIT(32'hA6AAAAAA)) 
     \mmcm_lock_count[9]_i_3__2 
       (.I0(mmcm_lock_count_reg__0[9]),
        .I1(mmcm_lock_count_reg__0[7]),
        .I2(\n_0_mmcm_lock_count[9]_i_4__2 ),
        .I3(mmcm_lock_count_reg__0[6]),
        .I4(mmcm_lock_count_reg__0[8]),
        .O(p_0_in__6[9]));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \mmcm_lock_count[9]_i_4__2 
       (.I0(mmcm_lock_count_reg__0[1]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[4]),
        .I3(mmcm_lock_count_reg__0[5]),
        .I4(mmcm_lock_count_reg__0[2]),
        .I5(mmcm_lock_count_reg__0[3]),
        .O(\n_0_mmcm_lock_count[9]_i_4__2 ));
(* counter = "52" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__2 ),
        .D(\n_0_mmcm_lock_count[0]_i_1__2 ),
        .Q(mmcm_lock_count_reg__0[0]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "52" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__2 ),
        .D(p_0_in__6[1]),
        .Q(mmcm_lock_count_reg__0[1]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "52" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__2 ),
        .D(p_0_in__6[2]),
        .Q(mmcm_lock_count_reg__0[2]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "52" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__2 ),
        .D(p_0_in__6[3]),
        .Q(mmcm_lock_count_reg__0[3]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "52" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__2 ),
        .D(p_0_in__6[4]),
        .Q(mmcm_lock_count_reg__0[4]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "52" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__2 ),
        .D(p_0_in__6[5]),
        .Q(mmcm_lock_count_reg__0[5]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "52" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__2 ),
        .D(p_0_in__6[6]),
        .Q(mmcm_lock_count_reg__0[6]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "52" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[7] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__2 ),
        .D(p_0_in__6[7]),
        .Q(mmcm_lock_count_reg__0[7]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "52" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[8] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__2 ),
        .D(p_0_in__6[8]),
        .Q(mmcm_lock_count_reg__0[8]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "52" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[9] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__2 ),
        .D(p_0_in__6[9]),
        .Q(mmcm_lock_count_reg__0[9]),
        .R(n_0_sync_mmcm_lock_reclocked));
LUT2 #(
    .INIT(4'h2)) 
     mmcm_lock_reclocked_i_2__2
       (.I0(mmcm_lock_count_reg__0[6]),
        .I1(\n_0_mmcm_lock_count[9]_i_4__2 ),
        .O(n_0_mmcm_lock_reclocked_i_2__2));
FDRE #(
    .INIT(1'b0)) 
     mmcm_lock_reclocked_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_1_sync_mmcm_lock_reclocked),
        .Q(mmcm_lock_reclocked),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFF00DF0A)) 
     pll_reset_asserted_i_1__2
       (.I0(n_0_pll_reset_asserted_i_2__1),
        .I1(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I3(n_0_pll_reset_asserted_reg),
        .I4(\n_0_FSM_onehot_tx_state[10]_i_7__2 ),
        .O(n_0_pll_reset_asserted_i_1__2));
LUT6 #(
    .INIT(64'h0001000100010000)) 
     pll_reset_asserted_i_2__1
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[4] ),
        .O(n_0_pll_reset_asserted_i_2__1));
FDRE #(
    .INIT(1'b0)) 
     pll_reset_asserted_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_pll_reset_asserted_i_1__2),
        .Q(n_0_pll_reset_asserted_reg),
        .R(SOFT_RESET_IN));
LUT2 #(
    .INIT(4'h8)) 
     reset_time_out_i_4__3
       (.I0(txresetdone_s3),
        .I1(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(n_0_reset_time_out_i_4__3));
(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT5 #(
    .INIT(32'h00000116)) 
     reset_time_out_i_6__2
       (.I0(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[4] ),
        .O(n_0_reset_time_out_i_6__2));
LUT6 #(
    .INIT(64'h0000000000002C00)) 
     reset_time_out_i_7__2
       (.I0(n_0_init_wait_done_reg),
        .I1(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I3(\n_0_FSM_onehot_tx_state[2]_i_4__1 ),
        .I4(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I5(\n_0_FSM_onehot_tx_state[6]_i_2__1 ),
        .O(n_0_reset_time_out_i_7__2));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     reset_time_out_i_8__0
       (.I0(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[5] ),
        .O(n_0_reset_time_out_i_8__0));
FDRE #(
    .INIT(1'b0)) 
     reset_time_out_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_1_sync_CPLLLOCK),
        .Q(n_0_reset_time_out_reg),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'hFFFFFFF700000020)) 
     run_phase_alignment_int_i_1__2
       (.I0(n_0_TXUSERRDY_i_2__2),
        .I1(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I5(n_0_run_phase_alignment_int_reg),
        .O(n_0_run_phase_alignment_int_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     run_phase_alignment_int_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_run_phase_alignment_int_i_1__2),
        .Q(n_0_run_phase_alignment_int_reg),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     run_phase_alignment_int_s3_reg
       (.C(gt3_txusrclk_in),
        .CE(1'b1),
        .D(data_out),
        .Q(n_0_run_phase_alignment_int_s3_reg),
        .R(1'b0));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_46 sync_CPLLLOCK
       (.E(n_0_sync_CPLLLOCK),
        .I1(\n_0_FSM_onehot_tx_state[10]_i_3__2 ),
        .I10(n_0_pll_reset_asserted_reg),
        .I11(\n_0_FSM_onehot_tx_state[10]_i_19 ),
        .I12(n_0_reset_time_out_i_6__2),
        .I13(n_0_reset_time_out_i_7__2),
        .I14(n_0_reset_time_out_i_8__0),
        .I15(n_0_reset_time_out_i_4__3),
        .I16(n_0_init_wait_done_reg),
        .I17(n_0_reset_time_out_reg),
        .I2(\n_0_FSM_onehot_tx_state[10]_i_6__2 ),
        .I3(\n_0_FSM_onehot_tx_state[10]_i_7__2 ),
        .I4(\n_0_FSM_onehot_tx_state[10]_i_8__4 ),
        .I5(\n_0_FSM_onehot_tx_state[10]_i_16__3 ),
        .I6(n_0_tx_fsm_reset_done_int_i_2__1),
        .I7(n_0_time_out_2ms_reg),
        .I8(\n_0_FSM_onehot_tx_state[4]_i_2__0 ),
        .I9(\n_0_FSM_onehot_tx_state[10]_i_14__2 ),
        .O1(n_1_sync_CPLLLOCK),
        .Q({\n_0_FSM_onehot_tx_state_reg[10] ,run_phase_alignment_int,\n_0_FSM_onehot_tx_state_reg[8] ,\n_0_FSM_onehot_tx_state_reg[7] ,\n_0_FSM_onehot_tx_state_reg[6] ,\n_0_FSM_onehot_tx_state_reg[4] ,\n_0_FSM_onehot_tx_state_reg[2] ,\n_0_FSM_onehot_tx_state_reg[1] }),
        .SYSCLK_IN(SYSCLK_IN),
        .gt3_cplllock_out(gt3_cplllock_out),
        .mmcm_lock_reclocked(mmcm_lock_reclocked));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_47 sync_TXRESETDONE
       (.SYSCLK_IN(SYSCLK_IN),
        .data_out(txresetdone_s2),
        .gt3_txresetdone_out(gt3_txresetdone_out));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_48 sync_mmcm_lock_reclocked
       (.I1(n_0_mmcm_lock_reclocked_i_2__2),
        .O1(n_1_sync_mmcm_lock_reclocked),
        .Q(mmcm_lock_count_reg__0[9:7]),
        .SR(n_0_sync_mmcm_lock_reclocked),
        .SYSCLK_IN(SYSCLK_IN),
        .mmcm_lock_reclocked(mmcm_lock_reclocked));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_49 sync_run_phase_alignment_int
       (.data_in(n_0_run_phase_alignment_int_reg),
        .data_out(data_out),
        .gt3_txusrclk_in(gt3_txusrclk_in));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_50 sync_time_out_wait_bypass
       (.SYSCLK_IN(SYSCLK_IN),
        .data_in(n_0_time_out_wait_bypass_reg),
        .data_out(time_out_wait_bypass_s2));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_51 sync_tx_fsm_reset_done_int
       (.GT3_TX_FSM_RESET_DONE_OUT(GT3_TX_FSM_RESET_DONE_OUT),
        .data_out(tx_fsm_reset_done_int_s2),
        .gt3_txusrclk_in(gt3_txusrclk_in));
LUT3 #(
    .INIT(8'h0E)) 
     time_out_2ms_i_1__8
       (.I0(n_0_time_out_2ms_reg),
        .I1(time_out_2ms),
        .I2(n_0_reset_time_out_reg),
        .O(n_0_time_out_2ms_i_1__8));
FDRE #(
    .INIT(1'b0)) 
     time_out_2ms_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_out_2ms_i_1__8),
        .Q(n_0_time_out_2ms_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000AAAAEAAA)) 
     time_out_500us_i_1__2
       (.I0(n_0_time_out_500us_reg),
        .I1(n_0_time_out_500us_i_2__2),
        .I2(n_0_time_tlock_max_i_3__2),
        .I3(time_out_counter_reg[8]),
        .I4(time_out_counter_reg[10]),
        .I5(n_0_reset_time_out_reg),
        .O(n_0_time_out_500us_i_1__2));
LUT6 #(
    .INIT(64'h0000020000000000)) 
     time_out_500us_i_2__2
       (.I0(n_0_time_out_500us_i_3__2),
        .I1(time_out_counter_reg[15]),
        .I2(time_out_counter_reg[9]),
        .I3(time_out_counter_reg[14]),
        .I4(time_out_counter_reg[0]),
        .I5(time_out_counter_reg[13]),
        .O(n_0_time_out_500us_i_2__2));
(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT2 #(
    .INIT(4'h2)) 
     time_out_500us_i_3__2
       (.I0(time_out_counter_reg[5]),
        .I1(time_out_counter_reg[12]),
        .O(n_0_time_out_500us_i_3__2));
FDRE #(
    .INIT(1'b0)) 
     time_out_500us_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_out_500us_i_1__2),
        .Q(n_0_time_out_500us_reg),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT4 #(
    .INIT(16'h0004)) 
     \time_out_counter[0]_i_10__6 
       (.I0(time_out_counter_reg[12]),
        .I1(time_out_counter_reg[5]),
        .I2(time_out_counter_reg[1]),
        .I3(time_out_counter_reg[2]),
        .O(\n_0_time_out_counter[0]_i_10__6 ));
LUT1 #(
    .INIT(2'h1)) 
     \time_out_counter[0]_i_1__6 
       (.I0(time_out_2ms),
        .O(\n_0_time_out_counter[0]_i_1__6 ));
LUT6 #(
    .INIT(64'h4000000000000000)) 
     \time_out_counter[0]_i_3__10 
       (.I0(time_out_counter_reg[4]),
        .I1(time_out_counter_reg[10]),
        .I2(time_out_counter_reg[15]),
        .I3(\n_0_time_out_counter[0]_i_8__4 ),
        .I4(\n_0_time_out_counter[0]_i_9__6 ),
        .I5(\n_0_time_out_counter[0]_i_10__6 ),
        .O(time_out_2ms));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_4__10 
       (.I0(time_out_counter_reg[3]),
        .O(\n_0_time_out_counter[0]_i_4__10 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_5__10 
       (.I0(time_out_counter_reg[2]),
        .O(\n_0_time_out_counter[0]_i_5__10 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_6__8 
       (.I0(time_out_counter_reg[1]),
        .O(\n_0_time_out_counter[0]_i_6__8 ));
LUT1 #(
    .INIT(2'h1)) 
     \time_out_counter[0]_i_7__6 
       (.I0(time_out_counter_reg[0]),
        .O(\n_0_time_out_counter[0]_i_7__6 ));
LUT6 #(
    .INIT(64'h0000000000004000)) 
     \time_out_counter[0]_i_8__4 
       (.I0(time_out_counter_reg[3]),
        .I1(time_out_counter_reg[16]),
        .I2(time_out_counter_reg[9]),
        .I3(time_out_counter_reg[7]),
        .I4(time_out_counter_reg[8]),
        .I5(time_out_counter_reg[13]),
        .O(\n_0_time_out_counter[0]_i_8__4 ));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \time_out_counter[0]_i_9__6 
       (.I0(time_out_counter_reg[14]),
        .I1(time_out_counter_reg[0]),
        .I2(time_out_counter_reg[6]),
        .I3(time_out_counter_reg[11]),
        .O(\n_0_time_out_counter[0]_i_9__6 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_2__8 
       (.I0(time_out_counter_reg[15]),
        .O(\n_0_time_out_counter[12]_i_2__8 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_3__8 
       (.I0(time_out_counter_reg[14]),
        .O(\n_0_time_out_counter[12]_i_3__8 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_4__8 
       (.I0(time_out_counter_reg[13]),
        .O(\n_0_time_out_counter[12]_i_4__8 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_5__8 
       (.I0(time_out_counter_reg[12]),
        .O(\n_0_time_out_counter[12]_i_5__8 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[16]_i_2__8 
       (.I0(time_out_counter_reg[16]),
        .O(\n_0_time_out_counter[16]_i_2__8 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_2__8 
       (.I0(time_out_counter_reg[7]),
        .O(\n_0_time_out_counter[4]_i_2__8 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_3__8 
       (.I0(time_out_counter_reg[6]),
        .O(\n_0_time_out_counter[4]_i_3__8 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_4__8 
       (.I0(time_out_counter_reg[5]),
        .O(\n_0_time_out_counter[4]_i_4__8 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_5__8 
       (.I0(time_out_counter_reg[4]),
        .O(\n_0_time_out_counter[4]_i_5__8 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_2__8 
       (.I0(time_out_counter_reg[11]),
        .O(\n_0_time_out_counter[8]_i_2__8 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_3__8 
       (.I0(time_out_counter_reg[10]),
        .O(\n_0_time_out_counter[8]_i_3__8 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_4__8 
       (.I0(time_out_counter_reg[9]),
        .O(\n_0_time_out_counter[8]_i_4__8 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_5__8 
       (.I0(time_out_counter_reg[8]),
        .O(\n_0_time_out_counter[8]_i_5__8 ));
(* counter = "51" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__6 ),
        .D(\n_7_time_out_counter_reg[0]_i_2__8 ),
        .Q(time_out_counter_reg[0]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[0]_i_2__8 
       (.CI(1'b0),
        .CO({\n_0_time_out_counter_reg[0]_i_2__8 ,\n_1_time_out_counter_reg[0]_i_2__8 ,\n_2_time_out_counter_reg[0]_i_2__8 ,\n_3_time_out_counter_reg[0]_i_2__8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_time_out_counter_reg[0]_i_2__8 ,\n_5_time_out_counter_reg[0]_i_2__8 ,\n_6_time_out_counter_reg[0]_i_2__8 ,\n_7_time_out_counter_reg[0]_i_2__8 }),
        .S({\n_0_time_out_counter[0]_i_4__10 ,\n_0_time_out_counter[0]_i_5__10 ,\n_0_time_out_counter[0]_i_6__8 ,\n_0_time_out_counter[0]_i_7__6 }));
(* counter = "51" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[10] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__6 ),
        .D(\n_5_time_out_counter_reg[8]_i_1__8 ),
        .Q(time_out_counter_reg[10]),
        .R(n_0_reset_time_out_reg));
(* counter = "51" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[11] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__6 ),
        .D(\n_4_time_out_counter_reg[8]_i_1__8 ),
        .Q(time_out_counter_reg[11]),
        .R(n_0_reset_time_out_reg));
(* counter = "51" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[12] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__6 ),
        .D(\n_7_time_out_counter_reg[12]_i_1__8 ),
        .Q(time_out_counter_reg[12]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[12]_i_1__8 
       (.CI(\n_0_time_out_counter_reg[8]_i_1__8 ),
        .CO({\n_0_time_out_counter_reg[12]_i_1__8 ,\n_1_time_out_counter_reg[12]_i_1__8 ,\n_2_time_out_counter_reg[12]_i_1__8 ,\n_3_time_out_counter_reg[12]_i_1__8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[12]_i_1__8 ,\n_5_time_out_counter_reg[12]_i_1__8 ,\n_6_time_out_counter_reg[12]_i_1__8 ,\n_7_time_out_counter_reg[12]_i_1__8 }),
        .S({\n_0_time_out_counter[12]_i_2__8 ,\n_0_time_out_counter[12]_i_3__8 ,\n_0_time_out_counter[12]_i_4__8 ,\n_0_time_out_counter[12]_i_5__8 }));
(* counter = "51" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[13] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__6 ),
        .D(\n_6_time_out_counter_reg[12]_i_1__8 ),
        .Q(time_out_counter_reg[13]),
        .R(n_0_reset_time_out_reg));
(* counter = "51" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[14] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__6 ),
        .D(\n_5_time_out_counter_reg[12]_i_1__8 ),
        .Q(time_out_counter_reg[14]),
        .R(n_0_reset_time_out_reg));
(* counter = "51" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[15] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__6 ),
        .D(\n_4_time_out_counter_reg[12]_i_1__8 ),
        .Q(time_out_counter_reg[15]),
        .R(n_0_reset_time_out_reg));
(* counter = "51" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[16] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__6 ),
        .D(\n_7_time_out_counter_reg[16]_i_1__8 ),
        .Q(time_out_counter_reg[16]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[16]_i_1__8 
       (.CI(\n_0_time_out_counter_reg[12]_i_1__8 ),
        .CO(\NLW_time_out_counter_reg[16]_i_1__8_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_time_out_counter_reg[16]_i_1__8_O_UNCONNECTED [3:1],\n_7_time_out_counter_reg[16]_i_1__8 }),
        .S({1'b0,1'b0,1'b0,\n_0_time_out_counter[16]_i_2__8 }));
(* counter = "51" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__6 ),
        .D(\n_6_time_out_counter_reg[0]_i_2__8 ),
        .Q(time_out_counter_reg[1]),
        .R(n_0_reset_time_out_reg));
(* counter = "51" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__6 ),
        .D(\n_5_time_out_counter_reg[0]_i_2__8 ),
        .Q(time_out_counter_reg[2]),
        .R(n_0_reset_time_out_reg));
(* counter = "51" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__6 ),
        .D(\n_4_time_out_counter_reg[0]_i_2__8 ),
        .Q(time_out_counter_reg[3]),
        .R(n_0_reset_time_out_reg));
(* counter = "51" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__6 ),
        .D(\n_7_time_out_counter_reg[4]_i_1__8 ),
        .Q(time_out_counter_reg[4]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[4]_i_1__8 
       (.CI(\n_0_time_out_counter_reg[0]_i_2__8 ),
        .CO({\n_0_time_out_counter_reg[4]_i_1__8 ,\n_1_time_out_counter_reg[4]_i_1__8 ,\n_2_time_out_counter_reg[4]_i_1__8 ,\n_3_time_out_counter_reg[4]_i_1__8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[4]_i_1__8 ,\n_5_time_out_counter_reg[4]_i_1__8 ,\n_6_time_out_counter_reg[4]_i_1__8 ,\n_7_time_out_counter_reg[4]_i_1__8 }),
        .S({\n_0_time_out_counter[4]_i_2__8 ,\n_0_time_out_counter[4]_i_3__8 ,\n_0_time_out_counter[4]_i_4__8 ,\n_0_time_out_counter[4]_i_5__8 }));
(* counter = "51" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__6 ),
        .D(\n_6_time_out_counter_reg[4]_i_1__8 ),
        .Q(time_out_counter_reg[5]),
        .R(n_0_reset_time_out_reg));
(* counter = "51" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__6 ),
        .D(\n_5_time_out_counter_reg[4]_i_1__8 ),
        .Q(time_out_counter_reg[6]),
        .R(n_0_reset_time_out_reg));
(* counter = "51" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[7] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__6 ),
        .D(\n_4_time_out_counter_reg[4]_i_1__8 ),
        .Q(time_out_counter_reg[7]),
        .R(n_0_reset_time_out_reg));
(* counter = "51" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[8] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__6 ),
        .D(\n_7_time_out_counter_reg[8]_i_1__8 ),
        .Q(time_out_counter_reg[8]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[8]_i_1__8 
       (.CI(\n_0_time_out_counter_reg[4]_i_1__8 ),
        .CO({\n_0_time_out_counter_reg[8]_i_1__8 ,\n_1_time_out_counter_reg[8]_i_1__8 ,\n_2_time_out_counter_reg[8]_i_1__8 ,\n_3_time_out_counter_reg[8]_i_1__8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[8]_i_1__8 ,\n_5_time_out_counter_reg[8]_i_1__8 ,\n_6_time_out_counter_reg[8]_i_1__8 ,\n_7_time_out_counter_reg[8]_i_1__8 }),
        .S({\n_0_time_out_counter[8]_i_2__8 ,\n_0_time_out_counter[8]_i_3__8 ,\n_0_time_out_counter[8]_i_4__8 ,\n_0_time_out_counter[8]_i_5__8 }));
(* counter = "51" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[9] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__6 ),
        .D(\n_6_time_out_counter_reg[8]_i_1__8 ),
        .Q(time_out_counter_reg[9]),
        .R(n_0_reset_time_out_reg));
LUT6 #(
    .INIT(64'hFF00FF0100000000)) 
     time_out_wait_bypass_i_1__2
       (.I0(\n_0_wait_bypass_count[0]_i_4__2 ),
        .I1(\n_0_wait_bypass_count[0]_i_5__2 ),
        .I2(\n_0_wait_bypass_count[0]_i_6__2 ),
        .I3(n_0_time_out_wait_bypass_reg),
        .I4(n_0_tx_fsm_reset_done_int_s3_reg),
        .I5(n_0_run_phase_alignment_int_s3_reg),
        .O(n_0_time_out_wait_bypass_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     time_out_wait_bypass_reg
       (.C(gt3_txusrclk_in),
        .CE(1'b1),
        .D(n_0_time_out_wait_bypass_i_1__2),
        .Q(n_0_time_out_wait_bypass_reg),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     time_out_wait_bypass_s3_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(time_out_wait_bypass_s2),
        .Q(time_out_wait_bypass_s3),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000AAAAEAAA)) 
     time_tlock_max_i_1__2
       (.I0(n_0_time_tlock_max_reg),
        .I1(n_0_time_tlock_max_i_2__2),
        .I2(n_0_time_tlock_max_i_3__2),
        .I3(time_out_counter_reg[8]),
        .I4(time_out_counter_reg[10]),
        .I5(n_0_reset_time_out_reg),
        .O(n_0_time_tlock_max_i_1__2));
LUT6 #(
    .INIT(64'h0000020000000000)) 
     time_tlock_max_i_2__2
       (.I0(n_0_time_tlock_max_i_4__8),
        .I1(time_out_counter_reg[15]),
        .I2(time_out_counter_reg[13]),
        .I3(time_out_counter_reg[9]),
        .I4(time_out_counter_reg[5]),
        .I5(time_out_counter_reg[12]),
        .O(n_0_time_tlock_max_i_2__2));
LUT5 #(
    .INIT(32'h00001000)) 
     time_tlock_max_i_3__2
       (.I0(time_out_counter_reg[4]),
        .I1(time_out_counter_reg[16]),
        .I2(time_out_counter_reg[3]),
        .I3(time_out_counter_reg[7]),
        .I4(n_0_time_tlock_max_i_5__2),
        .O(n_0_time_tlock_max_i_3__2));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT2 #(
    .INIT(4'h1)) 
     time_tlock_max_i_4__8
       (.I0(time_out_counter_reg[0]),
        .I1(time_out_counter_reg[14]),
        .O(n_0_time_tlock_max_i_4__8));
LUT4 #(
    .INIT(16'hFFFE)) 
     time_tlock_max_i_5__2
       (.I0(time_out_counter_reg[1]),
        .I1(time_out_counter_reg[2]),
        .I2(time_out_counter_reg[6]),
        .I3(time_out_counter_reg[11]),
        .O(n_0_time_tlock_max_i_5__2));
FDRE #(
    .INIT(1'b0)) 
     time_tlock_max_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_tlock_max_i_1__2),
        .Q(n_0_time_tlock_max_reg),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT5 #(
    .INIT(32'hFFFF2000)) 
     tx_fsm_reset_done_int_i_1__2
       (.I0(n_0_tx_fsm_reset_done_int_i_2__1),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I3(n_0_tx_fsm_reset_done_int_i_3__2),
        .I4(GT3_TX_FSM_RESET_DONE_OUT),
        .O(n_0_tx_fsm_reset_done_int_i_1__2));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     tx_fsm_reset_done_int_i_2__1
       (.I0(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .O(n_0_tx_fsm_reset_done_int_i_2__1));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     tx_fsm_reset_done_int_i_3__2
       (.I0(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[3] ),
        .O(n_0_tx_fsm_reset_done_int_i_3__2));
FDRE #(
    .INIT(1'b0)) 
     tx_fsm_reset_done_int_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_tx_fsm_reset_done_int_i_1__2),
        .Q(GT3_TX_FSM_RESET_DONE_OUT),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     tx_fsm_reset_done_int_s3_reg
       (.C(gt3_txusrclk_in),
        .CE(1'b1),
        .D(tx_fsm_reset_done_int_s2),
        .Q(n_0_tx_fsm_reset_done_int_s3_reg),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     txresetdone_s3_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(txresetdone_s2),
        .Q(txresetdone_s3),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \wait_bypass_count[0]_i_10__2 
       (.I0(wait_bypass_count_reg[0]),
        .O(\n_0_wait_bypass_count[0]_i_10__2 ));
LUT1 #(
    .INIT(2'h1)) 
     \wait_bypass_count[0]_i_1__2 
       (.I0(n_0_run_phase_alignment_int_s3_reg),
        .O(\n_0_wait_bypass_count[0]_i_1__2 ));
LUT4 #(
    .INIT(16'h00FE)) 
     \wait_bypass_count[0]_i_2__2 
       (.I0(\n_0_wait_bypass_count[0]_i_4__2 ),
        .I1(\n_0_wait_bypass_count[0]_i_5__2 ),
        .I2(\n_0_wait_bypass_count[0]_i_6__2 ),
        .I3(n_0_tx_fsm_reset_done_int_s3_reg),
        .O(\n_0_wait_bypass_count[0]_i_2__2 ));
LUT5 #(
    .INIT(32'hBFFFFFFF)) 
     \wait_bypass_count[0]_i_4__2 
       (.I0(wait_bypass_count_reg[15]),
        .I1(wait_bypass_count_reg[1]),
        .I2(wait_bypass_count_reg[2]),
        .I3(wait_bypass_count_reg[16]),
        .I4(wait_bypass_count_reg[0]),
        .O(\n_0_wait_bypass_count[0]_i_4__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFF)) 
     \wait_bypass_count[0]_i_5__2 
       (.I0(wait_bypass_count_reg[10]),
        .I1(wait_bypass_count_reg[9]),
        .I2(wait_bypass_count_reg[13]),
        .I3(wait_bypass_count_reg[14]),
        .I4(wait_bypass_count_reg[11]),
        .I5(wait_bypass_count_reg[12]),
        .O(\n_0_wait_bypass_count[0]_i_5__2 ));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \wait_bypass_count[0]_i_6__2 
       (.I0(wait_bypass_count_reg[4]),
        .I1(wait_bypass_count_reg[3]),
        .I2(wait_bypass_count_reg[7]),
        .I3(wait_bypass_count_reg[8]),
        .I4(wait_bypass_count_reg[5]),
        .I5(wait_bypass_count_reg[6]),
        .O(\n_0_wait_bypass_count[0]_i_6__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_7__2 
       (.I0(wait_bypass_count_reg[3]),
        .O(\n_0_wait_bypass_count[0]_i_7__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_8__2 
       (.I0(wait_bypass_count_reg[2]),
        .O(\n_0_wait_bypass_count[0]_i_8__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_9__8 
       (.I0(wait_bypass_count_reg[1]),
        .O(\n_0_wait_bypass_count[0]_i_9__8 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[12]_i_2__2 
       (.I0(wait_bypass_count_reg[15]),
        .O(\n_0_wait_bypass_count[12]_i_2__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[12]_i_3__2 
       (.I0(wait_bypass_count_reg[14]),
        .O(\n_0_wait_bypass_count[12]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[12]_i_4__2 
       (.I0(wait_bypass_count_reg[13]),
        .O(\n_0_wait_bypass_count[12]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[12]_i_5__2 
       (.I0(wait_bypass_count_reg[12]),
        .O(\n_0_wait_bypass_count[12]_i_5__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[16]_i_2__2 
       (.I0(wait_bypass_count_reg[16]),
        .O(\n_0_wait_bypass_count[16]_i_2__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_2__2 
       (.I0(wait_bypass_count_reg[7]),
        .O(\n_0_wait_bypass_count[4]_i_2__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_3__2 
       (.I0(wait_bypass_count_reg[6]),
        .O(\n_0_wait_bypass_count[4]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_4__2 
       (.I0(wait_bypass_count_reg[5]),
        .O(\n_0_wait_bypass_count[4]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_5__2 
       (.I0(wait_bypass_count_reg[4]),
        .O(\n_0_wait_bypass_count[4]_i_5__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_2__2 
       (.I0(wait_bypass_count_reg[11]),
        .O(\n_0_wait_bypass_count[8]_i_2__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_3__2 
       (.I0(wait_bypass_count_reg[10]),
        .O(\n_0_wait_bypass_count[8]_i_3__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_4__2 
       (.I0(wait_bypass_count_reg[9]),
        .O(\n_0_wait_bypass_count[8]_i_4__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_5__2 
       (.I0(wait_bypass_count_reg[8]),
        .O(\n_0_wait_bypass_count[8]_i_5__2 ));
(* counter = "18" *) 
   FDRE \wait_bypass_count_reg[0] 
       (.C(gt3_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__2 ),
        .D(\n_7_wait_bypass_count_reg[0]_i_3__2 ),
        .Q(wait_bypass_count_reg[0]),
        .R(\n_0_wait_bypass_count[0]_i_1__2 ));
CARRY4 \wait_bypass_count_reg[0]_i_3__2 
       (.CI(1'b0),
        .CO({\n_0_wait_bypass_count_reg[0]_i_3__2 ,\n_1_wait_bypass_count_reg[0]_i_3__2 ,\n_2_wait_bypass_count_reg[0]_i_3__2 ,\n_3_wait_bypass_count_reg[0]_i_3__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_wait_bypass_count_reg[0]_i_3__2 ,\n_5_wait_bypass_count_reg[0]_i_3__2 ,\n_6_wait_bypass_count_reg[0]_i_3__2 ,\n_7_wait_bypass_count_reg[0]_i_3__2 }),
        .S({\n_0_wait_bypass_count[0]_i_7__2 ,\n_0_wait_bypass_count[0]_i_8__2 ,\n_0_wait_bypass_count[0]_i_9__8 ,\n_0_wait_bypass_count[0]_i_10__2 }));
(* counter = "18" *) 
   FDRE \wait_bypass_count_reg[10] 
       (.C(gt3_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__2 ),
        .D(\n_5_wait_bypass_count_reg[8]_i_1__2 ),
        .Q(wait_bypass_count_reg[10]),
        .R(\n_0_wait_bypass_count[0]_i_1__2 ));
(* counter = "18" *) 
   FDRE \wait_bypass_count_reg[11] 
       (.C(gt3_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__2 ),
        .D(\n_4_wait_bypass_count_reg[8]_i_1__2 ),
        .Q(wait_bypass_count_reg[11]),
        .R(\n_0_wait_bypass_count[0]_i_1__2 ));
(* counter = "18" *) 
   FDRE \wait_bypass_count_reg[12] 
       (.C(gt3_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__2 ),
        .D(\n_7_wait_bypass_count_reg[12]_i_1__2 ),
        .Q(wait_bypass_count_reg[12]),
        .R(\n_0_wait_bypass_count[0]_i_1__2 ));
CARRY4 \wait_bypass_count_reg[12]_i_1__2 
       (.CI(\n_0_wait_bypass_count_reg[8]_i_1__2 ),
        .CO({\n_0_wait_bypass_count_reg[12]_i_1__2 ,\n_1_wait_bypass_count_reg[12]_i_1__2 ,\n_2_wait_bypass_count_reg[12]_i_1__2 ,\n_3_wait_bypass_count_reg[12]_i_1__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_wait_bypass_count_reg[12]_i_1__2 ,\n_5_wait_bypass_count_reg[12]_i_1__2 ,\n_6_wait_bypass_count_reg[12]_i_1__2 ,\n_7_wait_bypass_count_reg[12]_i_1__2 }),
        .S({\n_0_wait_bypass_count[12]_i_2__2 ,\n_0_wait_bypass_count[12]_i_3__2 ,\n_0_wait_bypass_count[12]_i_4__2 ,\n_0_wait_bypass_count[12]_i_5__2 }));
(* counter = "18" *) 
   FDRE \wait_bypass_count_reg[13] 
       (.C(gt3_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__2 ),
        .D(\n_6_wait_bypass_count_reg[12]_i_1__2 ),
        .Q(wait_bypass_count_reg[13]),
        .R(\n_0_wait_bypass_count[0]_i_1__2 ));
(* counter = "18" *) 
   FDRE \wait_bypass_count_reg[14] 
       (.C(gt3_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__2 ),
        .D(\n_5_wait_bypass_count_reg[12]_i_1__2 ),
        .Q(wait_bypass_count_reg[14]),
        .R(\n_0_wait_bypass_count[0]_i_1__2 ));
(* counter = "18" *) 
   FDRE \wait_bypass_count_reg[15] 
       (.C(gt3_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__2 ),
        .D(\n_4_wait_bypass_count_reg[12]_i_1__2 ),
        .Q(wait_bypass_count_reg[15]),
        .R(\n_0_wait_bypass_count[0]_i_1__2 ));
(* counter = "18" *) 
   FDRE \wait_bypass_count_reg[16] 
       (.C(gt3_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__2 ),
        .D(\n_7_wait_bypass_count_reg[16]_i_1__2 ),
        .Q(wait_bypass_count_reg[16]),
        .R(\n_0_wait_bypass_count[0]_i_1__2 ));
CARRY4 \wait_bypass_count_reg[16]_i_1__2 
       (.CI(\n_0_wait_bypass_count_reg[12]_i_1__2 ),
        .CO(\NLW_wait_bypass_count_reg[16]_i_1__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_wait_bypass_count_reg[16]_i_1__2_O_UNCONNECTED [3:1],\n_7_wait_bypass_count_reg[16]_i_1__2 }),
        .S({1'b0,1'b0,1'b0,\n_0_wait_bypass_count[16]_i_2__2 }));
(* counter = "18" *) 
   FDRE \wait_bypass_count_reg[1] 
       (.C(gt3_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__2 ),
        .D(\n_6_wait_bypass_count_reg[0]_i_3__2 ),
        .Q(wait_bypass_count_reg[1]),
        .R(\n_0_wait_bypass_count[0]_i_1__2 ));
(* counter = "18" *) 
   FDRE \wait_bypass_count_reg[2] 
       (.C(gt3_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__2 ),
        .D(\n_5_wait_bypass_count_reg[0]_i_3__2 ),
        .Q(wait_bypass_count_reg[2]),
        .R(\n_0_wait_bypass_count[0]_i_1__2 ));
(* counter = "18" *) 
   FDRE \wait_bypass_count_reg[3] 
       (.C(gt3_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__2 ),
        .D(\n_4_wait_bypass_count_reg[0]_i_3__2 ),
        .Q(wait_bypass_count_reg[3]),
        .R(\n_0_wait_bypass_count[0]_i_1__2 ));
(* counter = "18" *) 
   FDRE \wait_bypass_count_reg[4] 
       (.C(gt3_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__2 ),
        .D(\n_7_wait_bypass_count_reg[4]_i_1__2 ),
        .Q(wait_bypass_count_reg[4]),
        .R(\n_0_wait_bypass_count[0]_i_1__2 ));
CARRY4 \wait_bypass_count_reg[4]_i_1__2 
       (.CI(\n_0_wait_bypass_count_reg[0]_i_3__2 ),
        .CO({\n_0_wait_bypass_count_reg[4]_i_1__2 ,\n_1_wait_bypass_count_reg[4]_i_1__2 ,\n_2_wait_bypass_count_reg[4]_i_1__2 ,\n_3_wait_bypass_count_reg[4]_i_1__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_wait_bypass_count_reg[4]_i_1__2 ,\n_5_wait_bypass_count_reg[4]_i_1__2 ,\n_6_wait_bypass_count_reg[4]_i_1__2 ,\n_7_wait_bypass_count_reg[4]_i_1__2 }),
        .S({\n_0_wait_bypass_count[4]_i_2__2 ,\n_0_wait_bypass_count[4]_i_3__2 ,\n_0_wait_bypass_count[4]_i_4__2 ,\n_0_wait_bypass_count[4]_i_5__2 }));
(* counter = "18" *) 
   FDRE \wait_bypass_count_reg[5] 
       (.C(gt3_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__2 ),
        .D(\n_6_wait_bypass_count_reg[4]_i_1__2 ),
        .Q(wait_bypass_count_reg[5]),
        .R(\n_0_wait_bypass_count[0]_i_1__2 ));
(* counter = "18" *) 
   FDRE \wait_bypass_count_reg[6] 
       (.C(gt3_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__2 ),
        .D(\n_5_wait_bypass_count_reg[4]_i_1__2 ),
        .Q(wait_bypass_count_reg[6]),
        .R(\n_0_wait_bypass_count[0]_i_1__2 ));
(* counter = "18" *) 
   FDRE \wait_bypass_count_reg[7] 
       (.C(gt3_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__2 ),
        .D(\n_4_wait_bypass_count_reg[4]_i_1__2 ),
        .Q(wait_bypass_count_reg[7]),
        .R(\n_0_wait_bypass_count[0]_i_1__2 ));
(* counter = "18" *) 
   FDRE \wait_bypass_count_reg[8] 
       (.C(gt3_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__2 ),
        .D(\n_7_wait_bypass_count_reg[8]_i_1__2 ),
        .Q(wait_bypass_count_reg[8]),
        .R(\n_0_wait_bypass_count[0]_i_1__2 ));
CARRY4 \wait_bypass_count_reg[8]_i_1__2 
       (.CI(\n_0_wait_bypass_count_reg[4]_i_1__2 ),
        .CO({\n_0_wait_bypass_count_reg[8]_i_1__2 ,\n_1_wait_bypass_count_reg[8]_i_1__2 ,\n_2_wait_bypass_count_reg[8]_i_1__2 ,\n_3_wait_bypass_count_reg[8]_i_1__2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_wait_bypass_count_reg[8]_i_1__2 ,\n_5_wait_bypass_count_reg[8]_i_1__2 ,\n_6_wait_bypass_count_reg[8]_i_1__2 ,\n_7_wait_bypass_count_reg[8]_i_1__2 }),
        .S({\n_0_wait_bypass_count[8]_i_2__2 ,\n_0_wait_bypass_count[8]_i_3__2 ,\n_0_wait_bypass_count[8]_i_4__2 ,\n_0_wait_bypass_count[8]_i_5__2 }));
(* counter = "18" *) 
   FDRE \wait_bypass_count_reg[9] 
       (.C(gt3_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__2 ),
        .D(\n_6_wait_bypass_count_reg[8]_i_1__2 ),
        .Q(wait_bypass_count_reg[9]),
        .R(\n_0_wait_bypass_count[0]_i_1__2 ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair176" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \wait_time_cnt[0]_i_1__2 
       (.I0(wait_time_cnt_reg__0[0]),
        .O(wait_time_cnt0__2[0]));
(* SOFT_HLUTNM = "soft_lutpair176" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \wait_time_cnt[1]_i_1__2 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .O(\n_0_wait_time_cnt[1]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair172" *) 
   LUT3 #(
    .INIT(8'hE1)) 
     \wait_time_cnt[2]_i_1__2 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[2]),
        .O(wait_time_cnt0__2[2]));
(* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT4 #(
    .INIT(16'hFE01)) 
     \wait_time_cnt[3]_i_1__2 
       (.I0(wait_time_cnt_reg__0[2]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[3]),
        .O(wait_time_cnt0__2[3]));
(* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT5 #(
    .INIT(32'hFFFE0001)) 
     \wait_time_cnt[4]_i_1__2 
       (.I0(wait_time_cnt_reg__0[3]),
        .I1(wait_time_cnt_reg__0[2]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[1]),
        .I4(wait_time_cnt_reg__0[4]),
        .O(wait_time_cnt0__2[4]));
LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
     \wait_time_cnt[5]_i_1__2 
       (.I0(wait_time_cnt_reg__0[4]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[2]),
        .I4(wait_time_cnt_reg__0[3]),
        .I5(wait_time_cnt_reg__0[5]),
        .O(wait_time_cnt0__2[5]));
LUT6 #(
    .INIT(64'h0202020202020002)) 
     \wait_time_cnt[6]_i_1__2 
       (.I0(\n_0_wait_time_cnt[6]_i_4__2 ),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I3(\n_0_FSM_onehot_tx_state[2]_i_4__1 ),
        .I4(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[2] ),
        .O(\n_0_wait_time_cnt[6]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \wait_time_cnt[6]_i_2__9 
       (.I0(wait_time_cnt_reg__0[6]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(\n_0_wait_time_cnt[6]_i_5__6 ),
        .I4(wait_time_cnt_reg__0[4]),
        .I5(wait_time_cnt_reg__0[5]),
        .O(\n_0_wait_time_cnt[6]_i_2__9 ));
LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
     \wait_time_cnt[6]_i_3__10 
       (.I0(wait_time_cnt_reg__0[5]),
        .I1(wait_time_cnt_reg__0[4]),
        .I2(\n_0_wait_time_cnt[6]_i_5__6 ),
        .I3(wait_time_cnt_reg__0[0]),
        .I4(wait_time_cnt_reg__0[1]),
        .I5(wait_time_cnt_reg__0[6]),
        .O(\n_0_wait_time_cnt[6]_i_3__10 ));
LUT6 #(
    .INIT(64'h000100010001000F)) 
     \wait_time_cnt[6]_i_4__2 
       (.I0(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[6] ),
        .O(\n_0_wait_time_cnt[6]_i_4__2 ));
(* SOFT_HLUTNM = "soft_lutpair172" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \wait_time_cnt[6]_i_5__6 
       (.I0(wait_time_cnt_reg__0[2]),
        .I1(wait_time_cnt_reg__0[3]),
        .O(\n_0_wait_time_cnt[6]_i_5__6 ));
(* counter = "17" *) 
   FDRE \wait_time_cnt_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__9 ),
        .D(wait_time_cnt0__2[0]),
        .Q(wait_time_cnt_reg__0[0]),
        .R(\n_0_wait_time_cnt[6]_i_1__2 ));
(* counter = "17" *) 
   FDRE \wait_time_cnt_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__9 ),
        .D(\n_0_wait_time_cnt[1]_i_1__2 ),
        .Q(wait_time_cnt_reg__0[1]),
        .R(\n_0_wait_time_cnt[6]_i_1__2 ));
(* counter = "17" *) 
   FDSE \wait_time_cnt_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__9 ),
        .D(wait_time_cnt0__2[2]),
        .Q(wait_time_cnt_reg__0[2]),
        .S(\n_0_wait_time_cnt[6]_i_1__2 ));
(* counter = "17" *) 
   FDRE \wait_time_cnt_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__9 ),
        .D(wait_time_cnt0__2[3]),
        .Q(wait_time_cnt_reg__0[3]),
        .R(\n_0_wait_time_cnt[6]_i_1__2 ));
(* counter = "17" *) 
   FDRE \wait_time_cnt_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__9 ),
        .D(wait_time_cnt0__2[4]),
        .Q(wait_time_cnt_reg__0[4]),
        .R(\n_0_wait_time_cnt[6]_i_1__2 ));
(* counter = "17" *) 
   FDSE \wait_time_cnt_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__9 ),
        .D(wait_time_cnt0__2[5]),
        .Q(wait_time_cnt_reg__0[5]),
        .S(\n_0_wait_time_cnt[6]_i_1__2 ));
(* counter = "17" *) 
   FDSE \wait_time_cnt_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__9 ),
        .D(\n_0_wait_time_cnt[6]_i_3__10 ),
        .Q(wait_time_cnt_reg__0[6]),
        .S(\n_0_wait_time_cnt[6]_i_1__2 ));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_TX_STARTUP_FSM" *) 
module gt64_rtm6r_gt64_rtm6r_TX_STARTUP_FSM__parameterized0_7
   (O1,
    data_in,
    GT4_TX_FSM_RESET_DONE_OUT,
    O2,
    SYSCLK_IN,
    gt4_txusrclk_in,
    SOFT_RESET_IN,
    gt4_txresetdone_out,
    gt4_cplllock_out);
  output O1;
  output data_in;
  output GT4_TX_FSM_RESET_DONE_OUT;
  output O2;
  input SYSCLK_IN;
  input gt4_txusrclk_in;
  input SOFT_RESET_IN;
  input gt4_txresetdone_out;
  input gt4_cplllock_out;

  wire GT4_TX_FSM_RESET_DONE_OUT;
  wire O1;
  wire O2;
  wire SOFT_RESET_IN;
  wire SYSCLK_IN;
  wire data_in;
  wire data_out;
  wire gt4_cplllock_out;
  wire gt4_txresetdone_out;
  wire gt4_txusrclk_in;
  wire [5:0]init_wait_count_reg__0;
  wire [9:0]mmcm_lock_count_reg__0;
  wire mmcm_lock_reclocked;
  wire n_0_CPLL_RESET_i_1__3;
  wire n_0_CPLL_RESET_i_2__0;
  wire \n_0_FSM_onehot_tx_state[10]_i_10__3 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_11__2 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_12__0 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_13__4 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_14__3 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_2__3 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_3__3 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_4__2 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_7__3 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_8__2 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_9__3 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_1__3 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_2__4 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_3__1 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_4__2 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_5__1 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_6__1 ;
  wire \n_0_FSM_onehot_tx_state[3]_i_1__3 ;
  wire \n_0_FSM_onehot_tx_state[4]_i_1__3 ;
  wire \n_0_FSM_onehot_tx_state[4]_i_2__1 ;
  wire \n_0_FSM_onehot_tx_state[5]_i_1__3 ;
  wire \n_0_FSM_onehot_tx_state[6]_i_1__3 ;
  wire \n_0_FSM_onehot_tx_state[6]_i_2__2 ;
  wire \n_0_FSM_onehot_tx_state[7]_i_1__3 ;
  wire \n_0_FSM_onehot_tx_state[7]_i_2__3 ;
  wire \n_0_FSM_onehot_tx_state[7]_i_3__3 ;
  wire \n_0_FSM_onehot_tx_state[7]_i_4__3 ;
  wire \n_0_FSM_onehot_tx_state[7]_i_5__0 ;
  wire \n_0_FSM_onehot_tx_state[8]_i_1__3 ;
  wire \n_0_FSM_onehot_tx_state[8]_i_2__3 ;
  wire \n_0_FSM_onehot_tx_state[8]_i_3__0 ;
  wire \n_0_FSM_onehot_tx_state[9]_i_1__3 ;
  wire \n_0_FSM_onehot_tx_state_reg[10] ;
  wire \n_0_FSM_onehot_tx_state_reg[1] ;
  wire \n_0_FSM_onehot_tx_state_reg[2] ;
  wire \n_0_FSM_onehot_tx_state_reg[3] ;
  wire \n_0_FSM_onehot_tx_state_reg[4] ;
  wire \n_0_FSM_onehot_tx_state_reg[5] ;
  wire \n_0_FSM_onehot_tx_state_reg[6] ;
  wire \n_0_FSM_onehot_tx_state_reg[7] ;
  wire \n_0_FSM_onehot_tx_state_reg[8] ;
  wire n_0_TXUSERRDY_i_1__3;
  wire n_0_TXUSERRDY_i_2__3;
  wire n_0_TXUSERRDY_i_3__0;
  wire n_0_gttxreset_i_i_1__3;
  wire n_0_gttxreset_i_i_2__3;
  wire \n_0_init_wait_count[0]_i_1__3 ;
  wire \n_0_init_wait_count[5]_i_1__3 ;
  wire n_0_init_wait_done_i_1__3;
  wire n_0_init_wait_done_i_2__3;
  wire n_0_init_wait_done_reg;
  wire \n_0_mmcm_lock_count[0]_i_1__3 ;
  wire \n_0_mmcm_lock_count[9]_i_2__3 ;
  wire \n_0_mmcm_lock_count[9]_i_4__3 ;
  wire n_0_mmcm_lock_reclocked_i_2__3;
  wire n_0_pll_reset_asserted_i_1__3;
  wire n_0_pll_reset_asserted_i_2__4;
  wire n_0_pll_reset_asserted_i_3__0;
  wire n_0_pll_reset_asserted_reg;
  wire n_0_reset_time_out_i_4__4;
  wire n_0_reset_time_out_i_6__3;
  wire n_0_reset_time_out_i_7__3;
  wire n_0_reset_time_out_reg;
  wire n_0_run_phase_alignment_int_i_1__3;
  wire n_0_run_phase_alignment_int_i_2__0;
  wire n_0_run_phase_alignment_int_i_3__0;
  wire n_0_run_phase_alignment_int_reg;
  wire n_0_run_phase_alignment_int_s3_reg;
  wire n_0_sync_CPLLLOCK;
  wire n_0_sync_mmcm_lock_reclocked;
  wire n_0_time_out_2ms_i_1__9;
  wire n_0_time_out_2ms_i_2__1;
  wire n_0_time_out_2ms_i_3__1;
  wire n_0_time_out_2ms_i_4__2;
  wire n_0_time_out_2ms_reg;
  wire n_0_time_out_500us_i_1__3;
  wire n_0_time_out_500us_i_2__3;
  wire n_0_time_out_500us_i_3__3;
  wire n_0_time_out_500us_reg;
  wire \n_0_time_out_counter[0]_i_1__9 ;
  wire \n_0_time_out_counter[0]_i_3__1 ;
  wire \n_0_time_out_counter[0]_i_4__1 ;
  wire \n_0_time_out_counter[0]_i_5__2 ;
  wire \n_0_time_out_counter[0]_i_6__9 ;
  wire \n_0_time_out_counter[0]_i_7__9 ;
  wire \n_0_time_out_counter[0]_i_8__9 ;
  wire \n_0_time_out_counter[0]_i_9__1 ;
  wire \n_0_time_out_counter[12]_i_2__9 ;
  wire \n_0_time_out_counter[12]_i_3__9 ;
  wire \n_0_time_out_counter[12]_i_4__9 ;
  wire \n_0_time_out_counter[12]_i_5__9 ;
  wire \n_0_time_out_counter[16]_i_2__9 ;
  wire \n_0_time_out_counter[4]_i_2__9 ;
  wire \n_0_time_out_counter[4]_i_3__9 ;
  wire \n_0_time_out_counter[4]_i_4__9 ;
  wire \n_0_time_out_counter[4]_i_5__9 ;
  wire \n_0_time_out_counter[8]_i_2__9 ;
  wire \n_0_time_out_counter[8]_i_3__9 ;
  wire \n_0_time_out_counter[8]_i_4__9 ;
  wire \n_0_time_out_counter[8]_i_5__9 ;
  wire \n_0_time_out_counter_reg[0]_i_2__9 ;
  wire \n_0_time_out_counter_reg[12]_i_1__9 ;
  wire \n_0_time_out_counter_reg[4]_i_1__9 ;
  wire \n_0_time_out_counter_reg[8]_i_1__9 ;
  wire n_0_time_out_wait_bypass_i_1__3;
  wire n_0_time_out_wait_bypass_reg;
  wire n_0_time_tlock_max_i_1__3;
  wire n_0_time_tlock_max_i_2__3;
  wire n_0_time_tlock_max_i_3__3;
  wire n_0_time_tlock_max_i_4__9;
  wire n_0_time_tlock_max_i_5__3;
  wire n_0_time_tlock_max_reg;
  wire n_0_tx_fsm_reset_done_int_i_1__3;
  wire n_0_tx_fsm_reset_done_int_i_2__2;
  wire n_0_tx_fsm_reset_done_int_i_3__3;
  wire n_0_tx_fsm_reset_done_int_i_4;
  wire n_0_tx_fsm_reset_done_int_s3_reg;
  wire \n_0_wait_bypass_count[0]_i_10__3 ;
  wire \n_0_wait_bypass_count[0]_i_1__3 ;
  wire \n_0_wait_bypass_count[0]_i_2__3 ;
  wire \n_0_wait_bypass_count[0]_i_4__3 ;
  wire \n_0_wait_bypass_count[0]_i_5__3 ;
  wire \n_0_wait_bypass_count[0]_i_6__3 ;
  wire \n_0_wait_bypass_count[0]_i_7__3 ;
  wire \n_0_wait_bypass_count[0]_i_8__3 ;
  wire \n_0_wait_bypass_count[0]_i_9__9 ;
  wire \n_0_wait_bypass_count[12]_i_2__3 ;
  wire \n_0_wait_bypass_count[12]_i_3__3 ;
  wire \n_0_wait_bypass_count[12]_i_4__3 ;
  wire \n_0_wait_bypass_count[12]_i_5__3 ;
  wire \n_0_wait_bypass_count[16]_i_2__3 ;
  wire \n_0_wait_bypass_count[4]_i_2__3 ;
  wire \n_0_wait_bypass_count[4]_i_3__3 ;
  wire \n_0_wait_bypass_count[4]_i_4__3 ;
  wire \n_0_wait_bypass_count[4]_i_5__3 ;
  wire \n_0_wait_bypass_count[8]_i_2__3 ;
  wire \n_0_wait_bypass_count[8]_i_3__3 ;
  wire \n_0_wait_bypass_count[8]_i_4__3 ;
  wire \n_0_wait_bypass_count[8]_i_5__3 ;
  wire \n_0_wait_bypass_count_reg[0]_i_3__3 ;
  wire \n_0_wait_bypass_count_reg[12]_i_1__3 ;
  wire \n_0_wait_bypass_count_reg[4]_i_1__3 ;
  wire \n_0_wait_bypass_count_reg[8]_i_1__3 ;
  wire \n_0_wait_time_cnt[1]_i_1__3 ;
  wire \n_0_wait_time_cnt[6]_i_1__3 ;
  wire \n_0_wait_time_cnt[6]_i_2__8 ;
  wire \n_0_wait_time_cnt[6]_i_4__3 ;
  wire \n_0_wait_time_cnt[6]_i_5__2 ;
  wire \n_0_wait_time_cnt[6]_i_6__1 ;
  wire n_1_sync_CPLLLOCK;
  wire n_1_sync_mmcm_lock_reclocked;
  wire \n_1_time_out_counter_reg[0]_i_2__9 ;
  wire \n_1_time_out_counter_reg[12]_i_1__9 ;
  wire \n_1_time_out_counter_reg[4]_i_1__9 ;
  wire \n_1_time_out_counter_reg[8]_i_1__9 ;
  wire \n_1_wait_bypass_count_reg[0]_i_3__3 ;
  wire \n_1_wait_bypass_count_reg[12]_i_1__3 ;
  wire \n_1_wait_bypass_count_reg[4]_i_1__3 ;
  wire \n_1_wait_bypass_count_reg[8]_i_1__3 ;
  wire \n_2_time_out_counter_reg[0]_i_2__9 ;
  wire \n_2_time_out_counter_reg[12]_i_1__9 ;
  wire \n_2_time_out_counter_reg[4]_i_1__9 ;
  wire \n_2_time_out_counter_reg[8]_i_1__9 ;
  wire \n_2_wait_bypass_count_reg[0]_i_3__3 ;
  wire \n_2_wait_bypass_count_reg[12]_i_1__3 ;
  wire \n_2_wait_bypass_count_reg[4]_i_1__3 ;
  wire \n_2_wait_bypass_count_reg[8]_i_1__3 ;
  wire \n_3_time_out_counter_reg[0]_i_2__9 ;
  wire \n_3_time_out_counter_reg[12]_i_1__9 ;
  wire \n_3_time_out_counter_reg[4]_i_1__9 ;
  wire \n_3_time_out_counter_reg[8]_i_1__9 ;
  wire \n_3_wait_bypass_count_reg[0]_i_3__3 ;
  wire \n_3_wait_bypass_count_reg[12]_i_1__3 ;
  wire \n_3_wait_bypass_count_reg[4]_i_1__3 ;
  wire \n_3_wait_bypass_count_reg[8]_i_1__3 ;
  wire \n_4_time_out_counter_reg[0]_i_2__9 ;
  wire \n_4_time_out_counter_reg[12]_i_1__9 ;
  wire \n_4_time_out_counter_reg[4]_i_1__9 ;
  wire \n_4_time_out_counter_reg[8]_i_1__9 ;
  wire \n_4_wait_bypass_count_reg[0]_i_3__3 ;
  wire \n_4_wait_bypass_count_reg[12]_i_1__3 ;
  wire \n_4_wait_bypass_count_reg[4]_i_1__3 ;
  wire \n_4_wait_bypass_count_reg[8]_i_1__3 ;
  wire \n_5_time_out_counter_reg[0]_i_2__9 ;
  wire \n_5_time_out_counter_reg[12]_i_1__9 ;
  wire \n_5_time_out_counter_reg[4]_i_1__9 ;
  wire \n_5_time_out_counter_reg[8]_i_1__9 ;
  wire \n_5_wait_bypass_count_reg[0]_i_3__3 ;
  wire \n_5_wait_bypass_count_reg[12]_i_1__3 ;
  wire \n_5_wait_bypass_count_reg[4]_i_1__3 ;
  wire \n_5_wait_bypass_count_reg[8]_i_1__3 ;
  wire \n_6_time_out_counter_reg[0]_i_2__9 ;
  wire \n_6_time_out_counter_reg[12]_i_1__9 ;
  wire \n_6_time_out_counter_reg[4]_i_1__9 ;
  wire \n_6_time_out_counter_reg[8]_i_1__9 ;
  wire \n_6_wait_bypass_count_reg[0]_i_3__3 ;
  wire \n_6_wait_bypass_count_reg[12]_i_1__3 ;
  wire \n_6_wait_bypass_count_reg[4]_i_1__3 ;
  wire \n_6_wait_bypass_count_reg[8]_i_1__3 ;
  wire \n_7_time_out_counter_reg[0]_i_2__9 ;
  wire \n_7_time_out_counter_reg[12]_i_1__9 ;
  wire \n_7_time_out_counter_reg[16]_i_1__9 ;
  wire \n_7_time_out_counter_reg[4]_i_1__9 ;
  wire \n_7_time_out_counter_reg[8]_i_1__9 ;
  wire \n_7_wait_bypass_count_reg[0]_i_3__3 ;
  wire \n_7_wait_bypass_count_reg[12]_i_1__3 ;
  wire \n_7_wait_bypass_count_reg[16]_i_1__3 ;
  wire \n_7_wait_bypass_count_reg[4]_i_1__3 ;
  wire \n_7_wait_bypass_count_reg[8]_i_1__3 ;
  wire [5:1]p_0_in__7;
  wire [9:1]p_0_in__8;
  wire run_phase_alignment_int;
  wire [16:0]time_out_counter_reg;
  wire time_out_wait_bypass_s2;
  wire time_out_wait_bypass_s3;
  wire tx_fsm_reset_done_int_s2;
  wire txresetdone_s2;
  wire txresetdone_s3;
  wire [16:0]wait_bypass_count_reg;
  wire [6:0]wait_time_cnt0__3;
  wire [6:0]wait_time_cnt_reg__0;
  wire [3:0]\NLW_time_out_counter_reg[16]_i_1__9_CO_UNCONNECTED ;
  wire [3:1]\NLW_time_out_counter_reg[16]_i_1__9_O_UNCONNECTED ;
  wire [3:0]\NLW_wait_bypass_count_reg[16]_i_1__3_CO_UNCONNECTED ;
  wire [3:1]\NLW_wait_bypass_count_reg[16]_i_1__3_O_UNCONNECTED ;

LUT6 #(
    .INIT(64'hFF7FFFFF00400000)) 
     CPLL_RESET_i_1__3
       (.I0(n_0_pll_reset_asserted_reg),
        .I1(n_0_CPLL_RESET_i_2__0),
        .I2(n_0_tx_fsm_reset_done_int_i_4),
        .I3(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I5(data_in),
        .O(n_0_CPLL_RESET_i_1__3));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     CPLL_RESET_i_2__0
       (.I0(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[6] ),
        .O(n_0_CPLL_RESET_i_2__0));
FDRE #(
    .INIT(1'b0)) 
     CPLL_RESET_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_CPLL_RESET_i_1__3),
        .Q(data_in),
        .R(SOFT_RESET_IN));
(* SOFT_HLUTNM = "soft_lutpair218" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_tx_state[10]_i_10__3 
       (.I0(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[6] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_10__3 ));
(* SOFT_HLUTNM = "soft_lutpair205" *) 
   LUT5 #(
    .INIT(32'hFFFFFFF4)) 
     \FSM_onehot_tx_state[10]_i_11__2 
       (.I0(n_0_reset_time_out_reg),
        .I1(n_0_time_tlock_max_reg),
        .I2(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I4(mmcm_lock_reclocked),
        .O(\n_0_FSM_onehot_tx_state[10]_i_11__2 ));
(* SOFT_HLUTNM = "soft_lutpair203" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \FSM_onehot_tx_state[10]_i_12__0 
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_12__0 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_tx_state[10]_i_13__4 
       (.I0(wait_time_cnt_reg__0[6]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(\n_0_wait_time_cnt[6]_i_6__1 ),
        .I4(wait_time_cnt_reg__0[4]),
        .I5(wait_time_cnt_reg__0[5]),
        .O(\n_0_FSM_onehot_tx_state[10]_i_13__4 ));
LUT6 #(
    .INIT(64'hAAAAAAA9AAAAAAAA)) 
     \FSM_onehot_tx_state[10]_i_14__3 
       (.I0(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I5(\n_0_FSM_onehot_tx_state[10]_i_12__0 ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_14__3 ));
(* SOFT_HLUTNM = "soft_lutpair198" *) 
   LUT5 #(
    .INIT(32'h00000020)) 
     \FSM_onehot_tx_state[10]_i_2__3 
       (.I0(\n_0_FSM_onehot_tx_state[10]_i_8__2 ),
        .I1(time_out_wait_bypass_s3),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_2__3 ));
LUT6 #(
    .INIT(64'hDD0DDD0D0000CD0D)) 
     \FSM_onehot_tx_state[10]_i_3__3 
       (.I0(\n_0_FSM_onehot_tx_state[10]_i_9__3 ),
        .I1(\n_0_FSM_onehot_tx_state[10]_i_10__3 ),
        .I2(\n_0_FSM_onehot_tx_state[8]_i_2__3 ),
        .I3(\n_0_FSM_onehot_tx_state[10]_i_11__2 ),
        .I4(\n_0_FSM_onehot_tx_state[10]_i_12__0 ),
        .I5(\n_0_FSM_onehot_tx_state[10]_i_13__4 ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_3__3 ));
LUT5 #(
    .INIT(32'h00200000)) 
     \FSM_onehot_tx_state[10]_i_4__2 
       (.I0(n_0_TXUSERRDY_i_2__3),
        .I1(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I2(n_0_init_wait_done_reg),
        .I3(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I4(\n_0_FSM_onehot_tx_state[8]_i_2__3 ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_4__2 ));
(* SOFT_HLUTNM = "soft_lutpair201" *) 
   LUT5 #(
    .INIT(32'hAAAAA8AA)) 
     \FSM_onehot_tx_state[10]_i_7__3 
       (.I0(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_tx_state[10]_i_12__0 ),
        .I4(\n_0_FSM_onehot_tx_state[10]_i_13__4 ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_7__3 ));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     \FSM_onehot_tx_state[10]_i_8__2 
       (.I0(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I3(n_0_tx_fsm_reset_done_int_i_4),
        .I4(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[6] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_8__2 ));
LUT6 #(
    .INIT(64'h00000000000002FF)) 
     \FSM_onehot_tx_state[10]_i_9__3 
       (.I0(\n_0_FSM_onehot_tx_state[2]_i_6__1 ),
        .I1(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I2(txresetdone_s3),
        .I3(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I5(run_phase_alignment_int),
        .O(\n_0_FSM_onehot_tx_state[10]_i_9__3 ));
LUT6 #(
    .INIT(64'h00000000000000A2)) 
     \FSM_onehot_tx_state[2]_i_1__3 
       (.I0(\n_0_FSM_onehot_tx_state[2]_i_2__4 ),
        .I1(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_tx_state[2]_i_3__1 ),
        .I3(\n_0_FSM_onehot_tx_state[7]_i_3__3 ),
        .I4(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I5(\n_0_FSM_onehot_tx_state[2]_i_4__2 ),
        .O(\n_0_FSM_onehot_tx_state[2]_i_1__3 ));
LUT6 #(
    .INIT(64'h0101150500001505)) 
     \FSM_onehot_tx_state[2]_i_2__4 
       (.I0(\n_0_FSM_onehot_tx_state[2]_i_5__1 ),
        .I1(\n_0_FSM_onehot_tx_state[7]_i_2__3 ),
        .I2(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I3(n_0_time_out_2ms_reg),
        .I4(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I5(\n_0_FSM_onehot_tx_state[7]_i_5__0 ),
        .O(\n_0_FSM_onehot_tx_state[2]_i_2__4 ));
(* SOFT_HLUTNM = "soft_lutpair210" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_tx_state[2]_i_3__1 
       (.I0(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(\n_0_FSM_onehot_tx_state[2]_i_3__1 ));
LUT6 #(
    .INIT(64'h3030202000303030)) 
     \FSM_onehot_tx_state[2]_i_4__2 
       (.I0(\n_0_FSM_onehot_tx_state[2]_i_6__1 ),
        .I1(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I2(n_0_run_phase_alignment_int_i_2__0),
        .I3(time_out_wait_bypass_s3),
        .I4(run_phase_alignment_int),
        .I5(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(\n_0_FSM_onehot_tx_state[2]_i_4__2 ));
(* SOFT_HLUTNM = "soft_lutpair213" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_tx_state[2]_i_5__1 
       (.I0(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[10] ),
        .O(\n_0_FSM_onehot_tx_state[2]_i_5__1 ));
LUT2 #(
    .INIT(4'hB)) 
     \FSM_onehot_tx_state[2]_i_6__1 
       (.I0(n_0_reset_time_out_reg),
        .I1(n_0_time_out_500us_reg),
        .O(\n_0_FSM_onehot_tx_state[2]_i_6__1 ));
LUT6 #(
    .INIT(64'h0000000400000000)) 
     \FSM_onehot_tx_state[3]_i_1__3 
       (.I0(n_0_tx_fsm_reset_done_int_i_2__2),
        .I1(\n_0_FSM_onehot_tx_state[4]_i_2__1 ),
        .I2(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[2] ),
        .O(\n_0_FSM_onehot_tx_state[3]_i_1__3 ));
LUT6 #(
    .INIT(64'h0000000000000040)) 
     \FSM_onehot_tx_state[4]_i_1__3 
       (.I0(n_0_tx_fsm_reset_done_int_i_2__2),
        .I1(\n_0_FSM_onehot_tx_state[4]_i_2__1 ),
        .I2(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[2] ),
        .O(\n_0_FSM_onehot_tx_state[4]_i_1__3 ));
LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_tx_state[4]_i_2__1 
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_tx_state_reg[10] ),
        .O(\n_0_FSM_onehot_tx_state[4]_i_2__1 ));
LUT6 #(
    .INIT(64'h0000000000040000)) 
     \FSM_onehot_tx_state[5]_i_1__3 
       (.I0(n_0_time_out_2ms_reg),
        .I1(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I4(\n_0_FSM_onehot_tx_state[7]_i_4__3 ),
        .I5(n_0_tx_fsm_reset_done_int_i_2__2),
        .O(\n_0_FSM_onehot_tx_state[5]_i_1__3 ));
LUT6 #(
    .INIT(64'h0000020000000000)) 
     \FSM_onehot_tx_state[6]_i_1__3 
       (.I0(n_0_tx_fsm_reset_done_int_i_4),
        .I1(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I5(\n_0_FSM_onehot_tx_state[6]_i_2__2 ),
        .O(\n_0_FSM_onehot_tx_state[6]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair207" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_tx_state[6]_i_2__2 
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[6] ),
        .O(\n_0_FSM_onehot_tx_state[6]_i_2__2 ));
LUT6 #(
    .INIT(64'h0000000010000000)) 
     \FSM_onehot_tx_state[7]_i_1__3 
       (.I0(\n_0_FSM_onehot_tx_state[7]_i_2__3 ),
        .I1(\n_0_FSM_onehot_tx_state[7]_i_3__3 ),
        .I2(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I3(n_0_tx_fsm_reset_done_int_i_4),
        .I4(\n_0_FSM_onehot_tx_state[7]_i_4__3 ),
        .I5(\n_0_FSM_onehot_tx_state[7]_i_5__0 ),
        .O(\n_0_FSM_onehot_tx_state[7]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair198" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_tx_state[7]_i_2__3 
       (.I0(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I1(run_phase_alignment_int),
        .O(\n_0_FSM_onehot_tx_state[7]_i_2__3 ));
(* SOFT_HLUTNM = "soft_lutpair218" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_tx_state[7]_i_3__3 
       (.I0(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[7] ),
        .O(\n_0_FSM_onehot_tx_state[7]_i_3__3 ));
(* SOFT_HLUTNM = "soft_lutpair213" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_tx_state[7]_i_4__3 
       (.I0(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[10] ),
        .O(\n_0_FSM_onehot_tx_state[7]_i_4__3 ));
(* SOFT_HLUTNM = "soft_lutpair205" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \FSM_onehot_tx_state[7]_i_5__0 
       (.I0(n_0_time_tlock_max_reg),
        .I1(n_0_reset_time_out_reg),
        .I2(mmcm_lock_reclocked),
        .O(\n_0_FSM_onehot_tx_state[7]_i_5__0 ));
LUT5 #(
    .INIT(32'h00000200)) 
     \FSM_onehot_tx_state[8]_i_1__3 
       (.I0(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I3(\n_0_FSM_onehot_tx_state[8]_i_2__3 ),
        .I4(\n_0_FSM_onehot_tx_state[8]_i_3__0 ),
        .O(\n_0_FSM_onehot_tx_state[8]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair210" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_tx_state[8]_i_2__3 
       (.I0(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(\n_0_FSM_onehot_tx_state[8]_i_2__3 ));
(* SOFT_HLUTNM = "soft_lutpair208" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \FSM_onehot_tx_state[8]_i_3__0 
       (.I0(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[3] ),
        .O(\n_0_FSM_onehot_tx_state[8]_i_3__0 ));
LUT6 #(
    .INIT(64'h0008000800000008)) 
     \FSM_onehot_tx_state[9]_i_1__3 
       (.I0(\n_0_FSM_onehot_tx_state[10]_i_8__2 ),
        .I1(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I4(n_0_time_out_500us_reg),
        .I5(n_0_reset_time_out_reg),
        .O(\n_0_FSM_onehot_tx_state[9]_i_1__3 ));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[10] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[10]_i_2__3 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[10] ),
        .R(SOFT_RESET_IN));
FDSE #(
    .INIT(1'b1)) 
     \FSM_onehot_tx_state_reg[1] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_tx_state_reg[1] ),
        .S(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[2] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[2]_i_1__3 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[2] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[3] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[3]_i_1__3 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[3] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[4] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[4]_i_1__3 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[4] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[5] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[5]_i_1__3 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[5] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[6] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[6]_i_1__3 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[6] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[7] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[7]_i_1__3 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[7] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[8] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[8]_i_1__3 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[8] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[9] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[9]_i_1__3 ),
        .Q(run_phase_alignment_int),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'hFFFFDFFF00200000)) 
     TXUSERRDY_i_1__3
       (.I0(n_0_TXUSERRDY_i_2__3),
        .I1(n_0_TXUSERRDY_i_3__0),
        .I2(\n_0_FSM_onehot_tx_state[4]_i_2__1 ),
        .I3(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I5(O2),
        .O(n_0_TXUSERRDY_i_1__3));
(* SOFT_HLUTNM = "soft_lutpair208" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     TXUSERRDY_i_2__3
       (.I0(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[5] ),
        .O(n_0_TXUSERRDY_i_2__3));
LUT2 #(
    .INIT(4'hE)) 
     TXUSERRDY_i_3__0
       (.I0(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[3] ),
        .O(n_0_TXUSERRDY_i_3__0));
FDRE #(
    .INIT(1'b0)) 
     TXUSERRDY_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_TXUSERRDY_i_1__3),
        .Q(O2),
        .R(SOFT_RESET_IN));
(* SOFT_HLUTNM = "soft_lutpair204" *) 
   LUT5 #(
    .INIT(32'hFFFB0010)) 
     gttxreset_i_i_1__3
       (.I0(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I3(n_0_gttxreset_i_i_2__3),
        .I4(O1),
        .O(n_0_gttxreset_i_i_1__3));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
     gttxreset_i_i_2__3
       (.I0(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I5(n_0_run_phase_alignment_int_i_2__0),
        .O(n_0_gttxreset_i_i_2__3));
FDRE #(
    .INIT(1'b0)) 
     gttxreset_i_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_gttxreset_i_i_1__3),
        .Q(O1),
        .R(SOFT_RESET_IN));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair219" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \init_wait_count[0]_i_1__3 
       (.I0(init_wait_count_reg__0[0]),
        .O(\n_0_init_wait_count[0]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair219" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \init_wait_count[1]_i_1__3 
       (.I0(init_wait_count_reg__0[1]),
        .I1(init_wait_count_reg__0[0]),
        .O(p_0_in__7[1]));
(* SOFT_HLUTNM = "soft_lutpair216" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \init_wait_count[2]_i_1__3 
       (.I0(init_wait_count_reg__0[2]),
        .I1(init_wait_count_reg__0[0]),
        .I2(init_wait_count_reg__0[1]),
        .O(p_0_in__7[2]));
(* SOFT_HLUTNM = "soft_lutpair200" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \init_wait_count[3]_i_1__3 
       (.I0(init_wait_count_reg__0[3]),
        .I1(init_wait_count_reg__0[1]),
        .I2(init_wait_count_reg__0[0]),
        .I3(init_wait_count_reg__0[2]),
        .O(p_0_in__7[3]));
(* SOFT_HLUTNM = "soft_lutpair200" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \init_wait_count[4]_i_1__3 
       (.I0(init_wait_count_reg__0[4]),
        .I1(init_wait_count_reg__0[2]),
        .I2(init_wait_count_reg__0[0]),
        .I3(init_wait_count_reg__0[1]),
        .I4(init_wait_count_reg__0[3]),
        .O(p_0_in__7[4]));
LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFFFF)) 
     \init_wait_count[5]_i_1__3 
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[4]),
        .I2(init_wait_count_reg__0[3]),
        .I3(init_wait_count_reg__0[0]),
        .I4(init_wait_count_reg__0[1]),
        .I5(init_wait_count_reg__0[2]),
        .O(\n_0_init_wait_count[5]_i_1__3 ));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \init_wait_count[5]_i_2__3 
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[3]),
        .I2(init_wait_count_reg__0[1]),
        .I3(init_wait_count_reg__0[0]),
        .I4(init_wait_count_reg__0[2]),
        .I5(init_wait_count_reg__0[4]),
        .O(p_0_in__7[5]));
(* counter = "53" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__3 ),
        .CLR(SOFT_RESET_IN),
        .D(\n_0_init_wait_count[0]_i_1__3 ),
        .Q(init_wait_count_reg__0[0]));
(* counter = "53" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__3 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__7[1]),
        .Q(init_wait_count_reg__0[1]));
(* counter = "53" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__3 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__7[2]),
        .Q(init_wait_count_reg__0[2]));
(* counter = "53" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__3 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__7[3]),
        .Q(init_wait_count_reg__0[3]));
(* counter = "53" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__3 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__7[4]),
        .Q(init_wait_count_reg__0[4]));
(* counter = "53" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__3 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__7[5]),
        .Q(init_wait_count_reg__0[5]));
LUT6 #(
    .INIT(64'hFFFFFFFF00000200)) 
     init_wait_done_i_1__3
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[4]),
        .I2(init_wait_count_reg__0[3]),
        .I3(n_0_init_wait_done_i_2__3),
        .I4(init_wait_count_reg__0[2]),
        .I5(n_0_init_wait_done_reg),
        .O(n_0_init_wait_done_i_1__3));
(* SOFT_HLUTNM = "soft_lutpair216" *) 
   LUT2 #(
    .INIT(4'h8)) 
     init_wait_done_i_2__3
       (.I0(init_wait_count_reg__0[1]),
        .I1(init_wait_count_reg__0[0]),
        .O(n_0_init_wait_done_i_2__3));
FDCE #(
    .INIT(1'b0)) 
     init_wait_done_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .CLR(SOFT_RESET_IN),
        .D(n_0_init_wait_done_i_1__3),
        .Q(n_0_init_wait_done_reg));
LUT1 #(
    .INIT(2'h1)) 
     \mmcm_lock_count[0]_i_1__3 
       (.I0(mmcm_lock_count_reg__0[0]),
        .O(\n_0_mmcm_lock_count[0]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair214" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \mmcm_lock_count[1]_i_1__3 
       (.I0(mmcm_lock_count_reg__0[1]),
        .I1(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__8[1]));
(* SOFT_HLUTNM = "soft_lutpair214" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \mmcm_lock_count[2]_i_1__3 
       (.I0(mmcm_lock_count_reg__0[2]),
        .I1(mmcm_lock_count_reg__0[1]),
        .I2(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__8[2]));
(* SOFT_HLUTNM = "soft_lutpair202" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \mmcm_lock_count[3]_i_1__3 
       (.I0(mmcm_lock_count_reg__0[3]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[1]),
        .I3(mmcm_lock_count_reg__0[2]),
        .O(p_0_in__8[3]));
(* SOFT_HLUTNM = "soft_lutpair202" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \mmcm_lock_count[4]_i_1__3 
       (.I0(mmcm_lock_count_reg__0[4]),
        .I1(mmcm_lock_count_reg__0[3]),
        .I2(mmcm_lock_count_reg__0[2]),
        .I3(mmcm_lock_count_reg__0[1]),
        .I4(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__8[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \mmcm_lock_count[5]_i_1__3 
       (.I0(mmcm_lock_count_reg__0[5]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[1]),
        .I3(mmcm_lock_count_reg__0[2]),
        .I4(mmcm_lock_count_reg__0[3]),
        .I5(mmcm_lock_count_reg__0[4]),
        .O(p_0_in__8[5]));
(* SOFT_HLUTNM = "soft_lutpair215" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \mmcm_lock_count[6]_i_1__3 
       (.I0(\n_0_mmcm_lock_count[9]_i_4__3 ),
        .I1(mmcm_lock_count_reg__0[6]),
        .O(p_0_in__8[6]));
(* SOFT_HLUTNM = "soft_lutpair215" *) 
   LUT3 #(
    .INIT(8'h9A)) 
     \mmcm_lock_count[7]_i_1__3 
       (.I0(mmcm_lock_count_reg__0[7]),
        .I1(\n_0_mmcm_lock_count[9]_i_4__3 ),
        .I2(mmcm_lock_count_reg__0[6]),
        .O(p_0_in__8[7]));
(* SOFT_HLUTNM = "soft_lutpair199" *) 
   LUT4 #(
    .INIT(16'hA6AA)) 
     \mmcm_lock_count[8]_i_1__3 
       (.I0(mmcm_lock_count_reg__0[8]),
        .I1(mmcm_lock_count_reg__0[6]),
        .I2(\n_0_mmcm_lock_count[9]_i_4__3 ),
        .I3(mmcm_lock_count_reg__0[7]),
        .O(p_0_in__8[8]));
LUT5 #(
    .INIT(32'hF7FFFFFF)) 
     \mmcm_lock_count[9]_i_2__3 
       (.I0(mmcm_lock_count_reg__0[8]),
        .I1(mmcm_lock_count_reg__0[6]),
        .I2(\n_0_mmcm_lock_count[9]_i_4__3 ),
        .I3(mmcm_lock_count_reg__0[7]),
        .I4(mmcm_lock_count_reg__0[9]),
        .O(\n_0_mmcm_lock_count[9]_i_2__3 ));
(* SOFT_HLUTNM = "soft_lutpair199" *) 
   LUT5 #(
    .INIT(32'hA6AAAAAA)) 
     \mmcm_lock_count[9]_i_3__3 
       (.I0(mmcm_lock_count_reg__0[9]),
        .I1(mmcm_lock_count_reg__0[7]),
        .I2(\n_0_mmcm_lock_count[9]_i_4__3 ),
        .I3(mmcm_lock_count_reg__0[6]),
        .I4(mmcm_lock_count_reg__0[8]),
        .O(p_0_in__8[9]));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \mmcm_lock_count[9]_i_4__3 
       (.I0(mmcm_lock_count_reg__0[1]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[4]),
        .I3(mmcm_lock_count_reg__0[5]),
        .I4(mmcm_lock_count_reg__0[2]),
        .I5(mmcm_lock_count_reg__0[3]),
        .O(\n_0_mmcm_lock_count[9]_i_4__3 ));
(* counter = "55" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__3 ),
        .D(\n_0_mmcm_lock_count[0]_i_1__3 ),
        .Q(mmcm_lock_count_reg__0[0]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "55" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__3 ),
        .D(p_0_in__8[1]),
        .Q(mmcm_lock_count_reg__0[1]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "55" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__3 ),
        .D(p_0_in__8[2]),
        .Q(mmcm_lock_count_reg__0[2]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "55" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__3 ),
        .D(p_0_in__8[3]),
        .Q(mmcm_lock_count_reg__0[3]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "55" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__3 ),
        .D(p_0_in__8[4]),
        .Q(mmcm_lock_count_reg__0[4]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "55" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__3 ),
        .D(p_0_in__8[5]),
        .Q(mmcm_lock_count_reg__0[5]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "55" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__3 ),
        .D(p_0_in__8[6]),
        .Q(mmcm_lock_count_reg__0[6]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "55" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[7] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__3 ),
        .D(p_0_in__8[7]),
        .Q(mmcm_lock_count_reg__0[7]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "55" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[8] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__3 ),
        .D(p_0_in__8[8]),
        .Q(mmcm_lock_count_reg__0[8]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "55" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[9] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__3 ),
        .D(p_0_in__8[9]),
        .Q(mmcm_lock_count_reg__0[9]),
        .R(n_0_sync_mmcm_lock_reclocked));
LUT2 #(
    .INIT(4'h2)) 
     mmcm_lock_reclocked_i_2__3
       (.I0(mmcm_lock_count_reg__0[6]),
        .I1(\n_0_mmcm_lock_count[9]_i_4__3 ),
        .O(n_0_mmcm_lock_reclocked_i_2__3));
FDRE #(
    .INIT(1'b0)) 
     mmcm_lock_reclocked_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_1_sync_mmcm_lock_reclocked),
        .Q(mmcm_lock_reclocked),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFF00DF0A)) 
     pll_reset_asserted_i_1__3
       (.I0(n_0_pll_reset_asserted_i_2__4),
        .I1(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I3(n_0_pll_reset_asserted_reg),
        .I4(n_0_pll_reset_asserted_i_3__0),
        .O(n_0_pll_reset_asserted_i_1__3));
LUT6 #(
    .INIT(64'h000000000000000E)) 
     pll_reset_asserted_i_2__4
       (.I0(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I5(run_phase_alignment_int),
        .O(n_0_pll_reset_asserted_i_2__4));
(* SOFT_HLUTNM = "soft_lutpair209" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     pll_reset_asserted_i_3__0
       (.I0(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[6] ),
        .O(n_0_pll_reset_asserted_i_3__0));
FDRE #(
    .INIT(1'b0)) 
     pll_reset_asserted_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_pll_reset_asserted_i_1__3),
        .Q(n_0_pll_reset_asserted_reg),
        .R(SOFT_RESET_IN));
LUT2 #(
    .INIT(4'h8)) 
     reset_time_out_i_4__4
       (.I0(txresetdone_s3),
        .I1(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(n_0_reset_time_out_i_4__4));
(* SOFT_HLUTNM = "soft_lutpair207" *) 
   LUT5 #(
    .INIT(32'h00000116)) 
     reset_time_out_i_6__3
       (.I0(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[4] ),
        .O(n_0_reset_time_out_i_6__3));
LUT6 #(
    .INIT(64'h0000000010440000)) 
     reset_time_out_i_7__3
       (.I0(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I2(n_0_init_wait_done_reg),
        .I3(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I4(n_0_run_phase_alignment_int_i_2__0),
        .I5(\n_0_FSM_onehot_tx_state[7]_i_2__3 ),
        .O(n_0_reset_time_out_i_7__3));
FDRE #(
    .INIT(1'b0)) 
     reset_time_out_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_1_sync_CPLLLOCK),
        .Q(n_0_reset_time_out_reg),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
     run_phase_alignment_int_i_1__3
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I3(n_0_run_phase_alignment_int_i_2__0),
        .I4(n_0_run_phase_alignment_int_i_3__0),
        .I5(n_0_run_phase_alignment_int_reg),
        .O(n_0_run_phase_alignment_int_i_1__3));
(* SOFT_HLUTNM = "soft_lutpair206" *) 
   LUT2 #(
    .INIT(4'h1)) 
     run_phase_alignment_int_i_2__0
       (.I0(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[6] ),
        .O(n_0_run_phase_alignment_int_i_2__0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF9)) 
     run_phase_alignment_int_i_3__0
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[10] ),
        .O(n_0_run_phase_alignment_int_i_3__0));
FDRE #(
    .INIT(1'b0)) 
     run_phase_alignment_int_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_run_phase_alignment_int_i_1__3),
        .Q(n_0_run_phase_alignment_int_reg),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     run_phase_alignment_int_s3_reg
       (.C(gt4_txusrclk_in),
        .CE(1'b1),
        .D(data_out),
        .Q(n_0_run_phase_alignment_int_s3_reg),
        .R(1'b0));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_33 sync_CPLLLOCK
       (.E(n_0_sync_CPLLLOCK),
        .I1(n_0_time_out_2ms_reg),
        .I10(\n_0_FSM_onehot_tx_state[10]_i_14__3 ),
        .I11(n_0_reset_time_out_i_6__3),
        .I12(n_0_tx_fsm_reset_done_int_i_3__3),
        .I13(n_0_reset_time_out_i_7__3),
        .I14(\n_0_FSM_onehot_tx_state[7]_i_3__3 ),
        .I15(n_0_reset_time_out_i_4__4),
        .I16(n_0_init_wait_done_reg),
        .I17(n_0_reset_time_out_reg),
        .I2(\n_0_FSM_onehot_tx_state[4]_i_2__1 ),
        .I3(\n_0_FSM_onehot_tx_state[10]_i_10__3 ),
        .I4(\n_0_FSM_onehot_tx_state[10]_i_3__3 ),
        .I5(\n_0_FSM_onehot_tx_state[10]_i_4__2 ),
        .I6(\n_0_FSM_onehot_tx_state[10]_i_7__3 ),
        .I7(\n_0_wait_time_cnt[6]_i_5__2 ),
        .I8(n_0_pll_reset_asserted_reg),
        .I9(\n_0_FSM_onehot_tx_state[8]_i_3__0 ),
        .O1(n_1_sync_CPLLLOCK),
        .Q({\n_0_FSM_onehot_tx_state_reg[10] ,run_phase_alignment_int,\n_0_FSM_onehot_tx_state_reg[8] ,\n_0_FSM_onehot_tx_state_reg[7] ,\n_0_FSM_onehot_tx_state_reg[6] ,\n_0_FSM_onehot_tx_state_reg[4] ,\n_0_FSM_onehot_tx_state_reg[3] ,\n_0_FSM_onehot_tx_state_reg[2] ,\n_0_FSM_onehot_tx_state_reg[1] }),
        .SYSCLK_IN(SYSCLK_IN),
        .gt4_cplllock_out(gt4_cplllock_out),
        .mmcm_lock_reclocked(mmcm_lock_reclocked));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_34 sync_TXRESETDONE
       (.SYSCLK_IN(SYSCLK_IN),
        .data_out(txresetdone_s2),
        .gt4_txresetdone_out(gt4_txresetdone_out));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_35 sync_mmcm_lock_reclocked
       (.I1(n_0_mmcm_lock_reclocked_i_2__3),
        .O1(n_1_sync_mmcm_lock_reclocked),
        .Q(mmcm_lock_count_reg__0[9:7]),
        .SR(n_0_sync_mmcm_lock_reclocked),
        .SYSCLK_IN(SYSCLK_IN),
        .mmcm_lock_reclocked(mmcm_lock_reclocked));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_36 sync_run_phase_alignment_int
       (.data_in(n_0_run_phase_alignment_int_reg),
        .data_out(data_out),
        .gt4_txusrclk_in(gt4_txusrclk_in));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_37 sync_time_out_wait_bypass
       (.SYSCLK_IN(SYSCLK_IN),
        .data_in(n_0_time_out_wait_bypass_reg),
        .data_out(time_out_wait_bypass_s2));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_38 sync_tx_fsm_reset_done_int
       (.GT4_TX_FSM_RESET_DONE_OUT(GT4_TX_FSM_RESET_DONE_OUT),
        .data_out(tx_fsm_reset_done_int_s2),
        .gt4_txusrclk_in(gt4_txusrclk_in));
LUT6 #(
    .INIT(64'h00000000AAABAAAA)) 
     time_out_2ms_i_1__9
       (.I0(n_0_time_out_2ms_reg),
        .I1(n_0_time_out_2ms_i_2__1),
        .I2(time_out_counter_reg[3]),
        .I3(time_out_counter_reg[4]),
        .I4(n_0_time_out_2ms_i_3__1),
        .I5(n_0_reset_time_out_reg),
        .O(n_0_time_out_2ms_i_1__9));
(* SOFT_HLUTNM = "soft_lutpair212" *) 
   LUT2 #(
    .INIT(4'hE)) 
     time_out_2ms_i_2__1
       (.I0(time_out_counter_reg[11]),
        .I1(time_out_counter_reg[6]),
        .O(n_0_time_out_2ms_i_2__1));
LUT5 #(
    .INIT(32'h00000020)) 
     time_out_2ms_i_3__1
       (.I0(n_0_time_out_2ms_i_4__2),
        .I1(\n_0_time_out_counter[0]_i_3__1 ),
        .I2(time_out_counter_reg[16]),
        .I3(time_out_counter_reg[13]),
        .I4(time_out_counter_reg[8]),
        .O(n_0_time_out_2ms_i_3__1));
LUT6 #(
    .INIT(64'h0000000000004000)) 
     time_out_2ms_i_4__2
       (.I0(time_out_counter_reg[12]),
        .I1(time_out_counter_reg[5]),
        .I2(time_out_counter_reg[10]),
        .I3(time_out_counter_reg[15]),
        .I4(time_out_counter_reg[2]),
        .I5(time_out_counter_reg[1]),
        .O(n_0_time_out_2ms_i_4__2));
FDRE #(
    .INIT(1'b0)) 
     time_out_2ms_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_out_2ms_i_1__9),
        .Q(n_0_time_out_2ms_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000AAAAEAAA)) 
     time_out_500us_i_1__3
       (.I0(n_0_time_out_500us_reg),
        .I1(n_0_time_out_500us_i_2__3),
        .I2(n_0_time_tlock_max_i_3__3),
        .I3(time_out_counter_reg[8]),
        .I4(time_out_counter_reg[10]),
        .I5(n_0_reset_time_out_reg),
        .O(n_0_time_out_500us_i_1__3));
LUT6 #(
    .INIT(64'h0000020000000000)) 
     time_out_500us_i_2__3
       (.I0(n_0_time_out_500us_i_3__3),
        .I1(time_out_counter_reg[15]),
        .I2(time_out_counter_reg[0]),
        .I3(time_out_counter_reg[14]),
        .I4(time_out_counter_reg[9]),
        .I5(time_out_counter_reg[13]),
        .O(n_0_time_out_500us_i_2__3));
LUT2 #(
    .INIT(4'h2)) 
     time_out_500us_i_3__3
       (.I0(time_out_counter_reg[5]),
        .I1(time_out_counter_reg[12]),
        .O(n_0_time_out_500us_i_3__3));
FDRE #(
    .INIT(1'b0)) 
     time_out_500us_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_out_500us_i_1__3),
        .Q(n_0_time_out_500us_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \time_out_counter[0]_i_1__9 
       (.I0(\n_0_time_out_counter[0]_i_3__1 ),
        .I1(time_out_counter_reg[11]),
        .I2(\n_0_time_out_counter[0]_i_4__1 ),
        .I3(time_out_counter_reg[4]),
        .I4(time_out_counter_reg[3]),
        .I5(\n_0_time_out_counter[0]_i_5__2 ),
        .O(\n_0_time_out_counter[0]_i_1__9 ));
(* SOFT_HLUTNM = "soft_lutpair211" *) 
   LUT4 #(
    .INIT(16'hEFFF)) 
     \time_out_counter[0]_i_3__1 
       (.I0(time_out_counter_reg[14]),
        .I1(time_out_counter_reg[0]),
        .I2(time_out_counter_reg[9]),
        .I3(time_out_counter_reg[7]),
        .O(\n_0_time_out_counter[0]_i_3__1 ));
LUT4 #(
    .INIT(16'hEFFF)) 
     \time_out_counter[0]_i_4__1 
       (.I0(time_out_counter_reg[1]),
        .I1(time_out_counter_reg[2]),
        .I2(time_out_counter_reg[15]),
        .I3(time_out_counter_reg[10]),
        .O(\n_0_time_out_counter[0]_i_4__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
     \time_out_counter[0]_i_5__2 
       (.I0(time_out_counter_reg[5]),
        .I1(time_out_counter_reg[6]),
        .I2(time_out_counter_reg[13]),
        .I3(time_out_counter_reg[8]),
        .I4(time_out_counter_reg[12]),
        .I5(time_out_counter_reg[16]),
        .O(\n_0_time_out_counter[0]_i_5__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_6__9 
       (.I0(time_out_counter_reg[3]),
        .O(\n_0_time_out_counter[0]_i_6__9 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_7__9 
       (.I0(time_out_counter_reg[2]),
        .O(\n_0_time_out_counter[0]_i_7__9 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_8__9 
       (.I0(time_out_counter_reg[1]),
        .O(\n_0_time_out_counter[0]_i_8__9 ));
LUT1 #(
    .INIT(2'h1)) 
     \time_out_counter[0]_i_9__1 
       (.I0(time_out_counter_reg[0]),
        .O(\n_0_time_out_counter[0]_i_9__1 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_2__9 
       (.I0(time_out_counter_reg[15]),
        .O(\n_0_time_out_counter[12]_i_2__9 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_3__9 
       (.I0(time_out_counter_reg[14]),
        .O(\n_0_time_out_counter[12]_i_3__9 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_4__9 
       (.I0(time_out_counter_reg[13]),
        .O(\n_0_time_out_counter[12]_i_4__9 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_5__9 
       (.I0(time_out_counter_reg[12]),
        .O(\n_0_time_out_counter[12]_i_5__9 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[16]_i_2__9 
       (.I0(time_out_counter_reg[16]),
        .O(\n_0_time_out_counter[16]_i_2__9 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_2__9 
       (.I0(time_out_counter_reg[7]),
        .O(\n_0_time_out_counter[4]_i_2__9 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_3__9 
       (.I0(time_out_counter_reg[6]),
        .O(\n_0_time_out_counter[4]_i_3__9 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_4__9 
       (.I0(time_out_counter_reg[5]),
        .O(\n_0_time_out_counter[4]_i_4__9 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_5__9 
       (.I0(time_out_counter_reg[4]),
        .O(\n_0_time_out_counter[4]_i_5__9 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_2__9 
       (.I0(time_out_counter_reg[11]),
        .O(\n_0_time_out_counter[8]_i_2__9 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_3__9 
       (.I0(time_out_counter_reg[10]),
        .O(\n_0_time_out_counter[8]_i_3__9 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_4__9 
       (.I0(time_out_counter_reg[9]),
        .O(\n_0_time_out_counter[8]_i_4__9 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_5__9 
       (.I0(time_out_counter_reg[8]),
        .O(\n_0_time_out_counter[8]_i_5__9 ));
(* counter = "54" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__9 ),
        .D(\n_7_time_out_counter_reg[0]_i_2__9 ),
        .Q(time_out_counter_reg[0]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[0]_i_2__9 
       (.CI(1'b0),
        .CO({\n_0_time_out_counter_reg[0]_i_2__9 ,\n_1_time_out_counter_reg[0]_i_2__9 ,\n_2_time_out_counter_reg[0]_i_2__9 ,\n_3_time_out_counter_reg[0]_i_2__9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_time_out_counter_reg[0]_i_2__9 ,\n_5_time_out_counter_reg[0]_i_2__9 ,\n_6_time_out_counter_reg[0]_i_2__9 ,\n_7_time_out_counter_reg[0]_i_2__9 }),
        .S({\n_0_time_out_counter[0]_i_6__9 ,\n_0_time_out_counter[0]_i_7__9 ,\n_0_time_out_counter[0]_i_8__9 ,\n_0_time_out_counter[0]_i_9__1 }));
(* counter = "54" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[10] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__9 ),
        .D(\n_5_time_out_counter_reg[8]_i_1__9 ),
        .Q(time_out_counter_reg[10]),
        .R(n_0_reset_time_out_reg));
(* counter = "54" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[11] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__9 ),
        .D(\n_4_time_out_counter_reg[8]_i_1__9 ),
        .Q(time_out_counter_reg[11]),
        .R(n_0_reset_time_out_reg));
(* counter = "54" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[12] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__9 ),
        .D(\n_7_time_out_counter_reg[12]_i_1__9 ),
        .Q(time_out_counter_reg[12]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[12]_i_1__9 
       (.CI(\n_0_time_out_counter_reg[8]_i_1__9 ),
        .CO({\n_0_time_out_counter_reg[12]_i_1__9 ,\n_1_time_out_counter_reg[12]_i_1__9 ,\n_2_time_out_counter_reg[12]_i_1__9 ,\n_3_time_out_counter_reg[12]_i_1__9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[12]_i_1__9 ,\n_5_time_out_counter_reg[12]_i_1__9 ,\n_6_time_out_counter_reg[12]_i_1__9 ,\n_7_time_out_counter_reg[12]_i_1__9 }),
        .S({\n_0_time_out_counter[12]_i_2__9 ,\n_0_time_out_counter[12]_i_3__9 ,\n_0_time_out_counter[12]_i_4__9 ,\n_0_time_out_counter[12]_i_5__9 }));
(* counter = "54" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[13] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__9 ),
        .D(\n_6_time_out_counter_reg[12]_i_1__9 ),
        .Q(time_out_counter_reg[13]),
        .R(n_0_reset_time_out_reg));
(* counter = "54" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[14] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__9 ),
        .D(\n_5_time_out_counter_reg[12]_i_1__9 ),
        .Q(time_out_counter_reg[14]),
        .R(n_0_reset_time_out_reg));
(* counter = "54" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[15] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__9 ),
        .D(\n_4_time_out_counter_reg[12]_i_1__9 ),
        .Q(time_out_counter_reg[15]),
        .R(n_0_reset_time_out_reg));
(* counter = "54" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[16] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__9 ),
        .D(\n_7_time_out_counter_reg[16]_i_1__9 ),
        .Q(time_out_counter_reg[16]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[16]_i_1__9 
       (.CI(\n_0_time_out_counter_reg[12]_i_1__9 ),
        .CO(\NLW_time_out_counter_reg[16]_i_1__9_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_time_out_counter_reg[16]_i_1__9_O_UNCONNECTED [3:1],\n_7_time_out_counter_reg[16]_i_1__9 }),
        .S({1'b0,1'b0,1'b0,\n_0_time_out_counter[16]_i_2__9 }));
(* counter = "54" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__9 ),
        .D(\n_6_time_out_counter_reg[0]_i_2__9 ),
        .Q(time_out_counter_reg[1]),
        .R(n_0_reset_time_out_reg));
(* counter = "54" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__9 ),
        .D(\n_5_time_out_counter_reg[0]_i_2__9 ),
        .Q(time_out_counter_reg[2]),
        .R(n_0_reset_time_out_reg));
(* counter = "54" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__9 ),
        .D(\n_4_time_out_counter_reg[0]_i_2__9 ),
        .Q(time_out_counter_reg[3]),
        .R(n_0_reset_time_out_reg));
(* counter = "54" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__9 ),
        .D(\n_7_time_out_counter_reg[4]_i_1__9 ),
        .Q(time_out_counter_reg[4]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[4]_i_1__9 
       (.CI(\n_0_time_out_counter_reg[0]_i_2__9 ),
        .CO({\n_0_time_out_counter_reg[4]_i_1__9 ,\n_1_time_out_counter_reg[4]_i_1__9 ,\n_2_time_out_counter_reg[4]_i_1__9 ,\n_3_time_out_counter_reg[4]_i_1__9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[4]_i_1__9 ,\n_5_time_out_counter_reg[4]_i_1__9 ,\n_6_time_out_counter_reg[4]_i_1__9 ,\n_7_time_out_counter_reg[4]_i_1__9 }),
        .S({\n_0_time_out_counter[4]_i_2__9 ,\n_0_time_out_counter[4]_i_3__9 ,\n_0_time_out_counter[4]_i_4__9 ,\n_0_time_out_counter[4]_i_5__9 }));
(* counter = "54" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__9 ),
        .D(\n_6_time_out_counter_reg[4]_i_1__9 ),
        .Q(time_out_counter_reg[5]),
        .R(n_0_reset_time_out_reg));
(* counter = "54" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__9 ),
        .D(\n_5_time_out_counter_reg[4]_i_1__9 ),
        .Q(time_out_counter_reg[6]),
        .R(n_0_reset_time_out_reg));
(* counter = "54" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[7] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__9 ),
        .D(\n_4_time_out_counter_reg[4]_i_1__9 ),
        .Q(time_out_counter_reg[7]),
        .R(n_0_reset_time_out_reg));
(* counter = "54" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[8] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__9 ),
        .D(\n_7_time_out_counter_reg[8]_i_1__9 ),
        .Q(time_out_counter_reg[8]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[8]_i_1__9 
       (.CI(\n_0_time_out_counter_reg[4]_i_1__9 ),
        .CO({\n_0_time_out_counter_reg[8]_i_1__9 ,\n_1_time_out_counter_reg[8]_i_1__9 ,\n_2_time_out_counter_reg[8]_i_1__9 ,\n_3_time_out_counter_reg[8]_i_1__9 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[8]_i_1__9 ,\n_5_time_out_counter_reg[8]_i_1__9 ,\n_6_time_out_counter_reg[8]_i_1__9 ,\n_7_time_out_counter_reg[8]_i_1__9 }),
        .S({\n_0_time_out_counter[8]_i_2__9 ,\n_0_time_out_counter[8]_i_3__9 ,\n_0_time_out_counter[8]_i_4__9 ,\n_0_time_out_counter[8]_i_5__9 }));
(* counter = "54" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[9] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__9 ),
        .D(\n_6_time_out_counter_reg[8]_i_1__9 ),
        .Q(time_out_counter_reg[9]),
        .R(n_0_reset_time_out_reg));
LUT6 #(
    .INIT(64'hFF00FF0100000000)) 
     time_out_wait_bypass_i_1__3
       (.I0(\n_0_wait_bypass_count[0]_i_4__3 ),
        .I1(\n_0_wait_bypass_count[0]_i_5__3 ),
        .I2(\n_0_wait_bypass_count[0]_i_6__3 ),
        .I3(n_0_time_out_wait_bypass_reg),
        .I4(n_0_tx_fsm_reset_done_int_s3_reg),
        .I5(n_0_run_phase_alignment_int_s3_reg),
        .O(n_0_time_out_wait_bypass_i_1__3));
FDRE #(
    .INIT(1'b0)) 
     time_out_wait_bypass_reg
       (.C(gt4_txusrclk_in),
        .CE(1'b1),
        .D(n_0_time_out_wait_bypass_i_1__3),
        .Q(n_0_time_out_wait_bypass_reg),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     time_out_wait_bypass_s3_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(time_out_wait_bypass_s2),
        .Q(time_out_wait_bypass_s3),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000AAAAEAAA)) 
     time_tlock_max_i_1__3
       (.I0(n_0_time_tlock_max_reg),
        .I1(n_0_time_tlock_max_i_2__3),
        .I2(n_0_time_tlock_max_i_3__3),
        .I3(time_out_counter_reg[8]),
        .I4(time_out_counter_reg[10]),
        .I5(n_0_reset_time_out_reg),
        .O(n_0_time_tlock_max_i_1__3));
LUT6 #(
    .INIT(64'h0000020000000000)) 
     time_tlock_max_i_2__3
       (.I0(n_0_time_tlock_max_i_4__9),
        .I1(time_out_counter_reg[5]),
        .I2(time_out_counter_reg[15]),
        .I3(time_out_counter_reg[12]),
        .I4(time_out_counter_reg[13]),
        .I5(time_out_counter_reg[9]),
        .O(n_0_time_tlock_max_i_2__3));
LUT5 #(
    .INIT(32'h00001000)) 
     time_tlock_max_i_3__3
       (.I0(time_out_counter_reg[4]),
        .I1(time_out_counter_reg[16]),
        .I2(time_out_counter_reg[3]),
        .I3(time_out_counter_reg[7]),
        .I4(n_0_time_tlock_max_i_5__3),
        .O(n_0_time_tlock_max_i_3__3));
(* SOFT_HLUTNM = "soft_lutpair211" *) 
   LUT2 #(
    .INIT(4'h1)) 
     time_tlock_max_i_4__9
       (.I0(time_out_counter_reg[0]),
        .I1(time_out_counter_reg[14]),
        .O(n_0_time_tlock_max_i_4__9));
(* SOFT_HLUTNM = "soft_lutpair212" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     time_tlock_max_i_5__3
       (.I0(time_out_counter_reg[1]),
        .I1(time_out_counter_reg[2]),
        .I2(time_out_counter_reg[6]),
        .I3(time_out_counter_reg[11]),
        .O(n_0_time_tlock_max_i_5__3));
FDRE #(
    .INIT(1'b0)) 
     time_tlock_max_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_tlock_max_i_1__3),
        .Q(n_0_time_tlock_max_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
     tx_fsm_reset_done_int_i_1__3
       (.I0(n_0_tx_fsm_reset_done_int_i_2__2),
        .I1(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I2(run_phase_alignment_int),
        .I3(n_0_tx_fsm_reset_done_int_i_3__3),
        .I4(n_0_tx_fsm_reset_done_int_i_4),
        .I5(GT4_TX_FSM_RESET_DONE_OUT),
        .O(n_0_tx_fsm_reset_done_int_i_1__3));
(* SOFT_HLUTNM = "soft_lutpair209" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     tx_fsm_reset_done_int_i_2__2
       (.I0(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .O(n_0_tx_fsm_reset_done_int_i_2__2));
(* SOFT_HLUTNM = "soft_lutpair204" *) 
   LUT2 #(
    .INIT(4'h1)) 
     tx_fsm_reset_done_int_i_3__3
       (.I0(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[2] ),
        .O(n_0_tx_fsm_reset_done_int_i_3__3));
(* SOFT_HLUTNM = "soft_lutpair201" *) 
   LUT2 #(
    .INIT(4'h1)) 
     tx_fsm_reset_done_int_i_4
       (.I0(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[4] ),
        .O(n_0_tx_fsm_reset_done_int_i_4));
FDRE #(
    .INIT(1'b0)) 
     tx_fsm_reset_done_int_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_tx_fsm_reset_done_int_i_1__3),
        .Q(GT4_TX_FSM_RESET_DONE_OUT),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     tx_fsm_reset_done_int_s3_reg
       (.C(gt4_txusrclk_in),
        .CE(1'b1),
        .D(tx_fsm_reset_done_int_s2),
        .Q(n_0_tx_fsm_reset_done_int_s3_reg),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     txresetdone_s3_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(txresetdone_s2),
        .Q(txresetdone_s3),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \wait_bypass_count[0]_i_10__3 
       (.I0(wait_bypass_count_reg[0]),
        .O(\n_0_wait_bypass_count[0]_i_10__3 ));
LUT1 #(
    .INIT(2'h1)) 
     \wait_bypass_count[0]_i_1__3 
       (.I0(n_0_run_phase_alignment_int_s3_reg),
        .O(\n_0_wait_bypass_count[0]_i_1__3 ));
LUT4 #(
    .INIT(16'h00FE)) 
     \wait_bypass_count[0]_i_2__3 
       (.I0(\n_0_wait_bypass_count[0]_i_4__3 ),
        .I1(\n_0_wait_bypass_count[0]_i_5__3 ),
        .I2(\n_0_wait_bypass_count[0]_i_6__3 ),
        .I3(n_0_tx_fsm_reset_done_int_s3_reg),
        .O(\n_0_wait_bypass_count[0]_i_2__3 ));
LUT5 #(
    .INIT(32'hBFFFFFFF)) 
     \wait_bypass_count[0]_i_4__3 
       (.I0(wait_bypass_count_reg[15]),
        .I1(wait_bypass_count_reg[1]),
        .I2(wait_bypass_count_reg[2]),
        .I3(wait_bypass_count_reg[16]),
        .I4(wait_bypass_count_reg[0]),
        .O(\n_0_wait_bypass_count[0]_i_4__3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFF)) 
     \wait_bypass_count[0]_i_5__3 
       (.I0(wait_bypass_count_reg[10]),
        .I1(wait_bypass_count_reg[9]),
        .I2(wait_bypass_count_reg[13]),
        .I3(wait_bypass_count_reg[14]),
        .I4(wait_bypass_count_reg[11]),
        .I5(wait_bypass_count_reg[12]),
        .O(\n_0_wait_bypass_count[0]_i_5__3 ));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \wait_bypass_count[0]_i_6__3 
       (.I0(wait_bypass_count_reg[4]),
        .I1(wait_bypass_count_reg[3]),
        .I2(wait_bypass_count_reg[7]),
        .I3(wait_bypass_count_reg[8]),
        .I4(wait_bypass_count_reg[5]),
        .I5(wait_bypass_count_reg[6]),
        .O(\n_0_wait_bypass_count[0]_i_6__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_7__3 
       (.I0(wait_bypass_count_reg[3]),
        .O(\n_0_wait_bypass_count[0]_i_7__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_8__3 
       (.I0(wait_bypass_count_reg[2]),
        .O(\n_0_wait_bypass_count[0]_i_8__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_9__9 
       (.I0(wait_bypass_count_reg[1]),
        .O(\n_0_wait_bypass_count[0]_i_9__9 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[12]_i_2__3 
       (.I0(wait_bypass_count_reg[15]),
        .O(\n_0_wait_bypass_count[12]_i_2__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[12]_i_3__3 
       (.I0(wait_bypass_count_reg[14]),
        .O(\n_0_wait_bypass_count[12]_i_3__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[12]_i_4__3 
       (.I0(wait_bypass_count_reg[13]),
        .O(\n_0_wait_bypass_count[12]_i_4__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[12]_i_5__3 
       (.I0(wait_bypass_count_reg[12]),
        .O(\n_0_wait_bypass_count[12]_i_5__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[16]_i_2__3 
       (.I0(wait_bypass_count_reg[16]),
        .O(\n_0_wait_bypass_count[16]_i_2__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_2__3 
       (.I0(wait_bypass_count_reg[7]),
        .O(\n_0_wait_bypass_count[4]_i_2__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_3__3 
       (.I0(wait_bypass_count_reg[6]),
        .O(\n_0_wait_bypass_count[4]_i_3__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_4__3 
       (.I0(wait_bypass_count_reg[5]),
        .O(\n_0_wait_bypass_count[4]_i_4__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_5__3 
       (.I0(wait_bypass_count_reg[4]),
        .O(\n_0_wait_bypass_count[4]_i_5__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_2__3 
       (.I0(wait_bypass_count_reg[11]),
        .O(\n_0_wait_bypass_count[8]_i_2__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_3__3 
       (.I0(wait_bypass_count_reg[10]),
        .O(\n_0_wait_bypass_count[8]_i_3__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_4__3 
       (.I0(wait_bypass_count_reg[9]),
        .O(\n_0_wait_bypass_count[8]_i_4__3 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_5__3 
       (.I0(wait_bypass_count_reg[8]),
        .O(\n_0_wait_bypass_count[8]_i_5__3 ));
(* counter = "20" *) 
   FDRE \wait_bypass_count_reg[0] 
       (.C(gt4_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__3 ),
        .D(\n_7_wait_bypass_count_reg[0]_i_3__3 ),
        .Q(wait_bypass_count_reg[0]),
        .R(\n_0_wait_bypass_count[0]_i_1__3 ));
CARRY4 \wait_bypass_count_reg[0]_i_3__3 
       (.CI(1'b0),
        .CO({\n_0_wait_bypass_count_reg[0]_i_3__3 ,\n_1_wait_bypass_count_reg[0]_i_3__3 ,\n_2_wait_bypass_count_reg[0]_i_3__3 ,\n_3_wait_bypass_count_reg[0]_i_3__3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_wait_bypass_count_reg[0]_i_3__3 ,\n_5_wait_bypass_count_reg[0]_i_3__3 ,\n_6_wait_bypass_count_reg[0]_i_3__3 ,\n_7_wait_bypass_count_reg[0]_i_3__3 }),
        .S({\n_0_wait_bypass_count[0]_i_7__3 ,\n_0_wait_bypass_count[0]_i_8__3 ,\n_0_wait_bypass_count[0]_i_9__9 ,\n_0_wait_bypass_count[0]_i_10__3 }));
(* counter = "20" *) 
   FDRE \wait_bypass_count_reg[10] 
       (.C(gt4_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__3 ),
        .D(\n_5_wait_bypass_count_reg[8]_i_1__3 ),
        .Q(wait_bypass_count_reg[10]),
        .R(\n_0_wait_bypass_count[0]_i_1__3 ));
(* counter = "20" *) 
   FDRE \wait_bypass_count_reg[11] 
       (.C(gt4_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__3 ),
        .D(\n_4_wait_bypass_count_reg[8]_i_1__3 ),
        .Q(wait_bypass_count_reg[11]),
        .R(\n_0_wait_bypass_count[0]_i_1__3 ));
(* counter = "20" *) 
   FDRE \wait_bypass_count_reg[12] 
       (.C(gt4_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__3 ),
        .D(\n_7_wait_bypass_count_reg[12]_i_1__3 ),
        .Q(wait_bypass_count_reg[12]),
        .R(\n_0_wait_bypass_count[0]_i_1__3 ));
CARRY4 \wait_bypass_count_reg[12]_i_1__3 
       (.CI(\n_0_wait_bypass_count_reg[8]_i_1__3 ),
        .CO({\n_0_wait_bypass_count_reg[12]_i_1__3 ,\n_1_wait_bypass_count_reg[12]_i_1__3 ,\n_2_wait_bypass_count_reg[12]_i_1__3 ,\n_3_wait_bypass_count_reg[12]_i_1__3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_wait_bypass_count_reg[12]_i_1__3 ,\n_5_wait_bypass_count_reg[12]_i_1__3 ,\n_6_wait_bypass_count_reg[12]_i_1__3 ,\n_7_wait_bypass_count_reg[12]_i_1__3 }),
        .S({\n_0_wait_bypass_count[12]_i_2__3 ,\n_0_wait_bypass_count[12]_i_3__3 ,\n_0_wait_bypass_count[12]_i_4__3 ,\n_0_wait_bypass_count[12]_i_5__3 }));
(* counter = "20" *) 
   FDRE \wait_bypass_count_reg[13] 
       (.C(gt4_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__3 ),
        .D(\n_6_wait_bypass_count_reg[12]_i_1__3 ),
        .Q(wait_bypass_count_reg[13]),
        .R(\n_0_wait_bypass_count[0]_i_1__3 ));
(* counter = "20" *) 
   FDRE \wait_bypass_count_reg[14] 
       (.C(gt4_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__3 ),
        .D(\n_5_wait_bypass_count_reg[12]_i_1__3 ),
        .Q(wait_bypass_count_reg[14]),
        .R(\n_0_wait_bypass_count[0]_i_1__3 ));
(* counter = "20" *) 
   FDRE \wait_bypass_count_reg[15] 
       (.C(gt4_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__3 ),
        .D(\n_4_wait_bypass_count_reg[12]_i_1__3 ),
        .Q(wait_bypass_count_reg[15]),
        .R(\n_0_wait_bypass_count[0]_i_1__3 ));
(* counter = "20" *) 
   FDRE \wait_bypass_count_reg[16] 
       (.C(gt4_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__3 ),
        .D(\n_7_wait_bypass_count_reg[16]_i_1__3 ),
        .Q(wait_bypass_count_reg[16]),
        .R(\n_0_wait_bypass_count[0]_i_1__3 ));
CARRY4 \wait_bypass_count_reg[16]_i_1__3 
       (.CI(\n_0_wait_bypass_count_reg[12]_i_1__3 ),
        .CO(\NLW_wait_bypass_count_reg[16]_i_1__3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_wait_bypass_count_reg[16]_i_1__3_O_UNCONNECTED [3:1],\n_7_wait_bypass_count_reg[16]_i_1__3 }),
        .S({1'b0,1'b0,1'b0,\n_0_wait_bypass_count[16]_i_2__3 }));
(* counter = "20" *) 
   FDRE \wait_bypass_count_reg[1] 
       (.C(gt4_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__3 ),
        .D(\n_6_wait_bypass_count_reg[0]_i_3__3 ),
        .Q(wait_bypass_count_reg[1]),
        .R(\n_0_wait_bypass_count[0]_i_1__3 ));
(* counter = "20" *) 
   FDRE \wait_bypass_count_reg[2] 
       (.C(gt4_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__3 ),
        .D(\n_5_wait_bypass_count_reg[0]_i_3__3 ),
        .Q(wait_bypass_count_reg[2]),
        .R(\n_0_wait_bypass_count[0]_i_1__3 ));
(* counter = "20" *) 
   FDRE \wait_bypass_count_reg[3] 
       (.C(gt4_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__3 ),
        .D(\n_4_wait_bypass_count_reg[0]_i_3__3 ),
        .Q(wait_bypass_count_reg[3]),
        .R(\n_0_wait_bypass_count[0]_i_1__3 ));
(* counter = "20" *) 
   FDRE \wait_bypass_count_reg[4] 
       (.C(gt4_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__3 ),
        .D(\n_7_wait_bypass_count_reg[4]_i_1__3 ),
        .Q(wait_bypass_count_reg[4]),
        .R(\n_0_wait_bypass_count[0]_i_1__3 ));
CARRY4 \wait_bypass_count_reg[4]_i_1__3 
       (.CI(\n_0_wait_bypass_count_reg[0]_i_3__3 ),
        .CO({\n_0_wait_bypass_count_reg[4]_i_1__3 ,\n_1_wait_bypass_count_reg[4]_i_1__3 ,\n_2_wait_bypass_count_reg[4]_i_1__3 ,\n_3_wait_bypass_count_reg[4]_i_1__3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_wait_bypass_count_reg[4]_i_1__3 ,\n_5_wait_bypass_count_reg[4]_i_1__3 ,\n_6_wait_bypass_count_reg[4]_i_1__3 ,\n_7_wait_bypass_count_reg[4]_i_1__3 }),
        .S({\n_0_wait_bypass_count[4]_i_2__3 ,\n_0_wait_bypass_count[4]_i_3__3 ,\n_0_wait_bypass_count[4]_i_4__3 ,\n_0_wait_bypass_count[4]_i_5__3 }));
(* counter = "20" *) 
   FDRE \wait_bypass_count_reg[5] 
       (.C(gt4_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__3 ),
        .D(\n_6_wait_bypass_count_reg[4]_i_1__3 ),
        .Q(wait_bypass_count_reg[5]),
        .R(\n_0_wait_bypass_count[0]_i_1__3 ));
(* counter = "20" *) 
   FDRE \wait_bypass_count_reg[6] 
       (.C(gt4_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__3 ),
        .D(\n_5_wait_bypass_count_reg[4]_i_1__3 ),
        .Q(wait_bypass_count_reg[6]),
        .R(\n_0_wait_bypass_count[0]_i_1__3 ));
(* counter = "20" *) 
   FDRE \wait_bypass_count_reg[7] 
       (.C(gt4_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__3 ),
        .D(\n_4_wait_bypass_count_reg[4]_i_1__3 ),
        .Q(wait_bypass_count_reg[7]),
        .R(\n_0_wait_bypass_count[0]_i_1__3 ));
(* counter = "20" *) 
   FDRE \wait_bypass_count_reg[8] 
       (.C(gt4_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__3 ),
        .D(\n_7_wait_bypass_count_reg[8]_i_1__3 ),
        .Q(wait_bypass_count_reg[8]),
        .R(\n_0_wait_bypass_count[0]_i_1__3 ));
CARRY4 \wait_bypass_count_reg[8]_i_1__3 
       (.CI(\n_0_wait_bypass_count_reg[4]_i_1__3 ),
        .CO({\n_0_wait_bypass_count_reg[8]_i_1__3 ,\n_1_wait_bypass_count_reg[8]_i_1__3 ,\n_2_wait_bypass_count_reg[8]_i_1__3 ,\n_3_wait_bypass_count_reg[8]_i_1__3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_wait_bypass_count_reg[8]_i_1__3 ,\n_5_wait_bypass_count_reg[8]_i_1__3 ,\n_6_wait_bypass_count_reg[8]_i_1__3 ,\n_7_wait_bypass_count_reg[8]_i_1__3 }),
        .S({\n_0_wait_bypass_count[8]_i_2__3 ,\n_0_wait_bypass_count[8]_i_3__3 ,\n_0_wait_bypass_count[8]_i_4__3 ,\n_0_wait_bypass_count[8]_i_5__3 }));
(* counter = "20" *) 
   FDRE \wait_bypass_count_reg[9] 
       (.C(gt4_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__3 ),
        .D(\n_6_wait_bypass_count_reg[8]_i_1__3 ),
        .Q(wait_bypass_count_reg[9]),
        .R(\n_0_wait_bypass_count[0]_i_1__3 ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair220" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \wait_time_cnt[0]_i_1__3 
       (.I0(wait_time_cnt_reg__0[0]),
        .O(wait_time_cnt0__3[0]));
(* SOFT_HLUTNM = "soft_lutpair220" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \wait_time_cnt[1]_i_1__3 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .O(\n_0_wait_time_cnt[1]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair217" *) 
   LUT3 #(
    .INIT(8'hE1)) 
     \wait_time_cnt[2]_i_1__3 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[2]),
        .O(wait_time_cnt0__3[2]));
(* SOFT_HLUTNM = "soft_lutpair197" *) 
   LUT4 #(
    .INIT(16'hFE01)) 
     \wait_time_cnt[3]_i_1__3 
       (.I0(wait_time_cnt_reg__0[2]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[3]),
        .O(wait_time_cnt0__3[3]));
(* SOFT_HLUTNM = "soft_lutpair197" *) 
   LUT5 #(
    .INIT(32'hFFFE0001)) 
     \wait_time_cnt[4]_i_1__3 
       (.I0(wait_time_cnt_reg__0[3]),
        .I1(wait_time_cnt_reg__0[2]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[1]),
        .I4(wait_time_cnt_reg__0[4]),
        .O(wait_time_cnt0__3[4]));
LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
     \wait_time_cnt[5]_i_1__3 
       (.I0(wait_time_cnt_reg__0[4]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[2]),
        .I4(wait_time_cnt_reg__0[3]),
        .I5(wait_time_cnt_reg__0[5]),
        .O(wait_time_cnt0__3[5]));
LUT6 #(
    .INIT(64'h020202AA00000000)) 
     \wait_time_cnt[6]_i_1__3 
       (.I0(\n_0_wait_time_cnt[6]_i_4__3 ),
        .I1(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I5(\n_0_wait_time_cnt[6]_i_5__2 ),
        .O(\n_0_wait_time_cnt[6]_i_1__3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \wait_time_cnt[6]_i_2__8 
       (.I0(wait_time_cnt_reg__0[5]),
        .I1(wait_time_cnt_reg__0[4]),
        .I2(\n_0_wait_time_cnt[6]_i_6__1 ),
        .I3(wait_time_cnt_reg__0[0]),
        .I4(wait_time_cnt_reg__0[1]),
        .I5(wait_time_cnt_reg__0[6]),
        .O(\n_0_wait_time_cnt[6]_i_2__8 ));
LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
     \wait_time_cnt[6]_i_3__2 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[4]),
        .I3(wait_time_cnt_reg__0[5]),
        .I4(\n_0_wait_time_cnt[6]_i_6__1 ),
        .I5(wait_time_cnt_reg__0[6]),
        .O(wait_time_cnt0__3[6]));
(* SOFT_HLUTNM = "soft_lutpair206" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \wait_time_cnt[6]_i_4__3 
       (.I0(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[2] ),
        .O(\n_0_wait_time_cnt[6]_i_4__3 ));
(* SOFT_HLUTNM = "soft_lutpair203" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \wait_time_cnt[6]_i_5__2 
       (.I0(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .O(\n_0_wait_time_cnt[6]_i_5__2 ));
(* SOFT_HLUTNM = "soft_lutpair217" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \wait_time_cnt[6]_i_6__1 
       (.I0(wait_time_cnt_reg__0[2]),
        .I1(wait_time_cnt_reg__0[3]),
        .O(\n_0_wait_time_cnt[6]_i_6__1 ));
(* counter = "19" *) 
   FDRE \wait_time_cnt_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__8 ),
        .D(wait_time_cnt0__3[0]),
        .Q(wait_time_cnt_reg__0[0]),
        .R(\n_0_wait_time_cnt[6]_i_1__3 ));
(* counter = "19" *) 
   FDRE \wait_time_cnt_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__8 ),
        .D(\n_0_wait_time_cnt[1]_i_1__3 ),
        .Q(wait_time_cnt_reg__0[1]),
        .R(\n_0_wait_time_cnt[6]_i_1__3 ));
(* counter = "19" *) 
   FDSE \wait_time_cnt_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__8 ),
        .D(wait_time_cnt0__3[2]),
        .Q(wait_time_cnt_reg__0[2]),
        .S(\n_0_wait_time_cnt[6]_i_1__3 ));
(* counter = "19" *) 
   FDRE \wait_time_cnt_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__8 ),
        .D(wait_time_cnt0__3[3]),
        .Q(wait_time_cnt_reg__0[3]),
        .R(\n_0_wait_time_cnt[6]_i_1__3 ));
(* counter = "19" *) 
   FDRE \wait_time_cnt_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__8 ),
        .D(wait_time_cnt0__3[4]),
        .Q(wait_time_cnt_reg__0[4]),
        .R(\n_0_wait_time_cnt[6]_i_1__3 ));
(* counter = "19" *) 
   FDSE \wait_time_cnt_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__8 ),
        .D(wait_time_cnt0__3[5]),
        .Q(wait_time_cnt_reg__0[5]),
        .S(\n_0_wait_time_cnt[6]_i_1__3 ));
(* counter = "19" *) 
   FDSE \wait_time_cnt_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__8 ),
        .D(wait_time_cnt0__3[6]),
        .Q(wait_time_cnt_reg__0[6]),
        .S(\n_0_wait_time_cnt[6]_i_1__3 ));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_TX_STARTUP_FSM" *) 
module gt64_rtm6r_gt64_rtm6r_TX_STARTUP_FSM__parameterized0_9
   (O1,
    data_in,
    GT5_TX_FSM_RESET_DONE_OUT,
    O2,
    SYSCLK_IN,
    gt5_txusrclk_in,
    SOFT_RESET_IN,
    gt5_txresetdone_out,
    gt5_cplllock_out);
  output O1;
  output data_in;
  output GT5_TX_FSM_RESET_DONE_OUT;
  output O2;
  input SYSCLK_IN;
  input gt5_txusrclk_in;
  input SOFT_RESET_IN;
  input gt5_txresetdone_out;
  input gt5_cplllock_out;

  wire GT5_TX_FSM_RESET_DONE_OUT;
  wire O1;
  wire O2;
  wire SOFT_RESET_IN;
  wire SYSCLK_IN;
  wire data_in;
  wire data_out;
  wire gt5_cplllock_out;
  wire gt5_txresetdone_out;
  wire gt5_txusrclk_in;
  wire [5:0]init_wait_count_reg__0;
  wire [9:0]mmcm_lock_count_reg__0;
  wire mmcm_lock_reclocked;
  wire n_0_CPLL_RESET_i_1__4;
  wire \n_0_FSM_onehot_tx_state[10]_i_10__4 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_11__3 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_12__1 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_13__2 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_15__3 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_16__2 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_2__4 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_3__4 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_4__3 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_6__4 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_8__3 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_9__4 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_1__4 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_2__2 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_3__4 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_4__3 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_5__2 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_6__2 ;
  wire \n_0_FSM_onehot_tx_state[2]_i_7__0 ;
  wire \n_0_FSM_onehot_tx_state[3]_i_1__4 ;
  wire \n_0_FSM_onehot_tx_state[4]_i_1__4 ;
  wire \n_0_FSM_onehot_tx_state[5]_i_1__4 ;
  wire \n_0_FSM_onehot_tx_state[6]_i_1__4 ;
  wire \n_0_FSM_onehot_tx_state[6]_i_2__3 ;
  wire \n_0_FSM_onehot_tx_state[7]_i_1__4 ;
  wire \n_0_FSM_onehot_tx_state[7]_i_2__4 ;
  wire \n_0_FSM_onehot_tx_state[7]_i_3__4 ;
  wire \n_0_FSM_onehot_tx_state[7]_i_4__4 ;
  wire \n_0_FSM_onehot_tx_state[8]_i_1__4 ;
  wire \n_0_FSM_onehot_tx_state[8]_i_2__4 ;
  wire \n_0_FSM_onehot_tx_state[8]_i_3__1 ;
  wire \n_0_FSM_onehot_tx_state[9]_i_1__4 ;
  wire \n_0_FSM_onehot_tx_state_reg[10] ;
  wire \n_0_FSM_onehot_tx_state_reg[1] ;
  wire \n_0_FSM_onehot_tx_state_reg[2] ;
  wire \n_0_FSM_onehot_tx_state_reg[3] ;
  wire \n_0_FSM_onehot_tx_state_reg[4] ;
  wire \n_0_FSM_onehot_tx_state_reg[5] ;
  wire \n_0_FSM_onehot_tx_state_reg[6] ;
  wire \n_0_FSM_onehot_tx_state_reg[7] ;
  wire \n_0_FSM_onehot_tx_state_reg[8] ;
  wire n_0_TXUSERRDY_i_1__4;
  wire n_0_TXUSERRDY_i_2__4;
  wire n_0_gttxreset_i_i_1__4;
  wire n_0_gttxreset_i_i_2__4;
  wire \n_0_init_wait_count[0]_i_1__4 ;
  wire \n_0_init_wait_count[5]_i_1__4 ;
  wire n_0_init_wait_done_i_1__4;
  wire n_0_init_wait_done_i_2__4;
  wire n_0_init_wait_done_reg;
  wire \n_0_mmcm_lock_count[0]_i_1__4 ;
  wire \n_0_mmcm_lock_count[9]_i_2__4 ;
  wire \n_0_mmcm_lock_count[9]_i_4__4 ;
  wire n_0_mmcm_lock_reclocked_i_2__4;
  wire n_0_pll_reset_asserted_i_1__4;
  wire n_0_pll_reset_asserted_i_2__2;
  wire n_0_pll_reset_asserted_i_3__3;
  wire n_0_pll_reset_asserted_i_4__0;
  wire n_0_pll_reset_asserted_reg;
  wire n_0_reset_time_out_i_10__0;
  wire n_0_reset_time_out_i_3__4;
  wire n_0_reset_time_out_i_5__3;
  wire n_0_reset_time_out_i_6__4;
  wire n_0_reset_time_out_i_7__4;
  wire n_0_reset_time_out_i_8__1;
  wire n_0_reset_time_out_i_9__0;
  wire n_0_reset_time_out_reg;
  wire n_0_run_phase_alignment_int_i_1__4;
  wire n_0_run_phase_alignment_int_i_2__3;
  wire n_0_run_phase_alignment_int_reg;
  wire n_0_run_phase_alignment_int_s3_reg;
  wire n_0_sync_CPLLLOCK;
  wire n_0_sync_mmcm_lock_reclocked;
  wire n_0_time_out_2ms_i_1__10;
  wire n_0_time_out_2ms_i_2__2;
  wire n_0_time_out_2ms_i_3__2;
  wire n_0_time_out_2ms_i_4;
  wire n_0_time_out_2ms_reg;
  wire n_0_time_out_500us_i_1__4;
  wire n_0_time_out_500us_i_2__4;
  wire n_0_time_out_500us_i_3__4;
  wire n_0_time_out_500us_reg;
  wire \n_0_time_out_counter[0]_i_1__10 ;
  wire \n_0_time_out_counter[0]_i_3__2 ;
  wire \n_0_time_out_counter[0]_i_4__2 ;
  wire \n_0_time_out_counter[0]_i_5 ;
  wire \n_0_time_out_counter[0]_i_6__10 ;
  wire \n_0_time_out_counter[0]_i_7__10 ;
  wire \n_0_time_out_counter[0]_i_8__10 ;
  wire \n_0_time_out_counter[0]_i_9__2 ;
  wire \n_0_time_out_counter[12]_i_2__10 ;
  wire \n_0_time_out_counter[12]_i_3__10 ;
  wire \n_0_time_out_counter[12]_i_4__10 ;
  wire \n_0_time_out_counter[12]_i_5__10 ;
  wire \n_0_time_out_counter[16]_i_2__10 ;
  wire \n_0_time_out_counter[4]_i_2__10 ;
  wire \n_0_time_out_counter[4]_i_3__10 ;
  wire \n_0_time_out_counter[4]_i_4__10 ;
  wire \n_0_time_out_counter[4]_i_5__10 ;
  wire \n_0_time_out_counter[8]_i_2__10 ;
  wire \n_0_time_out_counter[8]_i_3__10 ;
  wire \n_0_time_out_counter[8]_i_4__10 ;
  wire \n_0_time_out_counter[8]_i_5__10 ;
  wire \n_0_time_out_counter_reg[0]_i_2__10 ;
  wire \n_0_time_out_counter_reg[12]_i_1__10 ;
  wire \n_0_time_out_counter_reg[4]_i_1__10 ;
  wire \n_0_time_out_counter_reg[8]_i_1__10 ;
  wire n_0_time_out_wait_bypass_i_1__4;
  wire n_0_time_out_wait_bypass_reg;
  wire n_0_time_tlock_max_i_1__4;
  wire n_0_time_tlock_max_i_2__4;
  wire n_0_time_tlock_max_i_3__4;
  wire n_0_time_tlock_max_i_4__10;
  wire n_0_time_tlock_max_i_5__4;
  wire n_0_time_tlock_max_reg;
  wire n_0_tx_fsm_reset_done_int_i_1__4;
  wire n_0_tx_fsm_reset_done_int_i_2__3;
  wire n_0_tx_fsm_reset_done_int_i_3__4;
  wire n_0_tx_fsm_reset_done_int_i_4__0;
  wire n_0_tx_fsm_reset_done_int_s3_reg;
  wire \n_0_wait_bypass_count[0]_i_10__4 ;
  wire \n_0_wait_bypass_count[0]_i_1__4 ;
  wire \n_0_wait_bypass_count[0]_i_2__4 ;
  wire \n_0_wait_bypass_count[0]_i_4__4 ;
  wire \n_0_wait_bypass_count[0]_i_5__4 ;
  wire \n_0_wait_bypass_count[0]_i_6__4 ;
  wire \n_0_wait_bypass_count[0]_i_7__4 ;
  wire \n_0_wait_bypass_count[0]_i_8__4 ;
  wire \n_0_wait_bypass_count[0]_i_9__10 ;
  wire \n_0_wait_bypass_count[12]_i_2__4 ;
  wire \n_0_wait_bypass_count[12]_i_3__4 ;
  wire \n_0_wait_bypass_count[12]_i_4__4 ;
  wire \n_0_wait_bypass_count[12]_i_5__4 ;
  wire \n_0_wait_bypass_count[16]_i_2__4 ;
  wire \n_0_wait_bypass_count[4]_i_2__4 ;
  wire \n_0_wait_bypass_count[4]_i_3__4 ;
  wire \n_0_wait_bypass_count[4]_i_4__4 ;
  wire \n_0_wait_bypass_count[4]_i_5__4 ;
  wire \n_0_wait_bypass_count[8]_i_2__4 ;
  wire \n_0_wait_bypass_count[8]_i_3__4 ;
  wire \n_0_wait_bypass_count[8]_i_4__4 ;
  wire \n_0_wait_bypass_count[8]_i_5__4 ;
  wire \n_0_wait_bypass_count_reg[0]_i_3__4 ;
  wire \n_0_wait_bypass_count_reg[12]_i_1__4 ;
  wire \n_0_wait_bypass_count_reg[4]_i_1__4 ;
  wire \n_0_wait_bypass_count_reg[8]_i_1__4 ;
  wire \n_0_wait_time_cnt[1]_i_1__4 ;
  wire \n_0_wait_time_cnt[6]_i_1__4 ;
  wire \n_0_wait_time_cnt[6]_i_2__10 ;
  wire \n_0_wait_time_cnt[6]_i_4__4 ;
  wire \n_0_wait_time_cnt[6]_i_5__3 ;
  wire \n_0_wait_time_cnt[6]_i_6__2 ;
  wire n_1_sync_CPLLLOCK;
  wire n_1_sync_mmcm_lock_reclocked;
  wire \n_1_time_out_counter_reg[0]_i_2__10 ;
  wire \n_1_time_out_counter_reg[12]_i_1__10 ;
  wire \n_1_time_out_counter_reg[4]_i_1__10 ;
  wire \n_1_time_out_counter_reg[8]_i_1__10 ;
  wire \n_1_wait_bypass_count_reg[0]_i_3__4 ;
  wire \n_1_wait_bypass_count_reg[12]_i_1__4 ;
  wire \n_1_wait_bypass_count_reg[4]_i_1__4 ;
  wire \n_1_wait_bypass_count_reg[8]_i_1__4 ;
  wire \n_2_time_out_counter_reg[0]_i_2__10 ;
  wire \n_2_time_out_counter_reg[12]_i_1__10 ;
  wire \n_2_time_out_counter_reg[4]_i_1__10 ;
  wire \n_2_time_out_counter_reg[8]_i_1__10 ;
  wire \n_2_wait_bypass_count_reg[0]_i_3__4 ;
  wire \n_2_wait_bypass_count_reg[12]_i_1__4 ;
  wire \n_2_wait_bypass_count_reg[4]_i_1__4 ;
  wire \n_2_wait_bypass_count_reg[8]_i_1__4 ;
  wire \n_3_time_out_counter_reg[0]_i_2__10 ;
  wire \n_3_time_out_counter_reg[12]_i_1__10 ;
  wire \n_3_time_out_counter_reg[4]_i_1__10 ;
  wire \n_3_time_out_counter_reg[8]_i_1__10 ;
  wire \n_3_wait_bypass_count_reg[0]_i_3__4 ;
  wire \n_3_wait_bypass_count_reg[12]_i_1__4 ;
  wire \n_3_wait_bypass_count_reg[4]_i_1__4 ;
  wire \n_3_wait_bypass_count_reg[8]_i_1__4 ;
  wire \n_4_time_out_counter_reg[0]_i_2__10 ;
  wire \n_4_time_out_counter_reg[12]_i_1__10 ;
  wire \n_4_time_out_counter_reg[4]_i_1__10 ;
  wire \n_4_time_out_counter_reg[8]_i_1__10 ;
  wire \n_4_wait_bypass_count_reg[0]_i_3__4 ;
  wire \n_4_wait_bypass_count_reg[12]_i_1__4 ;
  wire \n_4_wait_bypass_count_reg[4]_i_1__4 ;
  wire \n_4_wait_bypass_count_reg[8]_i_1__4 ;
  wire \n_5_time_out_counter_reg[0]_i_2__10 ;
  wire \n_5_time_out_counter_reg[12]_i_1__10 ;
  wire \n_5_time_out_counter_reg[4]_i_1__10 ;
  wire \n_5_time_out_counter_reg[8]_i_1__10 ;
  wire \n_5_wait_bypass_count_reg[0]_i_3__4 ;
  wire \n_5_wait_bypass_count_reg[12]_i_1__4 ;
  wire \n_5_wait_bypass_count_reg[4]_i_1__4 ;
  wire \n_5_wait_bypass_count_reg[8]_i_1__4 ;
  wire \n_6_time_out_counter_reg[0]_i_2__10 ;
  wire \n_6_time_out_counter_reg[12]_i_1__10 ;
  wire \n_6_time_out_counter_reg[4]_i_1__10 ;
  wire \n_6_time_out_counter_reg[8]_i_1__10 ;
  wire \n_6_wait_bypass_count_reg[0]_i_3__4 ;
  wire \n_6_wait_bypass_count_reg[12]_i_1__4 ;
  wire \n_6_wait_bypass_count_reg[4]_i_1__4 ;
  wire \n_6_wait_bypass_count_reg[8]_i_1__4 ;
  wire \n_7_time_out_counter_reg[0]_i_2__10 ;
  wire \n_7_time_out_counter_reg[12]_i_1__10 ;
  wire \n_7_time_out_counter_reg[16]_i_1__10 ;
  wire \n_7_time_out_counter_reg[4]_i_1__10 ;
  wire \n_7_time_out_counter_reg[8]_i_1__10 ;
  wire \n_7_wait_bypass_count_reg[0]_i_3__4 ;
  wire \n_7_wait_bypass_count_reg[12]_i_1__4 ;
  wire \n_7_wait_bypass_count_reg[16]_i_1__4 ;
  wire \n_7_wait_bypass_count_reg[4]_i_1__4 ;
  wire \n_7_wait_bypass_count_reg[8]_i_1__4 ;
  wire [9:1]p_0_in__10;
  wire [5:1]p_0_in__9;
  wire run_phase_alignment_int;
  wire [16:0]time_out_counter_reg;
  wire time_out_wait_bypass_s2;
  wire time_out_wait_bypass_s3;
  wire tx_fsm_reset_done_int_s2;
  wire txresetdone_s2;
  wire txresetdone_s3;
  wire [16:0]wait_bypass_count_reg;
  wire [6:0]wait_time_cnt0__4;
  wire [6:0]wait_time_cnt_reg__0;
  wire [3:0]\NLW_time_out_counter_reg[16]_i_1__10_CO_UNCONNECTED ;
  wire [3:1]\NLW_time_out_counter_reg[16]_i_1__10_O_UNCONNECTED ;
  wire [3:0]\NLW_wait_bypass_count_reg[16]_i_1__4_CO_UNCONNECTED ;
  wire [3:1]\NLW_wait_bypass_count_reg[16]_i_1__4_O_UNCONNECTED ;

LUT3 #(
    .INIT(8'h74)) 
     CPLL_RESET_i_1__4
       (.I0(n_0_pll_reset_asserted_reg),
        .I1(\n_0_FSM_onehot_tx_state[3]_i_1__4 ),
        .I2(data_in),
        .O(n_0_CPLL_RESET_i_1__4));
FDRE #(
    .INIT(1'b0)) 
     CPLL_RESET_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_CPLL_RESET_i_1__4),
        .Q(data_in),
        .R(SOFT_RESET_IN));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_tx_state[10]_i_10__4 
       (.I0(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[6] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_10__4 ));
(* SOFT_HLUTNM = "soft_lutpair260" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_tx_state[10]_i_11__3 
       (.I0(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_11__3 ));
(* SOFT_HLUTNM = "soft_lutpair253" *) 
   LUT5 #(
    .INIT(32'hFFFFFFF4)) 
     \FSM_onehot_tx_state[10]_i_12__1 
       (.I0(n_0_reset_time_out_reg),
        .I1(n_0_time_tlock_max_reg),
        .I2(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I4(mmcm_lock_reclocked),
        .O(\n_0_FSM_onehot_tx_state[10]_i_12__1 ));
(* SOFT_HLUTNM = "soft_lutpair247" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \FSM_onehot_tx_state[10]_i_13__2 
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_13__2 ));
(* SOFT_HLUTNM = "soft_lutpair255" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \FSM_onehot_tx_state[10]_i_15__3 
       (.I0(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[2] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_15__3 ));
(* SOFT_HLUTNM = "soft_lutpair244" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_tx_state[10]_i_16__2 
       (.I0(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_16__2 ));
(* SOFT_HLUTNM = "soft_lutpair244" *) 
   LUT5 #(
    .INIT(32'h00000020)) 
     \FSM_onehot_tx_state[10]_i_2__4 
       (.I0(\n_0_FSM_onehot_tx_state[10]_i_8__3 ),
        .I1(time_out_wait_bypass_s3),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_2__4 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
     \FSM_onehot_tx_state[10]_i_3__4 
       (.I0(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I3(\n_0_wait_time_cnt[6]_i_2__10 ),
        .I4(n_0_pll_reset_asserted_i_4__0),
        .I5(run_phase_alignment_int),
        .O(\n_0_FSM_onehot_tx_state[10]_i_3__4 ));
LUT6 #(
    .INIT(64'hCD0DDD0D0000DD0D)) 
     \FSM_onehot_tx_state[10]_i_4__3 
       (.I0(\n_0_FSM_onehot_tx_state[10]_i_9__4 ),
        .I1(\n_0_FSM_onehot_tx_state[10]_i_10__4 ),
        .I2(\n_0_FSM_onehot_tx_state[10]_i_11__3 ),
        .I3(\n_0_FSM_onehot_tx_state[10]_i_12__1 ),
        .I4(\n_0_wait_time_cnt[6]_i_2__10 ),
        .I5(\n_0_FSM_onehot_tx_state[10]_i_13__2 ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_4__3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \FSM_onehot_tx_state[10]_i_6__4 
       (.I0(n_0_pll_reset_asserted_i_4__0),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[3] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_6__4 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_tx_state[10]_i_8__3 
       (.I0(n_0_tx_fsm_reset_done_int_i_3__4),
        .I1(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[6] ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_8__3 ));
LUT6 #(
    .INIT(64'h00000000000002FF)) 
     \FSM_onehot_tx_state[10]_i_9__4 
       (.I0(\n_0_FSM_onehot_tx_state[2]_i_5__2 ),
        .I1(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I2(txresetdone_s3),
        .I3(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I5(run_phase_alignment_int),
        .O(\n_0_FSM_onehot_tx_state[10]_i_9__4 ));
LUT6 #(
    .INIT(64'h0000080008080808)) 
     \FSM_onehot_tx_state[2]_i_1__4 
       (.I0(\n_0_FSM_onehot_tx_state[2]_i_2__2 ),
        .I1(\n_0_FSM_onehot_tx_state[2]_i_3__4 ),
        .I2(\n_0_FSM_onehot_tx_state[2]_i_4__3 ),
        .I3(n_0_time_out_2ms_reg),
        .I4(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[4] ),
        .O(\n_0_FSM_onehot_tx_state[2]_i_1__4 ));
LUT6 #(
    .INIT(64'hCFCFDFDFFFCFCFCF)) 
     \FSM_onehot_tx_state[2]_i_2__2 
       (.I0(\n_0_FSM_onehot_tx_state[2]_i_5__2 ),
        .I1(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I2(\n_0_wait_time_cnt[6]_i_5__3 ),
        .I3(time_out_wait_bypass_s3),
        .I4(run_phase_alignment_int),
        .I5(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(\n_0_FSM_onehot_tx_state[2]_i_2__2 ));
LUT6 #(
    .INIT(64'h0000005100111151)) 
     \FSM_onehot_tx_state[2]_i_3__4 
       (.I0(\n_0_FSM_onehot_tx_state[2]_i_6__2 ),
        .I1(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I2(\n_0_FSM_onehot_tx_state[7]_i_4__4 ),
        .I3(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I4(\n_0_FSM_onehot_tx_state[2]_i_7__0 ),
        .I5(\n_0_FSM_onehot_tx_state_reg[4] ),
        .O(\n_0_FSM_onehot_tx_state[2]_i_3__4 ));
(* SOFT_HLUTNM = "soft_lutpair259" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_tx_state[2]_i_4__3 
       (.I0(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[10] ),
        .O(\n_0_FSM_onehot_tx_state[2]_i_4__3 ));
LUT2 #(
    .INIT(4'hB)) 
     \FSM_onehot_tx_state[2]_i_5__2 
       (.I0(n_0_reset_time_out_reg),
        .I1(n_0_time_out_500us_reg),
        .O(\n_0_FSM_onehot_tx_state[2]_i_5__2 ));
(* SOFT_HLUTNM = "soft_lutpair263" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_tx_state[2]_i_6__2 
       (.I0(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[5] ),
        .O(\n_0_FSM_onehot_tx_state[2]_i_6__2 ));
(* SOFT_HLUTNM = "soft_lutpair266" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_tx_state[2]_i_7__0 
       (.I0(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I1(run_phase_alignment_int),
        .O(\n_0_FSM_onehot_tx_state[2]_i_7__0 ));
LUT6 #(
    .INIT(64'h0000000000000800)) 
     \FSM_onehot_tx_state[3]_i_1__4 
       (.I0(n_0_tx_fsm_reset_done_int_i_4__0),
        .I1(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I3(\n_0_FSM_onehot_tx_state[8]_i_2__4 ),
        .I4(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[4] ),
        .O(\n_0_FSM_onehot_tx_state[3]_i_1__4 ));
LUT6 #(
    .INIT(64'h0000000000000800)) 
     \FSM_onehot_tx_state[4]_i_1__4 
       (.I0(n_0_tx_fsm_reset_done_int_i_4__0),
        .I1(\n_0_FSM_onehot_tx_state[8]_i_2__4 ),
        .I2(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[2] ),
        .O(\n_0_FSM_onehot_tx_state[4]_i_1__4 ));
LUT6 #(
    .INIT(64'h0000004000000000)) 
     \FSM_onehot_tx_state[5]_i_1__4 
       (.I0(run_phase_alignment_int),
        .I1(n_0_tx_fsm_reset_done_int_i_4__0),
        .I2(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I4(n_0_time_out_2ms_reg),
        .I5(\n_0_FSM_onehot_tx_state[7]_i_3__4 ),
        .O(\n_0_FSM_onehot_tx_state[5]_i_1__4 ));
LUT6 #(
    .INIT(64'h0000010000000000)) 
     \FSM_onehot_tx_state[6]_i_1__4 
       (.I0(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I2(n_0_tx_fsm_reset_done_int_i_3__4),
        .I3(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I5(\n_0_FSM_onehot_tx_state[6]_i_2__3 ),
        .O(\n_0_FSM_onehot_tx_state[6]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair252" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_tx_state[6]_i_2__3 
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[6] ),
        .O(\n_0_FSM_onehot_tx_state[6]_i_2__3 ));
LUT6 #(
    .INIT(64'h0000000010000000)) 
     \FSM_onehot_tx_state[7]_i_1__4 
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I3(\n_0_FSM_onehot_tx_state[7]_i_2__4 ),
        .I4(\n_0_FSM_onehot_tx_state[7]_i_3__4 ),
        .I5(\n_0_FSM_onehot_tx_state[7]_i_4__4 ),
        .O(\n_0_FSM_onehot_tx_state[7]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair258" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_tx_state[7]_i_2__4 
       (.I0(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .O(\n_0_FSM_onehot_tx_state[7]_i_2__4 ));
(* SOFT_HLUTNM = "soft_lutpair259" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \FSM_onehot_tx_state[7]_i_3__4 
       (.I0(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[1] ),
        .O(\n_0_FSM_onehot_tx_state[7]_i_3__4 ));
(* SOFT_HLUTNM = "soft_lutpair253" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \FSM_onehot_tx_state[7]_i_4__4 
       (.I0(n_0_time_tlock_max_reg),
        .I1(n_0_reset_time_out_reg),
        .I2(mmcm_lock_reclocked),
        .O(\n_0_FSM_onehot_tx_state[7]_i_4__4 ));
LUT6 #(
    .INIT(64'h0000000000001000)) 
     \FSM_onehot_tx_state[8]_i_1__4 
       (.I0(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I3(\n_0_FSM_onehot_tx_state[8]_i_2__4 ),
        .I4(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I5(\n_0_FSM_onehot_tx_state[8]_i_3__1 ),
        .O(\n_0_FSM_onehot_tx_state[8]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair260" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_tx_state[8]_i_2__4 
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_tx_state_reg[10] ),
        .O(\n_0_FSM_onehot_tx_state[8]_i_2__4 ));
(* SOFT_HLUTNM = "soft_lutpair255" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \FSM_onehot_tx_state[8]_i_3__1 
       (.I0(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[3] ),
        .O(\n_0_FSM_onehot_tx_state[8]_i_3__1 ));
LUT6 #(
    .INIT(64'h0008000800000008)) 
     \FSM_onehot_tx_state[9]_i_1__4 
       (.I0(\n_0_FSM_onehot_tx_state[10]_i_8__3 ),
        .I1(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I4(n_0_time_out_500us_reg),
        .I5(n_0_reset_time_out_reg),
        .O(\n_0_FSM_onehot_tx_state[9]_i_1__4 ));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[10] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[10]_i_2__4 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[10] ),
        .R(SOFT_RESET_IN));
FDSE #(
    .INIT(1'b1)) 
     \FSM_onehot_tx_state_reg[1] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(1'b0),
        .Q(\n_0_FSM_onehot_tx_state_reg[1] ),
        .S(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[2] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[2]_i_1__4 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[2] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[3] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[3]_i_1__4 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[3] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[4] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[4]_i_1__4 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[4] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[5] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[5]_i_1__4 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[5] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[6] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[6]_i_1__4 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[6] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[7] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[7]_i_1__4 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[7] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[8] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[8]_i_1__4 ),
        .Q(\n_0_FSM_onehot_tx_state_reg[8] ),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_tx_state_reg[9] 
       (.C(SYSCLK_IN),
        .CE(n_0_sync_CPLLLOCK),
        .D(\n_0_FSM_onehot_tx_state[9]_i_1__4 ),
        .Q(run_phase_alignment_int),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'hFFFFF7FF00000080)) 
     TXUSERRDY_i_1__4
       (.I0(n_0_TXUSERRDY_i_2__4),
        .I1(\n_0_FSM_onehot_tx_state[8]_i_2__4 ),
        .I2(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I4(n_0_pll_reset_asserted_i_3__3),
        .I5(O2),
        .O(n_0_TXUSERRDY_i_1__4));
(* SOFT_HLUTNM = "soft_lutpair254" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     TXUSERRDY_i_2__4
       (.I0(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[5] ),
        .O(n_0_TXUSERRDY_i_2__4));
FDRE #(
    .INIT(1'b0)) 
     TXUSERRDY_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_TXUSERRDY_i_1__4),
        .Q(O2),
        .R(SOFT_RESET_IN));
(* SOFT_HLUTNM = "soft_lutpair251" *) 
   LUT5 #(
    .INIT(32'hFFF70020)) 
     gttxreset_i_i_1__4
       (.I0(n_0_gttxreset_i_i_2__4),
        .I1(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I4(O1),
        .O(n_0_gttxreset_i_i_1__4));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     gttxreset_i_i_2__4
       (.I0(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I2(\n_0_FSM_onehot_tx_state[8]_i_2__4 ),
        .I3(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[3] ),
        .O(n_0_gttxreset_i_i_2__4));
FDRE #(
    .INIT(1'b0)) 
     gttxreset_i_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_gttxreset_i_i_1__4),
        .Q(O1),
        .R(SOFT_RESET_IN));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair267" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \init_wait_count[0]_i_1__4 
       (.I0(init_wait_count_reg__0[0]),
        .O(\n_0_init_wait_count[0]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair267" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \init_wait_count[1]_i_1__4 
       (.I0(init_wait_count_reg__0[1]),
        .I1(init_wait_count_reg__0[0]),
        .O(p_0_in__9[1]));
(* SOFT_HLUTNM = "soft_lutpair265" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \init_wait_count[2]_i_1__4 
       (.I0(init_wait_count_reg__0[2]),
        .I1(init_wait_count_reg__0[0]),
        .I2(init_wait_count_reg__0[1]),
        .O(p_0_in__9[2]));
(* SOFT_HLUTNM = "soft_lutpair249" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \init_wait_count[3]_i_1__4 
       (.I0(init_wait_count_reg__0[3]),
        .I1(init_wait_count_reg__0[1]),
        .I2(init_wait_count_reg__0[0]),
        .I3(init_wait_count_reg__0[2]),
        .O(p_0_in__9[3]));
(* SOFT_HLUTNM = "soft_lutpair249" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \init_wait_count[4]_i_1__4 
       (.I0(init_wait_count_reg__0[4]),
        .I1(init_wait_count_reg__0[2]),
        .I2(init_wait_count_reg__0[0]),
        .I3(init_wait_count_reg__0[1]),
        .I4(init_wait_count_reg__0[3]),
        .O(p_0_in__9[4]));
LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFFFF)) 
     \init_wait_count[5]_i_1__4 
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[4]),
        .I2(init_wait_count_reg__0[3]),
        .I3(init_wait_count_reg__0[0]),
        .I4(init_wait_count_reg__0[1]),
        .I5(init_wait_count_reg__0[2]),
        .O(\n_0_init_wait_count[5]_i_1__4 ));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \init_wait_count[5]_i_2__4 
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[3]),
        .I2(init_wait_count_reg__0[1]),
        .I3(init_wait_count_reg__0[0]),
        .I4(init_wait_count_reg__0[2]),
        .I5(init_wait_count_reg__0[4]),
        .O(p_0_in__9[5]));
(* counter = "56" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__4 ),
        .CLR(SOFT_RESET_IN),
        .D(\n_0_init_wait_count[0]_i_1__4 ),
        .Q(init_wait_count_reg__0[0]));
(* counter = "56" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__4 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__9[1]),
        .Q(init_wait_count_reg__0[1]));
(* counter = "56" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__4 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__9[2]),
        .Q(init_wait_count_reg__0[2]));
(* counter = "56" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__4 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__9[3]),
        .Q(init_wait_count_reg__0[3]));
(* counter = "56" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__4 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__9[4]),
        .Q(init_wait_count_reg__0[4]));
(* counter = "56" *) 
   FDCE #(
    .INIT(1'b0)) 
     \init_wait_count_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_init_wait_count[5]_i_1__4 ),
        .CLR(SOFT_RESET_IN),
        .D(p_0_in__9[5]),
        .Q(init_wait_count_reg__0[5]));
LUT6 #(
    .INIT(64'hFFFFFFFF00000200)) 
     init_wait_done_i_1__4
       (.I0(init_wait_count_reg__0[5]),
        .I1(init_wait_count_reg__0[4]),
        .I2(init_wait_count_reg__0[3]),
        .I3(n_0_init_wait_done_i_2__4),
        .I4(init_wait_count_reg__0[2]),
        .I5(n_0_init_wait_done_reg),
        .O(n_0_init_wait_done_i_1__4));
(* SOFT_HLUTNM = "soft_lutpair265" *) 
   LUT2 #(
    .INIT(4'h8)) 
     init_wait_done_i_2__4
       (.I0(init_wait_count_reg__0[1]),
        .I1(init_wait_count_reg__0[0]),
        .O(n_0_init_wait_done_i_2__4));
FDCE #(
    .INIT(1'b0)) 
     init_wait_done_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .CLR(SOFT_RESET_IN),
        .D(n_0_init_wait_done_i_1__4),
        .Q(n_0_init_wait_done_reg));
LUT1 #(
    .INIT(2'h1)) 
     \mmcm_lock_count[0]_i_1__4 
       (.I0(mmcm_lock_count_reg__0[0]),
        .O(\n_0_mmcm_lock_count[0]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair261" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \mmcm_lock_count[1]_i_1__4 
       (.I0(mmcm_lock_count_reg__0[1]),
        .I1(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__10[1]));
(* SOFT_HLUTNM = "soft_lutpair261" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \mmcm_lock_count[2]_i_1__4 
       (.I0(mmcm_lock_count_reg__0[2]),
        .I1(mmcm_lock_count_reg__0[1]),
        .I2(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__10[2]));
(* SOFT_HLUTNM = "soft_lutpair248" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \mmcm_lock_count[3]_i_1__4 
       (.I0(mmcm_lock_count_reg__0[3]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[1]),
        .I3(mmcm_lock_count_reg__0[2]),
        .O(p_0_in__10[3]));
(* SOFT_HLUTNM = "soft_lutpair248" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \mmcm_lock_count[4]_i_1__4 
       (.I0(mmcm_lock_count_reg__0[4]),
        .I1(mmcm_lock_count_reg__0[3]),
        .I2(mmcm_lock_count_reg__0[2]),
        .I3(mmcm_lock_count_reg__0[1]),
        .I4(mmcm_lock_count_reg__0[0]),
        .O(p_0_in__10[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \mmcm_lock_count[5]_i_1__4 
       (.I0(mmcm_lock_count_reg__0[5]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[1]),
        .I3(mmcm_lock_count_reg__0[2]),
        .I4(mmcm_lock_count_reg__0[3]),
        .I5(mmcm_lock_count_reg__0[4]),
        .O(p_0_in__10[5]));
(* SOFT_HLUTNM = "soft_lutpair262" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \mmcm_lock_count[6]_i_1__4 
       (.I0(\n_0_mmcm_lock_count[9]_i_4__4 ),
        .I1(mmcm_lock_count_reg__0[6]),
        .O(p_0_in__10[6]));
(* SOFT_HLUTNM = "soft_lutpair262" *) 
   LUT3 #(
    .INIT(8'h9A)) 
     \mmcm_lock_count[7]_i_1__4 
       (.I0(mmcm_lock_count_reg__0[7]),
        .I1(\n_0_mmcm_lock_count[9]_i_4__4 ),
        .I2(mmcm_lock_count_reg__0[6]),
        .O(p_0_in__10[7]));
(* SOFT_HLUTNM = "soft_lutpair246" *) 
   LUT4 #(
    .INIT(16'hA6AA)) 
     \mmcm_lock_count[8]_i_1__4 
       (.I0(mmcm_lock_count_reg__0[8]),
        .I1(mmcm_lock_count_reg__0[6]),
        .I2(\n_0_mmcm_lock_count[9]_i_4__4 ),
        .I3(mmcm_lock_count_reg__0[7]),
        .O(p_0_in__10[8]));
LUT5 #(
    .INIT(32'hF7FFFFFF)) 
     \mmcm_lock_count[9]_i_2__4 
       (.I0(mmcm_lock_count_reg__0[8]),
        .I1(mmcm_lock_count_reg__0[6]),
        .I2(\n_0_mmcm_lock_count[9]_i_4__4 ),
        .I3(mmcm_lock_count_reg__0[7]),
        .I4(mmcm_lock_count_reg__0[9]),
        .O(\n_0_mmcm_lock_count[9]_i_2__4 ));
(* SOFT_HLUTNM = "soft_lutpair246" *) 
   LUT5 #(
    .INIT(32'hA6AAAAAA)) 
     \mmcm_lock_count[9]_i_3__4 
       (.I0(mmcm_lock_count_reg__0[9]),
        .I1(mmcm_lock_count_reg__0[7]),
        .I2(\n_0_mmcm_lock_count[9]_i_4__4 ),
        .I3(mmcm_lock_count_reg__0[6]),
        .I4(mmcm_lock_count_reg__0[8]),
        .O(p_0_in__10[9]));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \mmcm_lock_count[9]_i_4__4 
       (.I0(mmcm_lock_count_reg__0[1]),
        .I1(mmcm_lock_count_reg__0[0]),
        .I2(mmcm_lock_count_reg__0[4]),
        .I3(mmcm_lock_count_reg__0[5]),
        .I4(mmcm_lock_count_reg__0[2]),
        .I5(mmcm_lock_count_reg__0[3]),
        .O(\n_0_mmcm_lock_count[9]_i_4__4 ));
(* counter = "58" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__4 ),
        .D(\n_0_mmcm_lock_count[0]_i_1__4 ),
        .Q(mmcm_lock_count_reg__0[0]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "58" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__4 ),
        .D(p_0_in__10[1]),
        .Q(mmcm_lock_count_reg__0[1]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "58" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__4 ),
        .D(p_0_in__10[2]),
        .Q(mmcm_lock_count_reg__0[2]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "58" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__4 ),
        .D(p_0_in__10[3]),
        .Q(mmcm_lock_count_reg__0[3]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "58" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__4 ),
        .D(p_0_in__10[4]),
        .Q(mmcm_lock_count_reg__0[4]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "58" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__4 ),
        .D(p_0_in__10[5]),
        .Q(mmcm_lock_count_reg__0[5]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "58" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__4 ),
        .D(p_0_in__10[6]),
        .Q(mmcm_lock_count_reg__0[6]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "58" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[7] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__4 ),
        .D(p_0_in__10[7]),
        .Q(mmcm_lock_count_reg__0[7]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "58" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[8] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__4 ),
        .D(p_0_in__10[8]),
        .Q(mmcm_lock_count_reg__0[8]),
        .R(n_0_sync_mmcm_lock_reclocked));
(* counter = "58" *) 
   FDRE #(
    .INIT(1'b0)) 
     \mmcm_lock_count_reg[9] 
       (.C(SYSCLK_IN),
        .CE(\n_0_mmcm_lock_count[9]_i_2__4 ),
        .D(p_0_in__10[9]),
        .Q(mmcm_lock_count_reg__0[9]),
        .R(n_0_sync_mmcm_lock_reclocked));
LUT2 #(
    .INIT(4'h2)) 
     mmcm_lock_reclocked_i_2__4
       (.I0(mmcm_lock_count_reg__0[6]),
        .I1(\n_0_mmcm_lock_count[9]_i_4__4 ),
        .O(n_0_mmcm_lock_reclocked_i_2__4));
FDRE #(
    .INIT(1'b0)) 
     mmcm_lock_reclocked_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_1_sync_mmcm_lock_reclocked),
        .Q(mmcm_lock_reclocked),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFF0000FEFF0010)) 
     pll_reset_asserted_i_1__4
       (.I0(n_0_pll_reset_asserted_i_2__2),
        .I1(n_0_pll_reset_asserted_i_3__3),
        .I2(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I4(n_0_pll_reset_asserted_reg),
        .I5(n_0_pll_reset_asserted_i_4__0),
        .O(n_0_pll_reset_asserted_i_1__4));
(* SOFT_HLUTNM = "soft_lutpair266" *) 
   LUT2 #(
    .INIT(4'hE)) 
     pll_reset_asserted_i_2__2
       (.I0(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I1(run_phase_alignment_int),
        .O(n_0_pll_reset_asserted_i_2__2));
(* SOFT_HLUTNM = "soft_lutpair263" *) 
   LUT2 #(
    .INIT(4'hE)) 
     pll_reset_asserted_i_3__3
       (.I0(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[3] ),
        .O(n_0_pll_reset_asserted_i_3__3));
(* SOFT_HLUTNM = "soft_lutpair247" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     pll_reset_asserted_i_4__0
       (.I0(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[6] ),
        .O(n_0_pll_reset_asserted_i_4__0));
FDRE #(
    .INIT(1'b0)) 
     pll_reset_asserted_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_pll_reset_asserted_i_1__4),
        .Q(n_0_pll_reset_asserted_reg),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'h0000000000004000)) 
     reset_time_out_i_10__0
       (.I0(\n_0_FSM_onehot_tx_state[2]_i_7__0 ),
        .I1(\n_0_wait_time_cnt[6]_i_5__3 ),
        .I2(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I3(n_0_init_wait_done_reg),
        .I4(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[10] ),
        .O(n_0_reset_time_out_i_10__0));
LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
     reset_time_out_i_3__4
       (.I0(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I2(n_0_init_wait_done_reg),
        .I3(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I4(n_0_reset_time_out_i_8__1),
        .I5(n_0_reset_time_out_i_9__0),
        .O(n_0_reset_time_out_i_3__4));
(* SOFT_HLUTNM = "soft_lutpair252" *) 
   LUT5 #(
    .INIT(32'h00000116)) 
     reset_time_out_i_5__3
       (.I0(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I1(run_phase_alignment_int),
        .I2(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[4] ),
        .O(n_0_reset_time_out_i_5__3));
LUT6 #(
    .INIT(64'hBBAABBBABBBABBBA)) 
     reset_time_out_i_6__4
       (.I0(\n_0_FSM_onehot_tx_state[2]_i_6__2 ),
        .I1(n_0_reset_time_out_i_10__0),
        .I2(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I4(\n_0_wait_time_cnt[6]_i_5__3 ),
        .I5(\n_0_FSM_onehot_tx_state[10]_i_11__3 ),
        .O(n_0_reset_time_out_i_6__4));
LUT6 #(
    .INIT(64'h00000000FFF800F8)) 
     reset_time_out_i_7__4
       (.I0(txresetdone_s3),
        .I1(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I4(mmcm_lock_reclocked),
        .I5(\n_0_FSM_onehot_tx_state_reg[4] ),
        .O(n_0_reset_time_out_i_7__4));
(* SOFT_HLUTNM = "soft_lutpair256" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     reset_time_out_i_8__1
       (.I0(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I2(run_phase_alignment_int),
        .I3(\n_0_FSM_onehot_tx_state_reg[8] ),
        .O(n_0_reset_time_out_i_8__1));
LUT6 #(
    .INIT(64'h0000000400000000)) 
     reset_time_out_i_9__0
       (.I0(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I1(\n_0_FSM_onehot_tx_state[8]_i_2__4 ),
        .I2(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[2] ),
        .O(n_0_reset_time_out_i_9__0));
FDRE #(
    .INIT(1'b0)) 
     reset_time_out_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_1_sync_CPLLLOCK),
        .Q(n_0_reset_time_out_reg),
        .R(SOFT_RESET_IN));
LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
     run_phase_alignment_int_i_1__4
       (.I0(run_phase_alignment_int),
        .I1(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I3(\n_0_wait_time_cnt[6]_i_5__3 ),
        .I4(n_0_run_phase_alignment_int_i_2__3),
        .I5(n_0_run_phase_alignment_int_reg),
        .O(n_0_run_phase_alignment_int_i_1__4));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEF)) 
     run_phase_alignment_int_i_2__3
       (.I0(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I3(run_phase_alignment_int),
        .I4(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[3] ),
        .O(n_0_run_phase_alignment_int_i_2__3));
FDRE #(
    .INIT(1'b0)) 
     run_phase_alignment_int_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_run_phase_alignment_int_i_1__4),
        .Q(n_0_run_phase_alignment_int_reg),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     run_phase_alignment_int_s3_reg
       (.C(gt5_txusrclk_in),
        .CE(1'b1),
        .D(data_out),
        .Q(n_0_run_phase_alignment_int_s3_reg),
        .R(1'b0));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_20 sync_CPLLLOCK
       (.E(n_0_sync_CPLLLOCK),
        .I1(\n_0_FSM_onehot_tx_state[10]_i_3__4 ),
        .I10(\n_0_FSM_onehot_tx_state[10]_i_16__2 ),
        .I11(n_0_time_out_2ms_reg),
        .I12(n_0_tx_fsm_reset_done_int_i_4__0),
        .I13(n_0_reset_time_out_i_7__4),
        .I14(n_0_reset_time_out_i_3__4),
        .I15(n_0_reset_time_out_i_5__3),
        .I16(n_0_reset_time_out_i_6__4),
        .I17(n_0_reset_time_out_reg),
        .I2(\n_0_FSM_onehot_tx_state[10]_i_4__3 ),
        .I3(\n_0_FSM_onehot_tx_state[10]_i_6__4 ),
        .I4(\n_0_FSM_onehot_tx_state[10]_i_15__3 ),
        .I5(n_0_pll_reset_asserted_i_4__0),
        .I6(n_0_init_wait_done_reg),
        .I7(\n_0_FSM_onehot_tx_state[8]_i_3__1 ),
        .I8(n_0_pll_reset_asserted_reg),
        .I9(\n_0_FSM_onehot_tx_state[8]_i_2__4 ),
        .O1(n_1_sync_CPLLLOCK),
        .Q({\n_0_FSM_onehot_tx_state_reg[10] ,run_phase_alignment_int,\n_0_FSM_onehot_tx_state_reg[8] ,\n_0_FSM_onehot_tx_state_reg[6] ,\n_0_FSM_onehot_tx_state_reg[4] ,\n_0_FSM_onehot_tx_state_reg[2] ,\n_0_FSM_onehot_tx_state_reg[1] }),
        .SYSCLK_IN(SYSCLK_IN),
        .gt5_cplllock_out(gt5_cplllock_out));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_21 sync_TXRESETDONE
       (.SYSCLK_IN(SYSCLK_IN),
        .data_out(txresetdone_s2),
        .gt5_txresetdone_out(gt5_txresetdone_out));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_22 sync_mmcm_lock_reclocked
       (.I1(n_0_mmcm_lock_reclocked_i_2__4),
        .O1(n_1_sync_mmcm_lock_reclocked),
        .Q(mmcm_lock_count_reg__0[9:7]),
        .SR(n_0_sync_mmcm_lock_reclocked),
        .SYSCLK_IN(SYSCLK_IN),
        .mmcm_lock_reclocked(mmcm_lock_reclocked));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_23 sync_run_phase_alignment_int
       (.data_in(n_0_run_phase_alignment_int_reg),
        .data_out(data_out),
        .gt5_txusrclk_in(gt5_txusrclk_in));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_24 sync_time_out_wait_bypass
       (.SYSCLK_IN(SYSCLK_IN),
        .data_in(n_0_time_out_wait_bypass_reg),
        .data_out(time_out_wait_bypass_s2));
gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_25 sync_tx_fsm_reset_done_int
       (.GT5_TX_FSM_RESET_DONE_OUT(GT5_TX_FSM_RESET_DONE_OUT),
        .data_out(tx_fsm_reset_done_int_s2),
        .gt5_txusrclk_in(gt5_txusrclk_in));
LUT6 #(
    .INIT(64'h00000000ABAAAAAA)) 
     time_out_2ms_i_1__10
       (.I0(n_0_time_out_2ms_reg),
        .I1(time_out_counter_reg[11]),
        .I2(time_out_counter_reg[6]),
        .I3(n_0_time_out_2ms_i_2__2),
        .I4(n_0_time_out_2ms_i_3__2),
        .I5(n_0_reset_time_out_reg),
        .O(n_0_time_out_2ms_i_1__10));
LUT5 #(
    .INIT(32'h00010000)) 
     time_out_2ms_i_2__2
       (.I0(n_0_time_out_2ms_i_4),
        .I1(\n_0_time_out_counter[0]_i_3__2 ),
        .I2(time_out_counter_reg[13]),
        .I3(time_out_counter_reg[8]),
        .I4(time_out_counter_reg[16]),
        .O(n_0_time_out_2ms_i_2__2));
LUT4 #(
    .INIT(16'h0004)) 
     time_out_2ms_i_3__2
       (.I0(time_out_counter_reg[12]),
        .I1(time_out_counter_reg[5]),
        .I2(time_out_counter_reg[4]),
        .I3(time_out_counter_reg[3]),
        .O(n_0_time_out_2ms_i_3__2));
(* SOFT_HLUTNM = "soft_lutpair257" *) 
   LUT4 #(
    .INIT(16'hEFFF)) 
     time_out_2ms_i_4
       (.I0(time_out_counter_reg[14]),
        .I1(time_out_counter_reg[0]),
        .I2(time_out_counter_reg[9]),
        .I3(time_out_counter_reg[7]),
        .O(n_0_time_out_2ms_i_4));
FDRE #(
    .INIT(1'b0)) 
     time_out_2ms_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_out_2ms_i_1__10),
        .Q(n_0_time_out_2ms_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000AAAAEAAA)) 
     time_out_500us_i_1__4
       (.I0(n_0_time_out_500us_reg),
        .I1(n_0_time_out_500us_i_2__4),
        .I2(n_0_time_tlock_max_i_3__4),
        .I3(time_out_counter_reg[8]),
        .I4(time_out_counter_reg[10]),
        .I5(n_0_reset_time_out_reg),
        .O(n_0_time_out_500us_i_1__4));
LUT6 #(
    .INIT(64'h0000020000000000)) 
     time_out_500us_i_2__4
       (.I0(n_0_time_out_500us_i_3__4),
        .I1(time_out_counter_reg[15]),
        .I2(time_out_counter_reg[0]),
        .I3(time_out_counter_reg[14]),
        .I4(time_out_counter_reg[9]),
        .I5(time_out_counter_reg[13]),
        .O(n_0_time_out_500us_i_2__4));
(* SOFT_HLUTNM = "soft_lutpair245" *) 
   LUT2 #(
    .INIT(4'h2)) 
     time_out_500us_i_3__4
       (.I0(time_out_counter_reg[5]),
        .I1(time_out_counter_reg[12]),
        .O(n_0_time_out_500us_i_3__4));
FDRE #(
    .INIT(1'b0)) 
     time_out_500us_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_out_500us_i_1__4),
        .Q(n_0_time_out_500us_reg),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFFFFFFFB)) 
     \time_out_counter[0]_i_1__10 
       (.I0(\n_0_time_out_counter[0]_i_3__2 ),
        .I1(time_out_counter_reg[16]),
        .I2(time_out_counter_reg[8]),
        .I3(\n_0_time_out_counter[0]_i_4__2 ),
        .I4(\n_0_time_out_counter[0]_i_5 ),
        .O(\n_0_time_out_counter[0]_i_1__10 ));
LUT4 #(
    .INIT(16'hEFFF)) 
     \time_out_counter[0]_i_3__2 
       (.I0(time_out_counter_reg[1]),
        .I1(time_out_counter_reg[2]),
        .I2(time_out_counter_reg[15]),
        .I3(time_out_counter_reg[10]),
        .O(\n_0_time_out_counter[0]_i_3__2 ));
(* SOFT_HLUTNM = "soft_lutpair245" *) 
   LUT5 #(
    .INIT(32'hFFFEFFFF)) 
     \time_out_counter[0]_i_4__2 
       (.I0(time_out_counter_reg[13]),
        .I1(time_out_counter_reg[6]),
        .I2(time_out_counter_reg[12]),
        .I3(time_out_counter_reg[11]),
        .I4(time_out_counter_reg[5]),
        .O(\n_0_time_out_counter[0]_i_4__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
     \time_out_counter[0]_i_5 
       (.I0(time_out_counter_reg[7]),
        .I1(time_out_counter_reg[9]),
        .I2(time_out_counter_reg[0]),
        .I3(time_out_counter_reg[14]),
        .I4(time_out_counter_reg[4]),
        .I5(time_out_counter_reg[3]),
        .O(\n_0_time_out_counter[0]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_6__10 
       (.I0(time_out_counter_reg[3]),
        .O(\n_0_time_out_counter[0]_i_6__10 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_7__10 
       (.I0(time_out_counter_reg[2]),
        .O(\n_0_time_out_counter[0]_i_7__10 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[0]_i_8__10 
       (.I0(time_out_counter_reg[1]),
        .O(\n_0_time_out_counter[0]_i_8__10 ));
LUT1 #(
    .INIT(2'h1)) 
     \time_out_counter[0]_i_9__2 
       (.I0(time_out_counter_reg[0]),
        .O(\n_0_time_out_counter[0]_i_9__2 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_2__10 
       (.I0(time_out_counter_reg[15]),
        .O(\n_0_time_out_counter[12]_i_2__10 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_3__10 
       (.I0(time_out_counter_reg[14]),
        .O(\n_0_time_out_counter[12]_i_3__10 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_4__10 
       (.I0(time_out_counter_reg[13]),
        .O(\n_0_time_out_counter[12]_i_4__10 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[12]_i_5__10 
       (.I0(time_out_counter_reg[12]),
        .O(\n_0_time_out_counter[12]_i_5__10 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[16]_i_2__10 
       (.I0(time_out_counter_reg[16]),
        .O(\n_0_time_out_counter[16]_i_2__10 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_2__10 
       (.I0(time_out_counter_reg[7]),
        .O(\n_0_time_out_counter[4]_i_2__10 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_3__10 
       (.I0(time_out_counter_reg[6]),
        .O(\n_0_time_out_counter[4]_i_3__10 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_4__10 
       (.I0(time_out_counter_reg[5]),
        .O(\n_0_time_out_counter[4]_i_4__10 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[4]_i_5__10 
       (.I0(time_out_counter_reg[4]),
        .O(\n_0_time_out_counter[4]_i_5__10 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_2__10 
       (.I0(time_out_counter_reg[11]),
        .O(\n_0_time_out_counter[8]_i_2__10 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_3__10 
       (.I0(time_out_counter_reg[10]),
        .O(\n_0_time_out_counter[8]_i_3__10 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_4__10 
       (.I0(time_out_counter_reg[9]),
        .O(\n_0_time_out_counter[8]_i_4__10 ));
LUT1 #(
    .INIT(2'h2)) 
     \time_out_counter[8]_i_5__10 
       (.I0(time_out_counter_reg[8]),
        .O(\n_0_time_out_counter[8]_i_5__10 ));
(* counter = "57" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__10 ),
        .D(\n_7_time_out_counter_reg[0]_i_2__10 ),
        .Q(time_out_counter_reg[0]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[0]_i_2__10 
       (.CI(1'b0),
        .CO({\n_0_time_out_counter_reg[0]_i_2__10 ,\n_1_time_out_counter_reg[0]_i_2__10 ,\n_2_time_out_counter_reg[0]_i_2__10 ,\n_3_time_out_counter_reg[0]_i_2__10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_time_out_counter_reg[0]_i_2__10 ,\n_5_time_out_counter_reg[0]_i_2__10 ,\n_6_time_out_counter_reg[0]_i_2__10 ,\n_7_time_out_counter_reg[0]_i_2__10 }),
        .S({\n_0_time_out_counter[0]_i_6__10 ,\n_0_time_out_counter[0]_i_7__10 ,\n_0_time_out_counter[0]_i_8__10 ,\n_0_time_out_counter[0]_i_9__2 }));
(* counter = "57" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[10] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__10 ),
        .D(\n_5_time_out_counter_reg[8]_i_1__10 ),
        .Q(time_out_counter_reg[10]),
        .R(n_0_reset_time_out_reg));
(* counter = "57" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[11] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__10 ),
        .D(\n_4_time_out_counter_reg[8]_i_1__10 ),
        .Q(time_out_counter_reg[11]),
        .R(n_0_reset_time_out_reg));
(* counter = "57" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[12] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__10 ),
        .D(\n_7_time_out_counter_reg[12]_i_1__10 ),
        .Q(time_out_counter_reg[12]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[12]_i_1__10 
       (.CI(\n_0_time_out_counter_reg[8]_i_1__10 ),
        .CO({\n_0_time_out_counter_reg[12]_i_1__10 ,\n_1_time_out_counter_reg[12]_i_1__10 ,\n_2_time_out_counter_reg[12]_i_1__10 ,\n_3_time_out_counter_reg[12]_i_1__10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[12]_i_1__10 ,\n_5_time_out_counter_reg[12]_i_1__10 ,\n_6_time_out_counter_reg[12]_i_1__10 ,\n_7_time_out_counter_reg[12]_i_1__10 }),
        .S({\n_0_time_out_counter[12]_i_2__10 ,\n_0_time_out_counter[12]_i_3__10 ,\n_0_time_out_counter[12]_i_4__10 ,\n_0_time_out_counter[12]_i_5__10 }));
(* counter = "57" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[13] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__10 ),
        .D(\n_6_time_out_counter_reg[12]_i_1__10 ),
        .Q(time_out_counter_reg[13]),
        .R(n_0_reset_time_out_reg));
(* counter = "57" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[14] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__10 ),
        .D(\n_5_time_out_counter_reg[12]_i_1__10 ),
        .Q(time_out_counter_reg[14]),
        .R(n_0_reset_time_out_reg));
(* counter = "57" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[15] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__10 ),
        .D(\n_4_time_out_counter_reg[12]_i_1__10 ),
        .Q(time_out_counter_reg[15]),
        .R(n_0_reset_time_out_reg));
(* counter = "57" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[16] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__10 ),
        .D(\n_7_time_out_counter_reg[16]_i_1__10 ),
        .Q(time_out_counter_reg[16]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[16]_i_1__10 
       (.CI(\n_0_time_out_counter_reg[12]_i_1__10 ),
        .CO(\NLW_time_out_counter_reg[16]_i_1__10_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_time_out_counter_reg[16]_i_1__10_O_UNCONNECTED [3:1],\n_7_time_out_counter_reg[16]_i_1__10 }),
        .S({1'b0,1'b0,1'b0,\n_0_time_out_counter[16]_i_2__10 }));
(* counter = "57" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__10 ),
        .D(\n_6_time_out_counter_reg[0]_i_2__10 ),
        .Q(time_out_counter_reg[1]),
        .R(n_0_reset_time_out_reg));
(* counter = "57" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__10 ),
        .D(\n_5_time_out_counter_reg[0]_i_2__10 ),
        .Q(time_out_counter_reg[2]),
        .R(n_0_reset_time_out_reg));
(* counter = "57" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__10 ),
        .D(\n_4_time_out_counter_reg[0]_i_2__10 ),
        .Q(time_out_counter_reg[3]),
        .R(n_0_reset_time_out_reg));
(* counter = "57" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__10 ),
        .D(\n_7_time_out_counter_reg[4]_i_1__10 ),
        .Q(time_out_counter_reg[4]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[4]_i_1__10 
       (.CI(\n_0_time_out_counter_reg[0]_i_2__10 ),
        .CO({\n_0_time_out_counter_reg[4]_i_1__10 ,\n_1_time_out_counter_reg[4]_i_1__10 ,\n_2_time_out_counter_reg[4]_i_1__10 ,\n_3_time_out_counter_reg[4]_i_1__10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[4]_i_1__10 ,\n_5_time_out_counter_reg[4]_i_1__10 ,\n_6_time_out_counter_reg[4]_i_1__10 ,\n_7_time_out_counter_reg[4]_i_1__10 }),
        .S({\n_0_time_out_counter[4]_i_2__10 ,\n_0_time_out_counter[4]_i_3__10 ,\n_0_time_out_counter[4]_i_4__10 ,\n_0_time_out_counter[4]_i_5__10 }));
(* counter = "57" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__10 ),
        .D(\n_6_time_out_counter_reg[4]_i_1__10 ),
        .Q(time_out_counter_reg[5]),
        .R(n_0_reset_time_out_reg));
(* counter = "57" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__10 ),
        .D(\n_5_time_out_counter_reg[4]_i_1__10 ),
        .Q(time_out_counter_reg[6]),
        .R(n_0_reset_time_out_reg));
(* counter = "57" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[7] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__10 ),
        .D(\n_4_time_out_counter_reg[4]_i_1__10 ),
        .Q(time_out_counter_reg[7]),
        .R(n_0_reset_time_out_reg));
(* counter = "57" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[8] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__10 ),
        .D(\n_7_time_out_counter_reg[8]_i_1__10 ),
        .Q(time_out_counter_reg[8]),
        .R(n_0_reset_time_out_reg));
CARRY4 \time_out_counter_reg[8]_i_1__10 
       (.CI(\n_0_time_out_counter_reg[4]_i_1__10 ),
        .CO({\n_0_time_out_counter_reg[8]_i_1__10 ,\n_1_time_out_counter_reg[8]_i_1__10 ,\n_2_time_out_counter_reg[8]_i_1__10 ,\n_3_time_out_counter_reg[8]_i_1__10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_time_out_counter_reg[8]_i_1__10 ,\n_5_time_out_counter_reg[8]_i_1__10 ,\n_6_time_out_counter_reg[8]_i_1__10 ,\n_7_time_out_counter_reg[8]_i_1__10 }),
        .S({\n_0_time_out_counter[8]_i_2__10 ,\n_0_time_out_counter[8]_i_3__10 ,\n_0_time_out_counter[8]_i_4__10 ,\n_0_time_out_counter[8]_i_5__10 }));
(* counter = "57" *) 
   FDRE #(
    .INIT(1'b0)) 
     \time_out_counter_reg[9] 
       (.C(SYSCLK_IN),
        .CE(\n_0_time_out_counter[0]_i_1__10 ),
        .D(\n_6_time_out_counter_reg[8]_i_1__10 ),
        .Q(time_out_counter_reg[9]),
        .R(n_0_reset_time_out_reg));
LUT6 #(
    .INIT(64'hFF00FF0100000000)) 
     time_out_wait_bypass_i_1__4
       (.I0(\n_0_wait_bypass_count[0]_i_4__4 ),
        .I1(\n_0_wait_bypass_count[0]_i_5__4 ),
        .I2(\n_0_wait_bypass_count[0]_i_6__4 ),
        .I3(n_0_time_out_wait_bypass_reg),
        .I4(n_0_tx_fsm_reset_done_int_s3_reg),
        .I5(n_0_run_phase_alignment_int_s3_reg),
        .O(n_0_time_out_wait_bypass_i_1__4));
FDRE #(
    .INIT(1'b0)) 
     time_out_wait_bypass_reg
       (.C(gt5_txusrclk_in),
        .CE(1'b1),
        .D(n_0_time_out_wait_bypass_i_1__4),
        .Q(n_0_time_out_wait_bypass_reg),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     time_out_wait_bypass_s3_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(time_out_wait_bypass_s2),
        .Q(time_out_wait_bypass_s3),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000AAAAEAAA)) 
     time_tlock_max_i_1__4
       (.I0(n_0_time_tlock_max_reg),
        .I1(n_0_time_tlock_max_i_2__4),
        .I2(n_0_time_tlock_max_i_3__4),
        .I3(time_out_counter_reg[8]),
        .I4(time_out_counter_reg[10]),
        .I5(n_0_reset_time_out_reg),
        .O(n_0_time_tlock_max_i_1__4));
LUT6 #(
    .INIT(64'h0000020000000000)) 
     time_tlock_max_i_2__4
       (.I0(n_0_time_tlock_max_i_4__10),
        .I1(time_out_counter_reg[5]),
        .I2(time_out_counter_reg[15]),
        .I3(time_out_counter_reg[12]),
        .I4(time_out_counter_reg[13]),
        .I5(time_out_counter_reg[9]),
        .O(n_0_time_tlock_max_i_2__4));
LUT5 #(
    .INIT(32'h00001000)) 
     time_tlock_max_i_3__4
       (.I0(time_out_counter_reg[4]),
        .I1(time_out_counter_reg[16]),
        .I2(time_out_counter_reg[3]),
        .I3(time_out_counter_reg[7]),
        .I4(n_0_time_tlock_max_i_5__4),
        .O(n_0_time_tlock_max_i_3__4));
(* SOFT_HLUTNM = "soft_lutpair257" *) 
   LUT2 #(
    .INIT(4'h1)) 
     time_tlock_max_i_4__10
       (.I0(time_out_counter_reg[0]),
        .I1(time_out_counter_reg[14]),
        .O(n_0_time_tlock_max_i_4__10));
LUT4 #(
    .INIT(16'hFFFE)) 
     time_tlock_max_i_5__4
       (.I0(time_out_counter_reg[1]),
        .I1(time_out_counter_reg[2]),
        .I2(time_out_counter_reg[6]),
        .I3(time_out_counter_reg[11]),
        .O(n_0_time_tlock_max_i_5__4));
FDRE #(
    .INIT(1'b0)) 
     time_tlock_max_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_time_tlock_max_i_1__4),
        .Q(n_0_time_tlock_max_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFF00000200)) 
     tx_fsm_reset_done_int_i_1__4
       (.I0(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I1(n_0_tx_fsm_reset_done_int_i_2__3),
        .I2(n_0_tx_fsm_reset_done_int_i_3__4),
        .I3(n_0_tx_fsm_reset_done_int_i_4__0),
        .I4(run_phase_alignment_int),
        .I5(GT5_TX_FSM_RESET_DONE_OUT),
        .O(n_0_tx_fsm_reset_done_int_i_1__4));
(* SOFT_HLUTNM = "soft_lutpair258" *) 
   LUT2 #(
    .INIT(4'hE)) 
     tx_fsm_reset_done_int_i_2__3
       (.I0(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[4] ),
        .O(n_0_tx_fsm_reset_done_int_i_2__3));
(* SOFT_HLUTNM = "soft_lutpair251" *) 
   LUT2 #(
    .INIT(4'hE)) 
     tx_fsm_reset_done_int_i_3__4
       (.I0(\n_0_FSM_onehot_tx_state_reg[1] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[2] ),
        .O(n_0_tx_fsm_reset_done_int_i_3__4));
(* SOFT_HLUTNM = "soft_lutpair254" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     tx_fsm_reset_done_int_i_4__0
       (.I0(\n_0_FSM_onehot_tx_state_reg[6] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[7] ),
        .O(n_0_tx_fsm_reset_done_int_i_4__0));
FDRE #(
    .INIT(1'b0)) 
     tx_fsm_reset_done_int_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_tx_fsm_reset_done_int_i_1__4),
        .Q(GT5_TX_FSM_RESET_DONE_OUT),
        .R(SOFT_RESET_IN));
FDRE #(
    .INIT(1'b0)) 
     tx_fsm_reset_done_int_s3_reg
       (.C(gt5_txusrclk_in),
        .CE(1'b1),
        .D(tx_fsm_reset_done_int_s2),
        .Q(n_0_tx_fsm_reset_done_int_s3_reg),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     txresetdone_s3_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(txresetdone_s2),
        .Q(txresetdone_s3),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \wait_bypass_count[0]_i_10__4 
       (.I0(wait_bypass_count_reg[0]),
        .O(\n_0_wait_bypass_count[0]_i_10__4 ));
LUT1 #(
    .INIT(2'h1)) 
     \wait_bypass_count[0]_i_1__4 
       (.I0(n_0_run_phase_alignment_int_s3_reg),
        .O(\n_0_wait_bypass_count[0]_i_1__4 ));
LUT4 #(
    .INIT(16'h00FE)) 
     \wait_bypass_count[0]_i_2__4 
       (.I0(\n_0_wait_bypass_count[0]_i_4__4 ),
        .I1(\n_0_wait_bypass_count[0]_i_5__4 ),
        .I2(\n_0_wait_bypass_count[0]_i_6__4 ),
        .I3(n_0_tx_fsm_reset_done_int_s3_reg),
        .O(\n_0_wait_bypass_count[0]_i_2__4 ));
LUT5 #(
    .INIT(32'hBFFFFFFF)) 
     \wait_bypass_count[0]_i_4__4 
       (.I0(wait_bypass_count_reg[15]),
        .I1(wait_bypass_count_reg[1]),
        .I2(wait_bypass_count_reg[2]),
        .I3(wait_bypass_count_reg[16]),
        .I4(wait_bypass_count_reg[0]),
        .O(\n_0_wait_bypass_count[0]_i_4__4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFF)) 
     \wait_bypass_count[0]_i_5__4 
       (.I0(wait_bypass_count_reg[10]),
        .I1(wait_bypass_count_reg[9]),
        .I2(wait_bypass_count_reg[13]),
        .I3(wait_bypass_count_reg[14]),
        .I4(wait_bypass_count_reg[11]),
        .I5(wait_bypass_count_reg[12]),
        .O(\n_0_wait_bypass_count[0]_i_5__4 ));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \wait_bypass_count[0]_i_6__4 
       (.I0(wait_bypass_count_reg[4]),
        .I1(wait_bypass_count_reg[3]),
        .I2(wait_bypass_count_reg[7]),
        .I3(wait_bypass_count_reg[8]),
        .I4(wait_bypass_count_reg[5]),
        .I5(wait_bypass_count_reg[6]),
        .O(\n_0_wait_bypass_count[0]_i_6__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_7__4 
       (.I0(wait_bypass_count_reg[3]),
        .O(\n_0_wait_bypass_count[0]_i_7__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_8__4 
       (.I0(wait_bypass_count_reg[2]),
        .O(\n_0_wait_bypass_count[0]_i_8__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[0]_i_9__10 
       (.I0(wait_bypass_count_reg[1]),
        .O(\n_0_wait_bypass_count[0]_i_9__10 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[12]_i_2__4 
       (.I0(wait_bypass_count_reg[15]),
        .O(\n_0_wait_bypass_count[12]_i_2__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[12]_i_3__4 
       (.I0(wait_bypass_count_reg[14]),
        .O(\n_0_wait_bypass_count[12]_i_3__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[12]_i_4__4 
       (.I0(wait_bypass_count_reg[13]),
        .O(\n_0_wait_bypass_count[12]_i_4__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[12]_i_5__4 
       (.I0(wait_bypass_count_reg[12]),
        .O(\n_0_wait_bypass_count[12]_i_5__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[16]_i_2__4 
       (.I0(wait_bypass_count_reg[16]),
        .O(\n_0_wait_bypass_count[16]_i_2__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_2__4 
       (.I0(wait_bypass_count_reg[7]),
        .O(\n_0_wait_bypass_count[4]_i_2__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_3__4 
       (.I0(wait_bypass_count_reg[6]),
        .O(\n_0_wait_bypass_count[4]_i_3__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_4__4 
       (.I0(wait_bypass_count_reg[5]),
        .O(\n_0_wait_bypass_count[4]_i_4__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[4]_i_5__4 
       (.I0(wait_bypass_count_reg[4]),
        .O(\n_0_wait_bypass_count[4]_i_5__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_2__4 
       (.I0(wait_bypass_count_reg[11]),
        .O(\n_0_wait_bypass_count[8]_i_2__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_3__4 
       (.I0(wait_bypass_count_reg[10]),
        .O(\n_0_wait_bypass_count[8]_i_3__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_4__4 
       (.I0(wait_bypass_count_reg[9]),
        .O(\n_0_wait_bypass_count[8]_i_4__4 ));
LUT1 #(
    .INIT(2'h2)) 
     \wait_bypass_count[8]_i_5__4 
       (.I0(wait_bypass_count_reg[8]),
        .O(\n_0_wait_bypass_count[8]_i_5__4 ));
(* counter = "22" *) 
   FDRE \wait_bypass_count_reg[0] 
       (.C(gt5_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__4 ),
        .D(\n_7_wait_bypass_count_reg[0]_i_3__4 ),
        .Q(wait_bypass_count_reg[0]),
        .R(\n_0_wait_bypass_count[0]_i_1__4 ));
CARRY4 \wait_bypass_count_reg[0]_i_3__4 
       (.CI(1'b0),
        .CO({\n_0_wait_bypass_count_reg[0]_i_3__4 ,\n_1_wait_bypass_count_reg[0]_i_3__4 ,\n_2_wait_bypass_count_reg[0]_i_3__4 ,\n_3_wait_bypass_count_reg[0]_i_3__4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_4_wait_bypass_count_reg[0]_i_3__4 ,\n_5_wait_bypass_count_reg[0]_i_3__4 ,\n_6_wait_bypass_count_reg[0]_i_3__4 ,\n_7_wait_bypass_count_reg[0]_i_3__4 }),
        .S({\n_0_wait_bypass_count[0]_i_7__4 ,\n_0_wait_bypass_count[0]_i_8__4 ,\n_0_wait_bypass_count[0]_i_9__10 ,\n_0_wait_bypass_count[0]_i_10__4 }));
(* counter = "22" *) 
   FDRE \wait_bypass_count_reg[10] 
       (.C(gt5_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__4 ),
        .D(\n_5_wait_bypass_count_reg[8]_i_1__4 ),
        .Q(wait_bypass_count_reg[10]),
        .R(\n_0_wait_bypass_count[0]_i_1__4 ));
(* counter = "22" *) 
   FDRE \wait_bypass_count_reg[11] 
       (.C(gt5_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__4 ),
        .D(\n_4_wait_bypass_count_reg[8]_i_1__4 ),
        .Q(wait_bypass_count_reg[11]),
        .R(\n_0_wait_bypass_count[0]_i_1__4 ));
(* counter = "22" *) 
   FDRE \wait_bypass_count_reg[12] 
       (.C(gt5_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__4 ),
        .D(\n_7_wait_bypass_count_reg[12]_i_1__4 ),
        .Q(wait_bypass_count_reg[12]),
        .R(\n_0_wait_bypass_count[0]_i_1__4 ));
CARRY4 \wait_bypass_count_reg[12]_i_1__4 
       (.CI(\n_0_wait_bypass_count_reg[8]_i_1__4 ),
        .CO({\n_0_wait_bypass_count_reg[12]_i_1__4 ,\n_1_wait_bypass_count_reg[12]_i_1__4 ,\n_2_wait_bypass_count_reg[12]_i_1__4 ,\n_3_wait_bypass_count_reg[12]_i_1__4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_wait_bypass_count_reg[12]_i_1__4 ,\n_5_wait_bypass_count_reg[12]_i_1__4 ,\n_6_wait_bypass_count_reg[12]_i_1__4 ,\n_7_wait_bypass_count_reg[12]_i_1__4 }),
        .S({\n_0_wait_bypass_count[12]_i_2__4 ,\n_0_wait_bypass_count[12]_i_3__4 ,\n_0_wait_bypass_count[12]_i_4__4 ,\n_0_wait_bypass_count[12]_i_5__4 }));
(* counter = "22" *) 
   FDRE \wait_bypass_count_reg[13] 
       (.C(gt5_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__4 ),
        .D(\n_6_wait_bypass_count_reg[12]_i_1__4 ),
        .Q(wait_bypass_count_reg[13]),
        .R(\n_0_wait_bypass_count[0]_i_1__4 ));
(* counter = "22" *) 
   FDRE \wait_bypass_count_reg[14] 
       (.C(gt5_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__4 ),
        .D(\n_5_wait_bypass_count_reg[12]_i_1__4 ),
        .Q(wait_bypass_count_reg[14]),
        .R(\n_0_wait_bypass_count[0]_i_1__4 ));
(* counter = "22" *) 
   FDRE \wait_bypass_count_reg[15] 
       (.C(gt5_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__4 ),
        .D(\n_4_wait_bypass_count_reg[12]_i_1__4 ),
        .Q(wait_bypass_count_reg[15]),
        .R(\n_0_wait_bypass_count[0]_i_1__4 ));
(* counter = "22" *) 
   FDRE \wait_bypass_count_reg[16] 
       (.C(gt5_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__4 ),
        .D(\n_7_wait_bypass_count_reg[16]_i_1__4 ),
        .Q(wait_bypass_count_reg[16]),
        .R(\n_0_wait_bypass_count[0]_i_1__4 ));
CARRY4 \wait_bypass_count_reg[16]_i_1__4 
       (.CI(\n_0_wait_bypass_count_reg[12]_i_1__4 ),
        .CO(\NLW_wait_bypass_count_reg[16]_i_1__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_wait_bypass_count_reg[16]_i_1__4_O_UNCONNECTED [3:1],\n_7_wait_bypass_count_reg[16]_i_1__4 }),
        .S({1'b0,1'b0,1'b0,\n_0_wait_bypass_count[16]_i_2__4 }));
(* counter = "22" *) 
   FDRE \wait_bypass_count_reg[1] 
       (.C(gt5_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__4 ),
        .D(\n_6_wait_bypass_count_reg[0]_i_3__4 ),
        .Q(wait_bypass_count_reg[1]),
        .R(\n_0_wait_bypass_count[0]_i_1__4 ));
(* counter = "22" *) 
   FDRE \wait_bypass_count_reg[2] 
       (.C(gt5_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__4 ),
        .D(\n_5_wait_bypass_count_reg[0]_i_3__4 ),
        .Q(wait_bypass_count_reg[2]),
        .R(\n_0_wait_bypass_count[0]_i_1__4 ));
(* counter = "22" *) 
   FDRE \wait_bypass_count_reg[3] 
       (.C(gt5_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__4 ),
        .D(\n_4_wait_bypass_count_reg[0]_i_3__4 ),
        .Q(wait_bypass_count_reg[3]),
        .R(\n_0_wait_bypass_count[0]_i_1__4 ));
(* counter = "22" *) 
   FDRE \wait_bypass_count_reg[4] 
       (.C(gt5_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__4 ),
        .D(\n_7_wait_bypass_count_reg[4]_i_1__4 ),
        .Q(wait_bypass_count_reg[4]),
        .R(\n_0_wait_bypass_count[0]_i_1__4 ));
CARRY4 \wait_bypass_count_reg[4]_i_1__4 
       (.CI(\n_0_wait_bypass_count_reg[0]_i_3__4 ),
        .CO({\n_0_wait_bypass_count_reg[4]_i_1__4 ,\n_1_wait_bypass_count_reg[4]_i_1__4 ,\n_2_wait_bypass_count_reg[4]_i_1__4 ,\n_3_wait_bypass_count_reg[4]_i_1__4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_wait_bypass_count_reg[4]_i_1__4 ,\n_5_wait_bypass_count_reg[4]_i_1__4 ,\n_6_wait_bypass_count_reg[4]_i_1__4 ,\n_7_wait_bypass_count_reg[4]_i_1__4 }),
        .S({\n_0_wait_bypass_count[4]_i_2__4 ,\n_0_wait_bypass_count[4]_i_3__4 ,\n_0_wait_bypass_count[4]_i_4__4 ,\n_0_wait_bypass_count[4]_i_5__4 }));
(* counter = "22" *) 
   FDRE \wait_bypass_count_reg[5] 
       (.C(gt5_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__4 ),
        .D(\n_6_wait_bypass_count_reg[4]_i_1__4 ),
        .Q(wait_bypass_count_reg[5]),
        .R(\n_0_wait_bypass_count[0]_i_1__4 ));
(* counter = "22" *) 
   FDRE \wait_bypass_count_reg[6] 
       (.C(gt5_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__4 ),
        .D(\n_5_wait_bypass_count_reg[4]_i_1__4 ),
        .Q(wait_bypass_count_reg[6]),
        .R(\n_0_wait_bypass_count[0]_i_1__4 ));
(* counter = "22" *) 
   FDRE \wait_bypass_count_reg[7] 
       (.C(gt5_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__4 ),
        .D(\n_4_wait_bypass_count_reg[4]_i_1__4 ),
        .Q(wait_bypass_count_reg[7]),
        .R(\n_0_wait_bypass_count[0]_i_1__4 ));
(* counter = "22" *) 
   FDRE \wait_bypass_count_reg[8] 
       (.C(gt5_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__4 ),
        .D(\n_7_wait_bypass_count_reg[8]_i_1__4 ),
        .Q(wait_bypass_count_reg[8]),
        .R(\n_0_wait_bypass_count[0]_i_1__4 ));
CARRY4 \wait_bypass_count_reg[8]_i_1__4 
       (.CI(\n_0_wait_bypass_count_reg[4]_i_1__4 ),
        .CO({\n_0_wait_bypass_count_reg[8]_i_1__4 ,\n_1_wait_bypass_count_reg[8]_i_1__4 ,\n_2_wait_bypass_count_reg[8]_i_1__4 ,\n_3_wait_bypass_count_reg[8]_i_1__4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_wait_bypass_count_reg[8]_i_1__4 ,\n_5_wait_bypass_count_reg[8]_i_1__4 ,\n_6_wait_bypass_count_reg[8]_i_1__4 ,\n_7_wait_bypass_count_reg[8]_i_1__4 }),
        .S({\n_0_wait_bypass_count[8]_i_2__4 ,\n_0_wait_bypass_count[8]_i_3__4 ,\n_0_wait_bypass_count[8]_i_4__4 ,\n_0_wait_bypass_count[8]_i_5__4 }));
(* counter = "22" *) 
   FDRE \wait_bypass_count_reg[9] 
       (.C(gt5_txusrclk_in),
        .CE(\n_0_wait_bypass_count[0]_i_2__4 ),
        .D(\n_6_wait_bypass_count_reg[8]_i_1__4 ),
        .Q(wait_bypass_count_reg[9]),
        .R(\n_0_wait_bypass_count[0]_i_1__4 ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair268" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \wait_time_cnt[0]_i_1__4 
       (.I0(wait_time_cnt_reg__0[0]),
        .O(wait_time_cnt0__4[0]));
(* SOFT_HLUTNM = "soft_lutpair268" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \wait_time_cnt[1]_i_1__4 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .O(\n_0_wait_time_cnt[1]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair264" *) 
   LUT3 #(
    .INIT(8'hE1)) 
     \wait_time_cnt[2]_i_1__4 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[2]),
        .O(wait_time_cnt0__4[2]));
(* SOFT_HLUTNM = "soft_lutpair250" *) 
   LUT4 #(
    .INIT(16'hFE01)) 
     \wait_time_cnt[3]_i_1__4 
       (.I0(wait_time_cnt_reg__0[2]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[3]),
        .O(wait_time_cnt0__4[3]));
(* SOFT_HLUTNM = "soft_lutpair250" *) 
   LUT5 #(
    .INIT(32'hFFFE0001)) 
     \wait_time_cnt[4]_i_1__4 
       (.I0(wait_time_cnt_reg__0[3]),
        .I1(wait_time_cnt_reg__0[2]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[1]),
        .I4(wait_time_cnt_reg__0[4]),
        .O(wait_time_cnt0__4[4]));
LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
     \wait_time_cnt[5]_i_1__4 
       (.I0(wait_time_cnt_reg__0[4]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(wait_time_cnt_reg__0[2]),
        .I4(wait_time_cnt_reg__0[3]),
        .I5(wait_time_cnt_reg__0[5]),
        .O(wait_time_cnt0__4[5]));
LUT6 #(
    .INIT(64'h000000000A080A0A)) 
     \wait_time_cnt[6]_i_1__4 
       (.I0(\n_0_wait_time_cnt[6]_i_4__4 ),
        .I1(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[10] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[2] ),
        .I4(\n_0_wait_time_cnt[6]_i_5__3 ),
        .I5(run_phase_alignment_int),
        .O(\n_0_wait_time_cnt[6]_i_1__4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \wait_time_cnt[6]_i_2__10 
       (.I0(wait_time_cnt_reg__0[6]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[0]),
        .I3(\n_0_wait_time_cnt[6]_i_6__2 ),
        .I4(wait_time_cnt_reg__0[4]),
        .I5(wait_time_cnt_reg__0[5]),
        .O(\n_0_wait_time_cnt[6]_i_2__10 ));
LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
     \wait_time_cnt[6]_i_3__3 
       (.I0(wait_time_cnt_reg__0[0]),
        .I1(wait_time_cnt_reg__0[1]),
        .I2(wait_time_cnt_reg__0[4]),
        .I3(wait_time_cnt_reg__0[5]),
        .I4(\n_0_wait_time_cnt[6]_i_6__2 ),
        .I5(wait_time_cnt_reg__0[6]),
        .O(wait_time_cnt0__4[6]));
LUT6 #(
    .INIT(64'h000100010001000F)) 
     \wait_time_cnt[6]_i_4__4 
       (.I0(\n_0_FSM_onehot_tx_state_reg[3] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I2(\n_0_FSM_onehot_tx_state_reg[7] ),
        .I3(\n_0_FSM_onehot_tx_state_reg[8] ),
        .I4(\n_0_FSM_onehot_tx_state_reg[5] ),
        .I5(\n_0_FSM_onehot_tx_state_reg[6] ),
        .O(\n_0_wait_time_cnt[6]_i_4__4 ));
(* SOFT_HLUTNM = "soft_lutpair256" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \wait_time_cnt[6]_i_5__3 
       (.I0(\n_0_FSM_onehot_tx_state_reg[4] ),
        .I1(\n_0_FSM_onehot_tx_state_reg[6] ),
        .O(\n_0_wait_time_cnt[6]_i_5__3 ));
(* SOFT_HLUTNM = "soft_lutpair264" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \wait_time_cnt[6]_i_6__2 
       (.I0(wait_time_cnt_reg__0[2]),
        .I1(wait_time_cnt_reg__0[3]),
        .O(\n_0_wait_time_cnt[6]_i_6__2 ));
(* counter = "21" *) 
   FDRE \wait_time_cnt_reg[0] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__10 ),
        .D(wait_time_cnt0__4[0]),
        .Q(wait_time_cnt_reg__0[0]),
        .R(\n_0_wait_time_cnt[6]_i_1__4 ));
(* counter = "21" *) 
   FDRE \wait_time_cnt_reg[1] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__10 ),
        .D(\n_0_wait_time_cnt[1]_i_1__4 ),
        .Q(wait_time_cnt_reg__0[1]),
        .R(\n_0_wait_time_cnt[6]_i_1__4 ));
(* counter = "21" *) 
   FDSE \wait_time_cnt_reg[2] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__10 ),
        .D(wait_time_cnt0__4[2]),
        .Q(wait_time_cnt_reg__0[2]),
        .S(\n_0_wait_time_cnt[6]_i_1__4 ));
(* counter = "21" *) 
   FDRE \wait_time_cnt_reg[3] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__10 ),
        .D(wait_time_cnt0__4[3]),
        .Q(wait_time_cnt_reg__0[3]),
        .R(\n_0_wait_time_cnt[6]_i_1__4 ));
(* counter = "21" *) 
   FDRE \wait_time_cnt_reg[4] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__10 ),
        .D(wait_time_cnt0__4[4]),
        .Q(wait_time_cnt_reg__0[4]),
        .R(\n_0_wait_time_cnt[6]_i_1__4 ));
(* counter = "21" *) 
   FDSE \wait_time_cnt_reg[5] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__10 ),
        .D(wait_time_cnt0__4[5]),
        .Q(wait_time_cnt_reg__0[5]),
        .S(\n_0_wait_time_cnt[6]_i_1__4 ));
(* counter = "21" *) 
   FDSE \wait_time_cnt_reg[6] 
       (.C(SYSCLK_IN),
        .CE(\n_0_wait_time_cnt[6]_i_2__10 ),
        .D(wait_time_cnt0__4[6]),
        .Q(wait_time_cnt_reg__0[6]),
        .S(\n_0_wait_time_cnt[6]_i_1__4 ));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_init" *) 
module gt64_rtm6r_gt64_rtm6r_init__parameterized0
   (gt0_cpllfbclklost_out,
    gt0_cplllock_out,
    gt0_drprdy_out,
    gt0_eyescandataerror_out,
    gt0_gthtxn_out,
    gt0_gthtxp_out,
    gt0_rxbyteisaligned_out,
    gt0_rxresetdone_out,
    gt0_txoutclk_out,
    gt0_txoutclkfabric_out,
    gt0_txoutclkpcs_out,
    gt0_txresetdone_out,
    gt0_dmonitorout_out,
    gt0_drpdo_out,
    gt0_rxdata_out,
    gt0_rxmonitorout_out,
    gt0_rxcharisk_out,
    gt0_rxdisperr_out,
    gt0_rxnotintable_out,
    gt1_cpllfbclklost_out,
    gt1_cplllock_out,
    gt1_drprdy_out,
    gt1_eyescandataerror_out,
    gt1_gthtxn_out,
    gt1_gthtxp_out,
    gt1_rxbyteisaligned_out,
    gt1_rxresetdone_out,
    gt1_txoutclk_out,
    gt1_txoutclkfabric_out,
    gt1_txoutclkpcs_out,
    gt1_txresetdone_out,
    gt1_dmonitorout_out,
    gt1_drpdo_out,
    gt1_rxdata_out,
    gt1_rxmonitorout_out,
    gt1_rxcharisk_out,
    gt1_rxdisperr_out,
    gt1_rxnotintable_out,
    gt2_cpllfbclklost_out,
    gt2_cplllock_out,
    gt2_drprdy_out,
    gt2_eyescandataerror_out,
    gt2_gthtxn_out,
    gt2_gthtxp_out,
    gt2_rxbyteisaligned_out,
    gt2_rxresetdone_out,
    gt2_txoutclk_out,
    gt2_txoutclkfabric_out,
    gt2_txoutclkpcs_out,
    gt2_txresetdone_out,
    gt2_dmonitorout_out,
    gt2_drpdo_out,
    gt2_rxdata_out,
    gt2_rxmonitorout_out,
    gt2_rxcharisk_out,
    gt2_rxdisperr_out,
    gt2_rxnotintable_out,
    gt3_cpllfbclklost_out,
    gt3_cplllock_out,
    gt3_drprdy_out,
    gt3_eyescandataerror_out,
    gt3_gthtxn_out,
    gt3_gthtxp_out,
    gt3_rxbyteisaligned_out,
    gt3_rxresetdone_out,
    gt3_txoutclk_out,
    gt3_txoutclkfabric_out,
    gt3_txoutclkpcs_out,
    gt3_txresetdone_out,
    gt3_dmonitorout_out,
    gt3_drpdo_out,
    gt3_rxdata_out,
    gt3_rxmonitorout_out,
    gt3_rxcharisk_out,
    gt3_rxdisperr_out,
    gt3_rxnotintable_out,
    gt4_cpllfbclklost_out,
    gt4_cplllock_out,
    gt4_drprdy_out,
    gt4_eyescandataerror_out,
    gt4_gthtxn_out,
    gt4_gthtxp_out,
    gt4_rxbyteisaligned_out,
    gt4_rxresetdone_out,
    gt4_txoutclk_out,
    gt4_txoutclkfabric_out,
    gt4_txoutclkpcs_out,
    gt4_txresetdone_out,
    gt4_dmonitorout_out,
    gt4_drpdo_out,
    gt4_rxdata_out,
    gt4_rxmonitorout_out,
    gt4_rxcharisk_out,
    gt4_rxdisperr_out,
    gt4_rxnotintable_out,
    gt5_cpllfbclklost_out,
    gt5_cplllock_out,
    gt5_drprdy_out,
    gt5_eyescandataerror_out,
    gt5_gthtxn_out,
    gt5_gthtxp_out,
    gt5_rxbyteisaligned_out,
    gt5_rxresetdone_out,
    gt5_txoutclk_out,
    gt5_txoutclkfabric_out,
    gt5_txoutclkpcs_out,
    gt5_txresetdone_out,
    gt5_dmonitorout_out,
    gt5_drpdo_out,
    gt5_rxdata_out,
    gt5_rxmonitorout_out,
    gt5_rxcharisk_out,
    gt5_rxdisperr_out,
    gt5_rxnotintable_out,
    GT0_TX_FSM_RESET_DONE_OUT,
    GT1_TX_FSM_RESET_DONE_OUT,
    GT2_TX_FSM_RESET_DONE_OUT,
    GT3_TX_FSM_RESET_DONE_OUT,
    GT4_TX_FSM_RESET_DONE_OUT,
    GT5_TX_FSM_RESET_DONE_OUT,
    GT0_RX_FSM_RESET_DONE_OUT,
    GT1_RX_FSM_RESET_DONE_OUT,
    GT2_RX_FSM_RESET_DONE_OUT,
    GT3_RX_FSM_RESET_DONE_OUT,
    GT4_RX_FSM_RESET_DONE_OUT,
    GT5_RX_FSM_RESET_DONE_OUT,
    gt0_gtrefclk0_in,
    gt1_gtrefclk0_in,
    gt2_gtrefclk0_in,
    gt3_gtrefclk0_in,
    gt4_gtrefclk0_in,
    gt5_gtrefclk0_in,
    gt0_cplllockdetclk_in,
    gt0_drpclk_in,
    gt0_drpen_in,
    gt0_drpwe_in,
    gt0_eyescanreset_in,
    gt0_eyescantrigger_in,
    gt0_gthrxn_in,
    gt0_gthrxp_in,
    GT0_QPLLOUTCLK_IN,
    GT0_QPLLOUTREFCLK_IN,
    gt0_rxmcommaalignen_in,
    gt0_rxpcommaalignen_in,
    gt0_rxpolarity_in,
    gt0_rxusrclk_in,
    gt0_rxusrclk2_in,
    gt0_txpolarity_in,
    gt0_txusrclk_in,
    gt0_txusrclk2_in,
    gt0_drpdi_in,
    gt0_rxmonitorsel_in,
    gt0_txdata_in,
    gt0_txcharisk_in,
    gt0_drpaddr_in,
    gt1_cplllockdetclk_in,
    gt1_drpclk_in,
    gt1_drpen_in,
    gt1_drpwe_in,
    gt1_eyescanreset_in,
    gt1_eyescantrigger_in,
    gt1_gthrxn_in,
    gt1_gthrxp_in,
    gt1_rxmcommaalignen_in,
    gt1_rxpcommaalignen_in,
    gt1_rxpolarity_in,
    gt1_rxusrclk_in,
    gt1_rxusrclk2_in,
    gt1_txpolarity_in,
    gt1_txusrclk_in,
    gt1_txusrclk2_in,
    gt1_drpdi_in,
    gt1_rxmonitorsel_in,
    gt1_txdata_in,
    gt1_txcharisk_in,
    gt1_drpaddr_in,
    gt2_cplllockdetclk_in,
    gt2_drpclk_in,
    gt2_drpen_in,
    gt2_drpwe_in,
    gt2_eyescanreset_in,
    gt2_eyescantrigger_in,
    gt2_gthrxn_in,
    gt2_gthrxp_in,
    gt2_rxmcommaalignen_in,
    gt2_rxpcommaalignen_in,
    gt2_rxpolarity_in,
    gt2_rxusrclk_in,
    gt2_rxusrclk2_in,
    gt2_txpolarity_in,
    gt2_txusrclk_in,
    gt2_txusrclk2_in,
    gt2_drpdi_in,
    gt2_rxmonitorsel_in,
    gt2_txdata_in,
    gt2_txcharisk_in,
    gt2_drpaddr_in,
    gt3_cplllockdetclk_in,
    gt3_drpclk_in,
    gt3_drpen_in,
    gt3_drpwe_in,
    gt3_eyescanreset_in,
    gt3_eyescantrigger_in,
    gt3_gthrxn_in,
    gt3_gthrxp_in,
    gt3_rxmcommaalignen_in,
    gt3_rxpcommaalignen_in,
    gt3_rxpolarity_in,
    gt3_rxusrclk_in,
    gt3_rxusrclk2_in,
    gt3_txpolarity_in,
    gt3_txusrclk_in,
    gt3_txusrclk2_in,
    gt3_drpdi_in,
    gt3_rxmonitorsel_in,
    gt3_txdata_in,
    gt3_txcharisk_in,
    gt3_drpaddr_in,
    gt4_cplllockdetclk_in,
    gt4_drpclk_in,
    gt4_drpen_in,
    gt4_drpwe_in,
    gt4_eyescanreset_in,
    gt4_eyescantrigger_in,
    gt4_gthrxn_in,
    gt4_gthrxp_in,
    GT1_QPLLOUTCLK_IN,
    GT1_QPLLOUTREFCLK_IN,
    gt4_rxmcommaalignen_in,
    gt4_rxpcommaalignen_in,
    gt4_rxpolarity_in,
    gt4_rxusrclk_in,
    gt4_rxusrclk2_in,
    gt4_txpolarity_in,
    gt4_txusrclk_in,
    gt4_txusrclk2_in,
    gt4_drpdi_in,
    gt4_rxmonitorsel_in,
    gt4_txdata_in,
    gt4_txcharisk_in,
    gt4_drpaddr_in,
    gt5_cplllockdetclk_in,
    gt5_drpclk_in,
    gt5_drpen_in,
    gt5_drpwe_in,
    gt5_eyescanreset_in,
    gt5_eyescantrigger_in,
    gt5_gthrxn_in,
    gt5_gthrxp_in,
    gt5_rxmcommaalignen_in,
    gt5_rxpcommaalignen_in,
    gt5_rxpolarity_in,
    gt5_rxusrclk_in,
    gt5_rxusrclk2_in,
    gt5_txpolarity_in,
    gt5_txusrclk_in,
    gt5_txusrclk2_in,
    gt5_drpdi_in,
    gt5_rxmonitorsel_in,
    gt5_txdata_in,
    gt5_txcharisk_in,
    gt5_drpaddr_in,
    SYSCLK_IN,
    SOFT_RESET_IN,
    GT0_DATA_VALID_IN,
    GT1_DATA_VALID_IN,
    GT2_DATA_VALID_IN,
    GT3_DATA_VALID_IN,
    GT4_DATA_VALID_IN,
    GT5_DATA_VALID_IN,
    DONT_RESET_ON_DATA_ERROR_IN);
  output gt0_cpllfbclklost_out;
  output gt0_cplllock_out;
  output gt0_drprdy_out;
  output gt0_eyescandataerror_out;
  output gt0_gthtxn_out;
  output gt0_gthtxp_out;
  output gt0_rxbyteisaligned_out;
  output gt0_rxresetdone_out;
  output gt0_txoutclk_out;
  output gt0_txoutclkfabric_out;
  output gt0_txoutclkpcs_out;
  output gt0_txresetdone_out;
  output [14:0]gt0_dmonitorout_out;
  output [15:0]gt0_drpdo_out;
  output [31:0]gt0_rxdata_out;
  output [6:0]gt0_rxmonitorout_out;
  output [3:0]gt0_rxcharisk_out;
  output [3:0]gt0_rxdisperr_out;
  output [3:0]gt0_rxnotintable_out;
  output gt1_cpllfbclklost_out;
  output gt1_cplllock_out;
  output gt1_drprdy_out;
  output gt1_eyescandataerror_out;
  output gt1_gthtxn_out;
  output gt1_gthtxp_out;
  output gt1_rxbyteisaligned_out;
  output gt1_rxresetdone_out;
  output gt1_txoutclk_out;
  output gt1_txoutclkfabric_out;
  output gt1_txoutclkpcs_out;
  output gt1_txresetdone_out;
  output [14:0]gt1_dmonitorout_out;
  output [15:0]gt1_drpdo_out;
  output [31:0]gt1_rxdata_out;
  output [6:0]gt1_rxmonitorout_out;
  output [3:0]gt1_rxcharisk_out;
  output [3:0]gt1_rxdisperr_out;
  output [3:0]gt1_rxnotintable_out;
  output gt2_cpllfbclklost_out;
  output gt2_cplllock_out;
  output gt2_drprdy_out;
  output gt2_eyescandataerror_out;
  output gt2_gthtxn_out;
  output gt2_gthtxp_out;
  output gt2_rxbyteisaligned_out;
  output gt2_rxresetdone_out;
  output gt2_txoutclk_out;
  output gt2_txoutclkfabric_out;
  output gt2_txoutclkpcs_out;
  output gt2_txresetdone_out;
  output [14:0]gt2_dmonitorout_out;
  output [15:0]gt2_drpdo_out;
  output [31:0]gt2_rxdata_out;
  output [6:0]gt2_rxmonitorout_out;
  output [3:0]gt2_rxcharisk_out;
  output [3:0]gt2_rxdisperr_out;
  output [3:0]gt2_rxnotintable_out;
  output gt3_cpllfbclklost_out;
  output gt3_cplllock_out;
  output gt3_drprdy_out;
  output gt3_eyescandataerror_out;
  output gt3_gthtxn_out;
  output gt3_gthtxp_out;
  output gt3_rxbyteisaligned_out;
  output gt3_rxresetdone_out;
  output gt3_txoutclk_out;
  output gt3_txoutclkfabric_out;
  output gt3_txoutclkpcs_out;
  output gt3_txresetdone_out;
  output [14:0]gt3_dmonitorout_out;
  output [15:0]gt3_drpdo_out;
  output [31:0]gt3_rxdata_out;
  output [6:0]gt3_rxmonitorout_out;
  output [3:0]gt3_rxcharisk_out;
  output [3:0]gt3_rxdisperr_out;
  output [3:0]gt3_rxnotintable_out;
  output gt4_cpllfbclklost_out;
  output gt4_cplllock_out;
  output gt4_drprdy_out;
  output gt4_eyescandataerror_out;
  output gt4_gthtxn_out;
  output gt4_gthtxp_out;
  output gt4_rxbyteisaligned_out;
  output gt4_rxresetdone_out;
  output gt4_txoutclk_out;
  output gt4_txoutclkfabric_out;
  output gt4_txoutclkpcs_out;
  output gt4_txresetdone_out;
  output [14:0]gt4_dmonitorout_out;
  output [15:0]gt4_drpdo_out;
  output [31:0]gt4_rxdata_out;
  output [6:0]gt4_rxmonitorout_out;
  output [3:0]gt4_rxcharisk_out;
  output [3:0]gt4_rxdisperr_out;
  output [3:0]gt4_rxnotintable_out;
  output gt5_cpllfbclklost_out;
  output gt5_cplllock_out;
  output gt5_drprdy_out;
  output gt5_eyescandataerror_out;
  output gt5_gthtxn_out;
  output gt5_gthtxp_out;
  output gt5_rxbyteisaligned_out;
  output gt5_rxresetdone_out;
  output gt5_txoutclk_out;
  output gt5_txoutclkfabric_out;
  output gt5_txoutclkpcs_out;
  output gt5_txresetdone_out;
  output [14:0]gt5_dmonitorout_out;
  output [15:0]gt5_drpdo_out;
  output [31:0]gt5_rxdata_out;
  output [6:0]gt5_rxmonitorout_out;
  output [3:0]gt5_rxcharisk_out;
  output [3:0]gt5_rxdisperr_out;
  output [3:0]gt5_rxnotintable_out;
  output GT0_TX_FSM_RESET_DONE_OUT;
  output GT1_TX_FSM_RESET_DONE_OUT;
  output GT2_TX_FSM_RESET_DONE_OUT;
  output GT3_TX_FSM_RESET_DONE_OUT;
  output GT4_TX_FSM_RESET_DONE_OUT;
  output GT5_TX_FSM_RESET_DONE_OUT;
  output GT0_RX_FSM_RESET_DONE_OUT;
  output GT1_RX_FSM_RESET_DONE_OUT;
  output GT2_RX_FSM_RESET_DONE_OUT;
  output GT3_RX_FSM_RESET_DONE_OUT;
  output GT4_RX_FSM_RESET_DONE_OUT;
  output GT5_RX_FSM_RESET_DONE_OUT;
  input gt0_gtrefclk0_in;
  input gt1_gtrefclk0_in;
  input gt2_gtrefclk0_in;
  input gt3_gtrefclk0_in;
  input gt4_gtrefclk0_in;
  input gt5_gtrefclk0_in;
  input gt0_cplllockdetclk_in;
  input gt0_drpclk_in;
  input gt0_drpen_in;
  input gt0_drpwe_in;
  input gt0_eyescanreset_in;
  input gt0_eyescantrigger_in;
  input gt0_gthrxn_in;
  input gt0_gthrxp_in;
  input GT0_QPLLOUTCLK_IN;
  input GT0_QPLLOUTREFCLK_IN;
  input gt0_rxmcommaalignen_in;
  input gt0_rxpcommaalignen_in;
  input gt0_rxpolarity_in;
  input gt0_rxusrclk_in;
  input gt0_rxusrclk2_in;
  input gt0_txpolarity_in;
  input gt0_txusrclk_in;
  input gt0_txusrclk2_in;
  input [15:0]gt0_drpdi_in;
  input [1:0]gt0_rxmonitorsel_in;
  input [31:0]gt0_txdata_in;
  input [3:0]gt0_txcharisk_in;
  input [8:0]gt0_drpaddr_in;
  input gt1_cplllockdetclk_in;
  input gt1_drpclk_in;
  input gt1_drpen_in;
  input gt1_drpwe_in;
  input gt1_eyescanreset_in;
  input gt1_eyescantrigger_in;
  input gt1_gthrxn_in;
  input gt1_gthrxp_in;
  input gt1_rxmcommaalignen_in;
  input gt1_rxpcommaalignen_in;
  input gt1_rxpolarity_in;
  input gt1_rxusrclk_in;
  input gt1_rxusrclk2_in;
  input gt1_txpolarity_in;
  input gt1_txusrclk_in;
  input gt1_txusrclk2_in;
  input [15:0]gt1_drpdi_in;
  input [1:0]gt1_rxmonitorsel_in;
  input [31:0]gt1_txdata_in;
  input [3:0]gt1_txcharisk_in;
  input [8:0]gt1_drpaddr_in;
  input gt2_cplllockdetclk_in;
  input gt2_drpclk_in;
  input gt2_drpen_in;
  input gt2_drpwe_in;
  input gt2_eyescanreset_in;
  input gt2_eyescantrigger_in;
  input gt2_gthrxn_in;
  input gt2_gthrxp_in;
  input gt2_rxmcommaalignen_in;
  input gt2_rxpcommaalignen_in;
  input gt2_rxpolarity_in;
  input gt2_rxusrclk_in;
  input gt2_rxusrclk2_in;
  input gt2_txpolarity_in;
  input gt2_txusrclk_in;
  input gt2_txusrclk2_in;
  input [15:0]gt2_drpdi_in;
  input [1:0]gt2_rxmonitorsel_in;
  input [31:0]gt2_txdata_in;
  input [3:0]gt2_txcharisk_in;
  input [8:0]gt2_drpaddr_in;
  input gt3_cplllockdetclk_in;
  input gt3_drpclk_in;
  input gt3_drpen_in;
  input gt3_drpwe_in;
  input gt3_eyescanreset_in;
  input gt3_eyescantrigger_in;
  input gt3_gthrxn_in;
  input gt3_gthrxp_in;
  input gt3_rxmcommaalignen_in;
  input gt3_rxpcommaalignen_in;
  input gt3_rxpolarity_in;
  input gt3_rxusrclk_in;
  input gt3_rxusrclk2_in;
  input gt3_txpolarity_in;
  input gt3_txusrclk_in;
  input gt3_txusrclk2_in;
  input [15:0]gt3_drpdi_in;
  input [1:0]gt3_rxmonitorsel_in;
  input [31:0]gt3_txdata_in;
  input [3:0]gt3_txcharisk_in;
  input [8:0]gt3_drpaddr_in;
  input gt4_cplllockdetclk_in;
  input gt4_drpclk_in;
  input gt4_drpen_in;
  input gt4_drpwe_in;
  input gt4_eyescanreset_in;
  input gt4_eyescantrigger_in;
  input gt4_gthrxn_in;
  input gt4_gthrxp_in;
  input GT1_QPLLOUTCLK_IN;
  input GT1_QPLLOUTREFCLK_IN;
  input gt4_rxmcommaalignen_in;
  input gt4_rxpcommaalignen_in;
  input gt4_rxpolarity_in;
  input gt4_rxusrclk_in;
  input gt4_rxusrclk2_in;
  input gt4_txpolarity_in;
  input gt4_txusrclk_in;
  input gt4_txusrclk2_in;
  input [15:0]gt4_drpdi_in;
  input [1:0]gt4_rxmonitorsel_in;
  input [31:0]gt4_txdata_in;
  input [3:0]gt4_txcharisk_in;
  input [8:0]gt4_drpaddr_in;
  input gt5_cplllockdetclk_in;
  input gt5_drpclk_in;
  input gt5_drpen_in;
  input gt5_drpwe_in;
  input gt5_eyescanreset_in;
  input gt5_eyescantrigger_in;
  input gt5_gthrxn_in;
  input gt5_gthrxp_in;
  input gt5_rxmcommaalignen_in;
  input gt5_rxpcommaalignen_in;
  input gt5_rxpolarity_in;
  input gt5_rxusrclk_in;
  input gt5_rxusrclk2_in;
  input gt5_txpolarity_in;
  input gt5_txusrclk_in;
  input gt5_txusrclk2_in;
  input [15:0]gt5_drpdi_in;
  input [1:0]gt5_rxmonitorsel_in;
  input [31:0]gt5_txdata_in;
  input [3:0]gt5_txcharisk_in;
  input [8:0]gt5_drpaddr_in;
  input SYSCLK_IN;
  input SOFT_RESET_IN;
  input GT0_DATA_VALID_IN;
  input GT1_DATA_VALID_IN;
  input GT2_DATA_VALID_IN;
  input GT3_DATA_VALID_IN;
  input GT4_DATA_VALID_IN;
  input GT5_DATA_VALID_IN;
  input DONT_RESET_ON_DATA_ERROR_IN;

  wire CPLL_RESET;
  wire DONT_RESET_ON_DATA_ERROR_IN;
  wire GT0_DATA_VALID_IN;
  wire GT0_QPLLOUTCLK_IN;
  wire GT0_QPLLOUTREFCLK_IN;
  wire GT0_RX_FSM_RESET_DONE_OUT;
  wire GT0_TX_FSM_RESET_DONE_OUT;
  wire GT1_DATA_VALID_IN;
  wire GT1_QPLLOUTCLK_IN;
  wire GT1_QPLLOUTREFCLK_IN;
  wire GT1_RX_FSM_RESET_DONE_OUT;
  wire GT1_TX_FSM_RESET_DONE_OUT;
  wire GT2_DATA_VALID_IN;
  wire GT2_RX_FSM_RESET_DONE_OUT;
  wire GT2_TX_FSM_RESET_DONE_OUT;
  wire GT3_DATA_VALID_IN;
  wire GT3_RX_FSM_RESET_DONE_OUT;
  wire GT3_TX_FSM_RESET_DONE_OUT;
  wire GT4_DATA_VALID_IN;
  wire GT4_RX_FSM_RESET_DONE_OUT;
  wire GT4_TX_FSM_RESET_DONE_OUT;
  wire GT5_DATA_VALID_IN;
  wire GT5_RX_FSM_RESET_DONE_OUT;
  wire GT5_TX_FSM_RESET_DONE_OUT;
  wire GTRXRESET;
  wire GTTXRESET;
  wire RXDFELFHOLD;
  wire RXUSERRDY;
  wire SOFT_RESET_IN;
  wire SYSCLK_IN;
  wire TXUSERRDY;
  wire gt0_cpllfbclklost_out;
  wire gt0_cplllock_out;
  wire gt0_cplllockdetclk_in;
  wire [14:0]gt0_dmonitorout_out;
  wire [8:0]gt0_drpaddr_in;
  wire gt0_drpclk_in;
  wire [15:0]gt0_drpdi_in;
  wire [15:0]gt0_drpdo_out;
  wire gt0_drpen_in;
  wire gt0_drprdy_out;
  wire gt0_drpwe_in;
  wire gt0_eyescandataerror_out;
  wire gt0_eyescanreset_in;
  wire gt0_eyescantrigger_in;
  wire gt0_gthrxn_in;
  wire gt0_gthrxp_in;
  wire gt0_gthtxn_out;
  wire gt0_gthtxp_out;
  wire gt0_gtrefclk0_in;
  wire [8:0]gt0_rx_cdrlock_counter;
  wire [8:0]gt0_rx_cdrlock_counter_0;
  wire gt0_rxbyteisaligned_out;
  wire [3:0]gt0_rxcharisk_out;
  wire [31:0]gt0_rxdata_out;
  wire [3:0]gt0_rxdisperr_out;
  wire gt0_rxmcommaalignen_in;
  wire [6:0]gt0_rxmonitorout_out;
  wire [1:0]gt0_rxmonitorsel_in;
  wire [3:0]gt0_rxnotintable_out;
  wire gt0_rxpcommaalignen_in;
  wire gt0_rxpolarity_in;
  wire gt0_rxresetdone_out;
  wire gt0_rxusrclk2_in;
  wire gt0_rxusrclk_in;
  wire [3:0]gt0_txcharisk_in;
  wire [31:0]gt0_txdata_in;
  wire gt0_txoutclk_out;
  wire gt0_txoutclkfabric_out;
  wire gt0_txoutclkpcs_out;
  wire gt0_txpolarity_in;
  wire gt0_txresetdone_out;
  wire gt0_txusrclk2_in;
  wire gt0_txusrclk_in;
  wire gt1_cpllfbclklost_out;
  wire gt1_cplllock_out;
  wire gt1_cplllockdetclk_in;
  wire [14:0]gt1_dmonitorout_out;
  wire [8:0]gt1_drpaddr_in;
  wire gt1_drpclk_in;
  wire [15:0]gt1_drpdi_in;
  wire [15:0]gt1_drpdo_out;
  wire gt1_drpen_in;
  wire gt1_drprdy_out;
  wire gt1_drpwe_in;
  wire gt1_eyescandataerror_out;
  wire gt1_eyescanreset_in;
  wire gt1_eyescantrigger_in;
  wire gt1_gthrxn_in;
  wire gt1_gthrxp_in;
  wire gt1_gthtxn_out;
  wire gt1_gthtxp_out;
  wire gt1_gtrefclk0_in;
  wire gt1_rxbyteisaligned_out;
  wire [3:0]gt1_rxcharisk_out;
  wire [31:0]gt1_rxdata_out;
  wire [3:0]gt1_rxdisperr_out;
  wire gt1_rxmcommaalignen_in;
  wire [6:0]gt1_rxmonitorout_out;
  wire [1:0]gt1_rxmonitorsel_in;
  wire [3:0]gt1_rxnotintable_out;
  wire gt1_rxpcommaalignen_in;
  wire gt1_rxpolarity_in;
  wire gt1_rxresetdone_out;
  wire gt1_rxusrclk2_in;
  wire gt1_rxusrclk_in;
  wire [3:0]gt1_txcharisk_in;
  wire [31:0]gt1_txdata_in;
  wire gt1_txoutclk_out;
  wire gt1_txoutclkfabric_out;
  wire gt1_txoutclkpcs_out;
  wire gt1_txpolarity_in;
  wire gt1_txresetdone_out;
  wire gt1_txusrclk2_in;
  wire gt1_txusrclk_in;
  wire gt2_cpllfbclklost_out;
  wire gt2_cplllock_out;
  wire gt2_cplllockdetclk_in;
  wire [14:0]gt2_dmonitorout_out;
  wire [8:0]gt2_drpaddr_in;
  wire gt2_drpclk_in;
  wire [15:0]gt2_drpdi_in;
  wire [15:0]gt2_drpdo_out;
  wire gt2_drpen_in;
  wire gt2_drprdy_out;
  wire gt2_drpwe_in;
  wire gt2_eyescandataerror_out;
  wire gt2_eyescanreset_in;
  wire gt2_eyescantrigger_in;
  wire gt2_gthrxn_in;
  wire gt2_gthrxp_in;
  wire gt2_gthtxn_out;
  wire gt2_gthtxp_out;
  wire gt2_gtrefclk0_in;
  wire gt2_rxbyteisaligned_out;
  wire [3:0]gt2_rxcharisk_out;
  wire [31:0]gt2_rxdata_out;
  wire [3:0]gt2_rxdisperr_out;
  wire gt2_rxmcommaalignen_in;
  wire [6:0]gt2_rxmonitorout_out;
  wire [1:0]gt2_rxmonitorsel_in;
  wire [3:0]gt2_rxnotintable_out;
  wire gt2_rxpcommaalignen_in;
  wire gt2_rxpolarity_in;
  wire gt2_rxresetdone_out;
  wire gt2_rxusrclk2_in;
  wire gt2_rxusrclk_in;
  wire [3:0]gt2_txcharisk_in;
  wire [31:0]gt2_txdata_in;
  wire gt2_txoutclk_out;
  wire gt2_txoutclkfabric_out;
  wire gt2_txoutclkpcs_out;
  wire gt2_txpolarity_in;
  wire gt2_txresetdone_out;
  wire gt2_txusrclk2_in;
  wire gt2_txusrclk_in;
  wire gt3_cpllfbclklost_out;
  wire gt3_cplllock_out;
  wire gt3_cplllockdetclk_in;
  wire [14:0]gt3_dmonitorout_out;
  wire [8:0]gt3_drpaddr_in;
  wire gt3_drpclk_in;
  wire [15:0]gt3_drpdi_in;
  wire [15:0]gt3_drpdo_out;
  wire gt3_drpen_in;
  wire gt3_drprdy_out;
  wire gt3_drpwe_in;
  wire gt3_eyescandataerror_out;
  wire gt3_eyescanreset_in;
  wire gt3_eyescantrigger_in;
  wire gt3_gthrxn_in;
  wire gt3_gthrxp_in;
  wire gt3_gthtxn_out;
  wire gt3_gthtxp_out;
  wire gt3_gtrefclk0_in;
  wire gt3_rxbyteisaligned_out;
  wire [3:0]gt3_rxcharisk_out;
  wire [31:0]gt3_rxdata_out;
  wire [3:0]gt3_rxdisperr_out;
  wire gt3_rxmcommaalignen_in;
  wire [6:0]gt3_rxmonitorout_out;
  wire [1:0]gt3_rxmonitorsel_in;
  wire [3:0]gt3_rxnotintable_out;
  wire gt3_rxpcommaalignen_in;
  wire gt3_rxpolarity_in;
  wire gt3_rxresetdone_out;
  wire gt3_rxusrclk2_in;
  wire gt3_rxusrclk_in;
  wire [3:0]gt3_txcharisk_in;
  wire [31:0]gt3_txdata_in;
  wire gt3_txoutclk_out;
  wire gt3_txoutclkfabric_out;
  wire gt3_txoutclkpcs_out;
  wire gt3_txpolarity_in;
  wire gt3_txresetdone_out;
  wire gt3_txusrclk2_in;
  wire gt3_txusrclk_in;
  wire gt4_cpllfbclklost_out;
  wire gt4_cplllock_out;
  wire gt4_cplllockdetclk_in;
  wire [14:0]gt4_dmonitorout_out;
  wire [8:0]gt4_drpaddr_in;
  wire gt4_drpclk_in;
  wire [15:0]gt4_drpdi_in;
  wire [15:0]gt4_drpdo_out;
  wire gt4_drpen_in;
  wire gt4_drprdy_out;
  wire gt4_drpwe_in;
  wire gt4_eyescandataerror_out;
  wire gt4_eyescanreset_in;
  wire gt4_eyescantrigger_in;
  wire gt4_gthrxn_in;
  wire gt4_gthrxp_in;
  wire gt4_gthtxn_out;
  wire gt4_gthtxp_out;
  wire gt4_gtrefclk0_in;
  wire gt4_rxbyteisaligned_out;
  wire [3:0]gt4_rxcharisk_out;
  wire [31:0]gt4_rxdata_out;
  wire [3:0]gt4_rxdisperr_out;
  wire gt4_rxmcommaalignen_in;
  wire [6:0]gt4_rxmonitorout_out;
  wire [1:0]gt4_rxmonitorsel_in;
  wire [3:0]gt4_rxnotintable_out;
  wire gt4_rxpcommaalignen_in;
  wire gt4_rxpolarity_in;
  wire gt4_rxresetdone_out;
  wire gt4_rxusrclk2_in;
  wire gt4_rxusrclk_in;
  wire [3:0]gt4_txcharisk_in;
  wire [31:0]gt4_txdata_in;
  wire gt4_txoutclk_out;
  wire gt4_txoutclkfabric_out;
  wire gt4_txoutclkpcs_out;
  wire gt4_txpolarity_in;
  wire gt4_txresetdone_out;
  wire gt4_txusrclk2_in;
  wire gt4_txusrclk_in;
  wire gt5_cpllfbclklost_out;
  wire gt5_cplllock_out;
  wire gt5_cplllockdetclk_in;
  wire [14:0]gt5_dmonitorout_out;
  wire [8:0]gt5_drpaddr_in;
  wire gt5_drpclk_in;
  wire [15:0]gt5_drpdi_in;
  wire [15:0]gt5_drpdo_out;
  wire gt5_drpen_in;
  wire gt5_drprdy_out;
  wire gt5_drpwe_in;
  wire gt5_eyescandataerror_out;
  wire gt5_eyescanreset_in;
  wire gt5_eyescantrigger_in;
  wire gt5_gthrxn_in;
  wire gt5_gthrxp_in;
  wire gt5_gthtxn_out;
  wire gt5_gthtxp_out;
  wire gt5_gtrefclk0_in;
  wire gt5_rxbyteisaligned_out;
  wire [3:0]gt5_rxcharisk_out;
  wire [31:0]gt5_rxdata_out;
  wire [3:0]gt5_rxdisperr_out;
  wire gt5_rxmcommaalignen_in;
  wire [6:0]gt5_rxmonitorout_out;
  wire [1:0]gt5_rxmonitorsel_in;
  wire [3:0]gt5_rxnotintable_out;
  wire gt5_rxpcommaalignen_in;
  wire gt5_rxpolarity_in;
  wire gt5_rxresetdone_out;
  wire gt5_rxusrclk2_in;
  wire gt5_rxusrclk_in;
  wire [3:0]gt5_txcharisk_in;
  wire [31:0]gt5_txdata_in;
  wire gt5_txoutclk_out;
  wire gt5_txoutclkfabric_out;
  wire gt5_txoutclkpcs_out;
  wire gt5_txpolarity_in;
  wire gt5_txresetdone_out;
  wire gt5_txusrclk2_in;
  wire gt5_txusrclk_in;
  wire \n_0_gt0_rx_cdrlock_counter[0]_i_2 ;
  wire \n_0_gt0_rx_cdrlock_counter[2]_i_1 ;
  wire \n_0_gt0_rx_cdrlock_counter[8]_i_2 ;
  wire n_0_gt0_rx_cdrlocked_i_1;
  wire n_0_gt0_rx_cdrlocked_reg;
  wire n_0_gt1_rxresetfsm_i;
  wire n_0_gt1_txresetfsm_i;
  wire n_0_gt2_rxresetfsm_i;
  wire n_0_gt2_txresetfsm_i;
  wire n_0_gt3_rxresetfsm_i;
  wire n_0_gt3_txresetfsm_i;
  wire n_0_gt4_rxresetfsm_i;
  wire n_0_gt4_txresetfsm_i;
  wire n_0_gt5_rxresetfsm_i;
  wire n_0_gt5_txresetfsm_i;
  wire n_1_gt1_txresetfsm_i;
  wire n_1_gt2_txresetfsm_i;
  wire n_1_gt3_txresetfsm_i;
  wire n_1_gt4_txresetfsm_i;
  wire n_1_gt5_txresetfsm_i;
  wire n_2_gt1_rxresetfsm_i;
  wire n_2_gt2_rxresetfsm_i;
  wire n_2_gt3_rxresetfsm_i;
  wire n_2_gt4_rxresetfsm_i;
  wire n_2_gt5_rxresetfsm_i;
  wire n_3_gt1_rxresetfsm_i;
  wire n_3_gt1_txresetfsm_i;
  wire n_3_gt2_rxresetfsm_i;
  wire n_3_gt2_txresetfsm_i;
  wire n_3_gt3_rxresetfsm_i;
  wire n_3_gt3_txresetfsm_i;
  wire n_3_gt4_rxresetfsm_i;
  wire n_3_gt4_txresetfsm_i;
  wire n_3_gt5_rxresetfsm_i;
  wire n_3_gt5_txresetfsm_i;

LUT5 #(
    .INIT(32'h55555155)) 
     \gt0_rx_cdrlock_counter[0]_i_1 
       (.I0(gt0_rx_cdrlock_counter[0]),
        .I1(\n_0_gt0_rx_cdrlock_counter[0]_i_2 ),
        .I2(gt0_rx_cdrlock_counter[4]),
        .I3(gt0_rx_cdrlock_counter[5]),
        .I4(gt0_rx_cdrlock_counter[2]),
        .O(gt0_rx_cdrlock_counter_0[0]));
LUT6 #(
    .INIT(64'h0000000000100000)) 
     \gt0_rx_cdrlock_counter[0]_i_2 
       (.I0(gt0_rx_cdrlock_counter[1]),
        .I1(gt0_rx_cdrlock_counter[0]),
        .I2(gt0_rx_cdrlock_counter[8]),
        .I3(gt0_rx_cdrlock_counter[3]),
        .I4(gt0_rx_cdrlock_counter[7]),
        .I5(gt0_rx_cdrlock_counter[6]),
        .O(\n_0_gt0_rx_cdrlock_counter[0]_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \gt0_rx_cdrlock_counter[1]_i_1 
       (.I0(gt0_rx_cdrlock_counter[0]),
        .I1(gt0_rx_cdrlock_counter[1]),
        .O(gt0_rx_cdrlock_counter_0[1]));
(* SOFT_HLUTNM = "soft_lutpair271" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gt0_rx_cdrlock_counter[2]_i_1 
       (.I0(gt0_rx_cdrlock_counter[2]),
        .I1(gt0_rx_cdrlock_counter[1]),
        .I2(gt0_rx_cdrlock_counter[0]),
        .O(\n_0_gt0_rx_cdrlock_counter[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair269" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gt0_rx_cdrlock_counter[3]_i_1 
       (.I0(gt0_rx_cdrlock_counter[1]),
        .I1(gt0_rx_cdrlock_counter[0]),
        .I2(gt0_rx_cdrlock_counter[2]),
        .I3(gt0_rx_cdrlock_counter[3]),
        .O(gt0_rx_cdrlock_counter_0[3]));
(* SOFT_HLUTNM = "soft_lutpair269" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gt0_rx_cdrlock_counter[4]_i_1 
       (.I0(gt0_rx_cdrlock_counter[4]),
        .I1(gt0_rx_cdrlock_counter[1]),
        .I2(gt0_rx_cdrlock_counter[0]),
        .I3(gt0_rx_cdrlock_counter[2]),
        .I4(gt0_rx_cdrlock_counter[3]),
        .O(gt0_rx_cdrlock_counter_0[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \gt0_rx_cdrlock_counter[5]_i_1 
       (.I0(gt0_rx_cdrlock_counter[5]),
        .I1(gt0_rx_cdrlock_counter[3]),
        .I2(gt0_rx_cdrlock_counter[2]),
        .I3(gt0_rx_cdrlock_counter[0]),
        .I4(gt0_rx_cdrlock_counter[1]),
        .I5(gt0_rx_cdrlock_counter[4]),
        .O(gt0_rx_cdrlock_counter_0[5]));
(* SOFT_HLUTNM = "soft_lutpair270" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gt0_rx_cdrlock_counter[6]_i_1 
       (.I0(gt0_rx_cdrlock_counter[6]),
        .I1(gt0_rx_cdrlock_counter[4]),
        .I2(\n_0_gt0_rx_cdrlock_counter[8]_i_2 ),
        .I3(gt0_rx_cdrlock_counter[5]),
        .O(gt0_rx_cdrlock_counter_0[6]));
(* SOFT_HLUTNM = "soft_lutpair270" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gt0_rx_cdrlock_counter[7]_i_1 
       (.I0(gt0_rx_cdrlock_counter[7]),
        .I1(gt0_rx_cdrlock_counter[5]),
        .I2(\n_0_gt0_rx_cdrlock_counter[8]_i_2 ),
        .I3(gt0_rx_cdrlock_counter[4]),
        .I4(gt0_rx_cdrlock_counter[6]),
        .O(gt0_rx_cdrlock_counter_0[7]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \gt0_rx_cdrlock_counter[8]_i_1 
       (.I0(gt0_rx_cdrlock_counter[8]),
        .I1(gt0_rx_cdrlock_counter[6]),
        .I2(gt0_rx_cdrlock_counter[4]),
        .I3(\n_0_gt0_rx_cdrlock_counter[8]_i_2 ),
        .I4(gt0_rx_cdrlock_counter[5]),
        .I5(gt0_rx_cdrlock_counter[7]),
        .O(gt0_rx_cdrlock_counter_0[8]));
(* SOFT_HLUTNM = "soft_lutpair271" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \gt0_rx_cdrlock_counter[8]_i_2 
       (.I0(gt0_rx_cdrlock_counter[3]),
        .I1(gt0_rx_cdrlock_counter[2]),
        .I2(gt0_rx_cdrlock_counter[0]),
        .I3(gt0_rx_cdrlock_counter[1]),
        .O(\n_0_gt0_rx_cdrlock_counter[8]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \gt0_rx_cdrlock_counter_reg[0] 
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter_0[0]),
        .Q(gt0_rx_cdrlock_counter[0]),
        .R(GTRXRESET));
FDRE #(
    .INIT(1'b0)) 
     \gt0_rx_cdrlock_counter_reg[1] 
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter_0[1]),
        .Q(gt0_rx_cdrlock_counter[1]),
        .R(GTRXRESET));
FDRE #(
    .INIT(1'b0)) 
     \gt0_rx_cdrlock_counter_reg[2] 
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(\n_0_gt0_rx_cdrlock_counter[2]_i_1 ),
        .Q(gt0_rx_cdrlock_counter[2]),
        .R(GTRXRESET));
FDRE #(
    .INIT(1'b0)) 
     \gt0_rx_cdrlock_counter_reg[3] 
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter_0[3]),
        .Q(gt0_rx_cdrlock_counter[3]),
        .R(GTRXRESET));
FDRE #(
    .INIT(1'b0)) 
     \gt0_rx_cdrlock_counter_reg[4] 
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter_0[4]),
        .Q(gt0_rx_cdrlock_counter[4]),
        .R(GTRXRESET));
FDRE #(
    .INIT(1'b0)) 
     \gt0_rx_cdrlock_counter_reg[5] 
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter_0[5]),
        .Q(gt0_rx_cdrlock_counter[5]),
        .R(GTRXRESET));
FDRE #(
    .INIT(1'b0)) 
     \gt0_rx_cdrlock_counter_reg[6] 
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter_0[6]),
        .Q(gt0_rx_cdrlock_counter[6]),
        .R(GTRXRESET));
FDRE #(
    .INIT(1'b0)) 
     \gt0_rx_cdrlock_counter_reg[7] 
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter_0[7]),
        .Q(gt0_rx_cdrlock_counter[7]),
        .R(GTRXRESET));
FDRE #(
    .INIT(1'b0)) 
     \gt0_rx_cdrlock_counter_reg[8] 
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt0_rx_cdrlock_counter_0[8]),
        .Q(gt0_rx_cdrlock_counter[8]),
        .R(GTRXRESET));
LUT5 #(
    .INIT(32'hFFFF0020)) 
     gt0_rx_cdrlocked_i_1
       (.I0(\n_0_gt0_rx_cdrlock_counter[0]_i_2 ),
        .I1(gt0_rx_cdrlock_counter[4]),
        .I2(gt0_rx_cdrlock_counter[5]),
        .I3(gt0_rx_cdrlock_counter[2]),
        .I4(n_0_gt0_rx_cdrlocked_reg),
        .O(n_0_gt0_rx_cdrlocked_i_1));
FDRE gt0_rx_cdrlocked_reg
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(n_0_gt0_rx_cdrlocked_i_1),
        .Q(n_0_gt0_rx_cdrlocked_reg),
        .R(GTRXRESET));
gt64_rtm6r_gt64_rtm6r_RX_STARTUP_FSM__parameterized0 gt0_rxresetfsm_i
       (.DONT_RESET_ON_DATA_ERROR_IN(DONT_RESET_ON_DATA_ERROR_IN),
        .GT0_DATA_VALID_IN(GT0_DATA_VALID_IN),
        .GT0_RX_FSM_RESET_DONE_OUT(GT0_RX_FSM_RESET_DONE_OUT),
        .I1(n_0_gt0_rx_cdrlocked_reg),
        .RXDFELFHOLD(RXDFELFHOLD),
        .RXUSERRDY(RXUSERRDY),
        .SOFT_RESET_IN(SOFT_RESET_IN),
        .SR(GTRXRESET),
        .SYSCLK_IN(SYSCLK_IN),
        .TXUSERRDY(TXUSERRDY),
        .gt0_cplllock_out(gt0_cplllock_out),
        .gt0_rxresetdone_out(gt0_rxresetdone_out),
        .gt0_rxusrclk_in(gt0_rxusrclk_in));
gt64_rtm6r_gt64_rtm6r_TX_STARTUP_FSM__parameterized0 gt0_txresetfsm_i
       (.GT0_TX_FSM_RESET_DONE_OUT(GT0_TX_FSM_RESET_DONE_OUT),
        .GTTXRESET(GTTXRESET),
        .SOFT_RESET_IN(SOFT_RESET_IN),
        .SYSCLK_IN(SYSCLK_IN),
        .TXUSERRDY(TXUSERRDY),
        .data_in(CPLL_RESET),
        .gt0_cplllock_out(gt0_cplllock_out),
        .gt0_txresetdone_out(gt0_txresetdone_out),
        .gt0_txusrclk_in(gt0_txusrclk_in));
gt64_rtm6r_gt64_rtm6r_RX_STARTUP_FSM__parameterized0_0 gt1_rxresetfsm_i
       (.DONT_RESET_ON_DATA_ERROR_IN(DONT_RESET_ON_DATA_ERROR_IN),
        .GT1_DATA_VALID_IN(GT1_DATA_VALID_IN),
        .GT1_RX_FSM_RESET_DONE_OUT(GT1_RX_FSM_RESET_DONE_OUT),
        .I1(n_3_gt1_txresetfsm_i),
        .I2(n_0_gt0_rx_cdrlocked_reg),
        .O1(n_0_gt1_rxresetfsm_i),
        .O2(n_2_gt1_rxresetfsm_i),
        .O3(n_3_gt1_rxresetfsm_i),
        .SOFT_RESET_IN(SOFT_RESET_IN),
        .SYSCLK_IN(SYSCLK_IN),
        .gt1_cplllock_out(gt1_cplllock_out),
        .gt1_rxresetdone_out(gt1_rxresetdone_out),
        .gt1_rxusrclk_in(gt1_rxusrclk_in));
gt64_rtm6r_gt64_rtm6r_TX_STARTUP_FSM__parameterized0_1 gt1_txresetfsm_i
       (.GT1_TX_FSM_RESET_DONE_OUT(GT1_TX_FSM_RESET_DONE_OUT),
        .O1(n_0_gt1_txresetfsm_i),
        .O2(n_3_gt1_txresetfsm_i),
        .SOFT_RESET_IN(SOFT_RESET_IN),
        .SYSCLK_IN(SYSCLK_IN),
        .data_in(n_1_gt1_txresetfsm_i),
        .gt1_cplllock_out(gt1_cplllock_out),
        .gt1_txresetdone_out(gt1_txresetdone_out),
        .gt1_txusrclk_in(gt1_txusrclk_in));
gt64_rtm6r_gt64_rtm6r_RX_STARTUP_FSM__parameterized0_2 gt2_rxresetfsm_i
       (.DONT_RESET_ON_DATA_ERROR_IN(DONT_RESET_ON_DATA_ERROR_IN),
        .GT2_DATA_VALID_IN(GT2_DATA_VALID_IN),
        .GT2_RX_FSM_RESET_DONE_OUT(GT2_RX_FSM_RESET_DONE_OUT),
        .I1(n_0_gt0_rx_cdrlocked_reg),
        .I2(n_3_gt2_txresetfsm_i),
        .O1(n_0_gt2_rxresetfsm_i),
        .O2(n_2_gt2_rxresetfsm_i),
        .O3(n_3_gt2_rxresetfsm_i),
        .SOFT_RESET_IN(SOFT_RESET_IN),
        .SYSCLK_IN(SYSCLK_IN),
        .gt2_cplllock_out(gt2_cplllock_out),
        .gt2_rxresetdone_out(gt2_rxresetdone_out),
        .gt2_rxusrclk_in(gt2_rxusrclk_in));
gt64_rtm6r_gt64_rtm6r_TX_STARTUP_FSM__parameterized0_3 gt2_txresetfsm_i
       (.GT2_TX_FSM_RESET_DONE_OUT(GT2_TX_FSM_RESET_DONE_OUT),
        .O1(n_0_gt2_txresetfsm_i),
        .O2(n_3_gt2_txresetfsm_i),
        .SOFT_RESET_IN(SOFT_RESET_IN),
        .SYSCLK_IN(SYSCLK_IN),
        .data_in(n_1_gt2_txresetfsm_i),
        .gt2_cplllock_out(gt2_cplllock_out),
        .gt2_txresetdone_out(gt2_txresetdone_out),
        .gt2_txusrclk_in(gt2_txusrclk_in));
gt64_rtm6r_gt64_rtm6r_RX_STARTUP_FSM__parameterized0_4 gt3_rxresetfsm_i
       (.DONT_RESET_ON_DATA_ERROR_IN(DONT_RESET_ON_DATA_ERROR_IN),
        .GT3_DATA_VALID_IN(GT3_DATA_VALID_IN),
        .GT3_RX_FSM_RESET_DONE_OUT(GT3_RX_FSM_RESET_DONE_OUT),
        .I1(n_0_gt0_rx_cdrlocked_reg),
        .I2(n_3_gt3_txresetfsm_i),
        .O1(n_0_gt3_rxresetfsm_i),
        .O2(n_2_gt3_rxresetfsm_i),
        .O3(n_3_gt3_rxresetfsm_i),
        .SOFT_RESET_IN(SOFT_RESET_IN),
        .SYSCLK_IN(SYSCLK_IN),
        .gt3_cplllock_out(gt3_cplllock_out),
        .gt3_rxresetdone_out(gt3_rxresetdone_out),
        .gt3_rxusrclk_in(gt3_rxusrclk_in));
gt64_rtm6r_gt64_rtm6r_TX_STARTUP_FSM__parameterized0_5 gt3_txresetfsm_i
       (.GT3_TX_FSM_RESET_DONE_OUT(GT3_TX_FSM_RESET_DONE_OUT),
        .O1(n_0_gt3_txresetfsm_i),
        .O2(n_3_gt3_txresetfsm_i),
        .SOFT_RESET_IN(SOFT_RESET_IN),
        .SYSCLK_IN(SYSCLK_IN),
        .data_in(n_1_gt3_txresetfsm_i),
        .gt3_cplllock_out(gt3_cplllock_out),
        .gt3_txresetdone_out(gt3_txresetdone_out),
        .gt3_txusrclk_in(gt3_txusrclk_in));
gt64_rtm6r_gt64_rtm6r_RX_STARTUP_FSM__parameterized0_6 gt4_rxresetfsm_i
       (.DONT_RESET_ON_DATA_ERROR_IN(DONT_RESET_ON_DATA_ERROR_IN),
        .GT4_DATA_VALID_IN(GT4_DATA_VALID_IN),
        .GT4_RX_FSM_RESET_DONE_OUT(GT4_RX_FSM_RESET_DONE_OUT),
        .I1(n_0_gt0_rx_cdrlocked_reg),
        .I2(n_3_gt4_txresetfsm_i),
        .O1(n_0_gt4_rxresetfsm_i),
        .O2(n_2_gt4_rxresetfsm_i),
        .O3(n_3_gt4_rxresetfsm_i),
        .SOFT_RESET_IN(SOFT_RESET_IN),
        .SYSCLK_IN(SYSCLK_IN),
        .gt4_cplllock_out(gt4_cplllock_out),
        .gt4_rxresetdone_out(gt4_rxresetdone_out),
        .gt4_rxusrclk_in(gt4_rxusrclk_in));
gt64_rtm6r_gt64_rtm6r_TX_STARTUP_FSM__parameterized0_7 gt4_txresetfsm_i
       (.GT4_TX_FSM_RESET_DONE_OUT(GT4_TX_FSM_RESET_DONE_OUT),
        .O1(n_0_gt4_txresetfsm_i),
        .O2(n_3_gt4_txresetfsm_i),
        .SOFT_RESET_IN(SOFT_RESET_IN),
        .SYSCLK_IN(SYSCLK_IN),
        .data_in(n_1_gt4_txresetfsm_i),
        .gt4_cplllock_out(gt4_cplllock_out),
        .gt4_txresetdone_out(gt4_txresetdone_out),
        .gt4_txusrclk_in(gt4_txusrclk_in));
gt64_rtm6r_gt64_rtm6r_RX_STARTUP_FSM__parameterized0_8 gt5_rxresetfsm_i
       (.DONT_RESET_ON_DATA_ERROR_IN(DONT_RESET_ON_DATA_ERROR_IN),
        .GT5_DATA_VALID_IN(GT5_DATA_VALID_IN),
        .GT5_RX_FSM_RESET_DONE_OUT(GT5_RX_FSM_RESET_DONE_OUT),
        .I1(n_0_gt0_rx_cdrlocked_reg),
        .I2(n_3_gt5_txresetfsm_i),
        .O1(n_0_gt5_rxresetfsm_i),
        .O2(n_2_gt5_rxresetfsm_i),
        .O3(n_3_gt5_rxresetfsm_i),
        .SOFT_RESET_IN(SOFT_RESET_IN),
        .SYSCLK_IN(SYSCLK_IN),
        .gt5_cplllock_out(gt5_cplllock_out),
        .gt5_rxresetdone_out(gt5_rxresetdone_out),
        .gt5_rxusrclk_in(gt5_rxusrclk_in));
gt64_rtm6r_gt64_rtm6r_TX_STARTUP_FSM__parameterized0_9 gt5_txresetfsm_i
       (.GT5_TX_FSM_RESET_DONE_OUT(GT5_TX_FSM_RESET_DONE_OUT),
        .O1(n_0_gt5_txresetfsm_i),
        .O2(n_3_gt5_txresetfsm_i),
        .SOFT_RESET_IN(SOFT_RESET_IN),
        .SYSCLK_IN(SYSCLK_IN),
        .data_in(n_1_gt5_txresetfsm_i),
        .gt5_cplllock_out(gt5_cplllock_out),
        .gt5_txresetdone_out(gt5_txresetdone_out),
        .gt5_txusrclk_in(gt5_txusrclk_in));
gt64_rtm6r_gt64_rtm6r_multi_gt__parameterized0 gt64_rtm6r_i
       (.GT0_QPLLOUTCLK_IN(GT0_QPLLOUTCLK_IN),
        .GT0_QPLLOUTREFCLK_IN(GT0_QPLLOUTREFCLK_IN),
        .GT1_QPLLOUTCLK_IN(GT1_QPLLOUTCLK_IN),
        .GT1_QPLLOUTREFCLK_IN(GT1_QPLLOUTREFCLK_IN),
        .GTTXRESET(GTTXRESET),
        .I1(n_0_gt1_rxresetfsm_i),
        .I10(n_3_gt2_txresetfsm_i),
        .I11(n_0_gt3_rxresetfsm_i),
        .I12(n_0_gt3_txresetfsm_i),
        .I13(n_3_gt3_rxresetfsm_i),
        .I14(n_2_gt3_rxresetfsm_i),
        .I15(n_3_gt3_txresetfsm_i),
        .I16(n_0_gt4_rxresetfsm_i),
        .I17(n_0_gt4_txresetfsm_i),
        .I18(n_3_gt4_rxresetfsm_i),
        .I19(n_2_gt4_rxresetfsm_i),
        .I2(n_0_gt1_txresetfsm_i),
        .I20(n_3_gt4_txresetfsm_i),
        .I21(n_0_gt5_rxresetfsm_i),
        .I22(n_0_gt5_txresetfsm_i),
        .I23(n_3_gt5_rxresetfsm_i),
        .I24(n_2_gt5_rxresetfsm_i),
        .I25(n_3_gt5_txresetfsm_i),
        .I26(n_1_gt1_txresetfsm_i),
        .I27(n_1_gt2_txresetfsm_i),
        .I28(n_1_gt3_txresetfsm_i),
        .I29(n_1_gt4_txresetfsm_i),
        .I3(n_3_gt1_rxresetfsm_i),
        .I30(n_1_gt5_txresetfsm_i),
        .I4(n_2_gt1_rxresetfsm_i),
        .I5(n_3_gt1_txresetfsm_i),
        .I6(n_0_gt2_rxresetfsm_i),
        .I7(n_0_gt2_txresetfsm_i),
        .I8(n_3_gt2_rxresetfsm_i),
        .I9(n_2_gt2_rxresetfsm_i),
        .RXDFELFHOLD(RXDFELFHOLD),
        .RXUSERRDY(RXUSERRDY),
        .SR(GTRXRESET),
        .TXUSERRDY(TXUSERRDY),
        .data_in(CPLL_RESET),
        .gt0_cpllfbclklost_out(gt0_cpllfbclklost_out),
        .gt0_cplllock_out(gt0_cplllock_out),
        .gt0_cplllockdetclk_in(gt0_cplllockdetclk_in),
        .gt0_dmonitorout_out(gt0_dmonitorout_out),
        .gt0_drpaddr_in(gt0_drpaddr_in),
        .gt0_drpclk_in(gt0_drpclk_in),
        .gt0_drpdi_in(gt0_drpdi_in),
        .gt0_drpdo_out(gt0_drpdo_out),
        .gt0_drpen_in(gt0_drpen_in),
        .gt0_drprdy_out(gt0_drprdy_out),
        .gt0_drpwe_in(gt0_drpwe_in),
        .gt0_eyescandataerror_out(gt0_eyescandataerror_out),
        .gt0_eyescanreset_in(gt0_eyescanreset_in),
        .gt0_eyescantrigger_in(gt0_eyescantrigger_in),
        .gt0_gthrxn_in(gt0_gthrxn_in),
        .gt0_gthrxp_in(gt0_gthrxp_in),
        .gt0_gthtxn_out(gt0_gthtxn_out),
        .gt0_gthtxp_out(gt0_gthtxp_out),
        .gt0_gtrefclk0_in(gt0_gtrefclk0_in),
        .gt0_rxbyteisaligned_out(gt0_rxbyteisaligned_out),
        .gt0_rxcharisk_out(gt0_rxcharisk_out),
        .gt0_rxdata_out(gt0_rxdata_out),
        .gt0_rxdisperr_out(gt0_rxdisperr_out),
        .gt0_rxmcommaalignen_in(gt0_rxmcommaalignen_in),
        .gt0_rxmonitorout_out(gt0_rxmonitorout_out),
        .gt0_rxmonitorsel_in(gt0_rxmonitorsel_in),
        .gt0_rxnotintable_out(gt0_rxnotintable_out),
        .gt0_rxpcommaalignen_in(gt0_rxpcommaalignen_in),
        .gt0_rxpolarity_in(gt0_rxpolarity_in),
        .gt0_rxresetdone_out(gt0_rxresetdone_out),
        .gt0_rxusrclk2_in(gt0_rxusrclk2_in),
        .gt0_rxusrclk_in(gt0_rxusrclk_in),
        .gt0_txcharisk_in(gt0_txcharisk_in),
        .gt0_txdata_in(gt0_txdata_in),
        .gt0_txoutclk_out(gt0_txoutclk_out),
        .gt0_txoutclkfabric_out(gt0_txoutclkfabric_out),
        .gt0_txoutclkpcs_out(gt0_txoutclkpcs_out),
        .gt0_txpolarity_in(gt0_txpolarity_in),
        .gt0_txresetdone_out(gt0_txresetdone_out),
        .gt0_txusrclk2_in(gt0_txusrclk2_in),
        .gt0_txusrclk_in(gt0_txusrclk_in),
        .gt1_cpllfbclklost_out(gt1_cpllfbclklost_out),
        .gt1_cplllock_out(gt1_cplllock_out),
        .gt1_cplllockdetclk_in(gt1_cplllockdetclk_in),
        .gt1_dmonitorout_out(gt1_dmonitorout_out),
        .gt1_drpaddr_in(gt1_drpaddr_in),
        .gt1_drpclk_in(gt1_drpclk_in),
        .gt1_drpdi_in(gt1_drpdi_in),
        .gt1_drpdo_out(gt1_drpdo_out),
        .gt1_drpen_in(gt1_drpen_in),
        .gt1_drprdy_out(gt1_drprdy_out),
        .gt1_drpwe_in(gt1_drpwe_in),
        .gt1_eyescandataerror_out(gt1_eyescandataerror_out),
        .gt1_eyescanreset_in(gt1_eyescanreset_in),
        .gt1_eyescantrigger_in(gt1_eyescantrigger_in),
        .gt1_gthrxn_in(gt1_gthrxn_in),
        .gt1_gthrxp_in(gt1_gthrxp_in),
        .gt1_gthtxn_out(gt1_gthtxn_out),
        .gt1_gthtxp_out(gt1_gthtxp_out),
        .gt1_gtrefclk0_in(gt1_gtrefclk0_in),
        .gt1_rxbyteisaligned_out(gt1_rxbyteisaligned_out),
        .gt1_rxcharisk_out(gt1_rxcharisk_out),
        .gt1_rxdata_out(gt1_rxdata_out),
        .gt1_rxdisperr_out(gt1_rxdisperr_out),
        .gt1_rxmcommaalignen_in(gt1_rxmcommaalignen_in),
        .gt1_rxmonitorout_out(gt1_rxmonitorout_out),
        .gt1_rxmonitorsel_in(gt1_rxmonitorsel_in),
        .gt1_rxnotintable_out(gt1_rxnotintable_out),
        .gt1_rxpcommaalignen_in(gt1_rxpcommaalignen_in),
        .gt1_rxpolarity_in(gt1_rxpolarity_in),
        .gt1_rxresetdone_out(gt1_rxresetdone_out),
        .gt1_rxusrclk2_in(gt1_rxusrclk2_in),
        .gt1_rxusrclk_in(gt1_rxusrclk_in),
        .gt1_txcharisk_in(gt1_txcharisk_in),
        .gt1_txdata_in(gt1_txdata_in),
        .gt1_txoutclk_out(gt1_txoutclk_out),
        .gt1_txoutclkfabric_out(gt1_txoutclkfabric_out),
        .gt1_txoutclkpcs_out(gt1_txoutclkpcs_out),
        .gt1_txpolarity_in(gt1_txpolarity_in),
        .gt1_txresetdone_out(gt1_txresetdone_out),
        .gt1_txusrclk2_in(gt1_txusrclk2_in),
        .gt1_txusrclk_in(gt1_txusrclk_in),
        .gt2_cpllfbclklost_out(gt2_cpllfbclklost_out),
        .gt2_cplllock_out(gt2_cplllock_out),
        .gt2_cplllockdetclk_in(gt2_cplllockdetclk_in),
        .gt2_dmonitorout_out(gt2_dmonitorout_out),
        .gt2_drpaddr_in(gt2_drpaddr_in),
        .gt2_drpclk_in(gt2_drpclk_in),
        .gt2_drpdi_in(gt2_drpdi_in),
        .gt2_drpdo_out(gt2_drpdo_out),
        .gt2_drpen_in(gt2_drpen_in),
        .gt2_drprdy_out(gt2_drprdy_out),
        .gt2_drpwe_in(gt2_drpwe_in),
        .gt2_eyescandataerror_out(gt2_eyescandataerror_out),
        .gt2_eyescanreset_in(gt2_eyescanreset_in),
        .gt2_eyescantrigger_in(gt2_eyescantrigger_in),
        .gt2_gthrxn_in(gt2_gthrxn_in),
        .gt2_gthrxp_in(gt2_gthrxp_in),
        .gt2_gthtxn_out(gt2_gthtxn_out),
        .gt2_gthtxp_out(gt2_gthtxp_out),
        .gt2_gtrefclk0_in(gt2_gtrefclk0_in),
        .gt2_rxbyteisaligned_out(gt2_rxbyteisaligned_out),
        .gt2_rxcharisk_out(gt2_rxcharisk_out),
        .gt2_rxdata_out(gt2_rxdata_out),
        .gt2_rxdisperr_out(gt2_rxdisperr_out),
        .gt2_rxmcommaalignen_in(gt2_rxmcommaalignen_in),
        .gt2_rxmonitorout_out(gt2_rxmonitorout_out),
        .gt2_rxmonitorsel_in(gt2_rxmonitorsel_in),
        .gt2_rxnotintable_out(gt2_rxnotintable_out),
        .gt2_rxpcommaalignen_in(gt2_rxpcommaalignen_in),
        .gt2_rxpolarity_in(gt2_rxpolarity_in),
        .gt2_rxresetdone_out(gt2_rxresetdone_out),
        .gt2_rxusrclk2_in(gt2_rxusrclk2_in),
        .gt2_rxusrclk_in(gt2_rxusrclk_in),
        .gt2_txcharisk_in(gt2_txcharisk_in),
        .gt2_txdata_in(gt2_txdata_in),
        .gt2_txoutclk_out(gt2_txoutclk_out),
        .gt2_txoutclkfabric_out(gt2_txoutclkfabric_out),
        .gt2_txoutclkpcs_out(gt2_txoutclkpcs_out),
        .gt2_txpolarity_in(gt2_txpolarity_in),
        .gt2_txresetdone_out(gt2_txresetdone_out),
        .gt2_txusrclk2_in(gt2_txusrclk2_in),
        .gt2_txusrclk_in(gt2_txusrclk_in),
        .gt3_cpllfbclklost_out(gt3_cpllfbclklost_out),
        .gt3_cplllock_out(gt3_cplllock_out),
        .gt3_cplllockdetclk_in(gt3_cplllockdetclk_in),
        .gt3_dmonitorout_out(gt3_dmonitorout_out),
        .gt3_drpaddr_in(gt3_drpaddr_in),
        .gt3_drpclk_in(gt3_drpclk_in),
        .gt3_drpdi_in(gt3_drpdi_in),
        .gt3_drpdo_out(gt3_drpdo_out),
        .gt3_drpen_in(gt3_drpen_in),
        .gt3_drprdy_out(gt3_drprdy_out),
        .gt3_drpwe_in(gt3_drpwe_in),
        .gt3_eyescandataerror_out(gt3_eyescandataerror_out),
        .gt3_eyescanreset_in(gt3_eyescanreset_in),
        .gt3_eyescantrigger_in(gt3_eyescantrigger_in),
        .gt3_gthrxn_in(gt3_gthrxn_in),
        .gt3_gthrxp_in(gt3_gthrxp_in),
        .gt3_gthtxn_out(gt3_gthtxn_out),
        .gt3_gthtxp_out(gt3_gthtxp_out),
        .gt3_gtrefclk0_in(gt3_gtrefclk0_in),
        .gt3_rxbyteisaligned_out(gt3_rxbyteisaligned_out),
        .gt3_rxcharisk_out(gt3_rxcharisk_out),
        .gt3_rxdata_out(gt3_rxdata_out),
        .gt3_rxdisperr_out(gt3_rxdisperr_out),
        .gt3_rxmcommaalignen_in(gt3_rxmcommaalignen_in),
        .gt3_rxmonitorout_out(gt3_rxmonitorout_out),
        .gt3_rxmonitorsel_in(gt3_rxmonitorsel_in),
        .gt3_rxnotintable_out(gt3_rxnotintable_out),
        .gt3_rxpcommaalignen_in(gt3_rxpcommaalignen_in),
        .gt3_rxpolarity_in(gt3_rxpolarity_in),
        .gt3_rxresetdone_out(gt3_rxresetdone_out),
        .gt3_rxusrclk2_in(gt3_rxusrclk2_in),
        .gt3_rxusrclk_in(gt3_rxusrclk_in),
        .gt3_txcharisk_in(gt3_txcharisk_in),
        .gt3_txdata_in(gt3_txdata_in),
        .gt3_txoutclk_out(gt3_txoutclk_out),
        .gt3_txoutclkfabric_out(gt3_txoutclkfabric_out),
        .gt3_txoutclkpcs_out(gt3_txoutclkpcs_out),
        .gt3_txpolarity_in(gt3_txpolarity_in),
        .gt3_txresetdone_out(gt3_txresetdone_out),
        .gt3_txusrclk2_in(gt3_txusrclk2_in),
        .gt3_txusrclk_in(gt3_txusrclk_in),
        .gt4_cpllfbclklost_out(gt4_cpllfbclklost_out),
        .gt4_cplllock_out(gt4_cplllock_out),
        .gt4_cplllockdetclk_in(gt4_cplllockdetclk_in),
        .gt4_dmonitorout_out(gt4_dmonitorout_out),
        .gt4_drpaddr_in(gt4_drpaddr_in),
        .gt4_drpclk_in(gt4_drpclk_in),
        .gt4_drpdi_in(gt4_drpdi_in),
        .gt4_drpdo_out(gt4_drpdo_out),
        .gt4_drpen_in(gt4_drpen_in),
        .gt4_drprdy_out(gt4_drprdy_out),
        .gt4_drpwe_in(gt4_drpwe_in),
        .gt4_eyescandataerror_out(gt4_eyescandataerror_out),
        .gt4_eyescanreset_in(gt4_eyescanreset_in),
        .gt4_eyescantrigger_in(gt4_eyescantrigger_in),
        .gt4_gthrxn_in(gt4_gthrxn_in),
        .gt4_gthrxp_in(gt4_gthrxp_in),
        .gt4_gthtxn_out(gt4_gthtxn_out),
        .gt4_gthtxp_out(gt4_gthtxp_out),
        .gt4_gtrefclk0_in(gt4_gtrefclk0_in),
        .gt4_rxbyteisaligned_out(gt4_rxbyteisaligned_out),
        .gt4_rxcharisk_out(gt4_rxcharisk_out),
        .gt4_rxdata_out(gt4_rxdata_out),
        .gt4_rxdisperr_out(gt4_rxdisperr_out),
        .gt4_rxmcommaalignen_in(gt4_rxmcommaalignen_in),
        .gt4_rxmonitorout_out(gt4_rxmonitorout_out),
        .gt4_rxmonitorsel_in(gt4_rxmonitorsel_in),
        .gt4_rxnotintable_out(gt4_rxnotintable_out),
        .gt4_rxpcommaalignen_in(gt4_rxpcommaalignen_in),
        .gt4_rxpolarity_in(gt4_rxpolarity_in),
        .gt4_rxresetdone_out(gt4_rxresetdone_out),
        .gt4_rxusrclk2_in(gt4_rxusrclk2_in),
        .gt4_rxusrclk_in(gt4_rxusrclk_in),
        .gt4_txcharisk_in(gt4_txcharisk_in),
        .gt4_txdata_in(gt4_txdata_in),
        .gt4_txoutclk_out(gt4_txoutclk_out),
        .gt4_txoutclkfabric_out(gt4_txoutclkfabric_out),
        .gt4_txoutclkpcs_out(gt4_txoutclkpcs_out),
        .gt4_txpolarity_in(gt4_txpolarity_in),
        .gt4_txresetdone_out(gt4_txresetdone_out),
        .gt4_txusrclk2_in(gt4_txusrclk2_in),
        .gt4_txusrclk_in(gt4_txusrclk_in),
        .gt5_cpllfbclklost_out(gt5_cpllfbclklost_out),
        .gt5_cplllock_out(gt5_cplllock_out),
        .gt5_cplllockdetclk_in(gt5_cplllockdetclk_in),
        .gt5_dmonitorout_out(gt5_dmonitorout_out),
        .gt5_drpaddr_in(gt5_drpaddr_in),
        .gt5_drpclk_in(gt5_drpclk_in),
        .gt5_drpdi_in(gt5_drpdi_in),
        .gt5_drpdo_out(gt5_drpdo_out),
        .gt5_drpen_in(gt5_drpen_in),
        .gt5_drprdy_out(gt5_drprdy_out),
        .gt5_drpwe_in(gt5_drpwe_in),
        .gt5_eyescandataerror_out(gt5_eyescandataerror_out),
        .gt5_eyescanreset_in(gt5_eyescanreset_in),
        .gt5_eyescantrigger_in(gt5_eyescantrigger_in),
        .gt5_gthrxn_in(gt5_gthrxn_in),
        .gt5_gthrxp_in(gt5_gthrxp_in),
        .gt5_gthtxn_out(gt5_gthtxn_out),
        .gt5_gthtxp_out(gt5_gthtxp_out),
        .gt5_gtrefclk0_in(gt5_gtrefclk0_in),
        .gt5_rxbyteisaligned_out(gt5_rxbyteisaligned_out),
        .gt5_rxcharisk_out(gt5_rxcharisk_out),
        .gt5_rxdata_out(gt5_rxdata_out),
        .gt5_rxdisperr_out(gt5_rxdisperr_out),
        .gt5_rxmcommaalignen_in(gt5_rxmcommaalignen_in),
        .gt5_rxmonitorout_out(gt5_rxmonitorout_out),
        .gt5_rxmonitorsel_in(gt5_rxmonitorsel_in),
        .gt5_rxnotintable_out(gt5_rxnotintable_out),
        .gt5_rxpcommaalignen_in(gt5_rxpcommaalignen_in),
        .gt5_rxpolarity_in(gt5_rxpolarity_in),
        .gt5_rxresetdone_out(gt5_rxresetdone_out),
        .gt5_rxusrclk2_in(gt5_rxusrclk2_in),
        .gt5_rxusrclk_in(gt5_rxusrclk_in),
        .gt5_txcharisk_in(gt5_txcharisk_in),
        .gt5_txdata_in(gt5_txdata_in),
        .gt5_txoutclk_out(gt5_txoutclk_out),
        .gt5_txoutclkfabric_out(gt5_txoutclkfabric_out),
        .gt5_txoutclkpcs_out(gt5_txoutclkpcs_out),
        .gt5_txpolarity_in(gt5_txpolarity_in),
        .gt5_txresetdone_out(gt5_txresetdone_out),
        .gt5_txusrclk2_in(gt5_txusrclk2_in),
        .gt5_txusrclk_in(gt5_txusrclk_in));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_multi_gt" *) 
module gt64_rtm6r_gt64_rtm6r_multi_gt__parameterized0
   (gt0_cpllfbclklost_out,
    gt0_cplllock_out,
    gt0_drprdy_out,
    gt0_eyescandataerror_out,
    gt0_gthtxn_out,
    gt0_gthtxp_out,
    gt0_rxbyteisaligned_out,
    gt0_rxresetdone_out,
    gt0_txoutclk_out,
    gt0_txoutclkfabric_out,
    gt0_txoutclkpcs_out,
    gt0_txresetdone_out,
    gt0_dmonitorout_out,
    gt0_drpdo_out,
    gt0_rxdata_out,
    gt0_rxmonitorout_out,
    gt0_rxcharisk_out,
    gt0_rxdisperr_out,
    gt0_rxnotintable_out,
    gt1_cpllfbclklost_out,
    gt1_cplllock_out,
    gt1_drprdy_out,
    gt1_eyescandataerror_out,
    gt1_gthtxn_out,
    gt1_gthtxp_out,
    gt1_rxbyteisaligned_out,
    gt1_rxresetdone_out,
    gt1_txoutclk_out,
    gt1_txoutclkfabric_out,
    gt1_txoutclkpcs_out,
    gt1_txresetdone_out,
    gt1_dmonitorout_out,
    gt1_drpdo_out,
    gt1_rxdata_out,
    gt1_rxmonitorout_out,
    gt1_rxcharisk_out,
    gt1_rxdisperr_out,
    gt1_rxnotintable_out,
    gt2_cpllfbclklost_out,
    gt2_cplllock_out,
    gt2_drprdy_out,
    gt2_eyescandataerror_out,
    gt2_gthtxn_out,
    gt2_gthtxp_out,
    gt2_rxbyteisaligned_out,
    gt2_rxresetdone_out,
    gt2_txoutclk_out,
    gt2_txoutclkfabric_out,
    gt2_txoutclkpcs_out,
    gt2_txresetdone_out,
    gt2_dmonitorout_out,
    gt2_drpdo_out,
    gt2_rxdata_out,
    gt2_rxmonitorout_out,
    gt2_rxcharisk_out,
    gt2_rxdisperr_out,
    gt2_rxnotintable_out,
    gt3_cpllfbclklost_out,
    gt3_cplllock_out,
    gt3_drprdy_out,
    gt3_eyescandataerror_out,
    gt3_gthtxn_out,
    gt3_gthtxp_out,
    gt3_rxbyteisaligned_out,
    gt3_rxresetdone_out,
    gt3_txoutclk_out,
    gt3_txoutclkfabric_out,
    gt3_txoutclkpcs_out,
    gt3_txresetdone_out,
    gt3_dmonitorout_out,
    gt3_drpdo_out,
    gt3_rxdata_out,
    gt3_rxmonitorout_out,
    gt3_rxcharisk_out,
    gt3_rxdisperr_out,
    gt3_rxnotintable_out,
    gt4_cpllfbclklost_out,
    gt4_cplllock_out,
    gt4_drprdy_out,
    gt4_eyescandataerror_out,
    gt4_gthtxn_out,
    gt4_gthtxp_out,
    gt4_rxbyteisaligned_out,
    gt4_rxresetdone_out,
    gt4_txoutclk_out,
    gt4_txoutclkfabric_out,
    gt4_txoutclkpcs_out,
    gt4_txresetdone_out,
    gt4_dmonitorout_out,
    gt4_drpdo_out,
    gt4_rxdata_out,
    gt4_rxmonitorout_out,
    gt4_rxcharisk_out,
    gt4_rxdisperr_out,
    gt4_rxnotintable_out,
    gt5_cpllfbclklost_out,
    gt5_cplllock_out,
    gt5_drprdy_out,
    gt5_eyescandataerror_out,
    gt5_gthtxn_out,
    gt5_gthtxp_out,
    gt5_rxbyteisaligned_out,
    gt5_rxresetdone_out,
    gt5_txoutclk_out,
    gt5_txoutclkfabric_out,
    gt5_txoutclkpcs_out,
    gt5_txresetdone_out,
    gt5_dmonitorout_out,
    gt5_drpdo_out,
    gt5_rxdata_out,
    gt5_rxmonitorout_out,
    gt5_rxcharisk_out,
    gt5_rxdisperr_out,
    gt5_rxnotintable_out,
    gt0_gtrefclk0_in,
    gt1_gtrefclk0_in,
    gt2_gtrefclk0_in,
    gt3_gtrefclk0_in,
    gt4_gtrefclk0_in,
    gt5_gtrefclk0_in,
    gt0_cplllockdetclk_in,
    gt0_drpclk_in,
    gt0_drpen_in,
    gt0_drpwe_in,
    gt0_eyescanreset_in,
    gt0_eyescantrigger_in,
    gt0_gthrxn_in,
    gt0_gthrxp_in,
    SR,
    GTTXRESET,
    GT0_QPLLOUTCLK_IN,
    GT0_QPLLOUTREFCLK_IN,
    RXDFELFHOLD,
    gt0_rxmcommaalignen_in,
    gt0_rxpcommaalignen_in,
    gt0_rxpolarity_in,
    RXUSERRDY,
    gt0_rxusrclk_in,
    gt0_rxusrclk2_in,
    gt0_txpolarity_in,
    TXUSERRDY,
    gt0_txusrclk_in,
    gt0_txusrclk2_in,
    gt0_drpdi_in,
    gt0_rxmonitorsel_in,
    gt0_txdata_in,
    gt0_txcharisk_in,
    gt0_drpaddr_in,
    gt1_cplllockdetclk_in,
    gt1_drpclk_in,
    gt1_drpen_in,
    gt1_drpwe_in,
    gt1_eyescanreset_in,
    gt1_eyescantrigger_in,
    gt1_gthrxn_in,
    gt1_gthrxp_in,
    I1,
    I2,
    I3,
    gt1_rxmcommaalignen_in,
    gt1_rxpcommaalignen_in,
    gt1_rxpolarity_in,
    I4,
    gt1_rxusrclk_in,
    gt1_rxusrclk2_in,
    gt1_txpolarity_in,
    I5,
    gt1_txusrclk_in,
    gt1_txusrclk2_in,
    gt1_drpdi_in,
    gt1_rxmonitorsel_in,
    gt1_txdata_in,
    gt1_txcharisk_in,
    gt1_drpaddr_in,
    gt2_cplllockdetclk_in,
    gt2_drpclk_in,
    gt2_drpen_in,
    gt2_drpwe_in,
    gt2_eyescanreset_in,
    gt2_eyescantrigger_in,
    gt2_gthrxn_in,
    gt2_gthrxp_in,
    I6,
    I7,
    I8,
    gt2_rxmcommaalignen_in,
    gt2_rxpcommaalignen_in,
    gt2_rxpolarity_in,
    I9,
    gt2_rxusrclk_in,
    gt2_rxusrclk2_in,
    gt2_txpolarity_in,
    I10,
    gt2_txusrclk_in,
    gt2_txusrclk2_in,
    gt2_drpdi_in,
    gt2_rxmonitorsel_in,
    gt2_txdata_in,
    gt2_txcharisk_in,
    gt2_drpaddr_in,
    gt3_cplllockdetclk_in,
    gt3_drpclk_in,
    gt3_drpen_in,
    gt3_drpwe_in,
    gt3_eyescanreset_in,
    gt3_eyescantrigger_in,
    gt3_gthrxn_in,
    gt3_gthrxp_in,
    I11,
    I12,
    I13,
    gt3_rxmcommaalignen_in,
    gt3_rxpcommaalignen_in,
    gt3_rxpolarity_in,
    I14,
    gt3_rxusrclk_in,
    gt3_rxusrclk2_in,
    gt3_txpolarity_in,
    I15,
    gt3_txusrclk_in,
    gt3_txusrclk2_in,
    gt3_drpdi_in,
    gt3_rxmonitorsel_in,
    gt3_txdata_in,
    gt3_txcharisk_in,
    gt3_drpaddr_in,
    gt4_cplllockdetclk_in,
    gt4_drpclk_in,
    gt4_drpen_in,
    gt4_drpwe_in,
    gt4_eyescanreset_in,
    gt4_eyescantrigger_in,
    gt4_gthrxn_in,
    gt4_gthrxp_in,
    I16,
    I17,
    GT1_QPLLOUTCLK_IN,
    GT1_QPLLOUTREFCLK_IN,
    I18,
    gt4_rxmcommaalignen_in,
    gt4_rxpcommaalignen_in,
    gt4_rxpolarity_in,
    I19,
    gt4_rxusrclk_in,
    gt4_rxusrclk2_in,
    gt4_txpolarity_in,
    I20,
    gt4_txusrclk_in,
    gt4_txusrclk2_in,
    gt4_drpdi_in,
    gt4_rxmonitorsel_in,
    gt4_txdata_in,
    gt4_txcharisk_in,
    gt4_drpaddr_in,
    gt5_cplllockdetclk_in,
    gt5_drpclk_in,
    gt5_drpen_in,
    gt5_drpwe_in,
    gt5_eyescanreset_in,
    gt5_eyescantrigger_in,
    gt5_gthrxn_in,
    gt5_gthrxp_in,
    I21,
    I22,
    I23,
    gt5_rxmcommaalignen_in,
    gt5_rxpcommaalignen_in,
    gt5_rxpolarity_in,
    I24,
    gt5_rxusrclk_in,
    gt5_rxusrclk2_in,
    gt5_txpolarity_in,
    I25,
    gt5_txusrclk_in,
    gt5_txusrclk2_in,
    gt5_drpdi_in,
    gt5_rxmonitorsel_in,
    gt5_txdata_in,
    gt5_txcharisk_in,
    gt5_drpaddr_in,
    data_in,
    I26,
    I27,
    I28,
    I29,
    I30);
  output gt0_cpllfbclklost_out;
  output gt0_cplllock_out;
  output gt0_drprdy_out;
  output gt0_eyescandataerror_out;
  output gt0_gthtxn_out;
  output gt0_gthtxp_out;
  output gt0_rxbyteisaligned_out;
  output gt0_rxresetdone_out;
  output gt0_txoutclk_out;
  output gt0_txoutclkfabric_out;
  output gt0_txoutclkpcs_out;
  output gt0_txresetdone_out;
  output [14:0]gt0_dmonitorout_out;
  output [15:0]gt0_drpdo_out;
  output [31:0]gt0_rxdata_out;
  output [6:0]gt0_rxmonitorout_out;
  output [3:0]gt0_rxcharisk_out;
  output [3:0]gt0_rxdisperr_out;
  output [3:0]gt0_rxnotintable_out;
  output gt1_cpllfbclklost_out;
  output gt1_cplllock_out;
  output gt1_drprdy_out;
  output gt1_eyescandataerror_out;
  output gt1_gthtxn_out;
  output gt1_gthtxp_out;
  output gt1_rxbyteisaligned_out;
  output gt1_rxresetdone_out;
  output gt1_txoutclk_out;
  output gt1_txoutclkfabric_out;
  output gt1_txoutclkpcs_out;
  output gt1_txresetdone_out;
  output [14:0]gt1_dmonitorout_out;
  output [15:0]gt1_drpdo_out;
  output [31:0]gt1_rxdata_out;
  output [6:0]gt1_rxmonitorout_out;
  output [3:0]gt1_rxcharisk_out;
  output [3:0]gt1_rxdisperr_out;
  output [3:0]gt1_rxnotintable_out;
  output gt2_cpllfbclklost_out;
  output gt2_cplllock_out;
  output gt2_drprdy_out;
  output gt2_eyescandataerror_out;
  output gt2_gthtxn_out;
  output gt2_gthtxp_out;
  output gt2_rxbyteisaligned_out;
  output gt2_rxresetdone_out;
  output gt2_txoutclk_out;
  output gt2_txoutclkfabric_out;
  output gt2_txoutclkpcs_out;
  output gt2_txresetdone_out;
  output [14:0]gt2_dmonitorout_out;
  output [15:0]gt2_drpdo_out;
  output [31:0]gt2_rxdata_out;
  output [6:0]gt2_rxmonitorout_out;
  output [3:0]gt2_rxcharisk_out;
  output [3:0]gt2_rxdisperr_out;
  output [3:0]gt2_rxnotintable_out;
  output gt3_cpllfbclklost_out;
  output gt3_cplllock_out;
  output gt3_drprdy_out;
  output gt3_eyescandataerror_out;
  output gt3_gthtxn_out;
  output gt3_gthtxp_out;
  output gt3_rxbyteisaligned_out;
  output gt3_rxresetdone_out;
  output gt3_txoutclk_out;
  output gt3_txoutclkfabric_out;
  output gt3_txoutclkpcs_out;
  output gt3_txresetdone_out;
  output [14:0]gt3_dmonitorout_out;
  output [15:0]gt3_drpdo_out;
  output [31:0]gt3_rxdata_out;
  output [6:0]gt3_rxmonitorout_out;
  output [3:0]gt3_rxcharisk_out;
  output [3:0]gt3_rxdisperr_out;
  output [3:0]gt3_rxnotintable_out;
  output gt4_cpllfbclklost_out;
  output gt4_cplllock_out;
  output gt4_drprdy_out;
  output gt4_eyescandataerror_out;
  output gt4_gthtxn_out;
  output gt4_gthtxp_out;
  output gt4_rxbyteisaligned_out;
  output gt4_rxresetdone_out;
  output gt4_txoutclk_out;
  output gt4_txoutclkfabric_out;
  output gt4_txoutclkpcs_out;
  output gt4_txresetdone_out;
  output [14:0]gt4_dmonitorout_out;
  output [15:0]gt4_drpdo_out;
  output [31:0]gt4_rxdata_out;
  output [6:0]gt4_rxmonitorout_out;
  output [3:0]gt4_rxcharisk_out;
  output [3:0]gt4_rxdisperr_out;
  output [3:0]gt4_rxnotintable_out;
  output gt5_cpllfbclklost_out;
  output gt5_cplllock_out;
  output gt5_drprdy_out;
  output gt5_eyescandataerror_out;
  output gt5_gthtxn_out;
  output gt5_gthtxp_out;
  output gt5_rxbyteisaligned_out;
  output gt5_rxresetdone_out;
  output gt5_txoutclk_out;
  output gt5_txoutclkfabric_out;
  output gt5_txoutclkpcs_out;
  output gt5_txresetdone_out;
  output [14:0]gt5_dmonitorout_out;
  output [15:0]gt5_drpdo_out;
  output [31:0]gt5_rxdata_out;
  output [6:0]gt5_rxmonitorout_out;
  output [3:0]gt5_rxcharisk_out;
  output [3:0]gt5_rxdisperr_out;
  output [3:0]gt5_rxnotintable_out;
  input gt0_gtrefclk0_in;
  input gt1_gtrefclk0_in;
  input gt2_gtrefclk0_in;
  input gt3_gtrefclk0_in;
  input gt4_gtrefclk0_in;
  input gt5_gtrefclk0_in;
  input gt0_cplllockdetclk_in;
  input gt0_drpclk_in;
  input gt0_drpen_in;
  input gt0_drpwe_in;
  input gt0_eyescanreset_in;
  input gt0_eyescantrigger_in;
  input gt0_gthrxn_in;
  input gt0_gthrxp_in;
  input [0:0]SR;
  input GTTXRESET;
  input GT0_QPLLOUTCLK_IN;
  input GT0_QPLLOUTREFCLK_IN;
  input RXDFELFHOLD;
  input gt0_rxmcommaalignen_in;
  input gt0_rxpcommaalignen_in;
  input gt0_rxpolarity_in;
  input RXUSERRDY;
  input gt0_rxusrclk_in;
  input gt0_rxusrclk2_in;
  input gt0_txpolarity_in;
  input TXUSERRDY;
  input gt0_txusrclk_in;
  input gt0_txusrclk2_in;
  input [15:0]gt0_drpdi_in;
  input [1:0]gt0_rxmonitorsel_in;
  input [31:0]gt0_txdata_in;
  input [3:0]gt0_txcharisk_in;
  input [8:0]gt0_drpaddr_in;
  input gt1_cplllockdetclk_in;
  input gt1_drpclk_in;
  input gt1_drpen_in;
  input gt1_drpwe_in;
  input gt1_eyescanreset_in;
  input gt1_eyescantrigger_in;
  input gt1_gthrxn_in;
  input gt1_gthrxp_in;
  input I1;
  input I2;
  input I3;
  input gt1_rxmcommaalignen_in;
  input gt1_rxpcommaalignen_in;
  input gt1_rxpolarity_in;
  input I4;
  input gt1_rxusrclk_in;
  input gt1_rxusrclk2_in;
  input gt1_txpolarity_in;
  input I5;
  input gt1_txusrclk_in;
  input gt1_txusrclk2_in;
  input [15:0]gt1_drpdi_in;
  input [1:0]gt1_rxmonitorsel_in;
  input [31:0]gt1_txdata_in;
  input [3:0]gt1_txcharisk_in;
  input [8:0]gt1_drpaddr_in;
  input gt2_cplllockdetclk_in;
  input gt2_drpclk_in;
  input gt2_drpen_in;
  input gt2_drpwe_in;
  input gt2_eyescanreset_in;
  input gt2_eyescantrigger_in;
  input gt2_gthrxn_in;
  input gt2_gthrxp_in;
  input I6;
  input I7;
  input I8;
  input gt2_rxmcommaalignen_in;
  input gt2_rxpcommaalignen_in;
  input gt2_rxpolarity_in;
  input I9;
  input gt2_rxusrclk_in;
  input gt2_rxusrclk2_in;
  input gt2_txpolarity_in;
  input I10;
  input gt2_txusrclk_in;
  input gt2_txusrclk2_in;
  input [15:0]gt2_drpdi_in;
  input [1:0]gt2_rxmonitorsel_in;
  input [31:0]gt2_txdata_in;
  input [3:0]gt2_txcharisk_in;
  input [8:0]gt2_drpaddr_in;
  input gt3_cplllockdetclk_in;
  input gt3_drpclk_in;
  input gt3_drpen_in;
  input gt3_drpwe_in;
  input gt3_eyescanreset_in;
  input gt3_eyescantrigger_in;
  input gt3_gthrxn_in;
  input gt3_gthrxp_in;
  input I11;
  input I12;
  input I13;
  input gt3_rxmcommaalignen_in;
  input gt3_rxpcommaalignen_in;
  input gt3_rxpolarity_in;
  input I14;
  input gt3_rxusrclk_in;
  input gt3_rxusrclk2_in;
  input gt3_txpolarity_in;
  input I15;
  input gt3_txusrclk_in;
  input gt3_txusrclk2_in;
  input [15:0]gt3_drpdi_in;
  input [1:0]gt3_rxmonitorsel_in;
  input [31:0]gt3_txdata_in;
  input [3:0]gt3_txcharisk_in;
  input [8:0]gt3_drpaddr_in;
  input gt4_cplllockdetclk_in;
  input gt4_drpclk_in;
  input gt4_drpen_in;
  input gt4_drpwe_in;
  input gt4_eyescanreset_in;
  input gt4_eyescantrigger_in;
  input gt4_gthrxn_in;
  input gt4_gthrxp_in;
  input I16;
  input I17;
  input GT1_QPLLOUTCLK_IN;
  input GT1_QPLLOUTREFCLK_IN;
  input I18;
  input gt4_rxmcommaalignen_in;
  input gt4_rxpcommaalignen_in;
  input gt4_rxpolarity_in;
  input I19;
  input gt4_rxusrclk_in;
  input gt4_rxusrclk2_in;
  input gt4_txpolarity_in;
  input I20;
  input gt4_txusrclk_in;
  input gt4_txusrclk2_in;
  input [15:0]gt4_drpdi_in;
  input [1:0]gt4_rxmonitorsel_in;
  input [31:0]gt4_txdata_in;
  input [3:0]gt4_txcharisk_in;
  input [8:0]gt4_drpaddr_in;
  input gt5_cplllockdetclk_in;
  input gt5_drpclk_in;
  input gt5_drpen_in;
  input gt5_drpwe_in;
  input gt5_eyescanreset_in;
  input gt5_eyescantrigger_in;
  input gt5_gthrxn_in;
  input gt5_gthrxp_in;
  input I21;
  input I22;
  input I23;
  input gt5_rxmcommaalignen_in;
  input gt5_rxpcommaalignen_in;
  input gt5_rxpolarity_in;
  input I24;
  input gt5_rxusrclk_in;
  input gt5_rxusrclk2_in;
  input gt5_txpolarity_in;
  input I25;
  input gt5_txusrclk_in;
  input gt5_txusrclk2_in;
  input [15:0]gt5_drpdi_in;
  input [1:0]gt5_rxmonitorsel_in;
  input [31:0]gt5_txdata_in;
  input [3:0]gt5_txcharisk_in;
  input [8:0]gt5_drpaddr_in;
  input data_in;
  input I26;
  input I27;
  input I28;
  input I29;
  input I30;

  wire GT0_QPLLOUTCLK_IN;
  wire GT0_QPLLOUTREFCLK_IN;
  wire GT1_QPLLOUTCLK_IN;
  wire GT1_QPLLOUTREFCLK_IN;
  wire GTTXRESET;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire I3;
  wire I30;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire RXDFELFHOLD;
  wire RXUSERRDY;
  wire [0:0]SR;
  wire TXUSERRDY;
  wire data_in;
  wire gt0_cpllfbclklost_out;
  wire gt0_cplllock_out;
  wire gt0_cplllockdetclk_in;
  wire [14:0]gt0_dmonitorout_out;
  wire [8:0]gt0_drpaddr_in;
  wire gt0_drpclk_in;
  wire [15:0]gt0_drpdi_in;
  wire [15:0]gt0_drpdo_out;
  wire gt0_drpen_in;
  wire gt0_drprdy_out;
  wire gt0_drpwe_in;
  wire gt0_eyescandataerror_out;
  wire gt0_eyescanreset_in;
  wire gt0_eyescantrigger_in;
  wire gt0_gthrxn_in;
  wire gt0_gthrxp_in;
  wire gt0_gthtxn_out;
  wire gt0_gthtxp_out;
  wire gt0_gtrefclk0_in;
  wire gt0_rxbyteisaligned_out;
  wire [3:0]gt0_rxcharisk_out;
  wire [31:0]gt0_rxdata_out;
  wire [3:0]gt0_rxdisperr_out;
  wire gt0_rxmcommaalignen_in;
  wire [6:0]gt0_rxmonitorout_out;
  wire [1:0]gt0_rxmonitorsel_in;
  wire [3:0]gt0_rxnotintable_out;
  wire gt0_rxpcommaalignen_in;
  wire gt0_rxpolarity_in;
  wire gt0_rxresetdone_out;
  wire gt0_rxusrclk2_in;
  wire gt0_rxusrclk_in;
  wire [3:0]gt0_txcharisk_in;
  wire [31:0]gt0_txdata_in;
  wire gt0_txoutclk_out;
  wire gt0_txoutclkfabric_out;
  wire gt0_txoutclkpcs_out;
  wire gt0_txpolarity_in;
  wire gt0_txresetdone_out;
  wire gt0_txusrclk2_in;
  wire gt0_txusrclk_in;
  wire gt1_cpllfbclklost_out;
  wire gt1_cplllock_out;
  wire gt1_cplllockdetclk_in;
  wire [14:0]gt1_dmonitorout_out;
  wire [8:0]gt1_drpaddr_in;
  wire gt1_drpclk_in;
  wire [15:0]gt1_drpdi_in;
  wire [15:0]gt1_drpdo_out;
  wire gt1_drpen_in;
  wire gt1_drprdy_out;
  wire gt1_drpwe_in;
  wire gt1_eyescandataerror_out;
  wire gt1_eyescanreset_in;
  wire gt1_eyescantrigger_in;
  wire gt1_gthrxn_in;
  wire gt1_gthrxp_in;
  wire gt1_gthtxn_out;
  wire gt1_gthtxp_out;
  wire gt1_gtrefclk0_in;
  wire gt1_rxbyteisaligned_out;
  wire [3:0]gt1_rxcharisk_out;
  wire [31:0]gt1_rxdata_out;
  wire [3:0]gt1_rxdisperr_out;
  wire gt1_rxmcommaalignen_in;
  wire [6:0]gt1_rxmonitorout_out;
  wire [1:0]gt1_rxmonitorsel_in;
  wire [3:0]gt1_rxnotintable_out;
  wire gt1_rxpcommaalignen_in;
  wire gt1_rxpolarity_in;
  wire gt1_rxresetdone_out;
  wire gt1_rxusrclk2_in;
  wire gt1_rxusrclk_in;
  wire [3:0]gt1_txcharisk_in;
  wire [31:0]gt1_txdata_in;
  wire gt1_txoutclk_out;
  wire gt1_txoutclkfabric_out;
  wire gt1_txoutclkpcs_out;
  wire gt1_txpolarity_in;
  wire gt1_txresetdone_out;
  wire gt1_txusrclk2_in;
  wire gt1_txusrclk_in;
  wire gt2_cpllfbclklost_out;
  wire gt2_cplllock_out;
  wire gt2_cplllockdetclk_in;
  wire [14:0]gt2_dmonitorout_out;
  wire [8:0]gt2_drpaddr_in;
  wire gt2_drpclk_in;
  wire [15:0]gt2_drpdi_in;
  wire [15:0]gt2_drpdo_out;
  wire gt2_drpen_in;
  wire gt2_drprdy_out;
  wire gt2_drpwe_in;
  wire gt2_eyescandataerror_out;
  wire gt2_eyescanreset_in;
  wire gt2_eyescantrigger_in;
  wire gt2_gthrxn_in;
  wire gt2_gthrxp_in;
  wire gt2_gthtxn_out;
  wire gt2_gthtxp_out;
  wire gt2_gtrefclk0_in;
  wire gt2_rxbyteisaligned_out;
  wire [3:0]gt2_rxcharisk_out;
  wire [31:0]gt2_rxdata_out;
  wire [3:0]gt2_rxdisperr_out;
  wire gt2_rxmcommaalignen_in;
  wire [6:0]gt2_rxmonitorout_out;
  wire [1:0]gt2_rxmonitorsel_in;
  wire [3:0]gt2_rxnotintable_out;
  wire gt2_rxpcommaalignen_in;
  wire gt2_rxpolarity_in;
  wire gt2_rxresetdone_out;
  wire gt2_rxusrclk2_in;
  wire gt2_rxusrclk_in;
  wire [3:0]gt2_txcharisk_in;
  wire [31:0]gt2_txdata_in;
  wire gt2_txoutclk_out;
  wire gt2_txoutclkfabric_out;
  wire gt2_txoutclkpcs_out;
  wire gt2_txpolarity_in;
  wire gt2_txresetdone_out;
  wire gt2_txusrclk2_in;
  wire gt2_txusrclk_in;
  wire gt3_cpllfbclklost_out;
  wire gt3_cplllock_out;
  wire gt3_cplllockdetclk_in;
  wire [14:0]gt3_dmonitorout_out;
  wire [8:0]gt3_drpaddr_in;
  wire gt3_drpclk_in;
  wire [15:0]gt3_drpdi_in;
  wire [15:0]gt3_drpdo_out;
  wire gt3_drpen_in;
  wire gt3_drprdy_out;
  wire gt3_drpwe_in;
  wire gt3_eyescandataerror_out;
  wire gt3_eyescanreset_in;
  wire gt3_eyescantrigger_in;
  wire gt3_gthrxn_in;
  wire gt3_gthrxp_in;
  wire gt3_gthtxn_out;
  wire gt3_gthtxp_out;
  wire gt3_gtrefclk0_in;
  wire gt3_rxbyteisaligned_out;
  wire [3:0]gt3_rxcharisk_out;
  wire [31:0]gt3_rxdata_out;
  wire [3:0]gt3_rxdisperr_out;
  wire gt3_rxmcommaalignen_in;
  wire [6:0]gt3_rxmonitorout_out;
  wire [1:0]gt3_rxmonitorsel_in;
  wire [3:0]gt3_rxnotintable_out;
  wire gt3_rxpcommaalignen_in;
  wire gt3_rxpolarity_in;
  wire gt3_rxresetdone_out;
  wire gt3_rxusrclk2_in;
  wire gt3_rxusrclk_in;
  wire [3:0]gt3_txcharisk_in;
  wire [31:0]gt3_txdata_in;
  wire gt3_txoutclk_out;
  wire gt3_txoutclkfabric_out;
  wire gt3_txoutclkpcs_out;
  wire gt3_txpolarity_in;
  wire gt3_txresetdone_out;
  wire gt3_txusrclk2_in;
  wire gt3_txusrclk_in;
  wire gt4_cpllfbclklost_out;
  wire gt4_cplllock_out;
  wire gt4_cplllockdetclk_in;
  wire [14:0]gt4_dmonitorout_out;
  wire [8:0]gt4_drpaddr_in;
  wire gt4_drpclk_in;
  wire [15:0]gt4_drpdi_in;
  wire [15:0]gt4_drpdo_out;
  wire gt4_drpen_in;
  wire gt4_drprdy_out;
  wire gt4_drpwe_in;
  wire gt4_eyescandataerror_out;
  wire gt4_eyescanreset_in;
  wire gt4_eyescantrigger_in;
  wire gt4_gthrxn_in;
  wire gt4_gthrxp_in;
  wire gt4_gthtxn_out;
  wire gt4_gthtxp_out;
  wire gt4_gtrefclk0_in;
  wire gt4_rxbyteisaligned_out;
  wire [3:0]gt4_rxcharisk_out;
  wire [31:0]gt4_rxdata_out;
  wire [3:0]gt4_rxdisperr_out;
  wire gt4_rxmcommaalignen_in;
  wire [6:0]gt4_rxmonitorout_out;
  wire [1:0]gt4_rxmonitorsel_in;
  wire [3:0]gt4_rxnotintable_out;
  wire gt4_rxpcommaalignen_in;
  wire gt4_rxpolarity_in;
  wire gt4_rxresetdone_out;
  wire gt4_rxusrclk2_in;
  wire gt4_rxusrclk_in;
  wire [3:0]gt4_txcharisk_in;
  wire [31:0]gt4_txdata_in;
  wire gt4_txoutclk_out;
  wire gt4_txoutclkfabric_out;
  wire gt4_txoutclkpcs_out;
  wire gt4_txpolarity_in;
  wire gt4_txresetdone_out;
  wire gt4_txusrclk2_in;
  wire gt4_txusrclk_in;
  wire gt5_cpllfbclklost_out;
  wire gt5_cplllock_out;
  wire gt5_cplllockdetclk_in;
  wire [14:0]gt5_dmonitorout_out;
  wire [8:0]gt5_drpaddr_in;
  wire gt5_drpclk_in;
  wire [15:0]gt5_drpdi_in;
  wire [15:0]gt5_drpdo_out;
  wire gt5_drpen_in;
  wire gt5_drprdy_out;
  wire gt5_drpwe_in;
  wire gt5_eyescandataerror_out;
  wire gt5_eyescanreset_in;
  wire gt5_eyescantrigger_in;
  wire gt5_gthrxn_in;
  wire gt5_gthrxp_in;
  wire gt5_gthtxn_out;
  wire gt5_gthtxp_out;
  wire gt5_gtrefclk0_in;
  wire gt5_rxbyteisaligned_out;
  wire [3:0]gt5_rxcharisk_out;
  wire [31:0]gt5_rxdata_out;
  wire [3:0]gt5_rxdisperr_out;
  wire gt5_rxmcommaalignen_in;
  wire [6:0]gt5_rxmonitorout_out;
  wire [1:0]gt5_rxmonitorsel_in;
  wire [3:0]gt5_rxnotintable_out;
  wire gt5_rxpcommaalignen_in;
  wire gt5_rxpolarity_in;
  wire gt5_rxresetdone_out;
  wire gt5_rxusrclk2_in;
  wire gt5_rxusrclk_in;
  wire [3:0]gt5_txcharisk_in;
  wire [31:0]gt5_txdata_in;
  wire gt5_txoutclk_out;
  wire gt5_txoutclkfabric_out;
  wire gt5_txoutclkpcs_out;
  wire gt5_txpolarity_in;
  wire gt5_txresetdone_out;
  wire gt5_txusrclk2_in;
  wire gt5_txusrclk_in;

gt64_rtm6r_gt64_rtm6r_GT__parameterized0 gt0_gt64_rtm6r_i
       (.GT0_QPLLOUTCLK_IN(GT0_QPLLOUTCLK_IN),
        .GT0_QPLLOUTREFCLK_IN(GT0_QPLLOUTREFCLK_IN),
        .GTTXRESET(GTTXRESET),
        .RXDFELFHOLD(RXDFELFHOLD),
        .RXUSERRDY(RXUSERRDY),
        .SR(SR),
        .TXUSERRDY(TXUSERRDY),
        .data_in(data_in),
        .gt0_cpllfbclklost_out(gt0_cpllfbclklost_out),
        .gt0_cplllock_out(gt0_cplllock_out),
        .gt0_cplllockdetclk_in(gt0_cplllockdetclk_in),
        .gt0_dmonitorout_out(gt0_dmonitorout_out),
        .gt0_drpaddr_in(gt0_drpaddr_in),
        .gt0_drpclk_in(gt0_drpclk_in),
        .gt0_drpdi_in(gt0_drpdi_in),
        .gt0_drpdo_out(gt0_drpdo_out),
        .gt0_drpen_in(gt0_drpen_in),
        .gt0_drprdy_out(gt0_drprdy_out),
        .gt0_drpwe_in(gt0_drpwe_in),
        .gt0_eyescandataerror_out(gt0_eyescandataerror_out),
        .gt0_eyescanreset_in(gt0_eyescanreset_in),
        .gt0_eyescantrigger_in(gt0_eyescantrigger_in),
        .gt0_gthrxn_in(gt0_gthrxn_in),
        .gt0_gthrxp_in(gt0_gthrxp_in),
        .gt0_gthtxn_out(gt0_gthtxn_out),
        .gt0_gthtxp_out(gt0_gthtxp_out),
        .gt0_gtrefclk0_in(gt0_gtrefclk0_in),
        .gt0_rxbyteisaligned_out(gt0_rxbyteisaligned_out),
        .gt0_rxcharisk_out(gt0_rxcharisk_out),
        .gt0_rxdata_out(gt0_rxdata_out),
        .gt0_rxdisperr_out(gt0_rxdisperr_out),
        .gt0_rxmcommaalignen_in(gt0_rxmcommaalignen_in),
        .gt0_rxmonitorout_out(gt0_rxmonitorout_out),
        .gt0_rxmonitorsel_in(gt0_rxmonitorsel_in),
        .gt0_rxnotintable_out(gt0_rxnotintable_out),
        .gt0_rxpcommaalignen_in(gt0_rxpcommaalignen_in),
        .gt0_rxpolarity_in(gt0_rxpolarity_in),
        .gt0_rxresetdone_out(gt0_rxresetdone_out),
        .gt0_rxusrclk2_in(gt0_rxusrclk2_in),
        .gt0_rxusrclk_in(gt0_rxusrclk_in),
        .gt0_txcharisk_in(gt0_txcharisk_in),
        .gt0_txdata_in(gt0_txdata_in),
        .gt0_txoutclk_out(gt0_txoutclk_out),
        .gt0_txoutclkfabric_out(gt0_txoutclkfabric_out),
        .gt0_txoutclkpcs_out(gt0_txoutclkpcs_out),
        .gt0_txpolarity_in(gt0_txpolarity_in),
        .gt0_txresetdone_out(gt0_txresetdone_out),
        .gt0_txusrclk2_in(gt0_txusrclk2_in),
        .gt0_txusrclk_in(gt0_txusrclk_in));
gt64_rtm6r_gt64_rtm6r_GT__parameterized0_10 gt1_gt64_rtm6r_i
       (.GT0_QPLLOUTCLK_IN(GT0_QPLLOUTCLK_IN),
        .GT0_QPLLOUTREFCLK_IN(GT0_QPLLOUTREFCLK_IN),
        .I1(I1),
        .I2(I2),
        .I26(I26),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .gt1_cpllfbclklost_out(gt1_cpllfbclklost_out),
        .gt1_cplllock_out(gt1_cplllock_out),
        .gt1_cplllockdetclk_in(gt1_cplllockdetclk_in),
        .gt1_dmonitorout_out(gt1_dmonitorout_out),
        .gt1_drpaddr_in(gt1_drpaddr_in),
        .gt1_drpclk_in(gt1_drpclk_in),
        .gt1_drpdi_in(gt1_drpdi_in),
        .gt1_drpdo_out(gt1_drpdo_out),
        .gt1_drpen_in(gt1_drpen_in),
        .gt1_drprdy_out(gt1_drprdy_out),
        .gt1_drpwe_in(gt1_drpwe_in),
        .gt1_eyescandataerror_out(gt1_eyescandataerror_out),
        .gt1_eyescanreset_in(gt1_eyescanreset_in),
        .gt1_eyescantrigger_in(gt1_eyescantrigger_in),
        .gt1_gthrxn_in(gt1_gthrxn_in),
        .gt1_gthrxp_in(gt1_gthrxp_in),
        .gt1_gthtxn_out(gt1_gthtxn_out),
        .gt1_gthtxp_out(gt1_gthtxp_out),
        .gt1_gtrefclk0_in(gt1_gtrefclk0_in),
        .gt1_rxbyteisaligned_out(gt1_rxbyteisaligned_out),
        .gt1_rxcharisk_out(gt1_rxcharisk_out),
        .gt1_rxdata_out(gt1_rxdata_out),
        .gt1_rxdisperr_out(gt1_rxdisperr_out),
        .gt1_rxmcommaalignen_in(gt1_rxmcommaalignen_in),
        .gt1_rxmonitorout_out(gt1_rxmonitorout_out),
        .gt1_rxmonitorsel_in(gt1_rxmonitorsel_in),
        .gt1_rxnotintable_out(gt1_rxnotintable_out),
        .gt1_rxpcommaalignen_in(gt1_rxpcommaalignen_in),
        .gt1_rxpolarity_in(gt1_rxpolarity_in),
        .gt1_rxresetdone_out(gt1_rxresetdone_out),
        .gt1_rxusrclk2_in(gt1_rxusrclk2_in),
        .gt1_rxusrclk_in(gt1_rxusrclk_in),
        .gt1_txcharisk_in(gt1_txcharisk_in),
        .gt1_txdata_in(gt1_txdata_in),
        .gt1_txoutclk_out(gt1_txoutclk_out),
        .gt1_txoutclkfabric_out(gt1_txoutclkfabric_out),
        .gt1_txoutclkpcs_out(gt1_txoutclkpcs_out),
        .gt1_txpolarity_in(gt1_txpolarity_in),
        .gt1_txresetdone_out(gt1_txresetdone_out),
        .gt1_txusrclk2_in(gt1_txusrclk2_in),
        .gt1_txusrclk_in(gt1_txusrclk_in));
gt64_rtm6r_gt64_rtm6r_GT__parameterized0_11 gt2_gt64_rtm6r_i
       (.GT0_QPLLOUTCLK_IN(GT0_QPLLOUTCLK_IN),
        .GT0_QPLLOUTREFCLK_IN(GT0_QPLLOUTREFCLK_IN),
        .I10(I10),
        .I27(I27),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .gt2_cpllfbclklost_out(gt2_cpllfbclklost_out),
        .gt2_cplllock_out(gt2_cplllock_out),
        .gt2_cplllockdetclk_in(gt2_cplllockdetclk_in),
        .gt2_dmonitorout_out(gt2_dmonitorout_out),
        .gt2_drpaddr_in(gt2_drpaddr_in),
        .gt2_drpclk_in(gt2_drpclk_in),
        .gt2_drpdi_in(gt2_drpdi_in),
        .gt2_drpdo_out(gt2_drpdo_out),
        .gt2_drpen_in(gt2_drpen_in),
        .gt2_drprdy_out(gt2_drprdy_out),
        .gt2_drpwe_in(gt2_drpwe_in),
        .gt2_eyescandataerror_out(gt2_eyescandataerror_out),
        .gt2_eyescanreset_in(gt2_eyescanreset_in),
        .gt2_eyescantrigger_in(gt2_eyescantrigger_in),
        .gt2_gthrxn_in(gt2_gthrxn_in),
        .gt2_gthrxp_in(gt2_gthrxp_in),
        .gt2_gthtxn_out(gt2_gthtxn_out),
        .gt2_gthtxp_out(gt2_gthtxp_out),
        .gt2_gtrefclk0_in(gt2_gtrefclk0_in),
        .gt2_rxbyteisaligned_out(gt2_rxbyteisaligned_out),
        .gt2_rxcharisk_out(gt2_rxcharisk_out),
        .gt2_rxdata_out(gt2_rxdata_out),
        .gt2_rxdisperr_out(gt2_rxdisperr_out),
        .gt2_rxmcommaalignen_in(gt2_rxmcommaalignen_in),
        .gt2_rxmonitorout_out(gt2_rxmonitorout_out),
        .gt2_rxmonitorsel_in(gt2_rxmonitorsel_in),
        .gt2_rxnotintable_out(gt2_rxnotintable_out),
        .gt2_rxpcommaalignen_in(gt2_rxpcommaalignen_in),
        .gt2_rxpolarity_in(gt2_rxpolarity_in),
        .gt2_rxresetdone_out(gt2_rxresetdone_out),
        .gt2_rxusrclk2_in(gt2_rxusrclk2_in),
        .gt2_rxusrclk_in(gt2_rxusrclk_in),
        .gt2_txcharisk_in(gt2_txcharisk_in),
        .gt2_txdata_in(gt2_txdata_in),
        .gt2_txoutclk_out(gt2_txoutclk_out),
        .gt2_txoutclkfabric_out(gt2_txoutclkfabric_out),
        .gt2_txoutclkpcs_out(gt2_txoutclkpcs_out),
        .gt2_txpolarity_in(gt2_txpolarity_in),
        .gt2_txresetdone_out(gt2_txresetdone_out),
        .gt2_txusrclk2_in(gt2_txusrclk2_in),
        .gt2_txusrclk_in(gt2_txusrclk_in));
gt64_rtm6r_gt64_rtm6r_GT__parameterized0_12 gt3_gt64_rtm6r_i
       (.GT0_QPLLOUTCLK_IN(GT0_QPLLOUTCLK_IN),
        .GT0_QPLLOUTREFCLK_IN(GT0_QPLLOUTREFCLK_IN),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I28(I28),
        .gt3_cpllfbclklost_out(gt3_cpllfbclklost_out),
        .gt3_cplllock_out(gt3_cplllock_out),
        .gt3_cplllockdetclk_in(gt3_cplllockdetclk_in),
        .gt3_dmonitorout_out(gt3_dmonitorout_out),
        .gt3_drpaddr_in(gt3_drpaddr_in),
        .gt3_drpclk_in(gt3_drpclk_in),
        .gt3_drpdi_in(gt3_drpdi_in),
        .gt3_drpdo_out(gt3_drpdo_out),
        .gt3_drpen_in(gt3_drpen_in),
        .gt3_drprdy_out(gt3_drprdy_out),
        .gt3_drpwe_in(gt3_drpwe_in),
        .gt3_eyescandataerror_out(gt3_eyescandataerror_out),
        .gt3_eyescanreset_in(gt3_eyescanreset_in),
        .gt3_eyescantrigger_in(gt3_eyescantrigger_in),
        .gt3_gthrxn_in(gt3_gthrxn_in),
        .gt3_gthrxp_in(gt3_gthrxp_in),
        .gt3_gthtxn_out(gt3_gthtxn_out),
        .gt3_gthtxp_out(gt3_gthtxp_out),
        .gt3_gtrefclk0_in(gt3_gtrefclk0_in),
        .gt3_rxbyteisaligned_out(gt3_rxbyteisaligned_out),
        .gt3_rxcharisk_out(gt3_rxcharisk_out),
        .gt3_rxdata_out(gt3_rxdata_out),
        .gt3_rxdisperr_out(gt3_rxdisperr_out),
        .gt3_rxmcommaalignen_in(gt3_rxmcommaalignen_in),
        .gt3_rxmonitorout_out(gt3_rxmonitorout_out),
        .gt3_rxmonitorsel_in(gt3_rxmonitorsel_in),
        .gt3_rxnotintable_out(gt3_rxnotintable_out),
        .gt3_rxpcommaalignen_in(gt3_rxpcommaalignen_in),
        .gt3_rxpolarity_in(gt3_rxpolarity_in),
        .gt3_rxresetdone_out(gt3_rxresetdone_out),
        .gt3_rxusrclk2_in(gt3_rxusrclk2_in),
        .gt3_rxusrclk_in(gt3_rxusrclk_in),
        .gt3_txcharisk_in(gt3_txcharisk_in),
        .gt3_txdata_in(gt3_txdata_in),
        .gt3_txoutclk_out(gt3_txoutclk_out),
        .gt3_txoutclkfabric_out(gt3_txoutclkfabric_out),
        .gt3_txoutclkpcs_out(gt3_txoutclkpcs_out),
        .gt3_txpolarity_in(gt3_txpolarity_in),
        .gt3_txresetdone_out(gt3_txresetdone_out),
        .gt3_txusrclk2_in(gt3_txusrclk2_in),
        .gt3_txusrclk_in(gt3_txusrclk_in));
gt64_rtm6r_gt64_rtm6r_GT__parameterized0_13 gt4_gt64_rtm6r_i
       (.GT1_QPLLOUTCLK_IN(GT1_QPLLOUTCLK_IN),
        .GT1_QPLLOUTREFCLK_IN(GT1_QPLLOUTREFCLK_IN),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I19(I19),
        .I20(I20),
        .I29(I29),
        .gt4_cpllfbclklost_out(gt4_cpllfbclklost_out),
        .gt4_cplllock_out(gt4_cplllock_out),
        .gt4_cplllockdetclk_in(gt4_cplllockdetclk_in),
        .gt4_dmonitorout_out(gt4_dmonitorout_out),
        .gt4_drpaddr_in(gt4_drpaddr_in),
        .gt4_drpclk_in(gt4_drpclk_in),
        .gt4_drpdi_in(gt4_drpdi_in),
        .gt4_drpdo_out(gt4_drpdo_out),
        .gt4_drpen_in(gt4_drpen_in),
        .gt4_drprdy_out(gt4_drprdy_out),
        .gt4_drpwe_in(gt4_drpwe_in),
        .gt4_eyescandataerror_out(gt4_eyescandataerror_out),
        .gt4_eyescanreset_in(gt4_eyescanreset_in),
        .gt4_eyescantrigger_in(gt4_eyescantrigger_in),
        .gt4_gthrxn_in(gt4_gthrxn_in),
        .gt4_gthrxp_in(gt4_gthrxp_in),
        .gt4_gthtxn_out(gt4_gthtxn_out),
        .gt4_gthtxp_out(gt4_gthtxp_out),
        .gt4_gtrefclk0_in(gt4_gtrefclk0_in),
        .gt4_rxbyteisaligned_out(gt4_rxbyteisaligned_out),
        .gt4_rxcharisk_out(gt4_rxcharisk_out),
        .gt4_rxdata_out(gt4_rxdata_out),
        .gt4_rxdisperr_out(gt4_rxdisperr_out),
        .gt4_rxmcommaalignen_in(gt4_rxmcommaalignen_in),
        .gt4_rxmonitorout_out(gt4_rxmonitorout_out),
        .gt4_rxmonitorsel_in(gt4_rxmonitorsel_in),
        .gt4_rxnotintable_out(gt4_rxnotintable_out),
        .gt4_rxpcommaalignen_in(gt4_rxpcommaalignen_in),
        .gt4_rxpolarity_in(gt4_rxpolarity_in),
        .gt4_rxresetdone_out(gt4_rxresetdone_out),
        .gt4_rxusrclk2_in(gt4_rxusrclk2_in),
        .gt4_rxusrclk_in(gt4_rxusrclk_in),
        .gt4_txcharisk_in(gt4_txcharisk_in),
        .gt4_txdata_in(gt4_txdata_in),
        .gt4_txoutclk_out(gt4_txoutclk_out),
        .gt4_txoutclkfabric_out(gt4_txoutclkfabric_out),
        .gt4_txoutclkpcs_out(gt4_txoutclkpcs_out),
        .gt4_txpolarity_in(gt4_txpolarity_in),
        .gt4_txresetdone_out(gt4_txresetdone_out),
        .gt4_txusrclk2_in(gt4_txusrclk2_in),
        .gt4_txusrclk_in(gt4_txusrclk_in));
gt64_rtm6r_gt64_rtm6r_GT__parameterized0_14 gt5_gt64_rtm6r_i
       (.GT1_QPLLOUTCLK_IN(GT1_QPLLOUTCLK_IN),
        .GT1_QPLLOUTREFCLK_IN(GT1_QPLLOUTREFCLK_IN),
        .I21(I21),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I30(I30),
        .gt5_cpllfbclklost_out(gt5_cpllfbclklost_out),
        .gt5_cplllock_out(gt5_cplllock_out),
        .gt5_cplllockdetclk_in(gt5_cplllockdetclk_in),
        .gt5_dmonitorout_out(gt5_dmonitorout_out),
        .gt5_drpaddr_in(gt5_drpaddr_in),
        .gt5_drpclk_in(gt5_drpclk_in),
        .gt5_drpdi_in(gt5_drpdi_in),
        .gt5_drpdo_out(gt5_drpdo_out),
        .gt5_drpen_in(gt5_drpen_in),
        .gt5_drprdy_out(gt5_drprdy_out),
        .gt5_drpwe_in(gt5_drpwe_in),
        .gt5_eyescandataerror_out(gt5_eyescandataerror_out),
        .gt5_eyescanreset_in(gt5_eyescanreset_in),
        .gt5_eyescantrigger_in(gt5_eyescantrigger_in),
        .gt5_gthrxn_in(gt5_gthrxn_in),
        .gt5_gthrxp_in(gt5_gthrxp_in),
        .gt5_gthtxn_out(gt5_gthtxn_out),
        .gt5_gthtxp_out(gt5_gthtxp_out),
        .gt5_gtrefclk0_in(gt5_gtrefclk0_in),
        .gt5_rxbyteisaligned_out(gt5_rxbyteisaligned_out),
        .gt5_rxcharisk_out(gt5_rxcharisk_out),
        .gt5_rxdata_out(gt5_rxdata_out),
        .gt5_rxdisperr_out(gt5_rxdisperr_out),
        .gt5_rxmcommaalignen_in(gt5_rxmcommaalignen_in),
        .gt5_rxmonitorout_out(gt5_rxmonitorout_out),
        .gt5_rxmonitorsel_in(gt5_rxmonitorsel_in),
        .gt5_rxnotintable_out(gt5_rxnotintable_out),
        .gt5_rxpcommaalignen_in(gt5_rxpcommaalignen_in),
        .gt5_rxpolarity_in(gt5_rxpolarity_in),
        .gt5_rxresetdone_out(gt5_rxresetdone_out),
        .gt5_rxusrclk2_in(gt5_rxusrclk2_in),
        .gt5_rxusrclk_in(gt5_rxusrclk_in),
        .gt5_txcharisk_in(gt5_txcharisk_in),
        .gt5_txdata_in(gt5_txdata_in),
        .gt5_txoutclk_out(gt5_txoutclk_out),
        .gt5_txoutclkfabric_out(gt5_txoutclkfabric_out),
        .gt5_txoutclkpcs_out(gt5_txoutclkpcs_out),
        .gt5_txpolarity_in(gt5_txpolarity_in),
        .gt5_txresetdone_out(gt5_txresetdone_out),
        .gt5_txusrclk2_in(gt5_txusrclk2_in),
        .gt5_txusrclk_in(gt5_txusrclk_in));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0
   (CPLLRESET,
    cpllreset_ovrd_i,
    I30,
    gt5_gtrefclk0_in);
  output CPLLRESET;
  input cpllreset_ovrd_i;
  input I30;
  input gt5_gtrefclk0_in;

  wire CPLLRESET;
  wire I30;
  wire cpllreset_ovrd_i;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt5_gtrefclk0_in;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(gt5_gtrefclk0_in),
        .CE(1'b1),
        .D(I30),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(gt5_gtrefclk0_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(gt5_gtrefclk0_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(gt5_gtrefclk0_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(gt5_gtrefclk0_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(gt5_gtrefclk0_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
LUT2 #(
    .INIT(4'hE)) 
     gthe2_i_i_1__4
       (.I0(data_out),
        .I1(cpllreset_ovrd_i),
        .O(CPLLRESET));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_15
   (CPLLRESET,
    cpllreset_ovrd_i,
    I29,
    gt4_gtrefclk0_in);
  output CPLLRESET;
  input cpllreset_ovrd_i;
  input I29;
  input gt4_gtrefclk0_in;

  wire CPLLRESET;
  wire I29;
  wire cpllreset_ovrd_i;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt4_gtrefclk0_in;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(gt4_gtrefclk0_in),
        .CE(1'b1),
        .D(I29),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(gt4_gtrefclk0_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(gt4_gtrefclk0_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(gt4_gtrefclk0_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(gt4_gtrefclk0_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(gt4_gtrefclk0_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
LUT2 #(
    .INIT(4'hE)) 
     gthe2_i_i_1__3
       (.I0(data_out),
        .I1(cpllreset_ovrd_i),
        .O(CPLLRESET));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_16
   (CPLLRESET,
    cpllreset_ovrd_i,
    I28,
    gt3_gtrefclk0_in);
  output CPLLRESET;
  input cpllreset_ovrd_i;
  input I28;
  input gt3_gtrefclk0_in;

  wire CPLLRESET;
  wire I28;
  wire cpllreset_ovrd_i;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt3_gtrefclk0_in;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(gt3_gtrefclk0_in),
        .CE(1'b1),
        .D(I28),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(gt3_gtrefclk0_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(gt3_gtrefclk0_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(gt3_gtrefclk0_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(gt3_gtrefclk0_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(gt3_gtrefclk0_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
LUT2 #(
    .INIT(4'hE)) 
     gthe2_i_i_1__2
       (.I0(data_out),
        .I1(cpllreset_ovrd_i),
        .O(CPLLRESET));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_17
   (CPLLRESET,
    cpllreset_ovrd_i,
    I27,
    gt2_gtrefclk0_in);
  output CPLLRESET;
  input cpllreset_ovrd_i;
  input I27;
  input gt2_gtrefclk0_in;

  wire CPLLRESET;
  wire I27;
  wire cpllreset_ovrd_i;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt2_gtrefclk0_in;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(gt2_gtrefclk0_in),
        .CE(1'b1),
        .D(I27),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(gt2_gtrefclk0_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(gt2_gtrefclk0_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(gt2_gtrefclk0_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(gt2_gtrefclk0_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(gt2_gtrefclk0_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
LUT2 #(
    .INIT(4'hE)) 
     gthe2_i_i_1__1
       (.I0(data_out),
        .I1(cpllreset_ovrd_i),
        .O(CPLLRESET));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_18
   (CPLLRESET,
    cpllreset_ovrd_i,
    I26,
    gt1_gtrefclk0_in);
  output CPLLRESET;
  input cpllreset_ovrd_i;
  input I26;
  input gt1_gtrefclk0_in;

  wire CPLLRESET;
  wire I26;
  wire cpllreset_ovrd_i;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt1_gtrefclk0_in;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(gt1_gtrefclk0_in),
        .CE(1'b1),
        .D(I26),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(gt1_gtrefclk0_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(gt1_gtrefclk0_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(gt1_gtrefclk0_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(gt1_gtrefclk0_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(gt1_gtrefclk0_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
LUT2 #(
    .INIT(4'hE)) 
     gthe2_i_i_1__0
       (.I0(data_out),
        .I1(cpllreset_ovrd_i),
        .O(CPLLRESET));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_19
   (CPLLRESET,
    cpllreset_ovrd_i,
    data_in,
    gt0_gtrefclk0_in);
  output CPLLRESET;
  input cpllreset_ovrd_i;
  input data_in;
  input gt0_gtrefclk0_in;

  wire CPLLRESET;
  wire cpllreset_ovrd_i;
  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt0_gtrefclk0_in;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(gt0_gtrefclk0_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(gt0_gtrefclk0_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(gt0_gtrefclk0_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(gt0_gtrefclk0_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(gt0_gtrefclk0_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(gt0_gtrefclk0_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
LUT2 #(
    .INIT(4'hE)) 
     gthe2_i_i_1
       (.I0(data_out),
        .I1(cpllreset_ovrd_i),
        .O(CPLLRESET));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_20
   (E,
    O1,
    I1,
    I2,
    Q,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    gt5_cplllock_out,
    SYSCLK_IN);
  output [0:0]E;
  output O1;
  input I1;
  input I2;
  input [6:0]Q;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input gt5_cplllock_out;
  input SYSCLK_IN;

  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire [6:0]Q;
  wire SYSCLK_IN;
  wire cplllock_sync;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt5_cplllock_out;
  wire \n_0_FSM_onehot_tx_state[10]_i_14__4 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_5__1 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_7__4 ;
  wire n_0_reset_time_out_i_4__2;
  wire reset_time_out;

LUT6 #(
    .INIT(64'hAAAAAAAA8A88AAAA)) 
     \FSM_onehot_tx_state[10]_i_14__4 
       (.I0(Q[1]),
        .I1(I7),
        .I2(cplllock_sync),
        .I3(I8),
        .I4(I9),
        .I5(I10),
        .O(\n_0_FSM_onehot_tx_state[10]_i_14__4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
     \FSM_onehot_tx_state[10]_i_1__4 
       (.I0(I1),
        .I1(I2),
        .I2(\n_0_FSM_onehot_tx_state[10]_i_5__1 ),
        .I3(Q[0]),
        .I4(I3),
        .I5(\n_0_FSM_onehot_tx_state[10]_i_7__4 ),
        .O(E));
LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
     \FSM_onehot_tx_state[10]_i_5__1 
       (.I0(Q[2]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(I11),
        .I4(cplllock_sync),
        .I5(I12),
        .O(\n_0_FSM_onehot_tx_state[10]_i_5__1 ));
LUT6 #(
    .INIT(64'hAAAAAABBAAAAAAAB)) 
     \FSM_onehot_tx_state[10]_i_7__4 
       (.I0(\n_0_FSM_onehot_tx_state[10]_i_14__4 ),
        .I1(Q[5]),
        .I2(Q[0]),
        .I3(I4),
        .I4(I5),
        .I5(I6),
        .O(\n_0_FSM_onehot_tx_state[10]_i_7__4 ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt5_cplllock_out),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(cplllock_sync),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFAAAB0000AAA8)) 
     reset_time_out_i_1__4
       (.I0(reset_time_out),
        .I1(I14),
        .I2(n_0_reset_time_out_i_4__2),
        .I3(I15),
        .I4(I16),
        .I5(I17),
        .O(O1));
LUT5 #(
    .INIT(32'hBBBBB888)) 
     reset_time_out_i_2__3
       (.I0(I6),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(cplllock_sync),
        .I4(I13),
        .O(reset_time_out));
LUT6 #(
    .INIT(64'h0001000000000000)) 
     reset_time_out_i_4__2
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[2]),
        .I5(cplllock_sync),
        .O(n_0_reset_time_out_i_4__2));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_21
   (data_out,
    gt5_txresetdone_out,
    SYSCLK_IN);
  output data_out;
  input gt5_txresetdone_out;
  input SYSCLK_IN;

  wire SYSCLK_IN;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt5_txresetdone_out;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt5_txresetdone_out),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_22
   (SR,
    O1,
    mmcm_lock_reclocked,
    Q,
    I1,
    SYSCLK_IN);
  output [0:0]SR;
  output O1;
  input mmcm_lock_reclocked;
  input [2:0]Q;
  input I1;
  input SYSCLK_IN;

  wire I1;
  wire O1;
  wire [2:0]Q;
  wire [0:0]SR;
  wire SYSCLK_IN;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire mmcm_lock_i;
  wire mmcm_lock_reclocked;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(1'b1),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(mmcm_lock_i),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \mmcm_lock_count[9]_i_1__4 
       (.I0(mmcm_lock_i),
        .O(SR));
LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
     mmcm_lock_reclocked_i_1__4
       (.I0(mmcm_lock_reclocked),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(I1),
        .I4(Q[1]),
        .I5(mmcm_lock_i),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_23
   (data_out,
    data_in,
    gt5_txusrclk_in);
  output data_out;
  input data_in;
  input gt5_txusrclk_in;

  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt5_txusrclk_in;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(gt5_txusrclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(gt5_txusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(gt5_txusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(gt5_txusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(gt5_txusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(gt5_txusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_24
   (data_out,
    data_in,
    SYSCLK_IN);
  output data_out;
  input data_in;
  input SYSCLK_IN;

  wire SYSCLK_IN;
  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_25
   (data_out,
    GT5_TX_FSM_RESET_DONE_OUT,
    gt5_txusrclk_in);
  output data_out;
  input GT5_TX_FSM_RESET_DONE_OUT;
  input gt5_txusrclk_in;

  wire GT5_TX_FSM_RESET_DONE_OUT;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt5_txusrclk_in;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(gt5_txusrclk_in),
        .CE(1'b1),
        .D(GT5_TX_FSM_RESET_DONE_OUT),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(gt5_txusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(gt5_txusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(gt5_txusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(gt5_txusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(gt5_txusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_26
   (O1,
    O2,
    O3,
    Q,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    mmcm_lock_reclocked,
    I8,
    I9,
    I10,
    gt5_cplllock_out,
    SYSCLK_IN);
  output O1;
  output O2;
  output O3;
  input [5:0]Q;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input mmcm_lock_reclocked;
  input I8;
  input I9;
  input I10;
  input gt5_cplllock_out;
  input SYSCLK_IN;

  wire I1;
  wire I10;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire [5:0]Q;
  wire SYSCLK_IN;
  wire cplllock_sync;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt5_cplllock_out;
  wire mmcm_lock_reclocked;
  wire \n_0_FSM_onehot_rx_state[11]_i_16__4 ;
  wire n_0_reset_time_out_i_7__9;

LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
     \FSM_onehot_rx_state[11]_i_16__4 
       (.I0(Q[1]),
        .I1(cplllock_sync),
        .I2(Q[5]),
        .I3(I1),
        .I4(I2),
        .I5(Q[2]),
        .O(\n_0_FSM_onehot_rx_state[11]_i_16__4 ));
LUT6 #(
    .INIT(64'h7777777077707770)) 
     \FSM_onehot_rx_state[11]_i_7__2 
       (.I0(\n_0_FSM_onehot_rx_state[11]_i_16__4 ),
        .I1(I3),
        .I2(I4),
        .I3(I5),
        .I4(I6),
        .I5(Q[4]),
        .O(O1));
LUT6 #(
    .INIT(64'hFFFF5F7F00000808)) 
     adapt_count_reset_i_1__4
       (.I0(I8),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(cplllock_sync),
        .I4(I9),
        .I5(I10),
        .O(O3));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt5_cplllock_out),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(cplllock_sync),
        .R(1'b0));
LUT6 #(
    .INIT(64'h3B3B3F333B3B3333)) 
     reset_time_out_i_4__10
       (.I0(I7),
        .I1(n_0_reset_time_out_i_7__9),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(mmcm_lock_reclocked),
        .O(O2));
LUT3 #(
    .INIT(8'h15)) 
     reset_time_out_i_7__9
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(cplllock_sync),
        .O(n_0_reset_time_out_i_7__9));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_27
   (data_out,
    gt5_rxresetdone_out,
    SYSCLK_IN);
  output data_out;
  input gt5_rxresetdone_out;
  input SYSCLK_IN;

  wire SYSCLK_IN;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt5_rxresetdone_out;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt5_rxresetdone_out),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_28
   (E,
    D,
    O1,
    O2,
    I1,
    I2,
    Q,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    time_out_wait_bypass_s3,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    rxresetdone_s3,
    I17,
    DONT_RESET_ON_DATA_ERROR_IN,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    GT5_RX_FSM_RESET_DONE_OUT,
    GT5_DATA_VALID_IN,
    SYSCLK_IN);
  output [0:0]E;
  output [1:0]D;
  output O1;
  output O2;
  input I1;
  input I2;
  input [8:0]Q;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input time_out_wait_bypass_s3;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input rxresetdone_s3;
  input I17;
  input DONT_RESET_ON_DATA_ERROR_IN;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input GT5_RX_FSM_RESET_DONE_OUT;
  input GT5_DATA_VALID_IN;
  input SYSCLK_IN;

  wire [1:0]D;
  wire DONT_RESET_ON_DATA_ERROR_IN;
  wire [0:0]E;
  wire GT5_DATA_VALID_IN;
  wire GT5_RX_FSM_RESET_DONE_OUT;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire [8:0]Q;
  wire SYSCLK_IN;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_valid_sync;
  wire \n_0_FSM_onehot_rx_state[11]_i_10__4 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_11__4 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_3__4 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_2__4 ;
  wire n_0_reset_time_out_i_2__10;
  wire n_0_rx_fsm_reset_done_int_i_4__4;
  wire rxresetdone_s3;
  wire time_out_wait_bypass_s3;

LUT4 #(
    .INIT(16'hFFFD)) 
     \FSM_onehot_rx_state[11]_i_10__4 
       (.I0(I17),
        .I1(I1),
        .I2(DONT_RESET_ON_DATA_ERROR_IN),
        .I3(data_valid_sync),
        .O(\n_0_FSM_onehot_rx_state[11]_i_10__4 ));
LUT6 #(
    .INIT(64'hFFFFFFFDFFFFCFCC)) 
     \FSM_onehot_rx_state[11]_i_11__4 
       (.I0(\n_0_FSM_onehot_rx_state[11]_i_10__4 ),
        .I1(I16),
        .I2(data_valid_sync),
        .I3(Q[8]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(\n_0_FSM_onehot_rx_state[11]_i_11__4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF45)) 
     \FSM_onehot_rx_state[11]_i_1__4 
       (.I0(\n_0_FSM_onehot_rx_state[11]_i_3__4 ),
        .I1(I3),
        .I2(I4),
        .I3(Q[0]),
        .I4(I5),
        .I5(I6),
        .O(E));
LUT6 #(
    .INIT(64'h0000040000000000)) 
     \FSM_onehot_rx_state[11]_i_2__4 
       (.I0(I14),
        .I1(I15),
        .I2(Q[2]),
        .I3(\n_0_FSM_onehot_rx_state[11]_i_10__4 ),
        .I4(Q[8]),
        .I5(Q[7]),
        .O(D[1]));
LUT6 #(
    .INIT(64'h0000000000000DDD)) 
     \FSM_onehot_rx_state[11]_i_3__4 
       (.I0(\n_0_FSM_onehot_rx_state[11]_i_11__4 ),
        .I1(I11),
        .I2(Q[3]),
        .I3(I12),
        .I4(Q[1]),
        .I5(I13),
        .O(\n_0_FSM_onehot_rx_state[11]_i_3__4 ));
LUT6 #(
    .INIT(64'h00000000000000AE)) 
     \FSM_onehot_rx_state[2]_i_1__4 
       (.I0(\n_0_FSM_onehot_rx_state[2]_i_2__4 ),
        .I1(I7),
        .I2(I8),
        .I3(I9),
        .I4(Q[8]),
        .I5(Q[4]),
        .O(D[0]));
LUT6 #(
    .INIT(64'h00000000BABABAFF)) 
     \FSM_onehot_rx_state[2]_i_2__4 
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(time_out_wait_bypass_s3),
        .I3(Q[6]),
        .I4(\n_0_FSM_onehot_rx_state[11]_i_10__4 ),
        .I5(I10),
        .O(\n_0_FSM_onehot_rx_state[2]_i_2__4 ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(GT5_DATA_VALID_IN),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_valid_sync),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFF1FF0000F100)) 
     reset_time_out_i_1__10
       (.I0(n_0_reset_time_out_i_2__10),
        .I1(I18),
        .I2(I19),
        .I3(I20),
        .I4(I21),
        .I5(I1),
        .O(O1));
LUT6 #(
    .INIT(64'h0000000000077707)) 
     reset_time_out_i_2__10
       (.I0(rxresetdone_s3),
        .I1(Q[5]),
        .I2(Q[8]),
        .I3(data_valid_sync),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(n_0_reset_time_out_i_2__10));
LUT6 #(
    .INIT(64'hFFFF80FF00008000)) 
     rx_fsm_reset_done_int_i_1__4
       (.I0(I22),
        .I1(Q[8]),
        .I2(data_valid_sync),
        .I3(I23),
        .I4(n_0_rx_fsm_reset_done_int_i_4__4),
        .I5(GT5_RX_FSM_RESET_DONE_OUT),
        .O(O2));
LUT6 #(
    .INIT(64'hF0BFFF0FF0BFF00F)) 
     rx_fsm_reset_done_int_i_4__4
       (.I0(I1),
        .I1(I2),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(data_valid_sync),
        .I5(\n_0_FSM_onehot_rx_state[11]_i_10__4 ),
        .O(n_0_rx_fsm_reset_done_int_i_4__4));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_29
   (SR,
    O1,
    mmcm_lock_reclocked,
    Q,
    I1,
    SYSCLK_IN);
  output [0:0]SR;
  output O1;
  input mmcm_lock_reclocked;
  input [2:0]Q;
  input I1;
  input SYSCLK_IN;

  wire I1;
  wire O1;
  wire [2:0]Q;
  wire [0:0]SR;
  wire SYSCLK_IN;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire mmcm_lock_i;
  wire mmcm_lock_reclocked;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(1'b1),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(mmcm_lock_i),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \mmcm_lock_count[9]_i_1__10 
       (.I0(mmcm_lock_i),
        .O(SR));
LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
     mmcm_lock_reclocked_i_1__10
       (.I0(mmcm_lock_reclocked),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(I1),
        .I4(Q[1]),
        .I5(mmcm_lock_i),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_30
   (data_out,
    data_in,
    gt5_rxusrclk_in);
  output data_out;
  input data_in;
  input gt5_rxusrclk_in;

  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt5_rxusrclk_in;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(gt5_rxusrclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(gt5_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(gt5_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(gt5_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(gt5_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(gt5_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_31
   (data_out,
    GT5_RX_FSM_RESET_DONE_OUT,
    gt5_rxusrclk_in);
  output data_out;
  input GT5_RX_FSM_RESET_DONE_OUT;
  input gt5_rxusrclk_in;

  wire GT5_RX_FSM_RESET_DONE_OUT;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt5_rxusrclk_in;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(gt5_rxusrclk_in),
        .CE(1'b1),
        .D(GT5_RX_FSM_RESET_DONE_OUT),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(gt5_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(gt5_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(gt5_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(gt5_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(gt5_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_32
   (data_out,
    data_in,
    SYSCLK_IN);
  output data_out;
  input data_in;
  input SYSCLK_IN;

  wire SYSCLK_IN;
  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_33
   (E,
    O1,
    I1,
    I2,
    I3,
    Q,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    mmcm_lock_reclocked,
    I15,
    I16,
    I17,
    gt4_cplllock_out,
    SYSCLK_IN);
  output [0:0]E;
  output O1;
  input I1;
  input I2;
  input I3;
  input [8:0]Q;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input mmcm_lock_reclocked;
  input I15;
  input I16;
  input I17;
  input gt4_cplllock_out;
  input SYSCLK_IN;

  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire [8:0]Q;
  wire SYSCLK_IN;
  wire cplllock_sync;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt4_cplllock_out;
  wire mmcm_lock_reclocked;
  wire \n_0_FSM_onehot_tx_state[10]_i_5__4 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_6__3 ;
  wire n_0_reset_time_out_i_2__2;
  wire n_0_reset_time_out_i_3__3;
  wire n_0_reset_time_out_i_5__2;

LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
     \FSM_onehot_tx_state[10]_i_1__2 
       (.I0(I4),
        .I1(I5),
        .I2(Q[3]),
        .I3(\n_0_FSM_onehot_tx_state[10]_i_5__4 ),
        .I4(\n_0_FSM_onehot_tx_state[10]_i_6__3 ),
        .I5(I6),
        .O(E));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \FSM_onehot_tx_state[10]_i_5__4 
       (.I0(cplllock_sync),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\n_0_FSM_onehot_tx_state[10]_i_5__4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFF5D0000)) 
     \FSM_onehot_tx_state[10]_i_6__3 
       (.I0(I7),
        .I1(I8),
        .I2(cplllock_sync),
        .I3(I9),
        .I4(Q[1]),
        .I5(I10),
        .O(\n_0_FSM_onehot_tx_state[10]_i_6__3 ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt4_cplllock_out),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(cplllock_sync),
        .R(1'b0));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     reset_time_out_i_1__3
       (.I0(I16),
        .I1(Q[0]),
        .I2(n_0_reset_time_out_i_2__2),
        .I3(n_0_reset_time_out_i_3__3),
        .I4(I17),
        .O(O1));
LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
     reset_time_out_i_2__2
       (.I0(cplllock_sync),
        .I1(Q[3]),
        .I2(mmcm_lock_reclocked),
        .I3(Q[4]),
        .I4(Q[8]),
        .I5(I15),
        .O(n_0_reset_time_out_i_2__2));
LUT6 #(
    .INIT(64'h000000000000FFE0)) 
     reset_time_out_i_3__3
       (.I0(n_0_reset_time_out_i_5__2),
        .I1(I11),
        .I2(I12),
        .I3(I13),
        .I4(Q[2]),
        .I5(I14),
        .O(n_0_reset_time_out_i_3__3));
LUT6 #(
    .INIT(64'h0001000000000000)) 
     reset_time_out_i_5__2
       (.I0(Q[4]),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[3]),
        .I5(cplllock_sync),
        .O(n_0_reset_time_out_i_5__2));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_34
   (data_out,
    gt4_txresetdone_out,
    SYSCLK_IN);
  output data_out;
  input gt4_txresetdone_out;
  input SYSCLK_IN;

  wire SYSCLK_IN;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt4_txresetdone_out;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt4_txresetdone_out),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_35
   (SR,
    O1,
    mmcm_lock_reclocked,
    Q,
    I1,
    SYSCLK_IN);
  output [0:0]SR;
  output O1;
  input mmcm_lock_reclocked;
  input [2:0]Q;
  input I1;
  input SYSCLK_IN;

  wire I1;
  wire O1;
  wire [2:0]Q;
  wire [0:0]SR;
  wire SYSCLK_IN;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire mmcm_lock_i;
  wire mmcm_lock_reclocked;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(1'b1),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(mmcm_lock_i),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \mmcm_lock_count[9]_i_1__3 
       (.I0(mmcm_lock_i),
        .O(SR));
LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
     mmcm_lock_reclocked_i_1__3
       (.I0(mmcm_lock_reclocked),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(I1),
        .I4(Q[1]),
        .I5(mmcm_lock_i),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_36
   (data_out,
    data_in,
    gt4_txusrclk_in);
  output data_out;
  input data_in;
  input gt4_txusrclk_in;

  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt4_txusrclk_in;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(gt4_txusrclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(gt4_txusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(gt4_txusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(gt4_txusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(gt4_txusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(gt4_txusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_37
   (data_out,
    data_in,
    SYSCLK_IN);
  output data_out;
  input data_in;
  input SYSCLK_IN;

  wire SYSCLK_IN;
  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_38
   (data_out,
    GT4_TX_FSM_RESET_DONE_OUT,
    gt4_txusrclk_in);
  output data_out;
  input GT4_TX_FSM_RESET_DONE_OUT;
  input gt4_txusrclk_in;

  wire GT4_TX_FSM_RESET_DONE_OUT;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt4_txusrclk_in;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(gt4_txusrclk_in),
        .CE(1'b1),
        .D(GT4_TX_FSM_RESET_DONE_OUT),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(gt4_txusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(gt4_txusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(gt4_txusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(gt4_txusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(gt4_txusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_39
   (E,
    O1,
    O2,
    I1,
    I2,
    Q,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    gt4_cplllock_out,
    SYSCLK_IN);
  output [0:0]E;
  output O1;
  output O2;
  input I1;
  input I2;
  input [5:0]Q;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input gt4_cplllock_out;
  input SYSCLK_IN;

  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire [5:0]Q;
  wire SYSCLK_IN;
  wire cplllock_sync;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt4_cplllock_out;
  wire \n_0_FSM_onehot_rx_state[11]_i_14__3 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_5__3 ;

LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \FSM_onehot_rx_state[11]_i_14__3 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(I2),
        .I3(cplllock_sync),
        .I4(I7),
        .I5(Q[5]),
        .O(\n_0_FSM_onehot_rx_state[11]_i_14__3 ));
LUT6 #(
    .INIT(64'hFF55FF54FFFFFF54)) 
     \FSM_onehot_rx_state[11]_i_1__3 
       (.I0(I1),
        .I1(I2),
        .I2(Q[4]),
        .I3(\n_0_FSM_onehot_rx_state[11]_i_5__3 ),
        .I4(I3),
        .I5(I4),
        .O(E));
LUT5 #(
    .INIT(32'hFFFFEAEE)) 
     \FSM_onehot_rx_state[11]_i_5__3 
       (.I0(I5),
        .I1(Q[2]),
        .I2(\n_0_FSM_onehot_rx_state[11]_i_14__3 ),
        .I3(I6),
        .I4(Q[0]),
        .O(\n_0_FSM_onehot_rx_state[11]_i_5__3 ));
LUT6 #(
    .INIT(64'hFFFF5F7F00000808)) 
     adapt_count_reset_i_1__3
       (.I0(I9),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(cplllock_sync),
        .I4(I10),
        .I5(I11),
        .O(O2));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt4_cplllock_out),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(cplllock_sync),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFFFFF088)) 
     reset_time_out_i_5__9
       (.I0(I8),
        .I1(Q[3]),
        .I2(cplllock_sync),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_40
   (data_out,
    gt4_rxresetdone_out,
    SYSCLK_IN);
  output data_out;
  input gt4_rxresetdone_out;
  input SYSCLK_IN;

  wire SYSCLK_IN;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt4_rxresetdone_out;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt4_rxresetdone_out),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_41
   (D,
    O1,
    O2,
    O3,
    I1,
    I2,
    Q,
    I3,
    I4,
    I5,
    mmcm_lock_reclocked,
    I6,
    I7,
    time_out_wait_bypass_s3,
    rxresetdone_s3,
    I8,
    I9,
    I10,
    I11,
    DONT_RESET_ON_DATA_ERROR_IN,
    I12,
    I13,
    I14,
    GT4_RX_FSM_RESET_DONE_OUT,
    GT4_DATA_VALID_IN,
    SYSCLK_IN);
  output [1:0]D;
  output O1;
  output O2;
  output O3;
  input I1;
  input I2;
  input [10:0]Q;
  input I3;
  input I4;
  input I5;
  input mmcm_lock_reclocked;
  input I6;
  input I7;
  input time_out_wait_bypass_s3;
  input rxresetdone_s3;
  input I8;
  input I9;
  input I10;
  input I11;
  input DONT_RESET_ON_DATA_ERROR_IN;
  input I12;
  input I13;
  input I14;
  input GT4_RX_FSM_RESET_DONE_OUT;
  input GT4_DATA_VALID_IN;
  input SYSCLK_IN;

  wire [1:0]D;
  wire DONT_RESET_ON_DATA_ERROR_IN;
  wire GT4_DATA_VALID_IN;
  wire GT4_RX_FSM_RESET_DONE_OUT;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire [10:0]Q;
  wire SYSCLK_IN;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_valid_sync;
  wire mmcm_lock_reclocked;
  wire \n_0_FSM_onehot_rx_state[11]_i_10__3 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_15__3 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_2__3 ;
  wire n_0_reset_time_out_i_4__9;
  wire n_0_rx_fsm_reset_done_int_i_4__3;
  wire reset_time_out;
  wire rxresetdone_s3;
  wire time_out_wait_bypass_s3;

LUT4 #(
    .INIT(16'hFFFD)) 
     \FSM_onehot_rx_state[11]_i_10__3 
       (.I0(I11),
        .I1(I1),
        .I2(DONT_RESET_ON_DATA_ERROR_IN),
        .I3(data_valid_sync),
        .O(\n_0_FSM_onehot_rx_state[11]_i_10__3 ));
LUT6 #(
    .INIT(64'h0000000200003033)) 
     \FSM_onehot_rx_state[11]_i_15__3 
       (.I0(\n_0_FSM_onehot_rx_state[11]_i_10__3 ),
        .I1(I10),
        .I2(data_valid_sync),
        .I3(Q[10]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\n_0_FSM_onehot_rx_state[11]_i_15__3 ));
LUT6 #(
    .INIT(64'h0000040000000000)) 
     \FSM_onehot_rx_state[11]_i_2__3 
       (.I0(I3),
        .I1(I4),
        .I2(Q[3]),
        .I3(\n_0_FSM_onehot_rx_state[11]_i_10__3 ),
        .I4(Q[10]),
        .I5(Q[9]),
        .O(D[1]));
LUT5 #(
    .INIT(32'hBABBAAAA)) 
     \FSM_onehot_rx_state[11]_i_7__1 
       (.I0(\n_0_FSM_onehot_rx_state[11]_i_15__3 ),
        .I1(rxresetdone_s3),
        .I2(I1),
        .I3(I8),
        .I4(I9),
        .O(O1));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     \FSM_onehot_rx_state[2]_i_1__3 
       (.I0(\n_0_FSM_onehot_rx_state[2]_i_2__3 ),
        .I1(I5),
        .I2(Q[6]),
        .I3(Q[10]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(D[0]));
LUT6 #(
    .INIT(64'h5555555501015F0F)) 
     \FSM_onehot_rx_state[2]_i_2__3 
       (.I0(I7),
        .I1(\n_0_FSM_onehot_rx_state[11]_i_10__3 ),
        .I2(Q[8]),
        .I3(time_out_wait_bypass_s3),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\n_0_FSM_onehot_rx_state[2]_i_2__3 ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(GT4_DATA_VALID_IN),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_valid_sync),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
     reset_time_out_i_1__9
       (.I0(reset_time_out),
        .I1(I12),
        .I2(Q[2]),
        .I3(Q[6]),
        .I4(Q[0]),
        .I5(I1),
        .O(O2));
LUT6 #(
    .INIT(64'hFFFFFFFF00000C05)) 
     reset_time_out_i_2__9
       (.I0(n_0_reset_time_out_i_4__9),
        .I1(mmcm_lock_reclocked),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(I6),
        .O(reset_time_out));
LUT6 #(
    .INIT(64'h0000000000077707)) 
     reset_time_out_i_4__9
       (.I0(rxresetdone_s3),
        .I1(Q[7]),
        .I2(Q[10]),
        .I3(data_valid_sync),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(n_0_reset_time_out_i_4__9));
LUT6 #(
    .INIT(64'hFFFF80FF00008000)) 
     rx_fsm_reset_done_int_i_1__3
       (.I0(I13),
        .I1(Q[10]),
        .I2(data_valid_sync),
        .I3(I14),
        .I4(n_0_rx_fsm_reset_done_int_i_4__3),
        .I5(GT4_RX_FSM_RESET_DONE_OUT),
        .O(O3));
LUT6 #(
    .INIT(64'hF0BFFF0FF0BFF00F)) 
     rx_fsm_reset_done_int_i_4__3
       (.I0(I1),
        .I1(I2),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(data_valid_sync),
        .I5(\n_0_FSM_onehot_rx_state[11]_i_10__3 ),
        .O(n_0_rx_fsm_reset_done_int_i_4__3));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_42
   (SR,
    O1,
    mmcm_lock_reclocked,
    Q,
    I1,
    SYSCLK_IN);
  output [0:0]SR;
  output O1;
  input mmcm_lock_reclocked;
  input [2:0]Q;
  input I1;
  input SYSCLK_IN;

  wire I1;
  wire O1;
  wire [2:0]Q;
  wire [0:0]SR;
  wire SYSCLK_IN;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire mmcm_lock_i;
  wire mmcm_lock_reclocked;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(1'b1),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(mmcm_lock_i),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \mmcm_lock_count[9]_i_1__9 
       (.I0(mmcm_lock_i),
        .O(SR));
LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
     mmcm_lock_reclocked_i_1__9
       (.I0(mmcm_lock_reclocked),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(I1),
        .I4(Q[1]),
        .I5(mmcm_lock_i),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_43
   (data_out,
    data_in,
    gt4_rxusrclk_in);
  output data_out;
  input data_in;
  input gt4_rxusrclk_in;

  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt4_rxusrclk_in;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(gt4_rxusrclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(gt4_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(gt4_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(gt4_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(gt4_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(gt4_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_44
   (data_out,
    GT4_RX_FSM_RESET_DONE_OUT,
    gt4_rxusrclk_in);
  output data_out;
  input GT4_RX_FSM_RESET_DONE_OUT;
  input gt4_rxusrclk_in;

  wire GT4_RX_FSM_RESET_DONE_OUT;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt4_rxusrclk_in;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(gt4_rxusrclk_in),
        .CE(1'b1),
        .D(GT4_RX_FSM_RESET_DONE_OUT),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(gt4_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(gt4_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(gt4_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(gt4_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(gt4_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_45
   (data_out,
    data_in,
    SYSCLK_IN);
  output data_out;
  input data_in;
  input SYSCLK_IN;

  wire SYSCLK_IN;
  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_46
   (E,
    O1,
    I1,
    I2,
    I3,
    I4,
    Q,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    mmcm_lock_reclocked,
    I16,
    I17,
    gt3_cplllock_out,
    SYSCLK_IN);
  output [0:0]E;
  output O1;
  input I1;
  input I2;
  input I3;
  input I4;
  input [7:0]Q;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input mmcm_lock_reclocked;
  input I16;
  input I17;
  input gt3_cplllock_out;
  input SYSCLK_IN;

  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire [7:0]Q;
  wire SYSCLK_IN;
  wire cplllock_sync;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt3_cplllock_out;
  wire mmcm_lock_reclocked;
  wire \n_0_FSM_onehot_tx_state[10]_i_15__2 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_4__4 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_5__3 ;
  wire n_0_reset_time_out_i_2__1;
  wire n_0_reset_time_out_i_3__2;
  wire n_0_reset_time_out_i_5__1;

LUT6 #(
    .INIT(64'h0000000010100010)) 
     \FSM_onehot_tx_state[10]_i_15__2 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(I8),
        .I3(I10),
        .I4(cplllock_sync),
        .I5(I11),
        .O(\n_0_FSM_onehot_tx_state[10]_i_15__2 ));
LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFE)) 
     \FSM_onehot_tx_state[10]_i_1__3 
       (.I0(I1),
        .I1(\n_0_FSM_onehot_tx_state[10]_i_4__4 ),
        .I2(\n_0_FSM_onehot_tx_state[10]_i_5__3 ),
        .I3(I2),
        .I4(I3),
        .I5(I4),
        .O(E));
LUT6 #(
    .INIT(64'hFFFFFFFFFDFF0000)) 
     \FSM_onehot_tx_state[10]_i_4__4 
       (.I0(I6),
        .I1(cplllock_sync),
        .I2(I7),
        .I3(I8),
        .I4(Q[2]),
        .I5(I9),
        .O(\n_0_FSM_onehot_tx_state[10]_i_4__4 ));
LUT6 #(
    .INIT(64'hFFFFFFF444444444)) 
     \FSM_onehot_tx_state[10]_i_5__3 
       (.I0(\n_0_FSM_onehot_tx_state[10]_i_15__2 ),
        .I1(Q[1]),
        .I2(I3),
        .I3(Q[6]),
        .I4(I5),
        .I5(Q[0]),
        .O(\n_0_FSM_onehot_tx_state[10]_i_5__3 ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt3_cplllock_out),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(cplllock_sync),
        .R(1'b0));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     reset_time_out_i_1__2
       (.I0(I16),
        .I1(Q[0]),
        .I2(n_0_reset_time_out_i_2__1),
        .I3(n_0_reset_time_out_i_3__2),
        .I4(I17),
        .O(O1));
LUT6 #(
    .INIT(64'hAAAAAAAAFFFC0F0C)) 
     reset_time_out_i_2__1
       (.I0(cplllock_sync),
        .I1(Q[7]),
        .I2(Q[3]),
        .I3(I15),
        .I4(mmcm_lock_reclocked),
        .I5(Q[2]),
        .O(n_0_reset_time_out_i_2__1));
LUT6 #(
    .INIT(64'h00000000FFFF000E)) 
     reset_time_out_i_3__2
       (.I0(n_0_reset_time_out_i_5__1),
        .I1(I12),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(I13),
        .I5(I14),
        .O(n_0_reset_time_out_i_3__2));
LUT6 #(
    .INIT(64'h0001000000000000)) 
     reset_time_out_i_5__1
       (.I0(Q[3]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(cplllock_sync),
        .O(n_0_reset_time_out_i_5__1));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_47
   (data_out,
    gt3_txresetdone_out,
    SYSCLK_IN);
  output data_out;
  input gt3_txresetdone_out;
  input SYSCLK_IN;

  wire SYSCLK_IN;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt3_txresetdone_out;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt3_txresetdone_out),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_48
   (SR,
    O1,
    mmcm_lock_reclocked,
    Q,
    I1,
    SYSCLK_IN);
  output [0:0]SR;
  output O1;
  input mmcm_lock_reclocked;
  input [2:0]Q;
  input I1;
  input SYSCLK_IN;

  wire I1;
  wire O1;
  wire [2:0]Q;
  wire [0:0]SR;
  wire SYSCLK_IN;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire mmcm_lock_i;
  wire mmcm_lock_reclocked;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(1'b1),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(mmcm_lock_i),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \mmcm_lock_count[9]_i_1__2 
       (.I0(mmcm_lock_i),
        .O(SR));
LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
     mmcm_lock_reclocked_i_1__2
       (.I0(mmcm_lock_reclocked),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(I1),
        .I4(Q[1]),
        .I5(mmcm_lock_i),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_49
   (data_out,
    data_in,
    gt3_txusrclk_in);
  output data_out;
  input data_in;
  input gt3_txusrclk_in;

  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt3_txusrclk_in;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(gt3_txusrclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(gt3_txusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(gt3_txusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(gt3_txusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(gt3_txusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(gt3_txusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_50
   (data_out,
    data_in,
    SYSCLK_IN);
  output data_out;
  input data_in;
  input SYSCLK_IN;

  wire SYSCLK_IN;
  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_51
   (data_out,
    GT3_TX_FSM_RESET_DONE_OUT,
    gt3_txusrclk_in);
  output data_out;
  input GT3_TX_FSM_RESET_DONE_OUT;
  input gt3_txusrclk_in;

  wire GT3_TX_FSM_RESET_DONE_OUT;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt3_txusrclk_in;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(gt3_txusrclk_in),
        .CE(1'b1),
        .D(GT3_TX_FSM_RESET_DONE_OUT),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(gt3_txusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(gt3_txusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(gt3_txusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(gt3_txusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(gt3_txusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_52
   (E,
    O1,
    O2,
    I1,
    I2,
    Q,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    gt3_cplllock_out,
    SYSCLK_IN);
  output [0:0]E;
  output O1;
  output O2;
  input I1;
  input I2;
  input [5:0]Q;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input gt3_cplllock_out;
  input SYSCLK_IN;

  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire [5:0]Q;
  wire SYSCLK_IN;
  wire cplllock_sync;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt3_cplllock_out;
  wire \n_0_FSM_onehot_rx_state[11]_i_14__2 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_5__2 ;

LUT6 #(
    .INIT(64'h0000000000000002)) 
     \FSM_onehot_rx_state[11]_i_14__2 
       (.I0(I7),
        .I1(cplllock_sync),
        .I2(Q[5]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\n_0_FSM_onehot_rx_state[11]_i_14__2 ));
LUT6 #(
    .INIT(64'hFF55FF54FFFFFF54)) 
     \FSM_onehot_rx_state[11]_i_1__2 
       (.I0(I1),
        .I1(I2),
        .I2(Q[5]),
        .I3(\n_0_FSM_onehot_rx_state[11]_i_5__2 ),
        .I4(I3),
        .I5(I4),
        .O(E));
LUT5 #(
    .INIT(32'hFEEEFEFE)) 
     \FSM_onehot_rx_state[11]_i_5__2 
       (.I0(I5),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(I6),
        .I4(\n_0_FSM_onehot_rx_state[11]_i_14__2 ),
        .O(\n_0_FSM_onehot_rx_state[11]_i_5__2 ));
LUT6 #(
    .INIT(64'hFFFF5F7F00000808)) 
     adapt_count_reset_i_1__2
       (.I0(I9),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(cplllock_sync),
        .I4(I10),
        .I5(I11),
        .O(O2));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt3_cplllock_out),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(cplllock_sync),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFFFFF088)) 
     reset_time_out_i_5__8
       (.I0(I8),
        .I1(Q[3]),
        .I2(cplllock_sync),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_53
   (data_out,
    gt3_rxresetdone_out,
    SYSCLK_IN);
  output data_out;
  input gt3_rxresetdone_out;
  input SYSCLK_IN;

  wire SYSCLK_IN;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt3_rxresetdone_out;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt3_rxresetdone_out),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_54
   (D,
    O1,
    O2,
    O3,
    I1,
    I2,
    Q,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    mmcm_lock_reclocked,
    I9,
    time_out_wait_bypass_s3,
    rxresetdone_s3,
    I10,
    I11,
    I12,
    I13,
    DONT_RESET_ON_DATA_ERROR_IN,
    I14,
    I15,
    I16,
    GT3_RX_FSM_RESET_DONE_OUT,
    GT3_DATA_VALID_IN,
    SYSCLK_IN);
  output [1:0]D;
  output O1;
  output O2;
  output O3;
  input I1;
  input I2;
  input [9:0]Q;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input mmcm_lock_reclocked;
  input I9;
  input time_out_wait_bypass_s3;
  input rxresetdone_s3;
  input I10;
  input I11;
  input I12;
  input I13;
  input DONT_RESET_ON_DATA_ERROR_IN;
  input I14;
  input I15;
  input I16;
  input GT3_RX_FSM_RESET_DONE_OUT;
  input GT3_DATA_VALID_IN;
  input SYSCLK_IN;

  wire [1:0]D;
  wire DONT_RESET_ON_DATA_ERROR_IN;
  wire GT3_DATA_VALID_IN;
  wire GT3_RX_FSM_RESET_DONE_OUT;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire [9:0]Q;
  wire SYSCLK_IN;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_valid_sync;
  wire mmcm_lock_reclocked;
  wire \n_0_FSM_onehot_rx_state[11]_i_10__2 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_15__2 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_3__2 ;
  wire n_0_reset_time_out_i_4__8;
  wire n_0_rx_fsm_reset_done_int_i_4__2;
  wire reset_time_out;
  wire rxresetdone_s3;
  wire time_out_wait_bypass_s3;

LUT4 #(
    .INIT(16'hFFFD)) 
     \FSM_onehot_rx_state[11]_i_10__2 
       (.I0(I13),
        .I1(I1),
        .I2(DONT_RESET_ON_DATA_ERROR_IN),
        .I3(data_valid_sync),
        .O(\n_0_FSM_onehot_rx_state[11]_i_10__2 ));
LUT6 #(
    .INIT(64'h0000000000000F23)) 
     \FSM_onehot_rx_state[11]_i_15__2 
       (.I0(\n_0_FSM_onehot_rx_state[11]_i_10__2 ),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(data_valid_sync),
        .I4(Q[7]),
        .I5(I12),
        .O(\n_0_FSM_onehot_rx_state[11]_i_15__2 ));
LUT6 #(
    .INIT(64'h0000080000000000)) 
     \FSM_onehot_rx_state[11]_i_2__2 
       (.I0(I6),
        .I1(I7),
        .I2(Q[2]),
        .I3(\n_0_FSM_onehot_rx_state[11]_i_10__2 ),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(D[1]));
LUT5 #(
    .INIT(32'hBABBAAAA)) 
     \FSM_onehot_rx_state[11]_i_7__0 
       (.I0(\n_0_FSM_onehot_rx_state[11]_i_15__2 ),
        .I1(rxresetdone_s3),
        .I2(I1),
        .I3(I10),
        .I4(I11),
        .O(O1));
LUT6 #(
    .INIT(64'h0000000E00000000)) 
     \FSM_onehot_rx_state[2]_i_1__2 
       (.I0(I3),
        .I1(I4),
        .I2(\n_0_FSM_onehot_rx_state[2]_i_3__2 ),
        .I3(Q[5]),
        .I4(Q[9]),
        .I5(I5),
        .O(D[0]));
LUT6 #(
    .INIT(64'hAAAAAAAAFEFEA0F0)) 
     \FSM_onehot_rx_state[2]_i_3__2 
       (.I0(I9),
        .I1(\n_0_FSM_onehot_rx_state[11]_i_10__2 ),
        .I2(Q[7]),
        .I3(time_out_wait_bypass_s3),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\n_0_FSM_onehot_rx_state[2]_i_3__2 ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(GT3_DATA_VALID_IN),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_valid_sync),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
     reset_time_out_i_1__8
       (.I0(reset_time_out),
        .I1(I14),
        .I2(Q[1]),
        .I3(Q[5]),
        .I4(Q[0]),
        .I5(I1),
        .O(O2));
LUT6 #(
    .INIT(64'hCCCCCCFCCCCCCCDD)) 
     reset_time_out_i_2__8
       (.I0(n_0_reset_time_out_i_4__8),
        .I1(I8),
        .I2(mmcm_lock_reclocked),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(reset_time_out));
LUT6 #(
    .INIT(64'h0000000707000707)) 
     reset_time_out_i_4__8
       (.I0(Q[6]),
        .I1(rxresetdone_s3),
        .I2(Q[7]),
        .I3(data_valid_sync),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(n_0_reset_time_out_i_4__8));
LUT6 #(
    .INIT(64'hFFFF80FF00008000)) 
     rx_fsm_reset_done_int_i_1__2
       (.I0(I15),
        .I1(Q[9]),
        .I2(data_valid_sync),
        .I3(I16),
        .I4(n_0_rx_fsm_reset_done_int_i_4__2),
        .I5(GT3_RX_FSM_RESET_DONE_OUT),
        .O(O3));
LUT6 #(
    .INIT(64'hF0BFFF0FF0BFF00F)) 
     rx_fsm_reset_done_int_i_4__2
       (.I0(I1),
        .I1(I2),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(data_valid_sync),
        .I5(\n_0_FSM_onehot_rx_state[11]_i_10__2 ),
        .O(n_0_rx_fsm_reset_done_int_i_4__2));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_55
   (SR,
    O1,
    mmcm_lock_reclocked,
    Q,
    I1,
    SYSCLK_IN);
  output [0:0]SR;
  output O1;
  input mmcm_lock_reclocked;
  input [2:0]Q;
  input I1;
  input SYSCLK_IN;

  wire I1;
  wire O1;
  wire [2:0]Q;
  wire [0:0]SR;
  wire SYSCLK_IN;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire mmcm_lock_i;
  wire mmcm_lock_reclocked;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(1'b1),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(mmcm_lock_i),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \mmcm_lock_count[9]_i_1__8 
       (.I0(mmcm_lock_i),
        .O(SR));
LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
     mmcm_lock_reclocked_i_1__8
       (.I0(mmcm_lock_reclocked),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(I1),
        .I4(Q[1]),
        .I5(mmcm_lock_i),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_56
   (data_out,
    data_in,
    gt3_rxusrclk_in);
  output data_out;
  input data_in;
  input gt3_rxusrclk_in;

  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt3_rxusrclk_in;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(gt3_rxusrclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(gt3_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(gt3_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(gt3_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(gt3_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(gt3_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_57
   (data_out,
    GT3_RX_FSM_RESET_DONE_OUT,
    gt3_rxusrclk_in);
  output data_out;
  input GT3_RX_FSM_RESET_DONE_OUT;
  input gt3_rxusrclk_in;

  wire GT3_RX_FSM_RESET_DONE_OUT;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt3_rxusrclk_in;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(gt3_rxusrclk_in),
        .CE(1'b1),
        .D(GT3_RX_FSM_RESET_DONE_OUT),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(gt3_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(gt3_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(gt3_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(gt3_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(gt3_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_58
   (data_out,
    data_in,
    SYSCLK_IN);
  output data_out;
  input data_in;
  input SYSCLK_IN;

  wire SYSCLK_IN;
  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_59
   (E,
    O1,
    I1,
    Q,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    gt2_cplllock_out,
    SYSCLK_IN);
  output [0:0]E;
  output O1;
  input I1;
  input [9:0]Q;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input gt2_cplllock_out;
  input SYSCLK_IN;

  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire [9:0]Q;
  wire SYSCLK_IN;
  wire cplllock_sync;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt2_cplllock_out;
  wire \n_0_FSM_onehot_tx_state[10]_i_15__1 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_17__0 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_4__1 ;
  wire n_0_reset_time_out_i_6__1;
  wire reset_time_out;

LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFE)) 
     \FSM_onehot_tx_state[10]_i_15__1 
       (.I0(Q[8]),
        .I1(Q[9]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(cplllock_sync),
        .I5(I6),
        .O(\n_0_FSM_onehot_tx_state[10]_i_15__1 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
     \FSM_onehot_tx_state[10]_i_17__0 
       (.I0(Q[3]),
        .I1(I7),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(I8),
        .I5(cplllock_sync),
        .O(\n_0_FSM_onehot_tx_state[10]_i_17__0 ));
LUT6 #(
    .INIT(64'hFEFEFEEEFEFEFEFE)) 
     \FSM_onehot_tx_state[10]_i_1__1 
       (.I0(I1),
        .I1(\n_0_FSM_onehot_tx_state[10]_i_4__1 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(I2),
        .O(E));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEE2E)) 
     \FSM_onehot_tx_state[10]_i_4__1 
       (.I0(I3),
        .I1(Q[1]),
        .I2(I4),
        .I3(\n_0_FSM_onehot_tx_state[10]_i_15__1 ),
        .I4(I5),
        .I5(\n_0_FSM_onehot_tx_state[10]_i_17__0 ),
        .O(\n_0_FSM_onehot_tx_state[10]_i_4__1 ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt2_cplllock_out),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(cplllock_sync),
        .R(1'b0));
LUT6 #(
    .INIT(64'hBBBFBFBF88808080)) 
     reset_time_out_i_1__1
       (.I0(reset_time_out),
        .I1(I11),
        .I2(I12),
        .I3(I13),
        .I4(n_0_reset_time_out_i_6__1),
        .I5(I14),
        .O(O1));
LUT5 #(
    .INIT(32'hBBBBB888)) 
     reset_time_out_i_2__0
       (.I0(I9),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(cplllock_sync),
        .I4(I10),
        .O(reset_time_out));
LUT6 #(
    .INIT(64'h0000000300030338)) 
     reset_time_out_i_6__1
       (.I0(cplllock_sync),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(n_0_reset_time_out_i_6__1));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_60
   (data_out,
    gt2_txresetdone_out,
    SYSCLK_IN);
  output data_out;
  input gt2_txresetdone_out;
  input SYSCLK_IN;

  wire SYSCLK_IN;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt2_txresetdone_out;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt2_txresetdone_out),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_61
   (SR,
    O1,
    mmcm_lock_reclocked,
    Q,
    I1,
    SYSCLK_IN);
  output [0:0]SR;
  output O1;
  input mmcm_lock_reclocked;
  input [2:0]Q;
  input I1;
  input SYSCLK_IN;

  wire I1;
  wire O1;
  wire [2:0]Q;
  wire [0:0]SR;
  wire SYSCLK_IN;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire mmcm_lock_i;
  wire mmcm_lock_reclocked;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(1'b1),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(mmcm_lock_i),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \mmcm_lock_count[9]_i_1__1 
       (.I0(mmcm_lock_i),
        .O(SR));
LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
     mmcm_lock_reclocked_i_1__1
       (.I0(mmcm_lock_reclocked),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(I1),
        .I4(Q[1]),
        .I5(mmcm_lock_i),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_62
   (data_out,
    data_in,
    gt2_txusrclk_in);
  output data_out;
  input data_in;
  input gt2_txusrclk_in;

  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt2_txusrclk_in;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(gt2_txusrclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(gt2_txusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(gt2_txusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(gt2_txusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(gt2_txusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(gt2_txusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_63
   (data_out,
    data_in,
    SYSCLK_IN);
  output data_out;
  input data_in;
  input SYSCLK_IN;

  wire SYSCLK_IN;
  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_64
   (data_out,
    GT2_TX_FSM_RESET_DONE_OUT,
    gt2_txusrclk_in);
  output data_out;
  input GT2_TX_FSM_RESET_DONE_OUT;
  input gt2_txusrclk_in;

  wire GT2_TX_FSM_RESET_DONE_OUT;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt2_txusrclk_in;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(gt2_txusrclk_in),
        .CE(1'b1),
        .D(GT2_TX_FSM_RESET_DONE_OUT),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(gt2_txusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(gt2_txusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(gt2_txusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(gt2_txusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(gt2_txusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_65
   (E,
    O1,
    O2,
    I1,
    I2,
    Q,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    gt2_cplllock_out,
    SYSCLK_IN);
  output [0:0]E;
  output O1;
  output O2;
  input I1;
  input I2;
  input [5:0]Q;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input gt2_cplllock_out;
  input SYSCLK_IN;

  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire [5:0]Q;
  wire SYSCLK_IN;
  wire cplllock_sync;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt2_cplllock_out;
  wire \n_0_FSM_onehot_rx_state[11]_i_13__1 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_5__1 ;

LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \FSM_onehot_rx_state[11]_i_13__1 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(I2),
        .I3(cplllock_sync),
        .I4(I7),
        .I5(Q[5]),
        .O(\n_0_FSM_onehot_rx_state[11]_i_13__1 ));
LUT6 #(
    .INIT(64'hFF55FF54FFFFFF54)) 
     \FSM_onehot_rx_state[11]_i_1__1 
       (.I0(I1),
        .I1(I2),
        .I2(Q[4]),
        .I3(\n_0_FSM_onehot_rx_state[11]_i_5__1 ),
        .I4(I3),
        .I5(I4),
        .O(E));
LUT5 #(
    .INIT(32'hFFFFFF8A)) 
     \FSM_onehot_rx_state[11]_i_5__1 
       (.I0(Q[2]),
        .I1(\n_0_FSM_onehot_rx_state[11]_i_13__1 ),
        .I2(I5),
        .I3(Q[0]),
        .I4(I6),
        .O(\n_0_FSM_onehot_rx_state[11]_i_5__1 ));
LUT6 #(
    .INIT(64'hFFFF5F7F00000808)) 
     adapt_count_reset_i_1__1
       (.I0(I9),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(cplllock_sync),
        .I4(I10),
        .I5(I11),
        .O(O2));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt2_cplllock_out),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(cplllock_sync),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFFFFF088)) 
     reset_time_out_i_5__7
       (.I0(I8),
        .I1(Q[3]),
        .I2(cplllock_sync),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_66
   (data_out,
    gt2_rxresetdone_out,
    SYSCLK_IN);
  output data_out;
  input gt2_rxresetdone_out;
  input SYSCLK_IN;

  wire SYSCLK_IN;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt2_rxresetdone_out;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt2_rxresetdone_out),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_67
   (D,
    O1,
    O2,
    O3,
    I1,
    I2,
    Q,
    I3,
    time_out_wait_bypass_s3,
    I4,
    rxresetdone_s3,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    mmcm_lock_reclocked,
    I11,
    DONT_RESET_ON_DATA_ERROR_IN,
    I12,
    I13,
    I14,
    GT2_RX_FSM_RESET_DONE_OUT,
    GT2_DATA_VALID_IN,
    SYSCLK_IN);
  output [1:0]D;
  output O1;
  output O2;
  output O3;
  input I1;
  input I2;
  input [10:0]Q;
  input I3;
  input time_out_wait_bypass_s3;
  input I4;
  input rxresetdone_s3;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input mmcm_lock_reclocked;
  input I11;
  input DONT_RESET_ON_DATA_ERROR_IN;
  input I12;
  input I13;
  input I14;
  input GT2_RX_FSM_RESET_DONE_OUT;
  input GT2_DATA_VALID_IN;
  input SYSCLK_IN;

  wire [1:0]D;
  wire DONT_RESET_ON_DATA_ERROR_IN;
  wire GT2_DATA_VALID_IN;
  wire GT2_RX_FSM_RESET_DONE_OUT;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire [10:0]Q;
  wire SYSCLK_IN;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_valid_sync;
  wire mmcm_lock_reclocked;
  wire \n_0_FSM_onehot_rx_state[11]_i_10__1 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_15__1 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_2__1 ;
  wire n_0_reset_time_out_i_4__7;
  wire n_0_rx_fsm_reset_done_int_i_4__1;
  wire reset_time_out;
  wire rxresetdone_s3;
  wire time_out_wait_bypass_s3;

LUT4 #(
    .INIT(16'hFFFD)) 
     \FSM_onehot_rx_state[11]_i_10__1 
       (.I0(I11),
        .I1(I1),
        .I2(DONT_RESET_ON_DATA_ERROR_IN),
        .I3(data_valid_sync),
        .O(\n_0_FSM_onehot_rx_state[11]_i_10__1 ));
LUT6 #(
    .INIT(64'h0000000200003033)) 
     \FSM_onehot_rx_state[11]_i_15__1 
       (.I0(\n_0_FSM_onehot_rx_state[11]_i_10__1 ),
        .I1(I7),
        .I2(data_valid_sync),
        .I3(Q[10]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\n_0_FSM_onehot_rx_state[11]_i_15__1 ));
LUT6 #(
    .INIT(64'h0000040000000000)) 
     \FSM_onehot_rx_state[11]_i_2__1 
       (.I0(I8),
        .I1(I9),
        .I2(Q[3]),
        .I3(\n_0_FSM_onehot_rx_state[11]_i_10__1 ),
        .I4(Q[10]),
        .I5(Q[9]),
        .O(D[1]));
LUT5 #(
    .INIT(32'hBABBAAAA)) 
     \FSM_onehot_rx_state[11]_i_7 
       (.I0(\n_0_FSM_onehot_rx_state[11]_i_15__1 ),
        .I1(rxresetdone_s3),
        .I2(I1),
        .I3(I5),
        .I4(I6),
        .O(O1));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     \FSM_onehot_rx_state[2]_i_1__1 
       (.I0(\n_0_FSM_onehot_rx_state[2]_i_2__1 ),
        .I1(Q[6]),
        .I2(Q[10]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(I3),
        .O(D[0]));
LUT6 #(
    .INIT(64'hFFFF232F00000303)) 
     \FSM_onehot_rx_state[2]_i_2__1 
       (.I0(time_out_wait_bypass_s3),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(\n_0_FSM_onehot_rx_state[11]_i_10__1 ),
        .I4(Q[7]),
        .I5(I4),
        .O(\n_0_FSM_onehot_rx_state[2]_i_2__1 ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(GT2_DATA_VALID_IN),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_valid_sync),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
     reset_time_out_i_1__7
       (.I0(reset_time_out),
        .I1(I12),
        .I2(Q[2]),
        .I3(Q[6]),
        .I4(Q[0]),
        .I5(I1),
        .O(O2));
LUT6 #(
    .INIT(64'hCCCCCCCCCCFCCCDD)) 
     reset_time_out_i_2__7
       (.I0(n_0_reset_time_out_i_4__7),
        .I1(I10),
        .I2(mmcm_lock_reclocked),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(reset_time_out));
LUT6 #(
    .INIT(64'h0000000000077707)) 
     reset_time_out_i_4__7
       (.I0(rxresetdone_s3),
        .I1(Q[7]),
        .I2(Q[10]),
        .I3(data_valid_sync),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(n_0_reset_time_out_i_4__7));
LUT6 #(
    .INIT(64'hFFFF80FF00008000)) 
     rx_fsm_reset_done_int_i_1__1
       (.I0(I13),
        .I1(Q[10]),
        .I2(data_valid_sync),
        .I3(I14),
        .I4(n_0_rx_fsm_reset_done_int_i_4__1),
        .I5(GT2_RX_FSM_RESET_DONE_OUT),
        .O(O3));
LUT6 #(
    .INIT(64'hF0BFFF0FF0BFF00F)) 
     rx_fsm_reset_done_int_i_4__1
       (.I0(I1),
        .I1(I2),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(data_valid_sync),
        .I5(\n_0_FSM_onehot_rx_state[11]_i_10__1 ),
        .O(n_0_rx_fsm_reset_done_int_i_4__1));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_68
   (SR,
    O1,
    mmcm_lock_reclocked,
    Q,
    I1,
    SYSCLK_IN);
  output [0:0]SR;
  output O1;
  input mmcm_lock_reclocked;
  input [2:0]Q;
  input I1;
  input SYSCLK_IN;

  wire I1;
  wire O1;
  wire [2:0]Q;
  wire [0:0]SR;
  wire SYSCLK_IN;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire mmcm_lock_i;
  wire mmcm_lock_reclocked;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(1'b1),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(mmcm_lock_i),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \mmcm_lock_count[9]_i_1__7 
       (.I0(mmcm_lock_i),
        .O(SR));
LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
     mmcm_lock_reclocked_i_1__7
       (.I0(mmcm_lock_reclocked),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(I1),
        .I4(Q[1]),
        .I5(mmcm_lock_i),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_69
   (data_out,
    data_in,
    gt2_rxusrclk_in);
  output data_out;
  input data_in;
  input gt2_rxusrclk_in;

  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt2_rxusrclk_in;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(gt2_rxusrclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(gt2_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(gt2_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(gt2_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(gt2_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(gt2_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_70
   (data_out,
    GT2_RX_FSM_RESET_DONE_OUT,
    gt2_rxusrclk_in);
  output data_out;
  input GT2_RX_FSM_RESET_DONE_OUT;
  input gt2_rxusrclk_in;

  wire GT2_RX_FSM_RESET_DONE_OUT;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt2_rxusrclk_in;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(gt2_rxusrclk_in),
        .CE(1'b1),
        .D(GT2_RX_FSM_RESET_DONE_OUT),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(gt2_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(gt2_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(gt2_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(gt2_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(gt2_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_71
   (data_out,
    data_in,
    SYSCLK_IN);
  output data_out;
  input data_in;
  input SYSCLK_IN;

  wire SYSCLK_IN;
  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_72
   (E,
    O1,
    I1,
    Q,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    gt1_cplllock_out,
    SYSCLK_IN);
  output [0:0]E;
  output O1;
  input I1;
  input [9:0]Q;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input gt1_cplllock_out;
  input SYSCLK_IN;

  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire [9:0]Q;
  wire SYSCLK_IN;
  wire cplllock_sync;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt1_cplllock_out;
  wire \n_0_FSM_onehot_tx_state[10]_i_15__0 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_16__0 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_4__0 ;
  wire n_0_reset_time_out_i_4__0;
  wire reset_time_out;

LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
     \FSM_onehot_tx_state[10]_i_15__0 
       (.I0(Q[3]),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(I7),
        .I4(cplllock_sync),
        .I5(I8),
        .O(\n_0_FSM_onehot_tx_state[10]_i_15__0 ));
LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFE)) 
     \FSM_onehot_tx_state[10]_i_16__0 
       (.I0(Q[8]),
        .I1(Q[9]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(cplllock_sync),
        .I5(I6),
        .O(\n_0_FSM_onehot_tx_state[10]_i_16__0 ));
LUT6 #(
    .INIT(64'hFEFEFEEEFEFEFEFE)) 
     \FSM_onehot_tx_state[10]_i_1__0 
       (.I0(I1),
        .I1(\n_0_FSM_onehot_tx_state[10]_i_4__0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(I2),
        .O(E));
LUT6 #(
    .INIT(64'hFFFEFEFEFFFEFFFE)) 
     \FSM_onehot_tx_state[10]_i_4__0 
       (.I0(I3),
        .I1(I4),
        .I2(\n_0_FSM_onehot_tx_state[10]_i_15__0 ),
        .I3(Q[1]),
        .I4(\n_0_FSM_onehot_tx_state[10]_i_16__0 ),
        .I5(I5),
        .O(\n_0_FSM_onehot_tx_state[10]_i_4__0 ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt1_cplllock_out),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(cplllock_sync),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFAAAB0000AAA8)) 
     reset_time_out_i_1__0
       (.I0(reset_time_out),
        .I1(I11),
        .I2(n_0_reset_time_out_i_4__0),
        .I3(I12),
        .I4(I13),
        .I5(I14),
        .O(O1));
LUT5 #(
    .INIT(32'hBBBBB888)) 
     reset_time_out_i_2
       (.I0(I9),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(cplllock_sync),
        .I4(I10),
        .O(reset_time_out));
LUT6 #(
    .INIT(64'h0001000000000000)) 
     reset_time_out_i_4__0
       (.I0(Q[5]),
        .I1(Q[9]),
        .I2(Q[7]),
        .I3(Q[8]),
        .I4(Q[3]),
        .I5(cplllock_sync),
        .O(n_0_reset_time_out_i_4__0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_73
   (data_out,
    gt1_txresetdone_out,
    SYSCLK_IN);
  output data_out;
  input gt1_txresetdone_out;
  input SYSCLK_IN;

  wire SYSCLK_IN;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt1_txresetdone_out;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt1_txresetdone_out),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_74
   (SR,
    O1,
    mmcm_lock_reclocked,
    Q,
    I1,
    SYSCLK_IN);
  output [0:0]SR;
  output O1;
  input mmcm_lock_reclocked;
  input [2:0]Q;
  input I1;
  input SYSCLK_IN;

  wire I1;
  wire O1;
  wire [2:0]Q;
  wire [0:0]SR;
  wire SYSCLK_IN;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire mmcm_lock_i;
  wire mmcm_lock_reclocked;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(1'b1),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(mmcm_lock_i),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \mmcm_lock_count[9]_i_1__0 
       (.I0(mmcm_lock_i),
        .O(SR));
LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
     mmcm_lock_reclocked_i_1__0
       (.I0(mmcm_lock_reclocked),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(I1),
        .I4(Q[1]),
        .I5(mmcm_lock_i),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_75
   (data_out,
    data_in,
    gt1_txusrclk_in);
  output data_out;
  input data_in;
  input gt1_txusrclk_in;

  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt1_txusrclk_in;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(gt1_txusrclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(gt1_txusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(gt1_txusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(gt1_txusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(gt1_txusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(gt1_txusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_76
   (data_out,
    data_in,
    SYSCLK_IN);
  output data_out;
  input data_in;
  input SYSCLK_IN;

  wire SYSCLK_IN;
  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_77
   (data_out,
    GT1_TX_FSM_RESET_DONE_OUT,
    gt1_txusrclk_in);
  output data_out;
  input GT1_TX_FSM_RESET_DONE_OUT;
  input gt1_txusrclk_in;

  wire GT1_TX_FSM_RESET_DONE_OUT;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt1_txusrclk_in;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(gt1_txusrclk_in),
        .CE(1'b1),
        .D(GT1_TX_FSM_RESET_DONE_OUT),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(gt1_txusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(gt1_txusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(gt1_txusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(gt1_txusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(gt1_txusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_78
   (E,
    O1,
    O2,
    I1,
    I2,
    I3,
    I4,
    I5,
    Q,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    gt1_cplllock_out,
    SYSCLK_IN);
  output [0:0]E;
  output O1;
  output O2;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input [8:0]Q;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input gt1_cplllock_out;
  input SYSCLK_IN;

  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire [8:0]Q;
  wire SYSCLK_IN;
  wire cplllock_sync;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt1_cplllock_out;
  wire \n_0_FSM_onehot_rx_state[11]_i_14__0 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_6__2 ;

LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \FSM_onehot_rx_state[11]_i_14__0 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(I6),
        .I3(cplllock_sync),
        .I4(I7),
        .I5(Q[8]),
        .O(\n_0_FSM_onehot_rx_state[11]_i_14__0 ));
LUT6 #(
    .INIT(64'hFFF5FFF4FFFFFFF4)) 
     \FSM_onehot_rx_state[11]_i_1__0 
       (.I0(I1),
        .I1(I2),
        .I2(I3),
        .I3(\n_0_FSM_onehot_rx_state[11]_i_6__2 ),
        .I4(I4),
        .I5(I5),
        .O(E));
LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
     \FSM_onehot_rx_state[11]_i_6__2 
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(\n_0_FSM_onehot_rx_state[11]_i_14__0 ),
        .I5(Q[2]),
        .O(\n_0_FSM_onehot_rx_state[11]_i_6__2 ));
LUT6 #(
    .INIT(64'hFFFF5F7F00000808)) 
     adapt_count_reset_i_1__0
       (.I0(I9),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(cplllock_sync),
        .I4(I10),
        .I5(I11),
        .O(O2));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt1_cplllock_out),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(cplllock_sync),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFFFFF088)) 
     reset_time_out_i_5__6
       (.I0(I8),
        .I1(Q[3]),
        .I2(cplllock_sync),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_79
   (data_out,
    gt1_rxresetdone_out,
    SYSCLK_IN);
  output data_out;
  input gt1_rxresetdone_out;
  input SYSCLK_IN;

  wire SYSCLK_IN;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt1_rxresetdone_out;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt1_rxresetdone_out),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_80
   (D,
    O1,
    O2,
    O3,
    I1,
    I2,
    Q,
    I3,
    I4,
    I5,
    mmcm_lock_reclocked,
    I6,
    I7,
    I8,
    time_out_wait_bypass_s3,
    I9,
    I10,
    rxresetdone_s3,
    I11,
    DONT_RESET_ON_DATA_ERROR_IN,
    I12,
    I13,
    I14,
    GT1_RX_FSM_RESET_DONE_OUT,
    GT1_DATA_VALID_IN,
    SYSCLK_IN);
  output [1:0]D;
  output O1;
  output O2;
  output O3;
  input I1;
  input I2;
  input [10:0]Q;
  input I3;
  input I4;
  input I5;
  input mmcm_lock_reclocked;
  input I6;
  input I7;
  input I8;
  input time_out_wait_bypass_s3;
  input I9;
  input I10;
  input rxresetdone_s3;
  input I11;
  input DONT_RESET_ON_DATA_ERROR_IN;
  input I12;
  input I13;
  input I14;
  input GT1_RX_FSM_RESET_DONE_OUT;
  input GT1_DATA_VALID_IN;
  input SYSCLK_IN;

  wire [1:0]D;
  wire DONT_RESET_ON_DATA_ERROR_IN;
  wire GT1_DATA_VALID_IN;
  wire GT1_RX_FSM_RESET_DONE_OUT;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire [10:0]Q;
  wire SYSCLK_IN;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_valid_sync;
  wire mmcm_lock_reclocked;
  wire \n_0_FSM_onehot_rx_state[11]_i_11__0 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_16__0 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_2__0 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_4__0 ;
  wire n_0_reset_time_out_i_4__6;
  wire n_0_rx_fsm_reset_done_int_i_4__0;
  wire reset_time_out;
  wire rxresetdone_s3;
  wire time_out_wait_bypass_s3;

LUT4 #(
    .INIT(16'hFFFD)) 
     \FSM_onehot_rx_state[11]_i_11__0 
       (.I0(I11),
        .I1(I1),
        .I2(DONT_RESET_ON_DATA_ERROR_IN),
        .I3(data_valid_sync),
        .O(\n_0_FSM_onehot_rx_state[11]_i_11__0 ));
LUT5 #(
    .INIT(32'hFFFFCFC4)) 
     \FSM_onehot_rx_state[11]_i_16__0 
       (.I0(\n_0_FSM_onehot_rx_state[11]_i_11__0 ),
        .I1(Q[9]),
        .I2(data_valid_sync),
        .I3(Q[10]),
        .I4(Q[7]),
        .O(\n_0_FSM_onehot_rx_state[11]_i_16__0 ));
LUT6 #(
    .INIT(64'h0000040000000000)) 
     \FSM_onehot_rx_state[11]_i_2__0 
       (.I0(I7),
        .I1(I8),
        .I2(Q[3]),
        .I3(\n_0_FSM_onehot_rx_state[11]_i_11__0 ),
        .I4(Q[10]),
        .I5(Q[9]),
        .O(D[1]));
LUT6 #(
    .INIT(64'h0000001011111111)) 
     \FSM_onehot_rx_state[11]_i_8__0 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(I10),
        .I3(I9),
        .I4(rxresetdone_s3),
        .I5(\n_0_FSM_onehot_rx_state[11]_i_16__0 ),
        .O(O1));
LUT5 #(
    .INIT(32'h00000002)) 
     \FSM_onehot_rx_state[2]_i_1__0 
       (.I0(\n_0_FSM_onehot_rx_state[2]_i_2__0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[10]),
        .I4(Q[6]),
        .O(D[0]));
LUT6 #(
    .INIT(64'h4444444744444444)) 
     \FSM_onehot_rx_state[2]_i_2__0 
       (.I0(I3),
        .I1(I4),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(I5),
        .I5(\n_0_FSM_onehot_rx_state[2]_i_4__0 ),
        .O(\n_0_FSM_onehot_rx_state[2]_i_2__0 ));
LUT6 #(
    .INIT(64'h000F0C5D00000C5D)) 
     \FSM_onehot_rx_state[2]_i_4__0 
       (.I0(\n_0_FSM_onehot_rx_state[11]_i_11__0 ),
        .I1(time_out_wait_bypass_s3),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(Q[7]),
        .I5(I9),
        .O(\n_0_FSM_onehot_rx_state[2]_i_4__0 ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(GT1_DATA_VALID_IN),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_valid_sync),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
     reset_time_out_i_1__6
       (.I0(reset_time_out),
        .I1(I12),
        .I2(Q[2]),
        .I3(Q[6]),
        .I4(Q[0]),
        .I5(I1),
        .O(O2));
LUT6 #(
    .INIT(64'hFFFFFFFF000C0005)) 
     reset_time_out_i_2__6
       (.I0(n_0_reset_time_out_i_4__6),
        .I1(mmcm_lock_reclocked),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(I6),
        .O(reset_time_out));
LUT6 #(
    .INIT(64'h00000000001D1D1D)) 
     reset_time_out_i_4__6
       (.I0(Q[10]),
        .I1(data_valid_sync),
        .I2(Q[9]),
        .I3(rxresetdone_s3),
        .I4(Q[7]),
        .I5(Q[8]),
        .O(n_0_reset_time_out_i_4__6));
LUT6 #(
    .INIT(64'hFFFF80FF00008000)) 
     rx_fsm_reset_done_int_i_1__0
       (.I0(I13),
        .I1(Q[10]),
        .I2(data_valid_sync),
        .I3(I14),
        .I4(n_0_rx_fsm_reset_done_int_i_4__0),
        .I5(GT1_RX_FSM_RESET_DONE_OUT),
        .O(O3));
LUT6 #(
    .INIT(64'hF0BFFF0FF0BFF00F)) 
     rx_fsm_reset_done_int_i_4__0
       (.I0(I1),
        .I1(I2),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(data_valid_sync),
        .I5(\n_0_FSM_onehot_rx_state[11]_i_11__0 ),
        .O(n_0_rx_fsm_reset_done_int_i_4__0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_81
   (SR,
    O1,
    mmcm_lock_reclocked,
    Q,
    I1,
    SYSCLK_IN);
  output [0:0]SR;
  output O1;
  input mmcm_lock_reclocked;
  input [2:0]Q;
  input I1;
  input SYSCLK_IN;

  wire I1;
  wire O1;
  wire [2:0]Q;
  wire [0:0]SR;
  wire SYSCLK_IN;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire mmcm_lock_i;
  wire mmcm_lock_reclocked;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(1'b1),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(mmcm_lock_i),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \mmcm_lock_count[9]_i_1__6 
       (.I0(mmcm_lock_i),
        .O(SR));
LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
     mmcm_lock_reclocked_i_1__6
       (.I0(mmcm_lock_reclocked),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(I1),
        .I4(Q[1]),
        .I5(mmcm_lock_i),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_82
   (data_out,
    data_in,
    gt1_rxusrclk_in);
  output data_out;
  input data_in;
  input gt1_rxusrclk_in;

  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt1_rxusrclk_in;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(gt1_rxusrclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(gt1_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(gt1_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(gt1_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(gt1_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(gt1_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_83
   (data_out,
    GT1_RX_FSM_RESET_DONE_OUT,
    gt1_rxusrclk_in);
  output data_out;
  input GT1_RX_FSM_RESET_DONE_OUT;
  input gt1_rxusrclk_in;

  wire GT1_RX_FSM_RESET_DONE_OUT;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt1_rxusrclk_in;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(gt1_rxusrclk_in),
        .CE(1'b1),
        .D(GT1_RX_FSM_RESET_DONE_OUT),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(gt1_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(gt1_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(gt1_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(gt1_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(gt1_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_84
   (data_out,
    data_in,
    SYSCLK_IN);
  output data_out;
  input data_in;
  input SYSCLK_IN;

  wire SYSCLK_IN;
  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_85
   (E,
    O1,
    I1,
    Q,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    mmcm_lock_reclocked,
    I11,
    I12,
    reset_time_out,
    gt0_cplllock_out,
    SYSCLK_IN);
  output [0:0]E;
  output O1;
  input I1;
  input [8:0]Q;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input mmcm_lock_reclocked;
  input I11;
  input I12;
  input reset_time_out;
  input gt0_cplllock_out;
  input SYSCLK_IN;

  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire [8:0]Q;
  wire SYSCLK_IN;
  wire cplllock_sync;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt0_cplllock_out;
  wire mmcm_lock_reclocked;
  wire \n_0_FSM_onehot_tx_state[10]_i_14 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_16 ;
  wire \n_0_FSM_onehot_tx_state[10]_i_4 ;
  wire n_0_reset_time_out_i_2__4;
  wire n_0_reset_time_out_i_4;
  wire n_0_reset_time_out_i_6;
  wire reset_time_out;

LUT6 #(
    .INIT(64'hFEFEFEEEFEFEFEFE)) 
     \FSM_onehot_tx_state[10]_i_1 
       (.I0(I1),
        .I1(\n_0_FSM_onehot_tx_state[10]_i_4 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(I2),
        .O(E));
LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
     \FSM_onehot_tx_state[10]_i_14 
       (.I0(Q[3]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(I6),
        .I4(cplllock_sync),
        .I5(I7),
        .O(\n_0_FSM_onehot_tx_state[10]_i_14 ));
LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFE)) 
     \FSM_onehot_tx_state[10]_i_16 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(cplllock_sync),
        .I5(I8),
        .O(\n_0_FSM_onehot_tx_state[10]_i_16 ));
LUT6 #(
    .INIT(64'hFFFEFFFFFFFEEEEE)) 
     \FSM_onehot_tx_state[10]_i_4 
       (.I0(I3),
        .I1(\n_0_FSM_onehot_tx_state[10]_i_14 ),
        .I2(I4),
        .I3(\n_0_FSM_onehot_tx_state[10]_i_16 ),
        .I4(Q[1]),
        .I5(I5),
        .O(\n_0_FSM_onehot_tx_state[10]_i_4 ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt0_cplllock_out),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(cplllock_sync),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
     reset_time_out_i_1
       (.I0(I11),
        .I1(Q[0]),
        .I2(n_0_reset_time_out_i_2__4),
        .I3(I12),
        .I4(n_0_reset_time_out_i_4),
        .I5(reset_time_out),
        .O(O1));
LUT6 #(
    .INIT(64'hFFFFFE320000FE32)) 
     reset_time_out_i_2__4
       (.I0(Q[8]),
        .I1(Q[5]),
        .I2(I10),
        .I3(mmcm_lock_reclocked),
        .I4(Q[3]),
        .I5(cplllock_sync),
        .O(n_0_reset_time_out_i_2__4));
LUT6 #(
    .INIT(64'hFEFEFE00FEFEFEFE)) 
     reset_time_out_i_4
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(n_0_reset_time_out_i_6),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(I9),
        .O(n_0_reset_time_out_i_4));
LUT6 #(
    .INIT(64'hFFFFFFFCFFFCFCC7)) 
     reset_time_out_i_6
       (.I0(cplllock_sync),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(Q[8]),
        .O(n_0_reset_time_out_i_6));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_86
   (data_out,
    gt0_txresetdone_out,
    SYSCLK_IN);
  output data_out;
  input gt0_txresetdone_out;
  input SYSCLK_IN;

  wire SYSCLK_IN;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt0_txresetdone_out;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt0_txresetdone_out),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_87
   (SR,
    O1,
    mmcm_lock_reclocked,
    Q,
    I1,
    SYSCLK_IN);
  output [0:0]SR;
  output O1;
  input mmcm_lock_reclocked;
  input [2:0]Q;
  input I1;
  input SYSCLK_IN;

  wire I1;
  wire O1;
  wire [2:0]Q;
  wire [0:0]SR;
  wire SYSCLK_IN;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire mmcm_lock_i;
  wire mmcm_lock_reclocked;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(1'b1),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(mmcm_lock_i),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \mmcm_lock_count[9]_i_1 
       (.I0(mmcm_lock_i),
        .O(SR));
LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
     mmcm_lock_reclocked_i_1
       (.I0(mmcm_lock_reclocked),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(I1),
        .I4(Q[1]),
        .I5(mmcm_lock_i),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_88
   (data_out,
    data_in,
    gt0_txusrclk_in);
  output data_out;
  input data_in;
  input gt0_txusrclk_in;

  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt0_txusrclk_in;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_89
   (data_out,
    data_in,
    SYSCLK_IN);
  output data_out;
  input data_in;
  input SYSCLK_IN;

  wire SYSCLK_IN;
  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_90
   (data_out,
    GT0_TX_FSM_RESET_DONE_OUT,
    gt0_txusrclk_in);
  output data_out;
  input GT0_TX_FSM_RESET_DONE_OUT;
  input gt0_txusrclk_in;

  wire GT0_TX_FSM_RESET_DONE_OUT;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt0_txusrclk_in;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(GT0_TX_FSM_RESET_DONE_OUT),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(gt0_txusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_91
   (E,
    O1,
    O2,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    Q,
    I8,
    I9,
    I10,
    mmcm_lock_reclocked,
    I11,
    I12,
    I13,
    recclk_mon_count_reset,
    gt0_cplllock_out,
    SYSCLK_IN);
  output [0:0]E;
  output O1;
  output O2;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input [7:0]Q;
  input I8;
  input I9;
  input I10;
  input mmcm_lock_reclocked;
  input I11;
  input I12;
  input I13;
  input recclk_mon_count_reset;
  input gt0_cplllock_out;
  input SYSCLK_IN;

  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire [7:0]Q;
  wire SYSCLK_IN;
  wire cplllock_sync;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt0_cplllock_out;
  wire mmcm_lock_reclocked;
  wire \n_0_FSM_onehot_rx_state[11]_i_15 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_6__1 ;
  wire n_0_reset_time_out_i_7__5;
  wire recclk_mon_count_reset;

LUT6 #(
    .INIT(64'hFFF5FFF1FFFFFFF1)) 
     \FSM_onehot_rx_state[11]_i_1 
       (.I0(I1),
        .I1(I2),
        .I2(I3),
        .I3(\n_0_FSM_onehot_rx_state[11]_i_6__1 ),
        .I4(I4),
        .I5(I5),
        .O(E));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
     \FSM_onehot_rx_state[11]_i_15 
       (.I0(I9),
        .I1(Q[2]),
        .I2(Q[6]),
        .I3(cplllock_sync),
        .I4(I10),
        .I5(Q[7]),
        .O(\n_0_FSM_onehot_rx_state[11]_i_15 ));
LUT6 #(
    .INIT(64'hFFFFD0FFD0D0D0D0)) 
     \FSM_onehot_rx_state[11]_i_6__1 
       (.I0(I6),
        .I1(I7),
        .I2(Q[0]),
        .I3(I8),
        .I4(\n_0_FSM_onehot_rx_state[11]_i_15 ),
        .I5(Q[3]),
        .O(\n_0_FSM_onehot_rx_state[11]_i_6__1 ));
LUT6 #(
    .INIT(64'hFFFF5F7F00000808)) 
     adapt_count_reset_i_1
       (.I0(I12),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(cplllock_sync),
        .I4(I13),
        .I5(recclk_mon_count_reset),
        .O(O2));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt0_cplllock_out),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(cplllock_sync),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0F0FFF8F0F0F0F8F)) 
     reset_time_out_i_4__5
       (.I0(Q[5]),
        .I1(mmcm_lock_reclocked),
        .I2(n_0_reset_time_out_i_7__5),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(I11),
        .O(O1));
LUT3 #(
    .INIT(8'h15)) 
     reset_time_out_i_7__5
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(cplllock_sync),
        .O(n_0_reset_time_out_i_7__5));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_92
   (data_out,
    gt0_rxresetdone_out,
    SYSCLK_IN);
  output data_out;
  input gt0_rxresetdone_out;
  input SYSCLK_IN;

  wire SYSCLK_IN;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt0_rxresetdone_out;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(gt0_rxresetdone_out),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_93
   (D,
    O1,
    O2,
    O3,
    I1,
    I2,
    Q,
    I3,
    I4,
    I5,
    time_out_wait_bypass_s3,
    I6,
    I7,
    I8,
    I9,
    I10,
    DONT_RESET_ON_DATA_ERROR_IN,
    rxresetdone_s3,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    GT0_RX_FSM_RESET_DONE_OUT,
    GT0_DATA_VALID_IN,
    SYSCLK_IN);
  output [1:0]D;
  output O1;
  output O2;
  output O3;
  input I1;
  input I2;
  input [5:0]Q;
  input I3;
  input I4;
  input I5;
  input time_out_wait_bypass_s3;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input DONT_RESET_ON_DATA_ERROR_IN;
  input rxresetdone_s3;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input GT0_RX_FSM_RESET_DONE_OUT;
  input GT0_DATA_VALID_IN;
  input SYSCLK_IN;

  wire [1:0]D;
  wire DONT_RESET_ON_DATA_ERROR_IN;
  wire GT0_DATA_VALID_IN;
  wire GT0_RX_FSM_RESET_DONE_OUT;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire [5:0]Q;
  wire SYSCLK_IN;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire data_valid_sync;
  wire \n_0_FSM_onehot_rx_state[11]_i_11 ;
  wire \n_0_FSM_onehot_rx_state[11]_i_16 ;
  wire \n_0_FSM_onehot_rx_state[2]_i_2 ;
  wire n_0_reset_time_out_i_2__5;
  wire n_0_rx_fsm_reset_done_int_i_4;
  wire rxresetdone_s3;
  wire time_out_wait_bypass_s3;

LUT4 #(
    .INIT(16'hFFFD)) 
     \FSM_onehot_rx_state[11]_i_11 
       (.I0(I10),
        .I1(I1),
        .I2(DONT_RESET_ON_DATA_ERROR_IN),
        .I3(data_valid_sync),
        .O(\n_0_FSM_onehot_rx_state[11]_i_11 ));
LUT4 #(
    .INIT(16'h0053)) 
     \FSM_onehot_rx_state[11]_i_16 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(data_valid_sync),
        .I3(Q[3]),
        .O(\n_0_FSM_onehot_rx_state[11]_i_16 ));
LUT6 #(
    .INIT(64'h0000040000000000)) 
     \FSM_onehot_rx_state[11]_i_2 
       (.I0(I7),
        .I1(I8),
        .I2(Q[0]),
        .I3(\n_0_FSM_onehot_rx_state[11]_i_11 ),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(D[1]));
LUT6 #(
    .INIT(64'hFFFFFFFF10110000)) 
     \FSM_onehot_rx_state[11]_i_8 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\n_0_FSM_onehot_rx_state[11]_i_11 ),
        .I3(Q[4]),
        .I4(\n_0_FSM_onehot_rx_state[11]_i_16 ),
        .I5(I9),
        .O(O1));
LUT6 #(
    .INIT(64'h00000000000000AE)) 
     \FSM_onehot_rx_state[2]_i_1 
       (.I0(\n_0_FSM_onehot_rx_state[2]_i_2 ),
        .I1(I3),
        .I2(I4),
        .I3(I5),
        .I4(Q[5]),
        .I5(Q[1]),
        .O(D[0]));
LUT6 #(
    .INIT(64'h00000000BABABAFF)) 
     \FSM_onehot_rx_state[2]_i_2 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(time_out_wait_bypass_s3),
        .I3(Q[3]),
        .I4(\n_0_FSM_onehot_rx_state[11]_i_11 ),
        .I5(I6),
        .O(\n_0_FSM_onehot_rx_state[2]_i_2 ));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(GT0_DATA_VALID_IN),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_valid_sync),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFF1FF0000F100)) 
     reset_time_out_i_1__5
       (.I0(n_0_reset_time_out_i_2__5),
        .I1(I11),
        .I2(I12),
        .I3(I13),
        .I4(I14),
        .I5(I1),
        .O(O2));
LUT6 #(
    .INIT(64'h0000014501450145)) 
     reset_time_out_i_2__5
       (.I0(Q[3]),
        .I1(data_valid_sync),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(rxresetdone_s3),
        .O(n_0_reset_time_out_i_2__5));
LUT6 #(
    .INIT(64'hFFFF80FF00008000)) 
     rx_fsm_reset_done_int_i_1
       (.I0(I15),
        .I1(Q[5]),
        .I2(data_valid_sync),
        .I3(I16),
        .I4(n_0_rx_fsm_reset_done_int_i_4),
        .I5(GT0_RX_FSM_RESET_DONE_OUT),
        .O(O3));
LUT6 #(
    .INIT(64'hF0BFFF0FF0BFF00F)) 
     rx_fsm_reset_done_int_i_4
       (.I0(I1),
        .I1(I2),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(data_valid_sync),
        .I5(\n_0_FSM_onehot_rx_state[11]_i_11 ),
        .O(n_0_rx_fsm_reset_done_int_i_4));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_94
   (SR,
    O1,
    mmcm_lock_reclocked,
    Q,
    I1,
    SYSCLK_IN);
  output [0:0]SR;
  output O1;
  input mmcm_lock_reclocked;
  input [2:0]Q;
  input I1;
  input SYSCLK_IN;

  wire I1;
  wire O1;
  wire [2:0]Q;
  wire [0:0]SR;
  wire SYSCLK_IN;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire mmcm_lock_i;
  wire mmcm_lock_reclocked;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(1'b1),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(mmcm_lock_i),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \mmcm_lock_count[9]_i_1__5 
       (.I0(mmcm_lock_i),
        .O(SR));
LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
     mmcm_lock_reclocked_i_1__5
       (.I0(mmcm_lock_reclocked),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(I1),
        .I4(Q[1]),
        .I5(mmcm_lock_i),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_95
   (data_out,
    data_in,
    gt0_rxusrclk_in);
  output data_out;
  input data_in;
  input gt0_rxusrclk_in;

  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt0_rxusrclk_in;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_96
   (data_out,
    GT0_RX_FSM_RESET_DONE_OUT,
    gt0_rxusrclk_in);
  output data_out;
  input GT0_RX_FSM_RESET_DONE_OUT;
  input gt0_rxusrclk_in;

  wire GT0_RX_FSM_RESET_DONE_OUT;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire gt0_rxusrclk_in;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(GT0_RX_FSM_RESET_DONE_OUT),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(gt0_rxusrclk_in),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gt64_rtm6r_sync_block" *) 
module gt64_rtm6r_gt64_rtm6r_sync_block__parameterized0_97
   (data_out,
    data_in,
    SYSCLK_IN);
  output data_out;
  input data_in;
  input SYSCLK_IN;

  wire SYSCLK_IN;
  wire data_in;
  wire data_out;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;

(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg1
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg2
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg3
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg4
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg5
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
(* ASYNC_REG *) 
   (* SHREG_EXTRACT = "no" *) 
   (* XILINX_LEGACY_PRIM = "FD" *) 
   (* box_type = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0)) 
     data_sync_reg6
       (.C(SYSCLK_IN),
        .CE(1'b1),
        .D(data_sync5),
        .Q(data_out),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
