# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:59:12 on Oct 09,2025
# vlog -reportprogress 300 fsm_moore_1010.v "+acc" 
# -- Compiling module fsm_moore_1010
# -- Compiling module tb
# 
# Top level modules:
# 	fsm_moore_1010
# 	tb
# End time: 12:59:12 on Oct 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 12:59:12 on Oct 09,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: fsm_moore_1010.v(51): Module 'fsm_moore_101' is not defined.
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:00:10 on Oct 09,2025
# vlog -reportprogress 300 fsm_moore_1010.v "+acc" 
# -- Compiling module fsm_moore_1010
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 13:00:10 on Oct 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 12:59:12 on Oct 09,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "fsm_moore_1010(fast)".
# Loading work.tb(fast)
# Loading work.fsm_moore_1010(fast)
# clk=0 rst=0 x=0 y=0 $time=0
# clk=0 rst=1 x=0 y=0 $time=5
# clk=1 rst=1 x=1 y=0 $time=20
# clk=0 rst=1 x=1 y=0 $time=40
# clk=1 rst=1 x=0 y=0 $time=60
# clk=0 rst=1 x=0 y=0 $time=80
# clk=1 rst=1 x=1 y=0 $time=100
# clk=0 rst=1 x=1 y=0 $time=120
# clk=1 rst=1 x=0 y=1 $time=140
# clk=0 rst=1 x=0 y=1 $time=160
# clk=1 rst=1 x=0 y=0 $time=180
# clk=0 rst=1 x=1 y=0 $time=200
# clk=1 rst=1 x=1 y=0 $time=220
# clk=0 rst=1 x=0 y=0 $time=240
# clk=1 rst=1 x=0 y=0 $time=260
# clk=0 rst=1 x=1 y=0 $time=280
# clk=1 rst=1 x=1 y=1 $time=300
# clk=0 rst=1 x=0 y=1 $time=320
# clk=1 rst=1 x=0 y=0 $time=340
# clk=0 rst=1 x=0 y=0 $time=360
# clk=1 rst=1 x=1 y=0 $time=380
# ** Note: $stop    : fsm_moore_1010.v(74)
#    Time: 400 ns  Iteration: 0  Instance: /tb
# Break in Module tb at fsm_moore_1010.v line 74
# End time: 13:06:01 on Oct 09,2025, Elapsed time: 0:06:49
# Errors: 1, Warnings: 0
