Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto eeeb5cd8cddd4a52a1066384a93aec1b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot neural_network_tb_behav xil_defaultlib.neural_network_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'ready' is not connected on this instance [/home/minimario/Documents/6.111/ml_fpga/project_1/project_1.srcs/sim_1/new/neural_network_tb.sv:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.neuron
Compiling module xil_defaultlib.relu
Compiling module xil_defaultlib.neural_network
Compiling module xil_defaultlib.neural_network_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot neural_network_tb_behav
