/*
###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID caddy13)
#  Generated on:      Fri Jun 18 01:23:10 2021
#  Design:            sar_adc_controller
#  Command:           saveNetlist -excludeLeafCell -flat -flattenBus -phys -excludeCellInst {sky130_fd_sc_hd__fill_8 sky130_fd_sc_hd__fill_4 sky130_fd_sc_hd__fill_2 sky130_fd_sc_hd__fill_1  sky130_fd_sc_hd__tapvpwrvgnd_1 } results/sar_adc_controller.nofillerflatbuslvs.v
###############################################################
*/
module sar_adc_controller (
	clk, 
	rst_n, 
	adc_start, 
	comparator_val, 
	run_adc_n, 
	\adc_val[7] , 
	  \adc_val[6] , 
	  \adc_val[5] , 
	  \adc_val[4] , 
	  \adc_val[3] , 
	  \adc_val[2] , 
	  \adc_val[1] , 
	  \adc_val[0] , 
	out_valid, 
	VSS, 
	VDD);
   input clk;
   input rst_n;
   input adc_start;
   input comparator_val;
   output run_adc_n;
   output out_valid;
   inout VSS;
   inout VDD;

   // Internal wires
   wire CTS_2;
   wire CTS_1;
   wire N22;
   wire N23;
   wire N25;
   wire N26;
   wire N27;
   wire N28;
   wire N29;
   wire N30;
   wire N31;
   wire N32;
   wire N33;
   wire N34;
   wire N35;
   wire N36;
   wire N37;
   wire N38;
   wire N39;
   wire N40;
   wire N41;
   wire N42;
   wire net44;
   wire net48;
   wire n1;
   wire n2;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire \dac_select_bits[7] ;
   wire \dac_select_bits[6] ;
   wire \dac_select_bits[5] ;
   wire \dac_select_bits[4] ;
   wire \dac_select_bits[3] ;
   wire \dac_select_bits[2] ;
   wire \dac_select_bits[1] ;
   wire \dac_select_bits[0] ;
   wire \dac_mask[7] ;
   wire \dac_mask[6] ;
   wire \dac_mask[5] ;
   wire \dac_mask[4] ;
   wire \dac_mask[3] ;
   wire \dac_mask[2] ;
   wire \dac_mask[1] ;
   wire \dac_mask[0] ;
   wire \state_r[1] ;
   wire \state_r[0] ;
   wire \clk_gate_dac_select_bits_reg/TE ;
   wire \clk_gate_dac_select_bits_reg/LTIE_LONET ;
   wire VNW;
   wire VDDPST;
   wire POC;
   wire VDDCE;
   wire VDDPE;
   wire VPW;
   wire VSSPST;
   wire VSSE;

   // Module instantiations
   sky130_fd_sc_hd__clkinv_4 CTS_ccl_a_inv_00003 (
	.A(CTS_2),
	.Y(CTS_1), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__clkinv_2 CTS_ccl_a_inv_00006 (
	.A(clk),
	.Y(CTS_2), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__conb_1 \clk_gate_dac_select_bits_reg/LTIE  (
	.LO(\clk_gate_dac_select_bits_reg/LTIE_LONET ), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__sdlclkp_4 \clk_gate_dac_select_bits_reg/latch  (
	.CLK(clk),
	.GATE(net44),
	.GCLK(net48),
	.SCE(\clk_gate_dac_select_bits_reg/LTIE_LONET ), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__dfxtp_1 dac_mask_reg_0_ (
	.CLK(CTS_1),
	.D(n20),
	.Q(\dac_mask[0] ), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__dfxtp_1 state_r_reg_0_ (
	.CLK(CTS_1),
	.D(n19),
	.Q(\state_r[0] ), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__dfxtp_1 state_r_reg_1_ (
	.CLK(CTS_1),
	.D(n18),
	.Q(\state_r[1] ), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__dfxtp_1 out_valid_reg (
	.CLK(CTS_1),
	.D(n17),
	.Q(out_valid), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__dfxtp_1 run_adc_n_reg (
	.CLK(CTS_1),
	.D(n16),
	.Q(run_adc_n), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__dfxtp_1 dac_mask_reg_7_ (
	.CLK(CTS_1),
	.D(n15),
	.Q(\dac_mask[7] ), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__dfxtp_1 dac_select_bits_reg_0_ (
	.CLK(net48),
	.D(n14),
	.Q(\dac_select_bits[0] ), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__dfxtp_1 dac_select_bits_reg_7_ (
	.CLK(net48),
	.D(n13),
	.Q(\dac_select_bits[7] ), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__dfxtp_1 dac_mask_reg_6_ (
	.CLK(CTS_1),
	.D(n12),
	.Q(\dac_mask[6] ), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__dfxtp_1 dac_select_bits_reg_6_ (
	.CLK(net48),
	.D(n11),
	.Q(\dac_select_bits[6] ), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__dfxtp_1 dac_mask_reg_5_ (
	.CLK(CTS_1),
	.D(n10),
	.Q(\dac_mask[5] ), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__dfxtp_1 dac_select_bits_reg_5_ (
	.CLK(net48),
	.D(n9),
	.Q(\dac_select_bits[5] ), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__dfxtp_1 dac_mask_reg_4_ (
	.CLK(CTS_1),
	.D(n8),
	.Q(\dac_mask[4] ), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__dfxtp_1 dac_select_bits_reg_4_ (
	.CLK(net48),
	.D(n7),
	.Q(\dac_select_bits[4] ), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__dfxtp_1 dac_mask_reg_3_ (
	.CLK(CTS_1),
	.D(n6),
	.Q(\dac_mask[3] ), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__dfxtp_1 dac_select_bits_reg_3_ (
	.CLK(net48),
	.D(n5),
	.Q(\dac_select_bits[3] ), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__dfxtp_1 dac_mask_reg_2_ (
	.CLK(CTS_1),
	.D(n4),
	.Q(\dac_mask[2] ), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__dfxtp_1 dac_select_bits_reg_2_ (
	.CLK(net48),
	.D(n3),
	.Q(\dac_select_bits[2] ), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__dfxtp_1 dac_mask_reg_1_ (
	.CLK(CTS_1),
	.D(n2),
	.Q(\dac_mask[1] ), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__dfxtp_1 dac_select_bits_reg_1_ (
	.CLK(net48),
	.D(n1),
	.Q(\dac_select_bits[1] ), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__nand2b_1 U18 (
	.A_N(N22),
	.B(rst_n),
	.Y(n16), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__and2_0 U21 (
	.A(N41),
	.B(rst_n),
	.X(n19), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__and2_0 U4 (
	.A(N34),
	.B(rst_n),
	.X(n2), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__and2_0 U3 (
	.A(N26),
	.B(rst_n),
	.X(n1), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__and2_0 U6 (
	.A(N35),
	.B(rst_n),
	.X(n4), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__and2_0 U7 (
	.A(N28),
	.B(rst_n),
	.X(n5), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__and2_0 U9 (
	.A(N29),
	.B(rst_n),
	.X(n7), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__and2_0 U10 (
	.A(N37),
	.B(rst_n),
	.X(n8), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__and2_0 U11 (
	.A(N30),
	.B(rst_n),
	.X(n9), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__and2_0 U5 (
	.A(N27),
	.B(rst_n),
	.X(n3), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__and2_0 U12 (
	.A(N38),
	.B(rst_n),
	.X(n10), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__and2_0 U13 (
	.A(N31),
	.B(rst_n),
	.X(n11), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__and2_0 U14 (
	.A(N39),
	.B(rst_n),
	.X(n12), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__and2_0 U15 (
	.A(N32),
	.B(rst_n),
	.X(n13), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__and2_0 U8 (
	.A(N36),
	.B(rst_n),
	.X(n6), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__and2_0 U16 (
	.A(N25),
	.B(rst_n),
	.X(n14), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__and2_0 U17 (
	.A(N40),
	.B(rst_n),
	.X(n15), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__and2_0 U20 (
	.A(N42),
	.B(rst_n),
	.X(n18), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__and2_0 U19 (
	.A(N23),
	.B(rst_n),
	.X(n17), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__and2_0 U22 (
	.A(N33),
	.B(rst_n),
	.X(n20), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__nor2_1 U67 (
	.A(\dac_select_bits[0] ),
	.B(\dac_mask[0] ),
	.Y(n35), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__clkinv_1 U68 (
	.A(n35),
	.Y(\adc_val[0] ), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__nor2_1 U69 (
	.A(\dac_mask[5] ),
	.B(\dac_select_bits[5] ),
	.Y(n40), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__clkinv_1 U70 (
	.A(n40),
	.Y(\adc_val[5] ), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__nor2_1 U71 (
	.A(\dac_mask[6] ),
	.B(\dac_select_bits[6] ),
	.Y(n41), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__clkinv_1 U72 (
	.A(n41),
	.Y(\adc_val[6] ), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__nor2_1 U73 (
	.A(\dac_mask[3] ),
	.B(\dac_select_bits[3] ),
	.Y(n38), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__clkinv_1 U74 (
	.A(n38),
	.Y(\adc_val[3] ), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__nor2_1 U75 (
	.A(\dac_mask[2] ),
	.B(\dac_select_bits[2] ),
	.Y(n37), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__clkinv_1 U76 (
	.A(n37),
	.Y(\adc_val[2] ), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__nor2_1 U77 (
	.A(\dac_mask[1] ),
	.B(\dac_select_bits[1] ),
	.Y(n36), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__clkinv_1 U78 (
	.A(n36),
	.Y(\adc_val[1] ), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__nor2_1 U79 (
	.A(\dac_mask[7] ),
	.B(\dac_select_bits[7] ),
	.Y(n42), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__clkinv_1 U80 (
	.A(n42),
	.Y(\adc_val[7] ), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__nor2_1 U81 (
	.A(\dac_mask[4] ),
	.B(\dac_select_bits[4] ),
	.Y(n39), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__clkinv_1 U82 (
	.A(n39),
	.Y(\adc_val[4] ), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__clkinv_1 U83 (
	.A(\state_r[0] ),
	.Y(n46), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__clkinv_1 U84 (
	.A(\state_r[1] ),
	.Y(n45), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__nand2_1 U85 (
	.A(n46),
	.B(n45),
	.Y(N42), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__clkinv_1 U86 (
	.A(N42),
	.Y(N22), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__nand2_1 U88 (
	.A(comparator_val),
	.B(n46),
	.Y(n34), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__nand3_1 U89 (
	.A(n34),
	.B(\state_r[1] ),
	.C(rst_n),
	.Y(net44), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__nand2_1 U90 (
	.A(\state_r[1] ),
	.B(n46),
	.Y(n47), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__nor2_1 U91 (
	.A(n35),
	.B(n47),
	.Y(N25), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__nor2_1 U92 (
	.A(n36),
	.B(n47),
	.Y(N26), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__nor2_1 U93 (
	.A(n37),
	.B(n47),
	.Y(N27), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__nor2_1 U94 (
	.A(n38),
	.B(n47),
	.Y(N28), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__nor2_1 U95 (
	.A(n39),
	.B(n47),
	.Y(N29), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__nor2_1 U96 (
	.A(n40),
	.B(n47),
	.Y(N30), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__nor2_1 U97 (
	.A(n41),
	.B(n47),
	.Y(N31), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__nor2_1 U98 (
	.A(n42),
	.B(n47),
	.Y(N32), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__nor2_1 U99 (
	.A(n46),
	.B(n45),
	.Y(N23), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__clkinv_1 U100 (
	.A(\dac_mask[0] ),
	.Y(n44), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__a21oi_1 U101 (
	.A1(N22),
	.A2(adc_start),
	.B1(N23),
	.Y(n43), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__o21ai_1 U102 (
	.A1(n45),
	.A2(n44),
	.B1(n43),
	.Y(N41), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__nor2_1 U103 (
	.A(\state_r[1] ),
	.B(n46),
	.Y(N40), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__nor2b_1 U104 (
	.A(n47),
	.B_N(\dac_mask[7] ),
	.Y(N39), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__nor2b_1 U105 (
	.A(n47),
	.B_N(\dac_mask[6] ),
	.Y(N38), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__nor2b_1 U106 (
	.A(n47),
	.B_N(\dac_mask[5] ),
	.Y(N37), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__nor2b_1 U107 (
	.A(n47),
	.B_N(\dac_mask[4] ),
	.Y(N36), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__nor2b_1 U108 (
	.A(n47),
	.B_N(\dac_mask[3] ),
	.Y(N35), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__nor2b_1 U109 (
	.A(n47),
	.B_N(\dac_mask[2] ),
	.Y(N34), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
   sky130_fd_sc_hd__nor2b_1 U110 (
	.A(n47),
	.B_N(\dac_mask[1] ),
	.Y(N33), 
	.VPWR(VDD), 
	.VPB(VDD), 
	.VNB(VSS), 
	.VGND(VSS));
endmodule

