// Seed: 3438504673
module module_0;
  wire id_1 = id_1;
  localparam id_2 = -1;
  wire id_3;
endmodule
module module_1 (
    input tri id_0
    , id_2
);
  parameter id_3 = -1'h0;
  module_0 modCall_1 ();
  parameter id_4 = -1;
  logic id_5;
endmodule
module module_2 #(
    parameter id_0 = 32'd58
) (
    input  wire _id_0,
    output wor  id_1
);
  assign id_1 = id_0;
  wire [id_0 : -1] id_3;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  input wire id_27;
  inout wire id_26;
  output wire id_25;
  input wire id_24;
  inout wire id_23;
  output wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  module_0 modCall_1 ();
  inout wire id_11;
  inout logic [7:0] id_10;
  output wire id_9;
  inout wire id_8;
  xor primCall (
      id_10,
      id_11,
      id_12,
      id_13,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_23,
      id_24,
      id_26,
      id_27,
      id_3,
      id_4,
      id_6,
      id_8
  );
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_6 = id_10[1'b0];
endmodule
