
*** Running vivado
    with args -log top_alu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_alu.tcl


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Wed Oct  1 17:37:14 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source top_alu.tcl -notrace
Command: synth_design -top top_alu -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6088
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2090.828 ; gain = 439.828 ; free physical = 7862 ; free virtual = 14728
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_alu' [/home/marcktm/ArqComputadorasUNC/1/tp_1/tp_1.srcs/sources_1/new/top_alu.v:5]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/marcktm/ArqComputadorasUNC/1/tp_1/tp_1.srcs/sources_1/new/alu.v:13]
	Parameter N_BITS bound to: 8 - type: integer 
	Parameter OP_BITS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [/home/marcktm/ArqComputadorasUNC/1/tp_1/tp_1.srcs/sources_1/new/alu.v:13]
INFO: [Synth 8-6155] done synthesizing module 'top_alu' (0#1) [/home/marcktm/ArqComputadorasUNC/1/tp_1/tp_1.srcs/sources_1/new/top_alu.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2163.797 ; gain = 512.797 ; free physical = 7801 ; free virtual = 14669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2181.609 ; gain = 530.609 ; free physical = 7801 ; free virtual = 14669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2181.609 ; gain = 530.609 ; free physical = 7801 ; free virtual = 14669
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2181.609 ; gain = 0.000 ; free physical = 7801 ; free virtual = 14669
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/marcktm/ArqComputadorasUNC/1/tp_1/tp_1.srcs/constrs_1/new/contrains.xdc]
Finished Parsing XDC File [/home/marcktm/ArqComputadorasUNC/1/tp_1/tp_1.srcs/constrs_1/new/contrains.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/marcktm/ArqComputadorasUNC/1/tp_1/tp_1.srcs/constrs_1/new/contrains.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_alu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_alu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2289.348 ; gain = 0.000 ; free physical = 7817 ; free virtual = 14697
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2289.383 ; gain = 0.000 ; free physical = 7814 ; free virtual = 14695
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2289.383 ; gain = 638.383 ; free physical = 7834 ; free virtual = 14715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2297.352 ; gain = 646.352 ; free physical = 7834 ; free virtual = 14715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2297.352 ; gain = 646.352 ; free physical = 7834 ; free virtual = 14715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2297.352 ; gain = 646.352 ; free physical = 7834 ; free virtual = 14716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2297.352 ; gain = 646.352 ; free physical = 7814 ; free virtual = 14702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2342.352 ; gain = 691.352 ; free physical = 7726 ; free virtual = 14622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2342.352 ; gain = 691.352 ; free physical = 7726 ; free virtual = 14622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2353.375 ; gain = 702.375 ; free physical = 7711 ; free virtual = 14606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2535.188 ; gain = 884.188 ; free physical = 7563 ; free virtual = 14458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2535.188 ; gain = 884.188 ; free physical = 7563 ; free virtual = 14458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2535.188 ; gain = 884.188 ; free physical = 7563 ; free virtual = 14458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2535.188 ; gain = 884.188 ; free physical = 7563 ; free virtual = 14458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2535.188 ; gain = 884.188 ; free physical = 7563 ; free virtual = 14458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2535.188 ; gain = 884.188 ; free physical = 7563 ; free virtual = 14458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT2   |    24|
|4     |LUT3   |     2|
|5     |LUT4   |     4|
|6     |LUT5   |     8|
|7     |LUT6   |    36|
|8     |FDRE   |    22|
|9     |IBUF   |    13|
|10    |OBUF   |     8|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2535.188 ; gain = 884.188 ; free physical = 7563 ; free virtual = 14458
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2535.188 ; gain = 776.414 ; free physical = 7563 ; free virtual = 14459
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2535.195 ; gain = 884.188 ; free physical = 7563 ; free virtual = 14459
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.195 ; gain = 0.000 ; free physical = 7563 ; free virtual = 14459
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2591.215 ; gain = 0.000 ; free physical = 7726 ; free virtual = 14622
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 347d461c
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 2591.250 ; gain = 1027.586 ; free physical = 7726 ; free virtual = 14622
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1944.486; main = 1725.880; forked = 281.425
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3507.641; main = 2591.219; forked = 972.465
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2615.227 ; gain = 0.000 ; free physical = 7726 ; free virtual = 14622
INFO: [Common 17-1381] The checkpoint '/home/marcktm/ArqComputadorasUNC/1/tp_1/tp_1.runs/synth_1/top_alu.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_alu_utilization_synth.rpt -pb top_alu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct  1 17:38:01 2025...
