{"vcs1":{"timestamp_begin":1683059041.243922782, "rt":0.51, "ut":0.27, "st":0.11}}
{"vcselab":{"timestamp_begin":1683059041.828234433, "rt":0.40, "ut":0.21, "st":0.11}}
{"link":{"timestamp_begin":1683059042.285546661, "rt":0.23, "ut":0.08, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683059040.905249978}
{"VCS_COMP_START_TIME": 1683059040.905249978}
{"VCS_COMP_END_TIME": 1683059042.596787490}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 340968}}
{"stitch_vcselab": {"peak_mem": 238968}}
