# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:11 on Apr 26,2018
# vlog -reportprogress 300 ./BCD_Add.sv 
# -- Compiling module BCD_Add
# -- Compiling module BCD_Add_testbench
# 
# Top level modules:
# 	BCD_Add_testbench
# End time: 20:59:11 on Apr 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:11 on Apr 26,2018
# vlog -reportprogress 300 ./FourBitAdder.sv 
# -- Compiling module FourBitAdder
# -- Compiling module FourBitAdder_testbench
# 
# Top level modules:
# 	FourBitAdder_testbench
# End time: 20:59:11 on Apr 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:11 on Apr 26,2018
# vlog -reportprogress 300 ./FullAdder.sv 
# -- Compiling module FullAdder
# -- Compiling module FullAdder_testbench
# 
# Top level modules:
# 	FullAdder_testbench
# End time: 20:59:11 on Apr 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work BCD_Add_testbench 
# Start time: 20:59:11 on Apr 26,2018
# Loading sv_std.std
# Loading work.BCD_Add_testbench
# Loading work.BCD_Add
# Loading work.FourBitAdder
# Loading work.FullAdder
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# A,   B,   Cin, S1,  S0
# 0000 0000 0     0    0
# A,   B,   Cin, S1,  S0
# 0000 0000 1     0    1
# A,   B,   Cin, S1,  S0
# 0000 0001 0     0    1
# A,   B,   Cin, S1,  S0
# 0000 0001 1     0    2
# A,   B,   Cin, S1,  S0
# 0000 0010 0     0    2
# A,   B,   Cin, S1,  S0
# 0000 0010 1     0    3
# A,   B,   Cin, S1,  S0
# 0000 0011 0     0    3
# A,   B,   Cin, S1,  S0
# 0000 0011 1     0    4
# A,   B,   Cin, S1,  S0
# 0000 0100 0     0    4
# A,   B,   Cin, S1,  S0
# 0000 0100 1     0    5
# A,   B,   Cin, S1,  S0
# 0000 0101 0     0    5
# A,   B,   Cin, S1,  S0
# 0000 0101 1     0    6
# A,   B,   Cin, S1,  S0
# 0000 0110 0     0    6
# A,   B,   Cin, S1,  S0
# 0000 0110 1     0    7
# A,   B,   Cin, S1,  S0
# 0000 0111 0     0    7
# A,   B,   Cin, S1,  S0
# 0000 0111 1     0    8
# A,   B,   Cin, S1,  S0
# 0000 1000 0     0    8
# A,   B,   Cin, S1,  S0
# 0000 1000 1     0    9
# A,   B,   Cin, S1,  S0
# 0000 1001 0     0    9
# A,   B,   Cin, S1,  S0
# 0000 1001 1     1    0
# A,   B,   Cin, S1,  S0
# 0001 0000 0     0    1
# A,   B,   Cin, S1,  S0
# 0001 0000 1     0    2
# A,   B,   Cin, S1,  S0
# 0001 0001 0     0    2
# A,   B,   Cin, S1,  S0
# 0001 0001 1     0    3
# A,   B,   Cin, S1,  S0
# 0001 0010 0     0    3
# A,   B,   Cin, S1,  S0
# 0001 0010 1     0    4
# A,   B,   Cin, S1,  S0
# 0001 0011 0     0    4
# A,   B,   Cin, S1,  S0
# 0001 0011 1     0    5
# A,   B,   Cin, S1,  S0
# 0001 0100 0     0    5
# A,   B,   Cin, S1,  S0
# 0001 0100 1     0    6
# A,   B,   Cin, S1,  S0
# 0001 0101 0     0    6
# A,   B,   Cin, S1,  S0
# 0001 0101 1     0    7
# A,   B,   Cin, S1,  S0
# 0001 0110 0     0    7
# A,   B,   Cin, S1,  S0
# 0001 0110 1     0    8
# A,   B,   Cin, S1,  S0
# 0001 0111 0     0    8
# A,   B,   Cin, S1,  S0
# 0001 0111 1     0    9
# A,   B,   Cin, S1,  S0
# 0001 1000 0     0    9
# A,   B,   Cin, S1,  S0
# 0001 1000 1     1    0
# A,   B,   Cin, S1,  S0
# 0001 1001 0     1    0
# A,   B,   Cin, S1,  S0
# 0001 1001 1     1    1
# A,   B,   Cin, S1,  S0
# 0010 0000 0     0    2
# A,   B,   Cin, S1,  S0
# 0010 0000 1     0    3
# A,   B,   Cin, S1,  S0
# 0010 0001 0     0    3
# A,   B,   Cin, S1,  S0
# 0010 0001 1     0    4
# A,   B,   Cin, S1,  S0
# 0010 0010 0     0    4
# A,   B,   Cin, S1,  S0
# 0010 0010 1     0    5
# A,   B,   Cin, S1,  S0
# 0010 0011 0     0    5
# A,   B,   Cin, S1,  S0
# 0010 0011 1     0    6
# A,   B,   Cin, S1,  S0
# 0010 0100 0     0    6
# A,   B,   Cin, S1,  S0
# 0010 0100 1     0    7
# A,   B,   Cin, S1,  S0
# 0010 0101 0     0    7
# A,   B,   Cin, S1,  S0
# 0010 0101 1     0    8
# A,   B,   Cin, S1,  S0
# 0010 0110 0     0    8
# A,   B,   Cin, S1,  S0
# 0010 0110 1     0    9
# A,   B,   Cin, S1,  S0
# 0010 0111 0     0    9
# A,   B,   Cin, S1,  S0
# 0010 0111 1     1    0
# A,   B,   Cin, S1,  S0
# 0010 1000 0     1    0
# A,   B,   Cin, S1,  S0
# 0010 1000 1     1    1
# A,   B,   Cin, S1,  S0
# 0010 1001 0     1    1
# A,   B,   Cin, S1,  S0
# 0010 1001 1     1    2
# A,   B,   Cin, S1,  S0
# 0011 0000 0     0    3
# A,   B,   Cin, S1,  S0
# 0011 0000 1     0    4
# A,   B,   Cin, S1,  S0
# 0011 0001 0     0    4
# A,   B,   Cin, S1,  S0
# 0011 0001 1     0    5
# A,   B,   Cin, S1,  S0
# 0011 0010 0     0    5
# A,   B,   Cin, S1,  S0
# 0011 0010 1     0    6
# A,   B,   Cin, S1,  S0
# 0011 0011 0     0    6
# A,   B,   Cin, S1,  S0
# 0011 0011 1     0    7
# A,   B,   Cin, S1,  S0
# 0011 0100 0     0    7
# A,   B,   Cin, S1,  S0
# 0011 0100 1     0    8
# A,   B,   Cin, S1,  S0
# 0011 0101 0     0    8
# A,   B,   Cin, S1,  S0
# 0011 0101 1     0    9
# A,   B,   Cin, S1,  S0
# 0011 0110 0     0    9
# A,   B,   Cin, S1,  S0
# 0011 0110 1     1    0
# A,   B,   Cin, S1,  S0
# 0011 0111 0     1    0
# A,   B,   Cin, S1,  S0
# 0011 0111 1     1    1
# A,   B,   Cin, S1,  S0
# 0011 1000 0     1    1
# A,   B,   Cin, S1,  S0
# 0011 1000 1     1    2
# A,   B,   Cin, S1,  S0
# 0011 1001 0     1    2
# A,   B,   Cin, S1,  S0
# 0011 1001 1     1    3
# A,   B,   Cin, S1,  S0
# 0100 0000 0     0    4
# A,   B,   Cin, S1,  S0
# 0100 0000 1     0    5
# A,   B,   Cin, S1,  S0
# 0100 0001 0     0    5
# A,   B,   Cin, S1,  S0
# 0100 0001 1     0    6
# A,   B,   Cin, S1,  S0
# 0100 0010 0     0    6
# A,   B,   Cin, S1,  S0
# 0100 0010 1     0    7
# A,   B,   Cin, S1,  S0
# 0100 0011 0     0    7
# A,   B,   Cin, S1,  S0
# 0100 0011 1     0    8
# A,   B,   Cin, S1,  S0
# 0100 0100 0     0    8
# A,   B,   Cin, S1,  S0
# 0100 0100 1     0    9
# A,   B,   Cin, S1,  S0
# 0100 0101 0     0    9
# A,   B,   Cin, S1,  S0
# 0100 0101 1     1    0
# A,   B,   Cin, S1,  S0
# 0100 0110 0     1    0
# A,   B,   Cin, S1,  S0
# 0100 0110 1     1    1
# A,   B,   Cin, S1,  S0
# 0100 0111 0     1    1
# A,   B,   Cin, S1,  S0
# 0100 0111 1     1    2
# A,   B,   Cin, S1,  S0
# 0100 1000 0     1    2
# A,   B,   Cin, S1,  S0
# 0100 1000 1     1    3
# A,   B,   Cin, S1,  S0
# 0100 1001 0     1    3
# A,   B,   Cin, S1,  S0
# 0100 1001 1     1    4
# A,   B,   Cin, S1,  S0
# 0101 0000 0     0    5
# A,   B,   Cin, S1,  S0
# 0101 0000 1     0    6
# A,   B,   Cin, S1,  S0
# 0101 0001 0     0    6
# A,   B,   Cin, S1,  S0
# 0101 0001 1     0    7
# A,   B,   Cin, S1,  S0
# 0101 0010 0     0    7
# A,   B,   Cin, S1,  S0
# 0101 0010 1     0    8
# A,   B,   Cin, S1,  S0
# 0101 0011 0     0    8
# A,   B,   Cin, S1,  S0
# 0101 0011 1     0    9
# A,   B,   Cin, S1,  S0
# 0101 0100 0     0    9
# A,   B,   Cin, S1,  S0
# 0101 0100 1     1    0
# A,   B,   Cin, S1,  S0
# 0101 0101 0     1    0
# A,   B,   Cin, S1,  S0
# 0101 0101 1     1    1
# A,   B,   Cin, S1,  S0
# 0101 0110 0     1    1
# A,   B,   Cin, S1,  S0
# 0101 0110 1     1    2
# A,   B,   Cin, S1,  S0
# 0101 0111 0     1    2
# A,   B,   Cin, S1,  S0
# 0101 0111 1     1    3
# A,   B,   Cin, S1,  S0
# 0101 1000 0     1    3
# A,   B,   Cin, S1,  S0
# 0101 1000 1     1    4
# A,   B,   Cin, S1,  S0
# 0101 1001 0     1    4
# A,   B,   Cin, S1,  S0
# 0101 1001 1     1    5
# A,   B,   Cin, S1,  S0
# 0110 0000 0     0    6
# A,   B,   Cin, S1,  S0
# 0110 0000 1     0    7
# A,   B,   Cin, S1,  S0
# 0110 0001 0     0    7
# A,   B,   Cin, S1,  S0
# 0110 0001 1     0    8
# A,   B,   Cin, S1,  S0
# 0110 0010 0     0    8
# A,   B,   Cin, S1,  S0
# 0110 0010 1     0    9
# A,   B,   Cin, S1,  S0
# 0110 0011 0     0    9
# A,   B,   Cin, S1,  S0
# 0110 0011 1     1    0
# A,   B,   Cin, S1,  S0
# 0110 0100 0     1    0
# A,   B,   Cin, S1,  S0
# 0110 0100 1     1    1
# A,   B,   Cin, S1,  S0
# 0110 0101 0     1    1
# A,   B,   Cin, S1,  S0
# 0110 0101 1     1    2
# A,   B,   Cin, S1,  S0
# 0110 0110 0     1    2
# A,   B,   Cin, S1,  S0
# 0110 0110 1     1    3
# A,   B,   Cin, S1,  S0
# 0110 0111 0     1    3
# A,   B,   Cin, S1,  S0
# 0110 0111 1     1    4
# A,   B,   Cin, S1,  S0
# 0110 1000 0     1    4
# A,   B,   Cin, S1,  S0
# 0110 1000 1     1    5
# A,   B,   Cin, S1,  S0
# 0110 1001 0     1    5
# A,   B,   Cin, S1,  S0
# 0110 1001 1     1    6
# A,   B,   Cin, S1,  S0
# 0111 0000 0     0    7
# A,   B,   Cin, S1,  S0
# 0111 0000 1     0    8
# A,   B,   Cin, S1,  S0
# 0111 0001 0     0    8
# A,   B,   Cin, S1,  S0
# 0111 0001 1     0    9
# A,   B,   Cin, S1,  S0
# 0111 0010 0     0    9
# A,   B,   Cin, S1,  S0
# 0111 0010 1     1    0
# A,   B,   Cin, S1,  S0
# 0111 0011 0     1    0
# A,   B,   Cin, S1,  S0
# 0111 0011 1     1    1
# A,   B,   Cin, S1,  S0
# 0111 0100 0     1    1
# A,   B,   Cin, S1,  S0
# 0111 0100 1     1    2
# A,   B,   Cin, S1,  S0
# 0111 0101 0     1    2
# A,   B,   Cin, S1,  S0
# 0111 0101 1     1    3
# A,   B,   Cin, S1,  S0
# 0111 0110 0     1    3
# A,   B,   Cin, S1,  S0
# 0111 0110 1     1    4
# A,   B,   Cin, S1,  S0
# 0111 0111 0     1    4
# A,   B,   Cin, S1,  S0
# 0111 0111 1     1    5
# A,   B,   Cin, S1,  S0
# 0111 1000 0     1    5
# A,   B,   Cin, S1,  S0
# 0111 1000 1     1    6
# A,   B,   Cin, S1,  S0
# 0111 1001 0     1    6
# A,   B,   Cin, S1,  S0
# 0111 1001 1     1    7
# A,   B,   Cin, S1,  S0
# 1000 0000 0     0    8
# A,   B,   Cin, S1,  S0
# 1000 0000 1     0    9
# A,   B,   Cin, S1,  S0
# 1000 0001 0     0    9
# A,   B,   Cin, S1,  S0
# 1000 0001 1     1    0
# A,   B,   Cin, S1,  S0
# 1000 0010 0     1    0
# A,   B,   Cin, S1,  S0
# 1000 0010 1     1    1
# A,   B,   Cin, S1,  S0
# 1000 0011 0     1    1
# A,   B,   Cin, S1,  S0
# 1000 0011 1     1    2
# A,   B,   Cin, S1,  S0
# 1000 0100 0     1    2
# A,   B,   Cin, S1,  S0
# 1000 0100 1     1    3
# A,   B,   Cin, S1,  S0
# 1000 0101 0     1    3
# A,   B,   Cin, S1,  S0
# 1000 0101 1     1    4
# A,   B,   Cin, S1,  S0
# 1000 0110 0     1    4
# A,   B,   Cin, S1,  S0
# 1000 0110 1     1    5
# A,   B,   Cin, S1,  S0
# 1000 0111 0     1    5
# A,   B,   Cin, S1,  S0
# 1000 0111 1     1    6
# A,   B,   Cin, S1,  S0
# 1000 1000 0     1    6
# A,   B,   Cin, S1,  S0
# 1000 1000 1     1    7
# A,   B,   Cin, S1,  S0
# 1000 1001 0     1    7
# A,   B,   Cin, S1,  S0
# 1000 1001 1     1    8
# A,   B,   Cin, S1,  S0
# 1001 0000 0     0    9
# A,   B,   Cin, S1,  S0
# 1001 0000 1     1    0
# A,   B,   Cin, S1,  S0
# 1001 0001 0     1    0
# A,   B,   Cin, S1,  S0
# 1001 0001 1     1    1
# A,   B,   Cin, S1,  S0
# 1001 0010 0     1    1
# A,   B,   Cin, S1,  S0
# 1001 0010 1     1    2
# A,   B,   Cin, S1,  S0
# 1001 0011 0     1    2
# A,   B,   Cin, S1,  S0
# 1001 0011 1     1    3
# A,   B,   Cin, S1,  S0
# 1001 0100 0     1    3
# A,   B,   Cin, S1,  S0
# 1001 0100 1     1    4
# A,   B,   Cin, S1,  S0
# 1001 0101 0     1    4
# A,   B,   Cin, S1,  S0
# 1001 0101 1     1    5
# A,   B,   Cin, S1,  S0
# 1001 0110 0     1    5
# A,   B,   Cin, S1,  S0
# 1001 0110 1     1    6
# A,   B,   Cin, S1,  S0
# 1001 0111 0     1    6
# A,   B,   Cin, S1,  S0
# 1001 0111 1     1    7
# A,   B,   Cin, S1,  S0
# 1001 1000 0     1    7
# A,   B,   Cin, S1,  S0
# 1001 1000 1     1    8
# A,   B,   Cin, S1,  S0
# 1001 1001 0     1    8
# A,   B,   Cin, S1,  S0
# 1001 1001 1     1    9
# End time: 20:59:25 on Apr 26,2018, Elapsed time: 0:00:14
# Errors: 0, Warnings: 0
