/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire [15:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [14:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  reg [2:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [13:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_41z;
  wire [6:0] celloutsig_0_42z;
  wire celloutsig_0_4z;
  reg [35:0] celloutsig_0_51z;
  wire [16:0] celloutsig_0_59z;
  wire [17:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire [15:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [8:0] celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_60z = ~(celloutsig_0_10z[6] & celloutsig_0_12z);
  assign celloutsig_0_12z = ~(celloutsig_0_7z[6] & celloutsig_0_10z[0]);
  assign celloutsig_0_6z = !(celloutsig_0_3z[10] ? celloutsig_0_1z : celloutsig_0_5z[14]);
  assign celloutsig_1_6z = ~(in_data[99] | in_data[150]);
  assign celloutsig_0_32z = ~(celloutsig_0_16z | celloutsig_0_0z[1]);
  assign celloutsig_1_2z = ~((celloutsig_1_0z | celloutsig_1_1z[3]) & (celloutsig_1_0z | in_data[146]));
  assign celloutsig_0_14z = ~((celloutsig_0_5z[3] | in_data[95]) & (celloutsig_0_4z | celloutsig_0_3z[7]));
  assign celloutsig_0_2z = celloutsig_0_1z | in_data[23];
  assign celloutsig_0_42z = { celloutsig_0_41z[8:5], celloutsig_0_2z, celloutsig_0_31z, celloutsig_0_32z } / { 1'h1, celloutsig_0_10z[7:2] };
  assign celloutsig_1_8z = in_data[141:133] / { 1'h1, celloutsig_1_4z[7:0] };
  assign celloutsig_0_9z = { celloutsig_0_3z[13:7], celloutsig_0_3z[7], celloutsig_0_3z[5], celloutsig_0_3z[5], celloutsig_0_4z, celloutsig_0_4z } / { 1'h1, in_data[8:0], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[134:123] == in_data[121:110];
  assign celloutsig_1_3z = { in_data[165:162], celloutsig_1_2z } == { in_data[127:124], celloutsig_1_0z };
  assign celloutsig_0_8z = { celloutsig_0_0z[2:0], celloutsig_0_2z } == { celloutsig_0_7z[8:6], celloutsig_0_7z[11] };
  assign celloutsig_1_19z = { celloutsig_1_5z[6], celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_10z } >= { celloutsig_1_6z, celloutsig_1_13z[2:1], celloutsig_1_13z[1] };
  assign celloutsig_1_16z = { celloutsig_1_5z[11:7], celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_0z } <= celloutsig_1_8z[8:1];
  assign celloutsig_1_10z = { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_4z } < { celloutsig_1_5z[10], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_19z = celloutsig_0_18z[3:0] < celloutsig_0_9z[5:2];
  assign celloutsig_0_4z = celloutsig_0_1z & ~(celloutsig_0_3z[12]);
  assign celloutsig_0_16z = celloutsig_0_12z & ~(celloutsig_0_0z[5]);
  assign celloutsig_0_31z = celloutsig_0_23z[0] & ~(celloutsig_0_20z[11]);
  assign celloutsig_0_23z = { celloutsig_0_0z[3], celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_19z } % { 1'h1, celloutsig_0_13z };
  assign celloutsig_1_1z = celloutsig_1_0z ? in_data[148:140] : in_data[112:104];
  assign celloutsig_0_10z = celloutsig_0_9z[2] ? { celloutsig_0_9z[10:3], 1'h1, celloutsig_0_9z[1:0], celloutsig_0_8z, celloutsig_0_6z } : { celloutsig_0_3z[11:7], celloutsig_0_3z[7], celloutsig_0_3z[5], celloutsig_0_3z[5], celloutsig_0_3z[7], celloutsig_0_3z[7], celloutsig_0_3z[5], celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_13z = celloutsig_0_1z ? celloutsig_0_10z[5:3] : { in_data[42], celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_0_1z = { in_data[14:4], celloutsig_0_0z } != in_data[19:3];
  assign celloutsig_0_0z = ~ in_data[30:25];
  assign celloutsig_0_41z = ~ celloutsig_0_10z[9:1];
  assign celloutsig_1_18z = ~ { in_data[159], celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_0_18z = ~ celloutsig_0_10z[12:6];
  assign celloutsig_0_17z = | { in_data[36:24], celloutsig_0_14z };
  assign celloutsig_0_21z = | { celloutsig_0_11z[5:3], celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_20z };
  assign celloutsig_1_7z = celloutsig_1_4z[6] & celloutsig_1_1z[7];
  assign celloutsig_0_28z = ~^ { celloutsig_0_10z[11:6], celloutsig_0_22z };
  assign celloutsig_1_14z = ^ { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_10z };
  assign celloutsig_0_5z = { celloutsig_0_3z[12:7], celloutsig_0_3z[7], celloutsig_0_3z[5], celloutsig_0_3z[5], celloutsig_0_3z[7], celloutsig_0_3z[7], celloutsig_0_3z[5], celloutsig_0_3z[5], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } >> in_data[78:61];
  assign celloutsig_0_59z = { celloutsig_0_32z, celloutsig_0_7z[15], celloutsig_0_7z[15], celloutsig_0_7z[13], celloutsig_0_7z[13], celloutsig_0_7z[11:6], celloutsig_0_7z[11:6] } >> celloutsig_0_51z[21:5];
  assign celloutsig_0_11z = { celloutsig_0_5z[8:5], celloutsig_0_9z } >> { in_data[37:28], celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_11z[12:0], celloutsig_0_16z, celloutsig_0_1z } - { celloutsig_0_11z[14:2], celloutsig_0_2z, celloutsig_0_19z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_51z = 36'h000000000;
    else if (!clkin_data[0]) celloutsig_0_51z = { celloutsig_0_5z[16:8], celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_28z, celloutsig_0_42z, celloutsig_0_41z, celloutsig_0_8z };
  always_latch
    if (clkin_data[64]) celloutsig_1_4z = 9'h000;
    else if (clkin_data[32]) celloutsig_1_4z = { in_data[162:157], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_22z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_22z = in_data[88:86];
  assign { celloutsig_0_3z[5], celloutsig_0_3z[7], celloutsig_0_3z[13:8] } = ~ { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign { celloutsig_1_5z[8:4], celloutsig_1_5z[11:9], celloutsig_1_5z[0] } = ~ celloutsig_1_1z;
  assign { celloutsig_1_13z[1], celloutsig_1_13z[2] } = ~ { celloutsig_1_10z, celloutsig_1_3z };
  assign { celloutsig_0_7z[15], celloutsig_0_7z[13], celloutsig_0_7z[11:6] } = ~ { celloutsig_0_3z[5], celloutsig_0_3z[7], celloutsig_0_0z };
  assign { celloutsig_0_3z[6], celloutsig_0_3z[4:0] } = { celloutsig_0_3z[7], celloutsig_0_3z[5], celloutsig_0_3z[7], celloutsig_0_3z[7], celloutsig_0_3z[5], celloutsig_0_3z[5] };
  assign { celloutsig_0_7z[14], celloutsig_0_7z[12], celloutsig_0_7z[5:0] } = { celloutsig_0_7z[15], celloutsig_0_7z[13], celloutsig_0_7z[11:6] };
  assign celloutsig_1_13z[0] = celloutsig_1_13z[1];
  assign celloutsig_1_5z[3:1] = celloutsig_1_5z[11:9];
  assign { out_data[130:128], out_data[96], out_data[48:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_59z, celloutsig_0_60z };
endmodule
