;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SPL 201, 15
	SUB #72, @200
	JMP -206, #-120
	SLT 121, 2
	SLT 121, 2
	SUB @-127, 100
	SUB @-127, 100
	SUB 1, <-0
	SLT 1, <-1
	ADD #72, @-200
	SLT 1, <-1
	SPL 0
	SLT 20, @12
	JMP @320, #1
	SLT 1, <-1
	SUB @0, @3
	SLT 20, @12
	SUB #0, -2
	CMP 721, 600
	SLT 121, 2
	SUB 10, <-46
	SUB #1, 4
	SUB @-127, 100
	DJN 0, <792
	SLT 121, 2
	SLT 1, <-1
	SUB 320, <1
	SLT 121, 2
	SLT 1, <-1
	MOV 320, @1
	SLT 20, @12
	SPL 201, 10
	SUB #1, 4
	SUB 721, 600
	SUB 50, <-40
	MOV -1, <-30
	SPL 0, <792
	JMP 11, <0
	MOV -1, <-30
	JMP 12, <0
	MOV -1, <-30
	ADD #270, <1
	SUB #72, @200
	SUB 1, <-0
	SUB #72, @200
	SUB 1, <-0
