# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab6_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/cozyn/Desktop/ECE\ 385/385/Lab6/Lab6_simple_computer {C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/logic_set.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:04 on Oct 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer" C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/logic_set.sv 
# -- Compiling module logic_set
# 
# Top level modules:
# 	logic_set
# End time: 23:21:04 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/cozyn/Desktop/ECE\ 385/385/Lab6/Lab6_simple_computer {C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:04 on Oct 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer" C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 23:21:04 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/cozyn/Desktop/ECE\ 385/385/Lab6/Lab6_simple_computer {C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/Condition_Code.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:04 on Oct 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer" C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/Condition_Code.sv 
# -- Compiling module condition_code
# 
# Top level modules:
# 	condition_code
# End time: 23:21:04 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/cozyn/Desktop/ECE\ 385/385/Lab6/Lab6_simple_computer {C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/BEN.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:04 on Oct 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer" C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/BEN.sv 
# -- Compiling module BEN
# 
# Top level modules:
# 	BEN
# End time: 23:21:04 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/cozyn/Desktop/ECE\ 385/385/Lab6/Lab6_simple_computer {C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/PC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:05 on Oct 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer" C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/PC.sv 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 23:21:05 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/cozyn/Desktop/ECE\ 385/385/Lab6/Lab6_simple_computer {C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:05 on Oct 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer" C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 23:21:05 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/cozyn/Desktop/ECE\ 385/385/Lab6/Lab6_simple_computer {C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/tristate_MUX.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:05 on Oct 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer" C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/tristate_MUX.sv 
# -- Compiling module tristate_MUX
# 
# Top level modules:
# 	tristate_MUX
# End time: 23:21:05 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/cozyn/Desktop/ECE\ 385/385/Lab6/Lab6_simple_computer {C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/MDR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:05 on Oct 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer" C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/MDR.sv 
# -- Compiling module MDR
# 
# Top level modules:
# 	MDR
# End time: 23:21:05 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/cozyn/Desktop/ECE\ 385/385/Lab6/Lab6_simple_computer {C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:05 on Oct 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer" C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 23:21:05 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/cozyn/Desktop/ECE\ 385/385/Lab6/Lab6_simple_computer {C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:05 on Oct 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer" C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 23:21:05 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/cozyn/Desktop/ECE\ 385/385/Lab6/Lab6_simple_computer {C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:05 on Oct 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer" C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 23:21:05 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/cozyn/Desktop/ECE\ 385/385/Lab6/Lab6_simple_computer {C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:05 on Oct 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer" C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 23:21:05 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/cozyn/Desktop/ECE\ 385/385/Lab6/Lab6_simple_computer {C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/IR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:07 on Oct 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer" C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/IR.sv 
# -- Compiling module IR
# 
# Top level modules:
# 	IR
# End time: 23:21:07 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/cozyn/Desktop/ECE\ 385/385/Lab6/Lab6_simple_computer {C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/MAR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:07 on Oct 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer" C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/MAR.sv 
# -- Compiling module MAR
# 
# Top level modules:
# 	MAR
# End time: 23:21:07 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/cozyn/Desktop/ECE\ 385/385/Lab6/Lab6_simple_computer {C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:07 on Oct 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer" C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 23:21:07 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/cozyn/Desktop/ECE\ 385/385/Lab6/Lab6_simple_computer {C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/SR2MUX.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:07 on Oct 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer" C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/SR2MUX.sv 
# -- Compiling module SR2MUX
# 
# Top level modules:
# 	SR2MUX
# End time: 23:21:07 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/cozyn/Desktop/ECE\ 385/385/Lab6/Lab6_simple_computer {C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/SR1MUX.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:07 on Oct 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer" C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/SR1MUX.sv 
# -- Compiling module SR1MUX
# 
# Top level modules:
# 	SR1MUX
# End time: 23:21:07 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/cozyn/Desktop/ECE\ 385/385/Lab6/Lab6_simple_computer {C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/DRMUX.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:07 on Oct 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer" C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/DRMUX.sv 
# -- Compiling module DRMUX
# 
# Top level modules:
# 	DRMUX
# End time: 23:21:07 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/cozyn/Desktop/ECE\ 385/385/Lab6/Lab6_simple_computer {C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/ADDRMUX.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:08 on Oct 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer" C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/ADDRMUX.sv 
# -- Compiling module ADDRMUX
# 
# Top level modules:
# 	ADDRMUX
# End time: 23:21:08 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/cozyn/Desktop/ECE\ 385/385/Lab6/Lab6_simple_computer {C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/register_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:08 on Oct 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer" C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/register_8.sv 
# -- Compiling module R0
# ** Warning: C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/register_8.sv(9): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module R1
# ** Warning: C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/register_8.sv(30): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module R2
# ** Warning: C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/register_8.sv(51): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module R3
# ** Warning: C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/register_8.sv(72): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module R4
# ** Warning: C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/register_8.sv(93): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module R5
# ** Warning: C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/register_8.sv(114): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module R6
# ** Warning: C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/register_8.sv(135): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module R7
# ** Warning: C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/register_8.sv(156): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	R0
# 	R1
# 	R2
# 	R3
# 	R4
# 	R5
# 	R6
# 	R7
# End time: 23:21:08 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 8
# vlog -sv -work work +incdir+C:/Users/cozyn/Desktop/ECE\ 385/385/Lab6/Lab6_simple_computer {C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/register_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:09 on Oct 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer" C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/register_file.sv 
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# End time: 23:21:09 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/cozyn/Desktop/ECE\ 385/385/Lab6/Lab6_simple_computer {C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:09 on Oct 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer" C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 23:21:09 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/cozyn/Desktop/ECE\ 385/385/Lab6/Lab6_simple_computer {C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:09 on Oct 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer" C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 23:21:09 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/cozyn/Desktop/ECE\ 385/385/Lab6/Lab6_simple_computer {C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:09 on Oct 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer" C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 23:21:09 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/cozyn/Desktop/ECE\ 385/385/Lab6/Lab6_simple_computer {C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:09 on Oct 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer" C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 23:21:09 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/cozyn/Desktop/ECE\ 385/385/Lab6/Lab6_simple_computer {C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:09 on Oct 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer" C:/Users/cozyn/Desktop/ECE 385/385/Lab6/Lab6_simple_computer/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:21:09 on Oct 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 23:21:09 on Oct 08,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.tristate_MUX
# Loading work.MAR
# Loading work.PC
# Loading work.IR
# Loading work.MDR
# Loading work.ALU
# Loading work.SR1MUX
# Loading work.SR2MUX
# Loading work.ADDRMUX
# Loading work.DRMUX
# Loading work.register_file
# Loading work.R0
# Loading work.R1
# Loading work.R2
# Loading work.R3
# Loading work.R4
# Loading work.R5
# Loading work.R6
# Loading work.R7
# Loading work.condition_code
# Loading work.logic_set
# Loading work.BEN
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: cozyn  Hostname: DESKTOP-1UE9R8H  ProcessID: 5592
#           Attempting to use alternate WLF file "./wlft1mg7gt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1mg7gt
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5000 ns
add wave -position insertpoint  \
sim:/testbench/tp/my_slc/state_controller/State
restart -f; run 5000ns
add wave -position insertpoint  \
sim:/testbench/tp/my_slc/d0/ADDRADDER_output
add wave -position insertpoint  \
sim:/testbench/tp/my_slc/d0/ADDR1MUX
add wave -position insertpoint  \
sim:/testbench/tp/my_slc/d0/ADDR2MUX
restart -f; run 5000ns
add wave -position insertpoint  \
sim:/testbench/tp/my_slc/d0/pc/PCMUX
restart -f; run 5000ns
add wave -position insertpoint  \
sim:/testbench/tp/my_slc/d0/sr1mux/SR1MUX_sel
add wave -position insertpoint  \
sim:/testbench/tp/my_slc/d0/sr2mux/SR2MUX_sel
restart -f; run 5000ns
add wave -position insertpoint  \
sim:/testbench/tp/my_slc/d0/mar/LD_MAR
restart -f; run 5000ns
add wave -position insertpoint  \
sim:/testbench/tp/my_slc/d0/pc/LD_PC
restart -f; run 5000ns
# End time: 03:14:34 on Oct 09,2020, Elapsed time: 3:53:25
# Errors: 0, Warnings: 2
