// Seed: 3548252134
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    input id_3,
    input logic id_4,
    input logic id_5,
    input id_6,
    output reg id_7
);
  type_14 id_8 (
      .id_0(1 * id_0 - id_2),
      .id_1(1),
      .id_2(id_5),
      .id_3(1),
      .id_4(1'b0),
      .id_5(1)
  );
  always @(negedge 1) begin
    if (1)
      #1
      if (1) id_0 <= 1;
      else begin
        id_1 <= {1 - 1{1}};
      end
    else id_7 <= 1;
  end
  assign id_1 = 1;
  always @(posedge 1 or posedge id_2) begin
    #1 SystemTFIdentifier;
    id_7 <= 1'd0;
  end
  timeunit 1ps; defparam id_9.id_10 = id_5;
endmodule
