

================================================================
== Vitis HLS Report for 'QuantumMonteCarlo'
================================================================
* Date:           Mon Aug  9 16:04:51 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        SQA-Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu35p-fsvh2892-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   106576|   930475|  1.066 ms|  9.305 ms|  106577|  930476|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                      |                                           |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                       Instance                       |                   Module                  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_QuantumMonteCarlo_Pipeline_READ_NEW_JCOUP_fu_392  |QuantumMonteCarlo_Pipeline_READ_NEW_JCOUP  |       34|       34|   0.340 us|   0.340 us|   34|   34|       no|
        |grp_TrotterUnit_fu_399                                |TrotterUnit                                |        1|       42|  10.000 ns|   0.420 us|    1|   42|       no|
        |grp_TrotterUnit_fu_414                                |TrotterUnit                                |        1|       42|  10.000 ns|   0.420 us|    1|   42|       no|
        |grp_TrotterUnit_fu_429                                |TrotterUnit                                |        1|       42|  10.000 ns|   0.420 us|    1|   42|       no|
        |grp_TrotterUnit_fu_444                                |TrotterUnit                                |        1|       42|  10.000 ns|   0.420 us|    1|   42|       no|
        |grp_TrotterUnitFinal_fu_459                           |TrotterUnitFinal                           |        1|        9|  10.000 ns|  90.000 ns|    1|    9|       no|
        |grp_TrotterUnitFinal_fu_479                           |TrotterUnitFinal                           |        1|        9|  10.000 ns|  90.000 ns|    1|    9|       no|
        |grp_TrotterUnitFinal_fu_499                           |TrotterUnitFinal                           |        1|        9|  10.000 ns|  90.000 ns|    1|    9|       no|
        |grp_TrotterUnitFinal_fu_519                           |TrotterUnitFinal                           |        1|        9|  10.000 ns|  90.000 ns|    1|    9|       no|
        |grp_QuantumMonteCarlo_Pipeline_SHIFT_JCOUP_fu_539     |QuantumMonteCarlo_Pipeline_SHIFT_JCOUP     |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_STAGE  |   106574|   930473|  26 ~ 227|          -|          -|  4099|        no|
        | + LOOP_STEP  |       12|      176|    3 ~ 44|          -|          -|     4|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|   51367|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        0|   543|   406280|  195288|    5|
|Memory               |       32|     -|        0|       0|    -|
|Multiplexer          |        -|     -|        -|     539|    -|
|Register             |        -|     -|     4661|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       32|   543|   410941|  247194|    5|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        2|    18|       47|      56|    1|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        1|     9|       23|      28|   ~0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+-------------------------------------------+---------+-----+-------+-------+-----+
    |                       Instance                       |                   Module                  | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +------------------------------------------------------+-------------------------------------------+---------+-----+-------+-------+-----+
    |grp_QuantumMonteCarlo_Pipeline_READ_NEW_JCOUP_fu_392  |QuantumMonteCarlo_Pipeline_READ_NEW_JCOUP  |        0|    0|  28687|    108|    0|
    |grp_QuantumMonteCarlo_Pipeline_SHIFT_JCOUP_fu_539     |QuantumMonteCarlo_Pipeline_SHIFT_JCOUP     |        0|    0|     13|     57|    0|
    |grp_TrotterUnit_fu_399                                |TrotterUnit                                |        0|  128|  90316|  32897|    0|
    |grp_TrotterUnit_fu_414                                |TrotterUnit                                |        0|  128|  90316|  32897|    0|
    |grp_TrotterUnit_fu_429                                |TrotterUnit                                |        0|  128|  90316|  32897|    0|
    |grp_TrotterUnit_fu_444                                |TrotterUnit                                |        0|  128|  90316|  32897|    0|
    |grp_TrotterUnitFinal_fu_459                           |TrotterUnitFinal                           |        0|    7|   3839|  15665|    0|
    |grp_TrotterUnitFinal_fu_479                           |TrotterUnitFinal                           |        0|    7|   3839|  15665|    0|
    |grp_TrotterUnitFinal_fu_499                           |TrotterUnitFinal                           |        0|    7|   3839|  15665|    0|
    |grp_TrotterUnitFinal_fu_519                           |TrotterUnitFinal                           |        0|    7|   3839|  15665|    0|
    |control_s_axi_U                                       |control_s_axi                              |        0|    0|    832|    798|    5|
    |fmul_32ns_32ns_32_2_max_dsp_1_U101                    |fmul_32ns_32ns_32_2_max_dsp_1              |        0|    3|    128|     77|    0|
    +------------------------------------------------------+-------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                 |                                           |        0|  543| 406280| 195288|    5|
    +------------------------------------------------------+-------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+--------------+---------+---+----+-----+------+-------+------+-------------+
    |     Memory     |    Module    | BRAM_18K| FF| LUT| URAM| Words|  Bits | Banks| W*Bits*Banks|
    +----------------+--------------+---------+---+----+-----+------+-------+------+-------------+
    |JcoupLocal_0_U  |JcoupLocal_0  |        8|  0|   0|    0|     4|  32768|     1|       131072|
    |JcoupLocal_1_U  |JcoupLocal_0  |        8|  0|   0|    0|     4|  32768|     1|       131072|
    |JcoupLocal_2_U  |JcoupLocal_0  |        8|  0|   0|    0|     4|  32768|     1|       131072|
    |JcoupLocal_3_U  |JcoupLocal_0  |        8|  0|   0|    0|     4|  32768|     1|       131072|
    +----------------+--------------+---------+---+----+-----+------+-------+------+-------------+
    |Total           |              |       32|  0|   0|    0|    16| 131072|     4|       524288|
    +----------------+--------------+---------+---+----+-----+------+-------+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+------+------------+------------+
    |           Variable Name          | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+------+------------+------------+
    |add_ln219_2_fu_590_p2             |         +|   0|  0|    17|          10|           2|
    |add_ln219_4_fu_621_p2             |         +|   0|  0|    17|          10|           3|
    |add_ln219_6_fu_637_p2             |         +|   0|  0|    17|          10|           3|
    |add_ln819_1_fu_773_p2             |         +|   0|  0|    18|          11|           1|
    |add_ln819_2_fu_982_p2             |         +|   0|  0|    18|          11|           1|
    |add_ln819_3_fu_1072_p2            |         +|   0|  0|    18|          11|           1|
    |add_ln819_fu_699_p2               |         +|   0|  0|    18|          11|           1|
    |offset_1_fu_585_p2                |         +|   0|  0|    19|          12|           2|
    |offset_2_fu_821_p2                |         +|   0|  0|    19|          12|           3|
    |offset_3_fu_1030_p2               |         +|   0|  0|    19|          12|           3|
    |packOffset_5_fu_1275_p2           |         +|   0|  0|    10|           3|           1|
    |spinOffset_1_fu_897_p2            |         +|   0|  0|    14|           7|           2|
    |spinOffset_2_fu_1131_p2           |         +|   0|  0|    14|           7|           3|
    |spinOffset_3_fu_1192_p2           |         +|   0|  0|    14|           7|           3|
    |stage_2_fu_567_p2                 |         +|   0|  0|    20|          13|           1|
    |sub_ln819_1_fu_815_p2             |         -|   0|  0|  1024|        1024|        1024|
    |sub_ln819_2_fu_1024_p2            |         -|   0|  0|  1024|        1024|        1024|
    |sub_ln819_3_fu_1114_p2            |         -|   0|  0|  1024|        1024|        1024|
    |sub_ln819_fu_741_p2               |         -|   0|  0|  1024|        1024|        1024|
    |and_ln819_1_fu_874_p2             |       and|   0|  0|  1023|        1024|        1024|
    |and_ln819_2_fu_910_p2             |       and|   0|  0|  1023|        1024|        1024|
    |and_ln819_3_fu_933_p2             |       and|   0|  0|  1023|        1024|        1024|
    |and_ln819_4_fu_1143_p2            |       and|   0|  0|  1023|        1024|        1024|
    |and_ln819_5_fu_1166_p2            |       and|   0|  0|  1023|        1024|        1024|
    |and_ln819_6_fu_1204_p2            |       and|   0|  0|  1023|        1024|        1024|
    |and_ln819_7_fu_1227_p2            |       and|   0|  0|  1023|        1024|        1024|
    |and_ln819_fu_851_p2               |       and|   0|  0|  1023|        1024|        1024|
    |ap_block_state8_on_subcall_done   |       and|   0|  0|     2|           1|           1|
    |icmp_ln210_fu_561_p2              |      icmp|   0|  0|    12|          13|          13|
    |icmp_ln253_fu_1269_p2             |      icmp|   0|  0|     9|           3|           4|
    |lshr_ln819_1_fu_879_p2            |      lshr|   0|  0|  2171|        1024|        1024|
    |lshr_ln819_2_fu_915_p2            |      lshr|   0|  0|  2171|        1024|        1024|
    |lshr_ln819_3_fu_938_p2            |      lshr|   0|  0|  2171|        1024|        1024|
    |lshr_ln819_4_fu_1148_p2           |      lshr|   0|  0|  2171|        1024|        1024|
    |lshr_ln819_5_fu_1171_p2           |      lshr|   0|  0|  2171|        1024|        1024|
    |lshr_ln819_6_fu_1209_p2           |      lshr|   0|  0|  2171|        1024|        1024|
    |lshr_ln819_7_fu_1232_p2           |      lshr|   0|  0|  2171|        1024|        1024|
    |lshr_ln819_fu_856_p2              |      lshr|   0|  0|  2171|        1024|        1024|
    |ap_block_state10_on_subcall_done  |        or|   0|  0|     2|           1|           1|
    |ap_block_state11_on_subcall_done  |        or|   0|  0|     2|           1|           1|
    |or_ln819_1_fu_759_p2              |        or|   0|  0|    10|          10|           7|
    |or_ln819_2_fu_968_p2              |        or|   0|  0|    10|          10|           7|
    |or_ln819_3_fu_1058_p2             |        or|   0|  0|    10|          10|           7|
    |or_ln819_fu_685_p2                |        or|   0|  0|    10|          10|           7|
    |select_ln819_1_fu_797_p3          |    select|   0|  0|  1008|           1|           1|
    |select_ln819_2_fu_1006_p3         |    select|   0|  0|  1008|           1|           1|
    |select_ln819_3_fu_1096_p3         |    select|   0|  0|  1008|           1|           1|
    |select_ln819_fu_723_p3            |    select|   0|  0|  1008|           1|           1|
    |shl_ln819_10_fu_1104_p2           |       shl|   0|  0|  2171|           1|         897|
    |shl_ln819_2_fu_731_p2             |       shl|   0|  0|  2171|           1|         897|
    |shl_ln819_3_fu_783_p2             |       shl|   0|  0|  2171|           1|        1024|
    |shl_ln819_4_fu_805_p2             |       shl|   0|  0|  2171|           1|         897|
    |shl_ln819_6_fu_992_p2             |       shl|   0|  0|  2171|           1|        1024|
    |shl_ln819_7_fu_1014_p2            |       shl|   0|  0|  2171|           1|         897|
    |shl_ln819_9_fu_1082_p2            |       shl|   0|  0|  2171|           1|        1024|
    |shl_ln819_fu_709_p2               |       shl|   0|  0|  2171|           1|        1024|
    +----------------------------------+----------+----+---+------+------------+------------+
    |Total                             |          |   0|  0| 51367|       20698|       28246|
    +----------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |JcoupLocal_0_address0        |  14|          3|    2|          6|
    |JcoupLocal_0_ce0             |  14|          3|    1|          3|
    |JcoupLocal_0_ce1             |   9|          2|    1|          2|
    |JcoupLocal_0_we1             |   9|          2|    1|          2|
    |JcoupLocal_1_address0        |  14|          3|    2|          6|
    |JcoupLocal_1_ce0             |  14|          3|    1|          3|
    |JcoupLocal_1_ce1             |   9|          2|    1|          2|
    |JcoupLocal_1_we1             |   9|          2|    1|          2|
    |JcoupLocal_2_address0        |  14|          3|    2|          6|
    |JcoupLocal_2_ce0             |  14|          3|    1|          3|
    |JcoupLocal_2_ce1             |   9|          2|    1|          2|
    |JcoupLocal_2_we1             |   9|          2|    1|          2|
    |JcoupLocal_3_ce0             |   9|          2|    1|          2|
    |JcoupLocal_3_ce1             |   9|          2|    1|          2|
    |JcoupLocal_3_we1             |   9|          2|    1|          2|
    |Jcoup_V_TREADY_int_regslice  |   9|          2|    1|          2|
    |ap_NS_fsm                    |  65|         12|    1|         12|
    |dH_0_0_reg_371               |   9|          2|   32|         64|
    |dH_1_0_reg_361               |   9|          2|   32|         64|
    |dH_2_0_reg_351               |   9|          2|   32|         64|
    |dH_3_0_reg_341               |   9|          2|   32|         64|
    |h_address0                   |  26|          5|   12|         60|
    |packOffset_4_reg_381         |   9|          2|    3|          6|
    |stage_fu_188                 |   9|          2|   13|         26|
    |trotters_0_address0          |  26|          5|    2|         10|
    |trotters_0_ce0               |  20|          4|    1|          4|
    |trotters_0_we0               |   9|          2|    1|          2|
    |trotters_1_address0          |  26|          5|    2|         10|
    |trotters_1_ce0               |  20|          4|    1|          4|
    |trotters_1_we0               |   9|          2|    1|          2|
    |trotters_2_address0          |  26|          5|    2|         10|
    |trotters_2_ce0               |  20|          4|    1|          4|
    |trotters_2_we0               |   9|          2|    1|          2|
    |trotters_3_address0          |  26|          5|    2|         10|
    |trotters_3_ce0               |  20|          4|    1|          4|
    |trotters_3_we0               |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 539|        111|  192|        471|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+------+----+------+-----------+
    |                                Name                               |  FF  | LUT| Bits | Const Bits|
    +-------------------------------------------------------------------+------+----+------+-----------+
    |Beta_read_reg_1292                                                 |    32|   0|    32|          0|
    |ap_CS_fsm                                                          |    11|   0|    11|          0|
    |dHTunnel_reg_1305                                                  |    32|   0|    32|          0|
    |dH_0_0_reg_371                                                     |    32|   0|    32|          0|
    |dH_0_reg_1536                                                      |    32|   0|    32|          0|
    |dH_1_0_reg_361                                                     |    32|   0|    32|          0|
    |dH_1_reg_1541                                                      |    32|   0|    32|          0|
    |dH_2_0_reg_351                                                     |    32|   0|    32|          0|
    |dH_2_reg_1561                                                      |    32|   0|    32|          0|
    |dH_3_0_reg_341                                                     |    32|   0|    32|          0|
    |dH_3_reg_1581                                                      |    32|   0|    32|          0|
    |grp_QuantumMonteCarlo_Pipeline_READ_NEW_JCOUP_fu_392_ap_start_reg  |     1|   0|     1|          0|
    |grp_QuantumMonteCarlo_Pipeline_SHIFT_JCOUP_fu_539_ap_start_reg     |     1|   0|     1|          0|
    |grp_TrotterUnitFinal_fu_459_ap_start_reg                           |     1|   0|     1|          0|
    |grp_TrotterUnitFinal_fu_479_ap_start_reg                           |     1|   0|     1|          0|
    |grp_TrotterUnitFinal_fu_499_ap_start_reg                           |     1|   0|     1|          0|
    |grp_TrotterUnitFinal_fu_519_ap_start_reg                           |     1|   0|     1|          0|
    |grp_TrotterUnit_fu_399_ap_start_reg                                |     1|   0|     1|          0|
    |grp_TrotterUnit_fu_414_ap_start_reg                                |     1|   0|     1|          0|
    |grp_TrotterUnit_fu_429_ap_start_reg                                |     1|   0|     1|          0|
    |grp_TrotterUnit_fu_444_ap_start_reg                                |     1|   0|     1|          0|
    |h_load_1_reg_1431                                                  |    32|   0|    32|          0|
    |h_load_2_reg_1500                                                  |    32|   0|    32|          0|
    |h_load_reg_1345                                                    |    32|   0|    32|          0|
    |offset_reg_1333                                                    |    12|   0|    12|          0|
    |p_Result_10_reg_1469                                               |     1|   0|     1|          0|
    |p_Result_11_reg_1474                                               |     1|   0|     1|          0|
    |p_Result_12_reg_1551                                               |     1|   0|     1|          0|
    |p_Result_13_reg_1556                                               |     1|   0|     1|          0|
    |p_Result_14_reg_1571                                               |     1|   0|     1|          0|
    |p_Result_15_reg_1576                                               |     1|   0|     1|          0|
    |p_Result_9_reg_1459                                                |     1|   0|     1|          0|
    |p_Result_s_reg_1454                                                |     1|   0|     1|          0|
    |packOffset_1_reg_1350                                              |     2|   0|     2|          0|
    |packOffset_2_reg_1436                                              |     2|   0|     2|          0|
    |packOffset_3_reg_1505                                              |     2|   0|     2|          0|
    |packOffset_4_reg_381                                               |     3|   0|     3|          0|
    |packOffset_5_reg_1601                                              |     3|   0|     3|          0|
    |packOffset_reg_1379                                                |     2|   0|     2|          0|
    |shl_ln819_5_reg_1410                                               |     3|   0|    10|          7|
    |shl_ln819_8_reg_1479                                               |     3|   0|    10|          7|
    |shl_ln819_s_reg_1510                                               |     3|   0|    10|          7|
    |shl_ln_reg_1389                                                    |     3|   0|    10|          7|
    |spinOffset_1_reg_1464                                              |     7|   0|     7|          0|
    |spinOffset_2_reg_1546                                              |     7|   0|     7|          0|
    |spinOffset_3_reg_1566                                              |     7|   0|     7|          0|
    |spinOffset_reg_1447                                                |     7|   0|     7|          0|
    |stage_1_reg_1313                                                   |    13|   0|    13|          0|
    |stage_2_reg_1328                                                   |    13|   0|    13|          0|
    |stage_fu_188                                                       |    13|   0|    13|          0|
    |strmOffset_1_reg_1356                                              |     3|   0|     3|          0|
    |strmOffset_2_reg_1367                                              |     3|   0|     3|          0|
    |strmOffset_3_reg_1373                                              |     3|   0|     3|          0|
    |strmOffset_reg_1384                                                |     3|   0|     3|          0|
    |sub_ln819_1_reg_1420                                               |  1024|   0|  1024|          0|
    |sub_ln819_2_reg_1489                                               |  1024|   0|  1024|          0|
    |sub_ln819_3_reg_1520                                               |  1024|   0|  1024|          0|
    |sub_ln819_reg_1399                                                 |  1024|   0|  1024|          0|
    |tmp_1030_reg_1586                                                  |     1|   0|     1|          0|
    |trunc_ln253_reg_1590                                               |     2|   0|     2|          0|
    +-------------------------------------------------------------------+------+----+------+-----------+
    |Total                                                              |  4661|   0|  4689|         28|
    +-------------------------------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+------+------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits |  Protocol  |   Source Object   |    C Type    |
+-----------------------+-----+------+------------+-------------------+--------------+
|s_axi_control_AWVALID  |   in|     1|       s_axi|            control|         array|
|s_axi_control_AWREADY  |  out|     1|       s_axi|            control|         array|
|s_axi_control_AWADDR   |   in|    17|       s_axi|            control|         array|
|s_axi_control_WVALID   |   in|     1|       s_axi|            control|         array|
|s_axi_control_WREADY   |  out|     1|       s_axi|            control|         array|
|s_axi_control_WDATA    |   in|    32|       s_axi|            control|         array|
|s_axi_control_WSTRB    |   in|     4|       s_axi|            control|         array|
|s_axi_control_ARVALID  |   in|     1|       s_axi|            control|         array|
|s_axi_control_ARREADY  |  out|     1|       s_axi|            control|         array|
|s_axi_control_ARADDR   |   in|    17|       s_axi|            control|         array|
|s_axi_control_RVALID   |  out|     1|       s_axi|            control|         array|
|s_axi_control_RREADY   |   in|     1|       s_axi|            control|         array|
|s_axi_control_RDATA    |  out|    32|       s_axi|            control|         array|
|s_axi_control_RRESP    |  out|     2|       s_axi|            control|         array|
|s_axi_control_BVALID   |  out|     1|       s_axi|            control|         array|
|s_axi_control_BREADY   |   in|     1|       s_axi|            control|         array|
|s_axi_control_BRESP    |  out|     2|       s_axi|            control|         array|
|ap_clk                 |   in|     1|  ap_ctrl_hs|  QuantumMonteCarlo|  return value|
|ap_rst_n               |   in|     1|  ap_ctrl_hs|  QuantumMonteCarlo|  return value|
|interrupt              |  out|     1|  ap_ctrl_hs|  QuantumMonteCarlo|  return value|
|Jcoup_V_TDATA          |   in|  4096|        axis|            Jcoup_V|       pointer|
|Jcoup_V_TVALID         |   in|     1|        axis|            Jcoup_V|       pointer|
|Jcoup_V_TREADY         |  out|     1|        axis|            Jcoup_V|       pointer|
+-----------------------+-----+------+------------+-------------------+--------------+

