Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Nov  6 15:27:44 2023
| Host         : michael-Yoga-Slim-7-14ARE05 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file u96v2_sbc_mp4d_wrapper_control_sets_placed.rpt
| Design       : u96v2_sbc_mp4d_wrapper
| Device       : xczu3eg
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   551 |
|    Minimum number of control sets                        |   551 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   724 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   551 |
| >= 0 to < 4        |   179 |
| >= 4 to < 6        |    92 |
| >= 6 to < 8        |    42 |
| >= 8 to < 10       |    47 |
| >= 10 to < 12      |    15 |
| >= 12 to < 14      |    25 |
| >= 14 to < 16      |    10 |
| >= 16              |   141 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             606 |          180 |
| No           | No                    | Yes                    |              60 |           20 |
| No           | Yes                   | No                     |             355 |          224 |
| Yes          | No                    | No                     |            5017 |          791 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2458 |          528 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                  |                                                                                               Enable Signal                                                                                              |                                                                                        Set/Reset Signal                                                                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                            |                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[resp][1]_i_1_n_0                                                         |                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                            |                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/last_grant                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[1].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                            |                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/fifoaddr[3]_i_1__9_n_0                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/b_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[2].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                            |                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[3].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                            |                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rresp_i[1]_i_1_n_0                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                         |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                        | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                               |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                               |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                        | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                               |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1[0]                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                               |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                                                    |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg[0]                                                                       |                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1[0]                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                               |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                          |                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                          |                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_split/E[0]                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                                                     |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                         |                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/fifoaddr                                                     | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/fifoaddr                                                     | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/fifoaddr[3]_i_1__3_n_0                                            | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/fifoaddr[3]_i_1__3_n_0                                            | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                         |                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                         |                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                                                    |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/FSM_sequential_r_state[1]_i_1_n_0                                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                         |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/E[0]                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_bresp_i[1]_i_1_n_0                                                                 |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                         |                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/state_reg[m_valid_i]_0                                                                             | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/areset_reg_2[0]                                                                          |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.mesg_reg                                                                                         |                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/m_vector_i_reg[1025]_1                                                                             | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/areset_reg_1[0]                                                                          |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/m_vector_i_reg[1025]_0                                                                             | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/areset_reg[0]                                                                            |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/gen_wsplitter.accum_bresp                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/areset_reg_0[0]                                                                          |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                          |                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                             |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                               |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/FSM_sequential_arb_sm_cs[1]_i_1_n_0                                                                | u96v2_sbc_mp4d_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg                                   |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                               |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                             |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/ImageFilter_0/U0/bram_address[31]_i_2_n_0                                                                                                                                               |                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                               |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg                                   |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                          |                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].ier[0]_i_1_n_0                                                                                                                           |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                            | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_1_n_0                                                        |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/areset_reg                                                                                           |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/ImageFilter_0/U0/bram_data_in[2]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                        | u96v2_sbc_mp4d_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                          |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |                2 |              2 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                       | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_i_1_n_0                                      |                1 |              2 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                         |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_pipelined.state                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.state                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/FSM_sequential_w_state[2]_i_1_n_0                                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/state                                                                                         | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/state                                                                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                         |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/state                                                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[1].b_split_fifo/gen_pipelined.state                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                 |                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/state                                                                                         | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.state                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.state                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                         |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state_reg[m_valid_i]_0[0]                                           |                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0[0]                                   |                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                         |                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/E[0]                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/E[0]                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/state                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_1[0]                                   |                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/state_reg[m_valid_i]_0[0]                                           |                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[2].b_split_fifo/gen_pipelined.state                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.state                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.state                                           | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                       | u96v2_sbc_mp4d_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.state                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                 |                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[3].b_split_fifo/gen_pipelined.state                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                         |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.state                                           | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                     | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                                     | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/last_grant                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_pipelined.state_reg[1][0]                                              | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_pipelined.state_reg[1]_0[0]                                            | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_pipelined.state_reg[1]_1[0]                                            | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.state                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_pipelined.state_reg[1]_2[0]                                            | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                3 |              3 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar[0]_i_1_n_0                                                                                                       |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state                                                                         | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/state                                                                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/state                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.state                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/fifoaddr[3]_i_1__9_n_0                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.state                                           | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/state                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                         |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                           | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                         | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/gen_pipelined.state_reg[1]                                                         |                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                         | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_1_n_0                                  | u96v2_sbc_mp4d_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                     | u96v2_sbc_mp4d_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/b_reg/state                                                                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                2 |              3 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.state                                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              3 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                3 |              3 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                1 |              3 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                   | u96v2_sbc_mp4d_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                3 |              4 |         1.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                        | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/areset_reg[0]                                      |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_cnt                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/SR[0]                                              |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                      |                                                                                                                                                                                                |                4 |              4 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[2].b_split_fifo/fifoaddr[3]_i_1__1_n_0                                    | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                      | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                        | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/areset_reg_0[0]                                    |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                        | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/areset_reg_1[0]                                    |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/FSM_sequential_state_reg[1][0]                                      |                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.state_reg[2]_0[1]                              | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.mesg_reg                                       |                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/state_reg[m_valid_i][0]                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/ImageFilter_0/U0/state                                                                                                                                                                  | u96v2_sbc_mp4d_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                               |                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                               | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                              |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/ImageFilter_0/U0/next_state[3]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                         |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                          | u96v2_sbc_mp4d_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                          |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.state_reg[2]_0[1]                              | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[3].b_split_fifo/fifoaddr[3]_i_1__2_n_0                                    | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |              4 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[1].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                    | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/m_vector_i                                                                                         |                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/i___0_n_0                                                                                          |                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push188_out                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                                                             |                3 |              4 |         1.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                 |                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__20_n_0                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_acceptance_reg[0][0]                                                     | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__18_n_0                                                                     | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                     |                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__6_n_0                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/last_beat_reg                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__7_n_0                                        | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/last_beat_reg                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |              4 |         1.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__16_n_0                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/E[0]                                                                     |                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/fifoaddr[3]_i_1__15_n_0                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/areset_reg                                                   |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/rst_ps8_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                             |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/E[0]                                                                     |                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                              |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__10_n_0                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |              4 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                        |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg                                       |                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aid_match_d                                                         |                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aid_match_d                                                         | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/fifoaddr[3]_i_1__4_n_0                                             | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/last_beat_reg                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__13_n_0                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                        | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/areset_reg[0]                                      |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                        | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/areset_reg_0[0]                                    |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                        | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/areset_reg_1[0]                                    |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_cnt                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/SR[0]                                              |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |              4 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/FSM_sequential_state_reg[1][0]                                      |                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                               |                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/E[0]                                                                     |                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__5_n_0                                                        | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/fifoaddr[3]_i_1__12_n_0                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                2 |              4 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |              5 |         1.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                5 |              5 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |              5 |         1.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/fifoaddr                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/fifoaddr                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |              5 |         1.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |              5 |         1.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/b_reg/E[0]                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/E[0]                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                1 |              5 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                1 |              5 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |                1 |              5 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1024]_0[0]                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |                1 |              5 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                5 |              5 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                1 |              5 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/fifoaddr                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              5 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                         | u96v2_sbc_mp4d_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                  |                1 |              6 |         6.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                1 |              6 |         6.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/rst_ps8_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                        | u96v2_sbc_mp4d_i/rst_ps8_0_100M/U0/SEQ/seq_clr                                                                                                                                                 |                1 |              6 |         6.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              6 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                1 |              6 |         6.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                6 |              6 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                1 |              6 |         6.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              6 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                1 |              6 |         6.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                1 |              6 |         6.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              6 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |              6 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              6 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                            |                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |              6 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |              6 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                6 |              6 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                              |                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                6 |              7 |         1.17 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                        |                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[8].srl_nx1/shift_qual                                                |                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                     |                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.mesg_reg                                            |                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[8]_i_1_n_0                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                2 |              7 |         3.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                    |                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                              |                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.mesg_reg                                             |                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                        |                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                3 |              7 |         2.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[8]_i_1_n_0                                                                               | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                         |                1 |              7 |         7.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |              7 |         1.75 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                2 |              7 |         3.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                           |                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              7 |         3.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                         |                5 |              7 |         1.40 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                3 |              7 |         2.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                2 |              8 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                       | u96v2_sbc_mp4d_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                2 |              8 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                         |                3 |              8 |         2.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                         |                3 |              8 |         2.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/E[0]                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              8 |         2.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/E[0]                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                2 |              8 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                        | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                2 |              8 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              8 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                4 |              8 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                3 |              8 |         2.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                               | u96v2_sbc_mp4d_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                          |                2 |              8 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                5 |              8 |         1.60 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                4 |              8 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                8 |              8 |         1.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/E[0]                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                2 |              8 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              8 |         2.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                        | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                3 |              8 |         2.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/E[0]                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                6 |              9 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[3]                                                                                      |                                                                                                                                                                                                |                6 |              9 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[4]                                                                                      |                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/E[0]                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |              9 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                5 |              9 |         1.80 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |              9 |         2.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                3 |              9 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/E[0]                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |              9 |         2.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                7 |              9 |         1.29 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |              9 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                6 |              9 |         1.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                7 |              9 |         1.29 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                5 |              9 |         1.80 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                         |                2 |              9 |         4.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                2 |              9 |         4.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[1]                                                                                      |                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[13]                                                                                     |                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[12]                                                                                     |                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[14]                                                                                     |                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                              | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                2 |              9 |         4.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[11]                                                                                     |                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[10]                                                                                     |                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[8]                                                                                      |                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[7]                                                                                      |                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[9]                                                                                      |                                                                                                                                                                                                |                5 |              9 |         1.80 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[5]                                                                                      |                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[2]                                                                                      |                                                                                                                                                                                                |                5 |              9 |         1.80 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                      |                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[0]                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg_0                                                              |                2 |              9 |         4.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[6]                                                                                      |                                                                                                                                                                                                |                5 |              9 |         1.80 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                6 |             10 |         1.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                          | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                           |                3 |             10 |         3.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                3 |             10 |         3.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |             10 |         3.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                          |                4 |             10 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                7 |             10 |         1.43 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             10 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                4 |             10 |         2.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                2 |             10 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/ImageFilter_0/U0/bram_address[31]_i_2_n_0                                                                                                                                               | u96v2_sbc_mp4d_i/ImageFilter_0/U0/bram_address[31]_i_1_n_0                                                                                                                                     |                3 |             10 |         3.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                6 |             11 |         1.83 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                |                2 |             11 |         5.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                4 |             11 |         2.75 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                8 |             11 |         1.38 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                        |                                                                                                                                                                                                |                2 |             11 |         5.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                3 |             12 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |             12 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                               |                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                               |                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                               |                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                           |                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                        |                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                        |                                                                                                                                                                                                |                7 |             12 |         1.71 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |             12 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                  |                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                        |                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |             12 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |             12 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |             12 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                2 |             12 |         6.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |             12 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                        |                                                                                                                                                                                                |                6 |             12 |         2.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                               |                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |             12 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_len_qq                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |             13 |         3.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                             | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                3 |             13 |         4.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/ImageFilter_0/U0/bram_data_in[31]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                |                4 |             13 |         3.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_len_qq                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |             13 |         4.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                5 |             13 |         2.60 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                1 |             14 |        14.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |             14 |         4.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                4 |             14 |         3.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                6 |             14 |         2.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |             14 |         4.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                1 |             14 |        14.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                8 |             15 |         1.88 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                5 |             15 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |               12 |             15 |         1.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |               13 |             15 |         1.15 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                 |                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                   | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                6 |             16 |         2.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |             16 |         5.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/ImageFilter_0/U0/processed_data[31]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                  |                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                 |                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg_reg[1]_0                              |                                                                                                                                                                                                |                9 |             17 |         1.89 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                      | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                7 |             17 |         2.43 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                            | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                         |                5 |             17 |         3.40 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.mesg_reg_reg[2]_0                              |                                                                                                                                                                                                |               10 |             17 |         1.70 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/active_id                                                    |                                                                                                                                                                                                |               11 |             17 |         1.55 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.mesg_reg_reg[3]_0                              |                                                                                                                                                                                                |               10 |             17 |         1.70 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.mesg_reg_reg[1]_0                              |                                                                                                                                                                                                |                8 |             17 |         2.12 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                 |                                                                                                                                                                                                |                5 |             17 |         3.40 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg_reg[2]_0                              |                                                                                                                                                                                                |                9 |             17 |         1.89 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/active_id                                                    |                                                                                                                                                                                                |                8 |             17 |         2.12 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg_reg[3]_0                              |                                                                                                                                                                                                |               10 |             17 |         1.70 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                        |                                                                                                                                                                                                |                3 |             17 |         5.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                           |                                                                                                                                                                                                |               10 |             18 |         1.80 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                                                |               10 |             18 |         1.80 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                           | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                7 |             19 |         2.71 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                           |                                                                                                                                                                                                |                4 |             19 |         4.75 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                 | u96v2_sbc_mp4d_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                          |                4 |             19 |         4.75 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                |                4 |             19 |         4.75 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                2 |             19 |         9.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                             |                                                                                                                                                                                                |                3 |             20 |         6.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                      |                                                                                                                                                                                                |                7 |             20 |         2.86 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                                                                                |                6 |             23 |         3.83 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                          |                                                                                                                                                                                                |                4 |             23 |         5.75 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                          |                                                                                                                                                                                                |                4 |             23 |         5.75 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                          |                                                                                                                                                                                                |                3 |             23 |         7.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                                                                                |                8 |             23 |         2.88 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                                                                                |                8 |             23 |         2.88 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                          |                                                                                                                                                                                                |                3 |             23 |         7.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                                                                                |                6 |             23 |         3.83 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                7 |             24 |         3.43 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                7 |             24 |         3.43 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                         |                6 |             24 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                    |                                                                                                                                                                                                |                5 |             24 |         4.80 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                       | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                5 |             24 |         4.80 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                    |                                                                                                                                                                                                |                4 |             24 |         6.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |               15 |             24 |         1.60 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                5 |             26 |         5.20 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               13 |             29 |         2.23 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |             30 |        10.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/ImageFilter_0/U0/image_current_address[31]_i_2_n_0                                                                                                                                      | u96v2_sbc_mp4d_i/ImageFilter_0/U0/image_current_address[31]_i_1_n_0                                                                                                                            |                4 |             30 |         7.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/gen_wsplitter.aw_split_state_reg                                                          |                                                                                                                                                                                                |               14 |             30 |         2.14 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push188_out                                                                       |                                                                                                                                                                                                |               15 |             31 |         2.07 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                           |                                                                                                                                                                                                |                5 |             32 |         6.40 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                           |                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                               |                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                |                2 |             32 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/ImageFilter_0/U0/image_data_end[31]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                          |                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                           |                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                          |                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                           |                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                7 |             32 |         4.57 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                           |                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                              | u96v2_sbc_mp4d_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                7 |             32 |         4.57 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                           |                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                            |                                                                                                                                                                                                |                6 |             33 |         5.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                |                7 |             33 |         4.71 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                5 |             33 |         6.60 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                |                6 |             33 |         5.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                            |                                                                                                                                                                                                |                6 |             33 |         5.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |             34 |        11.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                4 |             34 |         8.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                      |                                                                                                                                                                                                |               14 |             34 |         2.43 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |               12 |             35 |         2.92 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                            |                                                                                                                                                                                                |               13 |             37 |         2.85 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                |               12 |             37 |         3.08 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                    | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |             41 |        13.67 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |             42 |        14.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/m_vector_i                                                                                    |                                                                                                                                                                                                |               14 |             43 |         3.07 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/i___0_n_0                                                                                     |                                                                                                                                                                                                |               14 |             43 |         3.07 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |             45 |        11.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                |                3 |             48 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                |                3 |             48 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                     | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                6 |             50 |         8.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                     | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                5 |             51 |        10.20 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                     | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |             56 |        14.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                6 |             57 |         9.50 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___0_n_0                                                                                 |                                                                                                                                                                                                |               16 |             58 |         3.62 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                |                                                                                                                                                                                                |               16 |             58 |         3.62 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          | u96v2_sbc_mp4d_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                      |               20 |             60 |         3.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                |                4 |             64 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___0_n_0                                                                                 |                                                                                                                                                                                                |               19 |             66 |         3.47 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                |                                                                                                                                                                                                |               17 |             66 |         3.88 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/m_vector_i                                                                                    |                                                                                                                                                                                                |               24 |             66 |         2.75 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/i___0_n_0                                                                                     |                                                                                                                                                                                                |               24 |             66 |         2.75 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                6 |             68 |        11.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                7 |             68 |         9.71 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                6 |             68 |        11.33 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                  |                                                                                                                                                                                                |               17 |             70 |         4.12 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                                                                                |               16 |             70 |         4.38 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i                                                          |                                                                                                                                                                                                |               16 |             71 |         4.44 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/i___0_n_0                                                           |                                                                                                                                                                                                |               21 |             71 |         3.38 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/state_reg[s_ready_i]_0[0]                                           |                                                                                                                                                                                                |               28 |             71 |         2.54 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                     |                                                                                                                                                                                                |               19 |             73 |         3.84 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                                                                                |               17 |             73 |         4.29 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state_reg[s_ready_i]_0[0]                                           |                                                                                                                                                                                                |               38 |             78 |         2.05 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i                                                          |                                                                                                                                                                                                |               22 |             78 |         3.55 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/i___0_n_0                                                           |                                                                                                                                                                                                |               24 |             78 |         3.25 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                |                5 |             80 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                |                5 |             80 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                         |                                                                                                                                                                                                |               21 |             82 |         3.90 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                       |                                                                                                                                                                                                |               23 |             82 |         3.57 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                       |                                                                                                                                                                                                |               17 |             85 |         5.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                         |                                                                                                                                                                                                |               18 |             85 |         4.72 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[148].srl_nx1/push                                             |                                                                                                                                                                                                |               29 |            132 |         4.55 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/E[0]                                                                       |                                                                                                                                                                                                |               27 |            132 |         4.89 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_srls[148].srl_nx1/push                                             |                                                                                                                                                                                                |               27 |            132 |         4.89 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                |                                                                                                                                                                                                |               94 |            132 |         1.40 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[148].srl_nx1/push                                             |                                                                                                                                                                                                |               27 |            132 |         4.89 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_burst_continue_reg[3]_inv_n_0                                                     |                                                                                                                                                                                                |               97 |            132 |         1.36 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_burst_continue_reg[2]_inv_n_0                                                     |                                                                                                                                                                                                |               94 |            132 |         1.40 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/gen_srls[148].srl_nx1/push                                             |                                                                                                                                                                                                |               30 |            132 |         4.40 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_burst_continue_reg[1]_inv_n_0                                                     |                                                                                                                                                                                                |               97 |            132 |         1.36 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[1].rlast_i_reg[1][0]                                       |                                                                                                                                                                                                |               29 |            132 |         4.55 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[3].rlast_i_reg[3][0]                                       |                                                                                                                                                                                                |               30 |            132 |         4.40 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[2].rlast_i_reg[2][0]                                       |                                                                                                                                                                                                |               27 |            132 |         4.89 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/r_payld_reg                                                   |                                                                                                                                                                                                |              110 |            133 |         1.21 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                             |                                                                                                                                                                                                |               43 |            135 |         3.14 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                                                |               45 |            145 |         3.22 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2064]_i_1_n_0                                                                                                           |                                                                                                                                                                                                |               47 |            145 |         3.09 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[223].srl_nx1/push                                                                |                                                                                                                                                                                                |               22 |            146 |         6.64 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state_reg[1]_2[0]                                               |                                                                                                                                                                                                |               22 |            146 |         6.64 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1186]_i_1_n_0                                                                                                           |                                                                                                                                                                                                |               41 |            147 |         3.59 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                                                |               41 |            147 |         3.59 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |               11 |            149 |        13.55 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                |               10 |            160 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                |               11 |            176 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                |               11 |            176 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                |               11 |            176 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                |               11 |            176 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 | u96v2_sbc_mp4d_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                |               12 |            192 |        16.00 |
|  u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                          |                                                                                                                                                                                                |              180 |            610 |         3.39 |
+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


