;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 36
	MOV 300, 90
	DAT #30, #9
	DJN @-130, 9
	JMZ -0, <901
	ADD 6, 21
	SLT -30, 904
	SLT 60, 9
	SUB 300, -290
	ADD 3, @420
	SPL 0, <402
	SPL 0, <402
	SUB -207, <-120
	SLT #861, <50
	ADD #861, <50
	MOV <0, @2
	SUB -207, <-120
	DAT #-130, #9
	SUB @-127, 100
	SUB @-127, 100
	SPL -207, @-120
	SPL 0, @402
	SUB #300, <-47
	SLT #861, <50
	SPL 0, <-742
	SLT #861, <50
	SLT #861, <50
	SUB #51, 11
	CMP -207, <-120
	ADD <670, <1
	ADD -130, 9
	DAT #-130, #9
	ADD <670, <1
	ADD -130, 9
	JMZ <303, 0
	SUB 20, @32
	SLT 210, 60
	SUB @0, @2
	SUB @0, @2
	ADD 210, 36
	SLT 210, 60
	SUB #51, 11
	SUB #72, @203
	SPL 0, <402
	SPL 0, <402
	MOV -1, <-20
	DJN -1, @-20
