1 sort bitvec 1
2 input 1 reset
3 input 1 in
4 state 1 delay ; @[Inverter.scala 25:17]
; _resetCount.init
5 zero 1
6 state 1 _resetCount
7 init 1 6 5 ; @[Inverter.scala 27:6]
8 neq 1 4 3 ; @[Inverter.scala 34:14]
9 not 1 2 ; @[Inverter.scala 34:9]
10 not 1 8 ; @[Inverter.scala 34:9]
11 one 1
12 ugte 1 6 11
13 not 1 12
14 implies 1 9 8
15 not 1 14
16 bad 15 ; assert @[Inverter.scala 34:9]
17 implies 1 13 2
18 constraint 17 ; _resetActive
; delay.next
19 next 1 4 3
; _resetCount.next
20 sort bitvec 2
21 uext 20 6 1
22 one 1
23 uext 20 22 1
24 add 20 21 23
25 slice 1 24 0 0
26 ite 1 13 25 6
27 next 1 6 26
