<?xml version='1.0' encoding='utf-8'?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en">
  <id>https://aazw.github.io/github-trending-feeds/feeds/verilog/daily.atom</id>
  <title>GitHub Trending - verilog (daily)</title>
  <link href="https://aazw.github.io/github-trending-feeds/feeds/verilog/daily.atom" rel="self" />
  <link href="https://aazw.github.io/github-trending-feeds/" rel="alternate" />
  <updated>2024-12-27T11:32:55+00:00</updated>
  <author>
    <name>aazw</name>
  </author>
  <entry>
    <id>https://github.com/vortexgpgpu/vortex#1735299175</id>
    <title>https://github.com/vortexgpgpu/vortex</title>
    <link href="https://github.com/vortexgpgpu/vortex" />
    <updated>2024-12-27T11:32:55+00:00</updated>
    <content type="text" />
  </entry>
  <entry>
    <id>https://github.com/alexforencich/verilog-ethernet#1735299175</id>
    <title>https://github.com/alexforencich/verilog-ethernet</title>
    <link href="https://github.com/alexforencich/verilog-ethernet" />
    <updated>2024-12-27T11:32:55+00:00</updated>
    <content type="text">Verilog Ethernet components for FPGA implementation</content>
  </entry>
  <entry>
    <id>https://github.com/analogdevicesinc/hdl#1735299175</id>
    <title>https://github.com/analogdevicesinc/hdl</title>
    <link href="https://github.com/analogdevicesinc/hdl" />
    <updated>2024-12-27T11:32:55+00:00</updated>
    <content type="text">HDL libraries and projects</content>
  </entry>
  <entry>
    <id>https://github.com/The-OpenROAD-Project/OpenROAD#1735299175</id>
    <title>https://github.com/The-OpenROAD-Project/OpenROAD</title>
    <link href="https://github.com/The-OpenROAD-Project/OpenROAD" />
    <updated>2024-12-27T11:32:55+00:00</updated>
    <content type="text">OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/</content>
  </entry>
  <entry>
    <id>https://github.com/chipsalliance/synlig#1735299175</id>
    <title>https://github.com/chipsalliance/synlig</title>
    <link href="https://github.com/chipsalliance/synlig" />
    <updated>2024-12-27T11:32:55+00:00</updated>
    <content type="text">SystemVerilog synthesis tool</content>
  </entry>
</feed>