Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Sat May 24 21:58:00 2025
| Host         : LAPTOP-7GKHMVFU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-csg325
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                102         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
SYNTH-10   Warning           Wide multiplier                            3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (102)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (269)
5. checking no_input_delay (5)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (102)
--------------------------
 There are 102 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (269)
--------------------------------------------------
 There are 269 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.793        0.000                      0                  377        0.143        0.000                      0                  377        4.500        0.000                       0                   218  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
lcd_inst/lcd_clk_pll/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0               {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0               {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
lcd_inst/lcd_clk_pll/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                     3.793        0.000                      0                  377        0.143        0.000                      0                  377        4.500        0.000                       0                   214  
  clkfbout_clk_wiz_0                                                                                                                                                                17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  lcd_inst/lcd_clk_pll/inst/clk_in1
  To Clock:  lcd_inst/lcd_clk_pll/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lcd_inst/lcd_clk_pll/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { lcd_inst/lcd_clk_pll/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.793ns  (required time - arrival time)
  Source:                 lcd_inst/cmd_ndata_writer/data_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_inst/cmd_ndata_writer/FSM_sequential_fill_display_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.195ns  (logic 3.169ns (51.156%)  route 3.026ns (48.844%))
  Logic Levels:           10  (CARRY4=8 LUT4=2)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 11.506 - 10.000 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.537     1.537    lcd_inst/cmd_ndata_writer/CLK
    SLICE_X8Y75          FDCE                                         r  lcd_inst/cmd_ndata_writer/data_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.478     2.015 r  lcd_inst/cmd_ndata_writer/data_count_reg[1]/Q
                         net (fo=1, routed)           0.704     2.719    lcd_inst/cmd_ndata_writer/data_count_reg_n_0_[1]
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     3.546 r  lcd_inst/cmd_ndata_writer/fill_display_state2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.546    lcd_inst/cmd_ndata_writer/fill_display_state2_carry_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.660 r  lcd_inst/cmd_ndata_writer/fill_display_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.660    lcd_inst/cmd_ndata_writer/fill_display_state2_carry__0_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.774 r  lcd_inst/cmd_ndata_writer/fill_display_state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.774    lcd_inst/cmd_ndata_writer/fill_display_state2_carry__1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.888 r  lcd_inst/cmd_ndata_writer/fill_display_state2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.888    lcd_inst/cmd_ndata_writer/fill_display_state2_carry__2_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.002 r  lcd_inst/cmd_ndata_writer/fill_display_state2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.002    lcd_inst/cmd_ndata_writer/fill_display_state2_carry__3_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.116 r  lcd_inst/cmd_ndata_writer/fill_display_state2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.116    lcd_inst/cmd_ndata_writer/fill_display_state2_carry__4_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.450 r  lcd_inst/cmd_ndata_writer/fill_display_state2_carry__5/O[1]
                         net (fo=3, routed)           0.991     5.441    lcd_inst/cmd_ndata_writer/in4[26]
    SLICE_X10Y79         LUT4 (Prop_lut4_I3_O)        0.303     5.744 r  lcd_inst/cmd_ndata_writer/fill_display_state1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.744    lcd_inst/cmd_ndata_writer/fill_display_state1_carry__2_i_7_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.277 r  lcd_inst/cmd_ndata_writer/fill_display_state1_carry__2/CO[3]
                         net (fo=1, routed)           1.330     7.608    lcd_inst/cmd_ndata_writer/fill_display_state1_carry__2_n_0
    SLICE_X5Y91          LUT4 (Prop_lut4_I0_O)        0.124     7.732 r  lcd_inst/cmd_ndata_writer/FSM_sequential_fill_display_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.732    lcd_inst/cmd_ndata_writer/FSM_sequential_fill_display_state[1]_i_1_n_0
    SLICE_X5Y91          FDCE                                         r  lcd_inst/cmd_ndata_writer/FSM_sequential_fill_display_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.457    11.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.506    11.506    lcd_inst/cmd_ndata_writer/CLK
    SLICE_X5Y91          FDCE                                         r  lcd_inst/cmd_ndata_writer/FSM_sequential_fill_display_state_reg[1]/C
                         clock pessimism              0.078    11.584    
                         clock uncertainty           -0.088    11.496    
    SLICE_X5Y91          FDCE (Setup_fdce_C_D)        0.029    11.525    lcd_inst/cmd_ndata_writer/FSM_sequential_fill_display_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.525    
                         arrival time                          -7.732    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             4.387ns  (required time - arrival time)
  Source:                 lcd_inst/init_rom_addr_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_inst/cmd_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.505ns  (logic 1.215ns (22.071%)  route 4.290ns (77.929%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 11.507 - 10.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.558     1.558    lcd_inst/clk_out1
    SLICE_X9Y98          FDCE                                         r  lcd_inst/init_rom_addr_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.456     2.014 f  lcd_inst/init_rom_addr_reg_rep[3]/Q
                         net (fo=58, routed)          2.026     4.040    lcd_inst/init_rom_addr_reg_rep_n_0_[3]
    SLICE_X6Y101         LUT6 (Prop_lut6_I1_O)        0.124     4.164 r  lcd_inst/p_0_out_inferred__3/cmd_data[1]_i_7/O
                         net (fo=1, routed)           0.680     4.844    lcd_inst/p_0_out_inferred__3/cmd_data[1]_i_7_n_0
    SLICE_X6Y101         LUT5 (Prop_lut5_I0_O)        0.124     4.968 r  lcd_inst/p_0_out_inferred__3/cmd_data[1]_i_4/O
                         net (fo=1, routed)           0.000     4.968    lcd_inst/p_0_out_inferred__3/cmd_data[1]_i_4_n_0
    SLICE_X6Y101         MUXF7 (Prop_muxf7_I1_O)      0.214     5.182 r  lcd_inst/p_0_out_inferred__3/cmd_data_reg[1]_i_2/O
                         net (fo=1, routed)           0.877     6.059    lcd_inst/p_0_out_inferred__3/cmd_data_reg[1]_i_2_n_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I1_O)        0.297     6.356 r  lcd_inst/cmd_data[1]_i_1/O
                         net (fo=1, routed)           0.707     7.063    lcd_inst/p_1_in[1]
    SLICE_X4Y96          FDCE                                         r  lcd_inst/cmd_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.457    11.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.507    11.507    lcd_inst/clk_out1
    SLICE_X4Y96          FDCE                                         r  lcd_inst/cmd_data_reg[1]/C
                         clock pessimism              0.078    11.585    
                         clock uncertainty           -0.088    11.497    
    SLICE_X4Y96          FDCE (Setup_fdce_C_D)       -0.047    11.450    lcd_inst/cmd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         11.450    
                         arrival time                          -7.063    
  -------------------------------------------------------------------
                         slack                                  4.387    

Slack (MET) :             4.461ns  (required time - arrival time)
  Source:                 lcd_inst/init_rom_addr_reg_rep[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_inst/cmd_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 1.518ns (28.028%)  route 3.898ns (71.972%))
  Logic Levels:           4  (LUT5=3 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 11.507 - 10.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.558     1.558    lcd_inst/clk_out1
    SLICE_X10Y98         FDCE                                         r  lcd_inst/init_rom_addr_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDCE (Prop_fdce_C_Q)         0.518     2.076 f  lcd_inst/init_rom_addr_reg_rep[5]/Q
                         net (fo=54, routed)          1.971     4.047    lcd_inst/init_rom_addr_reg_rep_n_0_[5]
    SLICE_X6Y100         LUT5 (Prop_lut5_I0_O)        0.153     4.200 r  lcd_inst/p_0_out_inferred__3/cmd_data[14]_i_5/O
                         net (fo=3, routed)           0.479     4.679    lcd_inst/p_0_out_inferred__3/cmd_data[14]_i_5_n_0
    SLICE_X5Y101         LUT5 (Prop_lut5_I3_O)        0.331     5.010 r  lcd_inst/p_0_out_inferred__3/cmd_data[9]_i_4/O
                         net (fo=1, routed)           0.000     5.010    lcd_inst/p_0_out_inferred__3/cmd_data[9]_i_4_n_0
    SLICE_X5Y101         MUXF7 (Prop_muxf7_I1_O)      0.217     5.227 r  lcd_inst/p_0_out_inferred__3/cmd_data_reg[9]_i_2/O
                         net (fo=1, routed)           0.929     6.156    lcd_inst/p_0_out_inferred__3/cmd_data_reg[9]_i_2_n_0
    SLICE_X5Y96          LUT5 (Prop_lut5_I1_O)        0.299     6.455 r  lcd_inst/cmd_data[9]_i_1/O
                         net (fo=1, routed)           0.519     6.974    lcd_inst/p_1_in[9]
    SLICE_X4Y96          FDCE                                         r  lcd_inst/cmd_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.457    11.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.507    11.507    lcd_inst/clk_out1
    SLICE_X4Y96          FDCE                                         r  lcd_inst/cmd_data_reg[9]/C
                         clock pessimism              0.078    11.585    
                         clock uncertainty           -0.088    11.497    
    SLICE_X4Y96          FDCE (Setup_fdce_C_D)       -0.062    11.435    lcd_inst/cmd_data_reg[9]
  -------------------------------------------------------------------
                         required time                         11.435    
                         arrival time                          -6.974    
  -------------------------------------------------------------------
                         slack                                  4.461    

Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 lcd_inst/delay_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_inst/delay_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 0.952ns (18.824%)  route 4.105ns (81.176%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.555     1.555    lcd_inst/clk_out1
    SLICE_X9Y90          FDCE                                         r  lcd_inst/delay_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDCE (Prop_fdce_C_Q)         0.456     2.011 r  lcd_inst/delay_counter_reg[5]/Q
                         net (fo=3, routed)           1.075     3.086    lcd_inst/delay_counter_reg_n_0_[5]
    SLICE_X10Y89         LUT4 (Prop_lut4_I0_O)        0.124     3.210 r  lcd_inst/delay_counter[31]_i_15/O
                         net (fo=1, routed)           0.733     3.943    lcd_inst/delay_counter[31]_i_15_n_0
    SLICE_X10Y92         LUT6 (Prop_lut6_I3_O)        0.124     4.067 r  lcd_inst/delay_counter[31]_i_12/O
                         net (fo=3, routed)           0.665     4.732    lcd_inst/delay_counter[31]_i_12_n_0
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.124     4.856 r  lcd_inst/delay_counter[31]_i_8/O
                         net (fo=34, routed)          0.712     5.568    lcd_inst/cmd_writer/state_reg[0]_1
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     5.692 r  lcd_inst/cmd_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.920     6.612    lcd_inst/delay_counter
    SLICE_X9Y89          FDCE                                         r  lcd_inst/delay_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.457    11.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.438    11.438    lcd_inst/clk_out1
    SLICE_X9Y89          FDCE                                         r  lcd_inst/delay_counter_reg[2]/C
                         clock pessimism              0.092    11.530    
                         clock uncertainty           -0.088    11.442    
    SLICE_X9Y89          FDCE (Setup_fdce_C_CE)      -0.205    11.237    lcd_inst/delay_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.237    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                  4.624    

Slack (MET) :             4.664ns  (required time - arrival time)
  Source:                 lcd_inst/init_rom_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_inst/write_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.038ns  (logic 1.303ns (25.863%)  route 3.735ns (74.137%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 11.507 - 10.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.558     1.558    lcd_inst/clk_out1
    SLICE_X10Y97         FDCE                                         r  lcd_inst/init_rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDCE (Prop_fdce_C_Q)         0.518     2.076 r  lcd_inst/init_rom_addr_reg[7]/Q
                         net (fo=57, routed)          1.523     3.599    lcd_inst/init_rom_addr_reg_n_0_[7]
    SLICE_X9Y97          LUT6 (Prop_lut6_I0_O)        0.124     3.723 r  lcd_inst/p_0_out_inferred__2/write_data[6]_i_10/O
                         net (fo=1, routed)           0.000     3.723    lcd_inst/p_0_out_inferred__2/write_data[6]_i_10_n_0
    SLICE_X9Y97          MUXF7 (Prop_muxf7_I0_O)      0.212     3.935 r  lcd_inst/p_0_out_inferred__2/write_data_reg[6]_i_5/O
                         net (fo=1, routed)           0.649     4.583    lcd_inst/p_0_out_inferred__2/write_data_reg[6]_i_5_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I3_O)        0.299     4.882 r  lcd_inst/p_0_out_inferred__2/write_data[6]_i_2/O
                         net (fo=1, routed)           0.955     5.838    lcd_inst/p_0_out_inferred__2/write_data[6]_i_2_n_0
    SLICE_X5Y95          LUT5 (Prop_lut5_I0_O)        0.150     5.988 r  lcd_inst/write_data[6]_i_1/O
                         net (fo=1, routed)           0.609     6.596    lcd_inst/write_data[6]_i_1_n_0
    SLICE_X6Y95          FDCE                                         r  lcd_inst/write_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.457    11.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.507    11.507    lcd_inst/clk_out1
    SLICE_X6Y95          FDCE                                         r  lcd_inst/write_data_reg[6]/C
                         clock pessimism              0.078    11.585    
                         clock uncertainty           -0.088    11.497    
    SLICE_X6Y95          FDCE (Setup_fdce_C_D)       -0.236    11.261    lcd_inst/write_data_reg[6]
  -------------------------------------------------------------------
                         required time                         11.261    
                         arrival time                          -6.596    
  -------------------------------------------------------------------
                         slack                                  4.664    

Slack (MET) :             4.685ns  (required time - arrival time)
  Source:                 lcd_inst/delay_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_inst/state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 0.952ns (19.046%)  route 4.046ns (80.954%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.555     1.555    lcd_inst/clk_out1
    SLICE_X9Y90          FDCE                                         r  lcd_inst/delay_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDCE (Prop_fdce_C_Q)         0.456     2.011 f  lcd_inst/delay_counter_reg[5]/Q
                         net (fo=3, routed)           1.075     3.086    lcd_inst/delay_counter_reg_n_0_[5]
    SLICE_X10Y89         LUT4 (Prop_lut4_I0_O)        0.124     3.210 f  lcd_inst/delay_counter[31]_i_15/O
                         net (fo=1, routed)           0.733     3.943    lcd_inst/delay_counter[31]_i_15_n_0
    SLICE_X10Y92         LUT6 (Prop_lut6_I3_O)        0.124     4.067 f  lcd_inst/delay_counter[31]_i_12/O
                         net (fo=3, routed)           0.665     4.732    lcd_inst/delay_counter[31]_i_12_n_0
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.124     4.856 f  lcd_inst/delay_counter[31]_i_8/O
                         net (fo=34, routed)          0.899     5.755    lcd_inst/cmd_writer/state_reg[0]_1
    SLICE_X9Y95          LUT6 (Prop_lut6_I1_O)        0.124     5.879 r  lcd_inst/cmd_writer/state[4]_i_1/O
                         net (fo=5, routed)           0.674     6.553    lcd_inst/state
    SLICE_X9Y93          FDCE                                         r  lcd_inst/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.457    11.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.440    11.440    lcd_inst/clk_out1
    SLICE_X9Y93          FDCE                                         r  lcd_inst/state_reg[1]/C
                         clock pessimism              0.092    11.532    
                         clock uncertainty           -0.088    11.444    
    SLICE_X9Y93          FDCE (Setup_fdce_C_CE)      -0.205    11.239    lcd_inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.239    
                         arrival time                          -6.553    
  -------------------------------------------------------------------
                         slack                                  4.685    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 lcd_inst/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_inst/init_rom_addr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 0.996ns (20.017%)  route 3.980ns (79.983%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.557     1.557    lcd_inst/clk_out1
    SLICE_X8Y95          FDCE                                         r  lcd_inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDCE (Prop_fdce_C_Q)         0.518     2.075 f  lcd_inst/state_reg[2]/Q
                         net (fo=84, routed)          2.040     4.115    lcd_inst/state_reg_n_0_[2]
    SLICE_X5Y96          LUT3 (Prop_lut3_I1_O)        0.152     4.267 f  lcd_inst/init_rom_addr[9]_i_5/O
                         net (fo=4, routed)           0.584     4.850    lcd_inst/cmd_data_writer/init_rom_addr_reg_rep[1]_1
    SLICE_X6Y94          LUT6 (Prop_lut6_I4_O)        0.326     5.176 r  lcd_inst/cmd_data_writer/init_rom_addr[9]_i_1/O
                         net (fo=18, routed)          1.356     6.533    lcd_inst/init_rom_addr
    SLICE_X9Y98          FDCE                                         r  lcd_inst/init_rom_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.457    11.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.441    11.441    lcd_inst/clk_out1
    SLICE_X9Y98          FDCE                                         r  lcd_inst/init_rom_addr_reg[3]/C
                         clock pessimism              0.092    11.533    
                         clock uncertainty           -0.088    11.445    
    SLICE_X9Y98          FDCE (Setup_fdce_C_CE)      -0.205    11.240    lcd_inst/init_rom_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         11.240    
                         arrival time                          -6.533    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 lcd_inst/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_inst/init_rom_addr_reg_rep[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 0.996ns (20.017%)  route 3.980ns (79.983%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.557     1.557    lcd_inst/clk_out1
    SLICE_X8Y95          FDCE                                         r  lcd_inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDCE (Prop_fdce_C_Q)         0.518     2.075 f  lcd_inst/state_reg[2]/Q
                         net (fo=84, routed)          2.040     4.115    lcd_inst/state_reg_n_0_[2]
    SLICE_X5Y96          LUT3 (Prop_lut3_I1_O)        0.152     4.267 f  lcd_inst/init_rom_addr[9]_i_5/O
                         net (fo=4, routed)           0.584     4.850    lcd_inst/cmd_data_writer/init_rom_addr_reg_rep[1]_1
    SLICE_X6Y94          LUT6 (Prop_lut6_I4_O)        0.326     5.176 r  lcd_inst/cmd_data_writer/init_rom_addr[9]_i_1/O
                         net (fo=18, routed)          1.356     6.533    lcd_inst/init_rom_addr
    SLICE_X9Y98          FDCE                                         r  lcd_inst/init_rom_addr_reg_rep[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.457    11.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.441    11.441    lcd_inst/clk_out1
    SLICE_X9Y98          FDCE                                         r  lcd_inst/init_rom_addr_reg_rep[3]/C
                         clock pessimism              0.092    11.533    
                         clock uncertainty           -0.088    11.445    
    SLICE_X9Y98          FDCE (Setup_fdce_C_CE)      -0.205    11.240    lcd_inst/init_rom_addr_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         11.240    
                         arrival time                          -6.533    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 lcd_inst/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_inst/init_rom_addr_reg_rep[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 0.996ns (20.017%)  route 3.980ns (79.983%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.557     1.557    lcd_inst/clk_out1
    SLICE_X8Y95          FDCE                                         r  lcd_inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDCE (Prop_fdce_C_Q)         0.518     2.075 f  lcd_inst/state_reg[2]/Q
                         net (fo=84, routed)          2.040     4.115    lcd_inst/state_reg_n_0_[2]
    SLICE_X5Y96          LUT3 (Prop_lut3_I1_O)        0.152     4.267 f  lcd_inst/init_rom_addr[9]_i_5/O
                         net (fo=4, routed)           0.584     4.850    lcd_inst/cmd_data_writer/init_rom_addr_reg_rep[1]_1
    SLICE_X6Y94          LUT6 (Prop_lut6_I4_O)        0.326     5.176 r  lcd_inst/cmd_data_writer/init_rom_addr[9]_i_1/O
                         net (fo=18, routed)          1.356     6.533    lcd_inst/init_rom_addr
    SLICE_X9Y98          FDCE                                         r  lcd_inst/init_rom_addr_reg_rep[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.457    11.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.441    11.441    lcd_inst/clk_out1
    SLICE_X9Y98          FDCE                                         r  lcd_inst/init_rom_addr_reg_rep[4]/C
                         clock pessimism              0.092    11.533    
                         clock uncertainty           -0.088    11.445    
    SLICE_X9Y98          FDCE (Setup_fdce_C_CE)      -0.205    11.240    lcd_inst/init_rom_addr_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         11.240    
                         arrival time                          -6.533    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.768ns  (required time - arrival time)
  Source:                 lcd_inst/delay_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_inst/delay_counter_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.952ns (19.372%)  route 3.962ns (80.628%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.555     1.555    lcd_inst/clk_out1
    SLICE_X9Y90          FDCE                                         r  lcd_inst/delay_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDCE (Prop_fdce_C_Q)         0.456     2.011 r  lcd_inst/delay_counter_reg[5]/Q
                         net (fo=3, routed)           1.075     3.086    lcd_inst/delay_counter_reg_n_0_[5]
    SLICE_X10Y89         LUT4 (Prop_lut4_I0_O)        0.124     3.210 r  lcd_inst/delay_counter[31]_i_15/O
                         net (fo=1, routed)           0.733     3.943    lcd_inst/delay_counter[31]_i_15_n_0
    SLICE_X10Y92         LUT6 (Prop_lut6_I3_O)        0.124     4.067 r  lcd_inst/delay_counter[31]_i_12/O
                         net (fo=3, routed)           0.665     4.732    lcd_inst/delay_counter[31]_i_12_n_0
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.124     4.856 r  lcd_inst/delay_counter[31]_i_8/O
                         net (fo=34, routed)          0.712     5.568    lcd_inst/cmd_writer/state_reg[0]_1
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.124     5.692 r  lcd_inst/cmd_writer/delay_counter[31]_i_1/O
                         net (fo=32, routed)          0.777     6.469    lcd_inst/delay_counter
    SLICE_X9Y91          FDCE                                         r  lcd_inst/delay_counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.457    11.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.439    11.439    lcd_inst/clk_out1
    SLICE_X9Y91          FDCE                                         r  lcd_inst/delay_counter_reg[12]/C
                         clock pessimism              0.092    11.531    
                         clock uncertainty           -0.088    11.443    
    SLICE_X9Y91          FDCE (Setup_fdce_C_CE)      -0.205    11.238    lcd_inst/delay_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         11.238    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                  4.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 lcd_inst/init_rom_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_inst/init_rom_addr_reg_rep[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.252%)  route 0.091ns (32.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.565     0.565    lcd_inst/clk_out1
    SLICE_X9Y97          FDCE                                         r  lcd_inst/init_rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDCE (Prop_fdce_C_Q)         0.141     0.706 r  lcd_inst/init_rom_addr_reg[8]/Q
                         net (fo=12, routed)          0.091     0.796    lcd_inst/init_rom_addr_reg_n_0_[8]
    SLICE_X8Y97          LUT6 (Prop_lut6_I2_O)        0.045     0.841 r  lcd_inst/init_rom_addr[9]_i_2/O
                         net (fo=2, routed)           0.000     0.841    lcd_inst/p_0_in[9]
    SLICE_X8Y97          FDCE                                         r  lcd_inst/init_rom_addr_reg_rep[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.834     0.834    lcd_inst/clk_out1
    SLICE_X8Y97          FDCE                                         r  lcd_inst/init_rom_addr_reg_rep[9]/C
                         clock pessimism             -0.257     0.578    
    SLICE_X8Y97          FDCE (Hold_fdce_C_D)         0.121     0.699    lcd_inst/init_rom_addr_reg_rep[9]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 lcd_inst/cmd_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_inst/cmd_writer/LCD_DATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.342%)  route 0.270ns (65.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.676ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.676     0.676    lcd_inst/clk_out1
    SLICE_X3Y100         FDCE                                         r  lcd_inst/cmd_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.141     0.817 r  lcd_inst/cmd_data_reg[3]/Q
                         net (fo=2, routed)           0.270     1.087    lcd_inst/cmd_writer/LCD_DATA_reg[15]_1[3]
    SLICE_X3Y92          FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.862     0.862    lcd_inst/cmd_writer/CLK
    SLICE_X3Y92          FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[3]/C
                         clock pessimism             -0.005     0.858    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.072     0.930    lcd_inst/cmd_writer/LCD_DATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 lcd_inst/cmd_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_inst/cmd_writer/LCD_DATA_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.432%)  route 0.128ns (47.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.591     0.591    lcd_inst/clk_out1
    SLICE_X4Y96          FDCE                                         r  lcd_inst/cmd_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.141     0.732 r  lcd_inst/cmd_data_reg[8]/Q
                         net (fo=2, routed)           0.128     0.860    lcd_inst/cmd_writer/LCD_DATA_reg[15]_1[6]
    SLICE_X2Y95          FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.863     0.863    lcd_inst/cmd_writer/CLK
    SLICE_X2Y95          FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[8]/C
                         clock pessimism             -0.234     0.630    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.053     0.683    lcd_inst/cmd_writer/LCD_DATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 lcd_inst/write_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_inst/cmd_data_writer/LCD_DATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.773%)  route 0.142ns (43.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.591     0.591    lcd_inst/clk_out1
    SLICE_X5Y96          FDCE                                         r  lcd_inst/write_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDCE (Prop_fdce_C_Q)         0.141     0.732 r  lcd_inst/write_data_reg[5]/Q
                         net (fo=1, routed)           0.142     0.873    lcd_inst/cmd_data_writer/LCD_DATA_reg[8]_0[5]
    SLICE_X3Y96          LUT3 (Prop_lut3_I0_O)        0.045     0.918 r  lcd_inst/cmd_data_writer/LCD_DATA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.918    lcd_inst/cmd_data_writer/LCD_DATA[5]_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  lcd_inst/cmd_data_writer/LCD_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.863     0.863    lcd_inst/cmd_data_writer/CLK
    SLICE_X3Y96          FDRE                                         r  lcd_inst/cmd_data_writer/LCD_DATA_reg[5]/C
                         clock pessimism             -0.234     0.630    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.091     0.721    lcd_inst/cmd_data_writer/LCD_DATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 lcd_inst/cmd_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_inst/cmd_writer/LCD_DATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.475%)  route 0.307ns (68.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.675ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.675     0.675    lcd_inst/clk_out1
    SLICE_X4Y100         FDCE                                         r  lcd_inst/cmd_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.141     0.816 r  lcd_inst/cmd_data_reg[5]/Q
                         net (fo=2, routed)           0.307     1.123    lcd_inst/cmd_writer/LCD_DATA_reg[15]_1[5]
    SLICE_X2Y95          FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.863     0.863    lcd_inst/cmd_writer/CLK
    SLICE_X2Y95          FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[5]/C
                         clock pessimism             -0.005     0.859    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.060     0.919    lcd_inst/cmd_writer/LCD_DATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 lcd_inst/cmd_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_inst/cmd_writer/LCD_DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.388%)  route 0.299ns (64.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.676ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.676     0.676    lcd_inst/clk_out1
    SLICE_X2Y100         FDCE                                         r  lcd_inst/cmd_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164     0.840 r  lcd_inst/cmd_data_reg[2]/Q
                         net (fo=2, routed)           0.299     1.140    lcd_inst/cmd_writer/LCD_DATA_reg[15]_1[2]
    SLICE_X2Y95          FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.863     0.863    lcd_inst/cmd_writer/CLK
    SLICE_X2Y95          FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[2]/C
                         clock pessimism             -0.005     0.859    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.076     0.934    lcd_inst/cmd_writer/LCD_DATA_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 lcd_inst/cmd_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_inst/cmd_writer/LCD_DATA_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.888%)  route 0.180ns (56.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.591     0.591    lcd_inst/clk_out1
    SLICE_X4Y96          FDCE                                         r  lcd_inst/cmd_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.141     0.732 r  lcd_inst/cmd_data_reg[14]/Q
                         net (fo=2, routed)           0.180     0.912    lcd_inst/cmd_writer/LCD_DATA_reg[15]_1[12]
    SLICE_X2Y95          FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.863     0.863    lcd_inst/cmd_writer/CLK
    SLICE_X2Y95          FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[14]/C
                         clock pessimism             -0.234     0.630    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.076     0.706    lcd_inst/cmd_writer/LCD_DATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 lcd_inst/cmd_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_inst/cmd_writer/LCD_DATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.799%)  route 0.181ns (56.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.592     0.592    lcd_inst/clk_out1
    SLICE_X4Y97          FDCE                                         r  lcd_inst/cmd_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.141     0.733 r  lcd_inst/cmd_data_reg[0]/Q
                         net (fo=2, routed)           0.181     0.914    lcd_inst/cmd_writer/LCD_DATA_reg[15]_1[0]
    SLICE_X2Y95          FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.863     0.863    lcd_inst/cmd_writer/CLK
    SLICE_X2Y95          FDRE                                         r  lcd_inst/cmd_writer/LCD_DATA_reg[0]/C
                         clock pessimism             -0.234     0.630    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.075     0.705    lcd_inst/cmd_writer/LCD_DATA_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 lcd_inst/write_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_inst/cmd_data_writer/LCD_DATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.215ns (59.820%)  route 0.144ns (40.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.591     0.591    lcd_inst/clk_out1
    SLICE_X6Y95          FDCE                                         r  lcd_inst/write_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.164     0.755 r  lcd_inst/write_data_reg[6]/Q
                         net (fo=1, routed)           0.144     0.899    lcd_inst/cmd_data_writer/LCD_DATA_reg[8]_0[6]
    SLICE_X3Y95          LUT2 (Prop_lut2_I0_O)        0.051     0.950 r  lcd_inst/cmd_data_writer/LCD_DATA[6]_i_1/O
                         net (fo=1, routed)           0.000     0.950    lcd_inst/cmd_data_writer/LCD_DATA[6]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  lcd_inst/cmd_data_writer/LCD_DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.863     0.863    lcd_inst/cmd_data_writer/CLK
    SLICE_X3Y95          FDRE                                         r  lcd_inst/cmd_data_writer/LCD_DATA_reg[6]/C
                         clock pessimism             -0.234     0.630    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.107     0.737    lcd_inst/cmd_data_writer/LCD_DATA_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 lcd_inst/cmd_ndata_writer/FSM_sequential_fill_display_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_inst/cmd_ndata_writer/LCD_RDX_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.688%)  route 0.154ns (45.312%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.590     0.590    lcd_inst/cmd_ndata_writer/CLK
    SLICE_X4Y92          FDCE                                         r  lcd_inst/cmd_ndata_writer/FSM_sequential_fill_display_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.141     0.731 f  lcd_inst/cmd_ndata_writer/FSM_sequential_fill_display_state_reg[0]/Q
                         net (fo=10, routed)          0.154     0.885    lcd_inst/cmd_ndata_writer/fill_display_state[0]
    SLICE_X5Y91          LUT5 (Prop_lut5_I3_O)        0.045     0.930 r  lcd_inst/cmd_ndata_writer/LCD_RDX_i_1/O
                         net (fo=1, routed)           0.000     0.930    lcd_inst/cmd_ndata_writer/LCD_RDX_i_1_n_0
    SLICE_X5Y91          FDPE                                         r  lcd_inst/cmd_ndata_writer/LCD_RDX_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.860     0.860    lcd_inst/cmd_ndata_writer/CLK
    SLICE_X5Y91          FDPE                                         r  lcd_inst/cmd_ndata_writer/LCD_RDX_reg/C
                         clock pessimism             -0.255     0.606    
    SLICE_X5Y91          FDPE (Hold_fdpe_C_D)         0.092     0.698    lcd_inst/cmd_ndata_writer/LCD_RDX_reg
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    lcd_inst/lcd_clk_pll/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y33      lcd_inst/total_pixels0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y32      lcd_inst/total_pixels0__1/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y78     total_pixels0_carry_i_7/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y89      lcd_inst/LCD_BL_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y89      lcd_inst/LCD_RESET_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y94      lcd_inst/active_writer_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y94      lcd_inst/active_writer_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y94      lcd_inst/active_writer_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y78     total_pixels0_carry_i_7/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y78     total_pixels0_carry_i_7/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y89      lcd_inst/LCD_BL_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y89      lcd_inst/LCD_BL_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y89      lcd_inst/LCD_RESET_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y89      lcd_inst/LCD_RESET_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y94      lcd_inst/active_writer_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y94      lcd_inst/active_writer_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y94      lcd_inst/active_writer_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y94      lcd_inst/active_writer_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y78     total_pixels0_carry_i_7/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y78     total_pixels0_carry_i_7/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y89      lcd_inst/LCD_BL_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y89      lcd_inst/LCD_BL_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y89      lcd_inst/LCD_RESET_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y89      lcd_inst/LCD_RESET_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y94      lcd_inst/active_writer_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y94      lcd_inst/active_writer_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y94      lcd_inst/active_writer_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y94      lcd_inst/active_writer_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    lcd_inst/lcd_clk_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           273 Endpoints
Min Delay           273 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keypad_inst/Scanner/FSM_sequential_Col_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            col_data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.494ns  (logic 4.416ns (58.927%)  route 3.078ns (41.073%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDCE                         0.000     0.000 r  keypad_inst/Scanner/FSM_sequential_Col_reg[1]/C
    SLICE_X10Y83         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  keypad_inst/Scanner/FSM_sequential_Col_reg[1]/Q
                         net (fo=9, routed)           1.070     1.588    keypad_inst/Scanner/Col__0[1]
    SLICE_X7Y89          LUT2 (Prop_lut2_I1_O)        0.150     1.738 f  keypad_inst/Scanner/col_data_out_OBUFT[2]_inst_i_1/O
                         net (fo=1, routed)           2.008     3.746    col_data_out_TRI[2]
    D10                  OBUFT (TriStatE_obuft_T_O)
                                                      3.748     7.494 r  col_data_out_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     7.494    col_data_out[2]
    D10                                                               r  col_data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/Scanner/FSM_sequential_Col_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            col_data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.419ns  (logic 4.499ns (60.644%)  route 2.920ns (39.356%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDCE                         0.000     0.000 r  keypad_inst/Scanner/FSM_sequential_Col_reg[1]/C
    SLICE_X10Y83         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  keypad_inst/Scanner/FSM_sequential_Col_reg[1]/Q
                         net (fo=9, routed)           1.068     1.586    keypad_inst/Scanner/Col__0[1]
    SLICE_X7Y89          LUT2 (Prop_lut2_I1_O)        0.150     1.736 f  keypad_inst/Scanner/col_data_out_OBUFT[0]_inst_i_2/O
                         net (fo=2, routed)           1.852     3.588    col_data_out_TRI[0]
    A12                  OBUFT (TriStatE_obuft_T_O)
                                                      3.831     7.419 r  col_data_out_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     7.419    col_data_out[0]
    A12                                                               r  col_data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/Scanner/FSM_sequential_Col_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            col_data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.247ns  (logic 4.253ns (58.689%)  route 2.994ns (41.311%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDCE                         0.000     0.000 r  keypad_inst/Scanner/FSM_sequential_Col_reg[1]/C
    SLICE_X10Y83         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  keypad_inst/Scanner/FSM_sequential_Col_reg[1]/Q
                         net (fo=9, routed)           1.070     1.588    keypad_inst/Scanner/Col__0[1]
    SLICE_X7Y89          LUT2 (Prop_lut2_I0_O)        0.124     1.712 f  keypad_inst/Scanner/col_data_out_OBUFT[1]_inst_i_1/O
                         net (fo=1, routed)           1.923     3.636    col_data_out_TRI[1]
    B11                  OBUFT (TriStatE_obuft_T_O)
                                                      3.611     7.247 r  col_data_out_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     7.247    col_data_out[1]
    B11                                                               r  col_data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/Scanner/FSM_sequential_Col_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            col_data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.182ns  (logic 4.272ns (59.484%)  route 2.910ns (40.516%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDCE                         0.000     0.000 r  keypad_inst/Scanner/FSM_sequential_Col_reg[1]/C
    SLICE_X10Y83         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  keypad_inst/Scanner/FSM_sequential_Col_reg[1]/Q
                         net (fo=9, routed)           1.068     1.586    keypad_inst/Scanner/Col__0[1]
    SLICE_X7Y89          LUT2 (Prop_lut2_I1_O)        0.124     1.710 f  keypad_inst/Scanner/col_data_out_OBUFT[3]_inst_i_1/O
                         net (fo=1, routed)           1.841     3.552    col_data_out_TRI[3]
    D9                   OBUFT (TriStatE_obuft_T_O)
                                                      3.630     7.182 r  col_data_out_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     7.182    col_data_out[3]
    D9                                                                r  col_data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keypad_inst/Scanner/Counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.923ns  (logic 1.625ns (23.473%)  route 5.298ns (76.527%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=7, routed)           2.599     4.100    lcd_inst/cmd_ndata_writer/reset_n_IBUF
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.224 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=227, routed)         2.699     6.923    keypad_inst/Scanner/ZeroChecker_reg_0
    SLICE_X13Y83         FDCE                                         f  keypad_inst/Scanner/Counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keypad_inst/Scanner/Counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.923ns  (logic 1.625ns (23.473%)  route 5.298ns (76.527%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=7, routed)           2.599     4.100    lcd_inst/cmd_ndata_writer/reset_n_IBUF
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.224 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=227, routed)         2.699     6.923    keypad_inst/Scanner/ZeroChecker_reg_0
    SLICE_X12Y83         FDCE                                         f  keypad_inst/Scanner/Counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keypad_inst/Scanner/Counter_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.923ns  (logic 1.625ns (23.473%)  route 5.298ns (76.527%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=7, routed)           2.599     4.100    lcd_inst/cmd_ndata_writer/reset_n_IBUF
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.224 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=227, routed)         2.699     6.923    keypad_inst/Scanner/ZeroChecker_reg_0
    SLICE_X12Y83         FDCE                                         f  keypad_inst/Scanner/Counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keypad_inst/Scanner/FSM_sequential_Col_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.923ns  (logic 1.625ns (23.473%)  route 5.298ns (76.527%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=7, routed)           2.599     4.100    lcd_inst/cmd_ndata_writer/reset_n_IBUF
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.224 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=227, routed)         2.699     6.923    keypad_inst/Scanner/ZeroChecker_reg_0
    SLICE_X13Y83         FDCE                                         f  keypad_inst/Scanner/FSM_sequential_Col_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keypad_inst/Scanner/waitbit_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.923ns  (logic 1.625ns (23.473%)  route 5.298ns (76.527%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=7, routed)           2.599     4.100    lcd_inst/cmd_ndata_writer/reset_n_IBUF
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.224 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=227, routed)         2.699     6.923    keypad_inst/Scanner/ZeroChecker_reg_0
    SLICE_X13Y83         FDCE                                         f  keypad_inst/Scanner/waitbit_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            keypad_inst/Scanner/Sum_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.756ns  (logic 1.625ns (24.054%)  route 5.131ns (75.946%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=7, routed)           2.599     4.100    lcd_inst/cmd_ndata_writer/reset_n_IBUF
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.224 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=227, routed)         2.532     6.756    keypad_inst/Scanner/ZeroChecker_reg_0
    SLICE_X15Y81         FDCE                                         f  keypad_inst/Scanner/Sum_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[9]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/LFSR_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.148ns (54.314%)  route 0.124ns (45.686%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[9]/C
    SLICE_X14Y80         FDPE (Prop_fdpe_C_Q)         0.148     0.148 r  keypad_inst/LFSR/LFSR_reg[9]/Q
                         net (fo=2, routed)           0.124     0.272    keypad_inst/LFSR/LFSR[9]
    SLICE_X14Y81         FDPE                                         r  keypad_inst/LFSR/LFSR_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/LFSR_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.397%)  route 0.112ns (40.603%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[0]/C
    SLICE_X14Y80         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  keypad_inst/LFSR/LFSR_reg[0]/Q
                         net (fo=2, routed)           0.112     0.276    keypad_inst/LFSR/LFSR[0]
    SLICE_X12Y80         FDPE                                         r  keypad_inst/LFSR/LFSR_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/LFSR_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.148ns (53.096%)  route 0.131ns (46.904%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[5]/C
    SLICE_X14Y80         FDPE (Prop_fdpe_C_Q)         0.148     0.148 r  keypad_inst/LFSR/LFSR_reg[5]/Q
                         net (fo=2, routed)           0.131     0.279    keypad_inst/LFSR/LFSR[5]
    SLICE_X14Y80         FDPE                                         r  keypad_inst/LFSR/LFSR_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/LFSR_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.148ns (52.718%)  route 0.133ns (47.282%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[6]/C
    SLICE_X14Y80         FDPE (Prop_fdpe_C_Q)         0.148     0.148 r  keypad_inst/LFSR/LFSR_reg[6]/Q
                         net (fo=2, routed)           0.133     0.281    keypad_inst/LFSR/LFSR[6]
    SLICE_X14Y80         FDPE                                         r  keypad_inst/LFSR/LFSR_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[13]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/LFSR_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.164ns (57.366%)  route 0.122ns (42.634%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y81         FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[13]/C
    SLICE_X14Y81         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  keypad_inst/LFSR/LFSR_reg[13]/Q
                         net (fo=3, routed)           0.122     0.286    keypad_inst/LFSR/LFSR[13]
    SLICE_X14Y81         FDPE                                         r  keypad_inst/LFSR/LFSR_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/Scanner/Counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keypad_inst/Scanner/Counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDCE                         0.000     0.000 r  keypad_inst/Scanner/Counter_reg[0]/C
    SLICE_X13Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  keypad_inst/Scanner/Counter_reg[0]/Q
                         net (fo=6, routed)           0.120     0.261    keypad_inst/Scanner/Counter_reg_n_0_[0]
    SLICE_X12Y83         LUT5 (Prop_lut5_I1_O)        0.045     0.306 r  keypad_inst/Scanner/Counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.306    keypad_inst/Scanner/Counter[2]_i_1_n_0
    SLICE_X12Y83         FDCE                                         r  keypad_inst/Scanner/Counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/Scanner/Counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keypad_inst/Scanner/Counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDCE                         0.000     0.000 r  keypad_inst/Scanner/Counter_reg[0]/C
    SLICE_X13Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  keypad_inst/Scanner/Counter_reg[0]/Q
                         net (fo=6, routed)           0.124     0.265    keypad_inst/Scanner/Counter_reg_n_0_[0]
    SLICE_X12Y83         LUT6 (Prop_lut6_I1_O)        0.045     0.310 r  keypad_inst/Scanner/Counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.310    keypad_inst/Scanner/Counter[1]_i_1_n_0
    SLICE_X12Y83         FDCE                                         r  keypad_inst/Scanner/Counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_counter_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            delay_counter_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  delay_counter_reg[25]/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  delay_counter_reg[25]/Q
                         net (fo=3, routed)           0.067     0.208    delay_counter_reg_n_0_[25]
    SLICE_X1Y92          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.332 r  delay_counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.332    delay_counter0[26]
    SLICE_X1Y92          FDRE                                         r  delay_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/LFSR_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.164ns (48.700%)  route 0.173ns (51.300%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[4]/C
    SLICE_X12Y80         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  keypad_inst/LFSR/LFSR_reg[4]/Q
                         net (fo=2, routed)           0.173     0.337    keypad_inst/LFSR/LFSR[4]
    SLICE_X14Y80         FDPE                                         r  keypad_inst/LFSR/LFSR_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad_inst/LFSR/LFSR_reg[10]/C
                            (rising edge-triggered cell FDPE)
  Destination:            keypad_inst/LFSR/LFSR_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.164ns (48.344%)  route 0.175ns (51.656%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y81         FDPE                         0.000     0.000 r  keypad_inst/LFSR/LFSR_reg[10]/C
    SLICE_X14Y81         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  keypad_inst/LFSR/LFSR_reg[10]/Q
                         net (fo=2, routed)           0.175     0.339    keypad_inst/LFSR/LFSR[10]
    SLICE_X14Y81         FDPE                                         r  keypad_inst/LFSR/LFSR_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_DATA[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.131ns  (logic 4.146ns (40.919%)  route 5.986ns (59.081%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.623     1.623    lcd_inst/clk_out1
    SLICE_X5Y94          FDCE                                         r  lcd_inst/active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     2.079 f  lcd_inst/active_writer_reg[2]/Q
                         net (fo=24, routed)          1.085     3.164    lcd_inst/la_out_OBUF[2]
    SLICE_X0Y94          LUT3 (Prop_lut3_I0_O)        0.124     3.288 f  lcd_inst/LCD_DATA_OBUFT[15]_inst_i_2/O
                         net (fo=16, routed)          4.901     8.189    LCD_DATA_TRI[0]
    F15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.566    11.754 r  LCD_DATA_OBUFT[13]_inst/O
                         net (fo=0)                   0.000    11.754    LCD_DATA[13]
    F15                                                               r  LCD_DATA[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_DATA[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.995ns  (logic 4.150ns (41.517%)  route 5.845ns (58.483%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.623     1.623    lcd_inst/clk_out1
    SLICE_X5Y94          FDCE                                         r  lcd_inst/active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     2.079 f  lcd_inst/active_writer_reg[2]/Q
                         net (fo=24, routed)          1.085     3.164    lcd_inst/la_out_OBUF[2]
    SLICE_X0Y94          LUT3 (Prop_lut3_I0_O)        0.124     3.288 f  lcd_inst/LCD_DATA_OBUFT[15]_inst_i_2/O
                         net (fo=16, routed)          4.760     8.048    LCD_DATA_TRI[0]
    G16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.570    11.618 r  LCD_DATA_OBUFT[8]_inst/O
                         net (fo=0)                   0.000    11.618    LCD_DATA[8]
    G16                                                               r  LCD_DATA[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_DATA[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.844ns  (logic 4.149ns (42.145%)  route 5.696ns (57.855%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.623     1.623    lcd_inst/clk_out1
    SLICE_X5Y94          FDCE                                         r  lcd_inst/active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     2.079 f  lcd_inst/active_writer_reg[2]/Q
                         net (fo=24, routed)          1.085     3.164    lcd_inst/la_out_OBUF[2]
    SLICE_X0Y94          LUT3 (Prop_lut3_I0_O)        0.124     3.288 f  lcd_inst/LCD_DATA_OBUFT[15]_inst_i_2/O
                         net (fo=16, routed)          4.610     7.899    LCD_DATA_TRI[0]
    H16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.569    11.467 r  LCD_DATA_OBUFT[10]_inst/O
                         net (fo=0)                   0.000    11.467    LCD_DATA[10]
    H16                                                               r  LCD_DATA[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_DATA[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.577ns  (logic 4.173ns (43.570%)  route 5.404ns (56.430%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.623     1.623    lcd_inst/clk_out1
    SLICE_X5Y94          FDCE                                         r  lcd_inst/active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     2.079 f  lcd_inst/active_writer_reg[2]/Q
                         net (fo=24, routed)          1.085     3.164    lcd_inst/la_out_OBUF[2]
    SLICE_X0Y94          LUT3 (Prop_lut3_I0_O)        0.124     3.288 f  lcd_inst/LCD_DATA_OBUFT[15]_inst_i_2/O
                         net (fo=16, routed)          4.319     7.607    LCD_DATA_TRI[0]
    C18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.593    11.200 r  LCD_DATA_OBUFT[12]_inst/O
                         net (fo=0)                   0.000    11.200    LCD_DATA[12]
    C18                                                               r  LCD_DATA[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_DATA[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.436ns  (logic 4.181ns (44.313%)  route 5.254ns (55.687%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.623     1.623    lcd_inst/clk_out1
    SLICE_X5Y94          FDCE                                         r  lcd_inst/active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     2.079 f  lcd_inst/active_writer_reg[2]/Q
                         net (fo=24, routed)          1.085     3.164    lcd_inst/la_out_OBUF[2]
    SLICE_X0Y94          LUT3 (Prop_lut3_I0_O)        0.124     3.288 f  lcd_inst/LCD_DATA_OBUFT[15]_inst_i_2/O
                         net (fo=16, routed)          4.169     7.457    LCD_DATA_TRI[0]
    C17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.601    11.059 r  LCD_DATA_OBUFT[15]_inst/O
                         net (fo=0)                   0.000    11.059    LCD_DATA[15]
    C17                                                               r  LCD_DATA[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_DATA[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.265ns  (logic 4.161ns (44.911%)  route 5.104ns (55.089%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.623     1.623    lcd_inst/clk_out1
    SLICE_X5Y94          FDCE                                         r  lcd_inst/active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     2.079 f  lcd_inst/active_writer_reg[2]/Q
                         net (fo=24, routed)          1.085     3.164    lcd_inst/la_out_OBUF[2]
    SLICE_X0Y94          LUT3 (Prop_lut3_I0_O)        0.124     3.288 f  lcd_inst/LCD_DATA_OBUFT[15]_inst_i_2/O
                         net (fo=16, routed)          4.019     7.307    LCD_DATA_TRI[0]
    E17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.581    10.888 r  LCD_DATA_OBUFT[14]_inst/O
                         net (fo=0)                   0.000    10.888    LCD_DATA[14]
    E17                                                               r  LCD_DATA[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.135ns  (logic 4.181ns (45.767%)  route 4.954ns (54.233%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.623     1.623    lcd_inst/clk_out1
    SLICE_X5Y94          FDCE                                         r  lcd_inst/active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     2.079 f  lcd_inst/active_writer_reg[2]/Q
                         net (fo=24, routed)          1.085     3.164    lcd_inst/la_out_OBUF[2]
    SLICE_X0Y94          LUT3 (Prop_lut3_I0_O)        0.124     3.288 f  lcd_inst/LCD_DATA_OBUFT[15]_inst_i_2/O
                         net (fo=16, routed)          3.869     7.157    LCD_DATA_TRI[0]
    B17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.601    10.758 r  LCD_DATA_OBUFT[2]_inst/O
                         net (fo=0)                   0.000    10.758    LCD_DATA[2]
    B17                                                               r  LCD_DATA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_DATA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.985ns  (logic 4.181ns (46.533%)  route 4.804ns (53.467%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.623     1.623    lcd_inst/clk_out1
    SLICE_X5Y94          FDCE                                         r  lcd_inst/active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     2.079 f  lcd_inst/active_writer_reg[2]/Q
                         net (fo=24, routed)          1.085     3.164    lcd_inst/la_out_OBUF[2]
    SLICE_X0Y94          LUT3 (Prop_lut3_I0_O)        0.124     3.288 f  lcd_inst/LCD_DATA_OBUFT[15]_inst_i_2/O
                         net (fo=16, routed)          3.719     7.007    LCD_DATA_TRI[0]
    C16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.601    10.608 r  LCD_DATA_OBUFT[5]_inst/O
                         net (fo=0)                   0.000    10.608    LCD_DATA[5]
    C16                                                               r  LCD_DATA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_DATA[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.833ns  (logic 4.179ns (47.310%)  route 4.654ns (52.690%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.623     1.623    lcd_inst/clk_out1
    SLICE_X5Y94          FDCE                                         r  lcd_inst/active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     2.079 f  lcd_inst/active_writer_reg[2]/Q
                         net (fo=24, routed)          1.085     3.164    lcd_inst/la_out_OBUF[2]
    SLICE_X0Y94          LUT3 (Prop_lut3_I0_O)        0.124     3.288 f  lcd_inst/LCD_DATA_OBUFT[15]_inst_i_2/O
                         net (fo=16, routed)          3.569     6.857    LCD_DATA_TRI[0]
    A17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.599    10.456 r  LCD_DATA_OBUFT[7]_inst/O
                         net (fo=0)                   0.000    10.456    LCD_DATA[7]
    A17                                                               r  LCD_DATA[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.683ns  (logic 4.179ns (48.124%)  route 4.504ns (51.876%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.575     1.575    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.623     1.623    lcd_inst/clk_out1
    SLICE_X5Y94          FDCE                                         r  lcd_inst/active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     2.079 f  lcd_inst/active_writer_reg[2]/Q
                         net (fo=24, routed)          1.085     3.164    lcd_inst/la_out_OBUF[2]
    SLICE_X0Y94          LUT3 (Prop_lut3_I0_O)        0.124     3.288 f  lcd_inst/LCD_DATA_OBUFT[15]_inst_i_2/O
                         net (fo=16, routed)          3.419     6.707    LCD_DATA_TRI[0]
    B16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.599    10.306 r  LCD_DATA_OBUFT[0]_inst/O
                         net (fo=0)                   0.000    10.306    LCD_DATA[0]
    B16                                                               r  LCD_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_inst/LCD_RESET_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RESET
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.851ns  (logic 1.415ns (76.437%)  route 0.436ns (23.563%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.589     0.589    lcd_inst/clk_out1
    SLICE_X4Y89          FDCE                                         r  lcd_inst/LCD_RESET_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDCE (Prop_fdce_C_Q)         0.141     0.730 r  lcd_inst/LCD_RESET_reg_reg/Q
                         net (fo=1, routed)           0.436     1.166    LCD_RESET_OBUF
    C14                  OBUF (Prop_obuf_I_O)         1.274     2.439 r  LCD_RESET_OBUF_inst/O
                         net (fo=0)                   0.000     2.439    LCD_RESET
    C14                                                               r  LCD_RESET (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/cmd_ndata_writer/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            la_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.906ns  (logic 1.469ns (77.077%)  route 0.437ns (22.923%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.590     0.590    lcd_inst/cmd_ndata_writer/CLK
    SLICE_X5Y91          FDCE                                         r  lcd_inst/cmd_ndata_writer/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.128     0.718 r  lcd_inst/cmd_ndata_writer/done_reg/Q
                         net (fo=6, routed)           0.437     1.155    la_out_OBUF[3]
    D11                  OBUF (Prop_obuf_I_O)         1.341     2.496 r  la_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.496    la_out[3]
    D11                                                               r  la_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/cmd_ndata_start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            la_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.906ns  (logic 1.454ns (76.273%)  route 0.452ns (23.726%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.591     0.591    lcd_inst/clk_out1
    SLICE_X4Y93          FDCE                                         r  lcd_inst/cmd_ndata_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     0.732 r  lcd_inst/cmd_ndata_start_reg/Q
                         net (fo=12, routed)          0.452     1.184    la_out_OBUF[4]
    C9                   OBUF (Prop_obuf_I_O)         1.313     2.497 r  la_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.497    la_out[4]
    C9                                                                r  la_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            la_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.032ns  (logic 1.440ns (70.870%)  route 0.592ns (29.130%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.591     0.591    lcd_inst/clk_out1
    SLICE_X5Y94          FDCE                                         r  lcd_inst/active_writer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.141     0.732 r  lcd_inst/active_writer_reg[2]/Q
                         net (fo=24, routed)          0.592     1.324    la_out_OBUF[2]
    C11                  OBUF (Prop_obuf_I_O)         1.299     2.623 r  la_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.623    la_out[2]
    C11                                                               r  la_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/LCD_BL_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_BL
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.089ns  (logic 1.397ns (66.851%)  route 0.692ns (33.149%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.589     0.589    lcd_inst/clk_out1
    SLICE_X7Y89          FDCE                                         r  lcd_inst/LCD_BL_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.141     0.730 r  lcd_inst/LCD_BL_reg_reg/Q
                         net (fo=1, routed)           0.692     1.422    LCD_BL_OBUF
    G15                  OBUF (Prop_obuf_I_O)         1.256     2.678 r  LCD_BL_OBUF_inst/O
                         net (fo=0)                   0.000     2.678    LCD_BL
    G15                                                               r  LCD_BL (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/cmd_ndata_writer/LCD_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.093ns  (logic 1.517ns (72.509%)  route 0.575ns (27.491%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.593     0.593    lcd_inst/cmd_ndata_writer/CLK
    SLICE_X3Y93          FDCE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDCE (Prop_fdce_C_Q)         0.128     0.721 r  lcd_inst/cmd_ndata_writer/LCD_DATA_reg[3]/Q
                         net (fo=1, routed)           0.053     0.774    lcd_inst/cmd_data_writer/LCD_DATA[15]_0[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.099     0.873 r  lcd_inst/cmd_data_writer/LCD_DATA_OBUFT[3]_inst_i_1/O
                         net (fo=1, routed)           0.522     1.395    LCD_DATA_OBUF[3]
    A15                  OBUFT (Prop_obuft_I_O)       1.290     2.686 r  LCD_DATA_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     2.686    LCD_DATA[3]
    A15                                                               r  LCD_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/cmd_ndata_writer/LCD_RDX_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RDX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 1.465ns (69.122%)  route 0.654ns (30.878%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.590     0.590    lcd_inst/cmd_ndata_writer/CLK
    SLICE_X5Y91          FDPE                                         r  lcd_inst/cmd_ndata_writer/LCD_RDX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDPE (Prop_fdpe_C_Q)         0.141     0.731 r  lcd_inst/cmd_ndata_writer/LCD_RDX_reg/Q
                         net (fo=2, routed)           0.148     0.879    lcd_inst/cmd_ndata_writer/LCD_RDX_reg_n_0
    SLICE_X4Y91          LUT5 (Prop_lut5_I1_O)        0.045     0.924 r  lcd_inst/cmd_ndata_writer/LCD_RDX_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.506     1.430    LCD_RDX_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.279     2.709 r  LCD_RDX_OBUF_inst/O
                         net (fo=0)                   0.000     2.709    LCD_RDX
    B15                                                               r  LCD_RDX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/active_writer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.123ns  (logic 1.010ns (47.576%)  route 1.113ns (52.424%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.591     0.591    lcd_inst/clk_out1
    SLICE_X5Y94          FDCE                                         r  lcd_inst/active_writer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.141     0.732 r  lcd_inst/active_writer_reg[1]/Q
                         net (fo=24, routed)          0.349     1.081    lcd_inst/la_out_OBUF[1]
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.045     1.126 r  lcd_inst/LCD_DATA_OBUFT[15]_inst_i_2/O
                         net (fo=16, routed)          0.764     1.890    LCD_DATA_TRI[0]
    A14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.714 r  LCD_DATA_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     2.714    LCD_DATA[1]
    A14                                                               r  LCD_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/read_writer/LCD_CS_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.140ns  (logic 1.538ns (71.868%)  route 0.602ns (28.132%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.590     0.590    lcd_inst/read_writer/clk_out1
    SLICE_X4Y91          FDPE                                         r  lcd_inst/read_writer/LCD_CS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDPE (Prop_fdpe_C_Q)         0.141     0.731 r  lcd_inst/read_writer/LCD_CS_reg/Q
                         net (fo=2, routed)           0.126     0.856    lcd_inst/cmd_writer/LCD_CS_OBUF_inst_i_1_1
    SLICE_X4Y90          LUT6 (Prop_lut6_I2_O)        0.045     0.901 r  lcd_inst/cmd_writer/LCD_CS_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.058     0.959    lcd_inst/cmd_writer/LCD_CS_OBUF_inst_i_2_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I0_O)        0.045     1.004 r  lcd_inst/cmd_writer/LCD_CS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.418     1.423    LCD_CS_OBUF
    A13                  OBUF (Prop_obuf_I_O)         1.307     2.729 r  LCD_CS_OBUF_inst/O
                         net (fo=0)                   0.000     2.729    LCD_CS
    A13                                                               r  LCD_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/cmd_data_writer/LCD_RS_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.462ns (67.660%)  route 0.699ns (32.340%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.590     0.590    lcd_inst/cmd_data_writer/CLK
    SLICE_X4Y92          FDCE                                         r  lcd_inst/cmd_data_writer/LCD_RS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.141     0.731 r  lcd_inst/cmd_data_writer/LCD_RS_reg/Q
                         net (fo=2, routed)           0.210     0.941    lcd_inst/cmd_ndata_writer/LCD_RS_2
    SLICE_X3Y92          LUT5 (Prop_lut5_I4_O)        0.045     0.986 r  lcd_inst/cmd_ndata_writer/LCD_RS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.488     1.474    LCD_RS_OBUF
    B14                  OBUF (Prop_obuf_I_O)         1.276     2.750 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     2.750    LCD_RS
    B14                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.575    11.575    lcd_inst/lcd_clk_pll/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     8.243 f  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     9.904    lcd_inst/lcd_clk_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.000 f  lcd_inst/lcd_clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    11.575    lcd_inst/lcd_clk_pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.549     0.549    lcd_inst/lcd_clk_pll/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    lcd_inst/lcd_clk_pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  lcd_inst/lcd_clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    lcd_inst/lcd_clk_pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           252 Endpoints
Min Delay           252 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/delay_counter_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.291ns  (logic 1.625ns (22.290%)  route 5.666ns (77.710%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=7, routed)           2.599     4.100    lcd_inst/cmd_ndata_writer/reset_n_IBUF
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.224 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=227, routed)         3.067     7.291    lcd_inst/reset_n
    SLICE_X12Y95         FDCE                                         f  lcd_inst/delay_counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.440     1.440    lcd_inst/clk_out1
    SLICE_X12Y95         FDCE                                         r  lcd_inst/delay_counter_reg[25]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/delay_counter_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.291ns  (logic 1.625ns (22.290%)  route 5.666ns (77.710%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=7, routed)           2.599     4.100    lcd_inst/cmd_ndata_writer/reset_n_IBUF
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.224 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=227, routed)         3.067     7.291    lcd_inst/reset_n
    SLICE_X12Y95         FDCE                                         f  lcd_inst/delay_counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.440     1.440    lcd_inst/clk_out1
    SLICE_X12Y95         FDCE                                         r  lcd_inst/delay_counter_reg[26]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/delay_counter_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.291ns  (logic 1.625ns (22.290%)  route 5.666ns (77.710%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=7, routed)           2.599     4.100    lcd_inst/cmd_ndata_writer/reset_n_IBUF
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.224 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=227, routed)         3.067     7.291    lcd_inst/reset_n
    SLICE_X12Y95         FDCE                                         f  lcd_inst/delay_counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.440     1.440    lcd_inst/clk_out1
    SLICE_X12Y95         FDCE                                         r  lcd_inst/delay_counter_reg[27]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/delay_counter_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.291ns  (logic 1.625ns (22.290%)  route 5.666ns (77.710%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=7, routed)           2.599     4.100    lcd_inst/cmd_ndata_writer/reset_n_IBUF
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.224 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=227, routed)         3.067     7.291    lcd_inst/reset_n
    SLICE_X12Y95         FDCE                                         f  lcd_inst/delay_counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.440     1.440    lcd_inst/clk_out1
    SLICE_X12Y95         FDCE                                         r  lcd_inst/delay_counter_reg[31]/C

Slack:                    inf
  Source:                 lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            lcd_inst/init_rom_addr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.220ns  (logic 0.248ns (3.435%)  route 6.972ns (96.565%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           4.949     4.949    lcd_inst/pll_locked
    SLICE_X7Y94          LUT6 (Prop_lut6_I2_O)        0.124     5.073 r  lcd_inst/init_rom_addr[9]_i_6/O
                         net (fo=2, routed)           0.667     5.740    lcd_inst/cmd_data_writer/init_rom_addr_reg_rep[1]_2
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.124     5.864 r  lcd_inst/cmd_data_writer/init_rom_addr[9]_i_1/O
                         net (fo=18, routed)          1.356     7.220    lcd_inst/init_rom_addr
    SLICE_X9Y98          FDCE                                         r  lcd_inst/init_rom_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.441     1.441    lcd_inst/clk_out1
    SLICE_X9Y98          FDCE                                         r  lcd_inst/init_rom_addr_reg[3]/C

Slack:                    inf
  Source:                 lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            lcd_inst/init_rom_addr_reg_rep[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.220ns  (logic 0.248ns (3.435%)  route 6.972ns (96.565%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           4.949     4.949    lcd_inst/pll_locked
    SLICE_X7Y94          LUT6 (Prop_lut6_I2_O)        0.124     5.073 r  lcd_inst/init_rom_addr[9]_i_6/O
                         net (fo=2, routed)           0.667     5.740    lcd_inst/cmd_data_writer/init_rom_addr_reg_rep[1]_2
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.124     5.864 r  lcd_inst/cmd_data_writer/init_rom_addr[9]_i_1/O
                         net (fo=18, routed)          1.356     7.220    lcd_inst/init_rom_addr
    SLICE_X9Y98          FDCE                                         r  lcd_inst/init_rom_addr_reg_rep[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.441     1.441    lcd_inst/clk_out1
    SLICE_X9Y98          FDCE                                         r  lcd_inst/init_rom_addr_reg_rep[3]/C

Slack:                    inf
  Source:                 lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            lcd_inst/init_rom_addr_reg_rep[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.220ns  (logic 0.248ns (3.435%)  route 6.972ns (96.565%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           4.949     4.949    lcd_inst/pll_locked
    SLICE_X7Y94          LUT6 (Prop_lut6_I2_O)        0.124     5.073 r  lcd_inst/init_rom_addr[9]_i_6/O
                         net (fo=2, routed)           0.667     5.740    lcd_inst/cmd_data_writer/init_rom_addr_reg_rep[1]_2
    SLICE_X6Y94          LUT6 (Prop_lut6_I5_O)        0.124     5.864 r  lcd_inst/cmd_data_writer/init_rom_addr[9]_i_1/O
                         net (fo=18, routed)          1.356     7.220    lcd_inst/init_rom_addr
    SLICE_X9Y98          FDCE                                         r  lcd_inst/init_rom_addr_reg_rep[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.441     1.441    lcd_inst/clk_out1
    SLICE_X9Y98          FDCE                                         r  lcd_inst/init_rom_addr_reg_rep[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/delay_counter_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.180ns  (logic 1.625ns (22.634%)  route 5.555ns (77.366%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=7, routed)           2.599     4.100    lcd_inst/cmd_ndata_writer/reset_n_IBUF
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.224 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=227, routed)         2.956     7.180    lcd_inst/reset_n
    SLICE_X10Y94         FDCE                                         f  lcd_inst/delay_counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.441     1.441    lcd_inst/clk_out1
    SLICE_X10Y94         FDCE                                         r  lcd_inst/delay_counter_reg[22]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/delay_counter_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.180ns  (logic 1.625ns (22.634%)  route 5.555ns (77.366%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=7, routed)           2.599     4.100    lcd_inst/cmd_ndata_writer/reset_n_IBUF
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.224 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=227, routed)         2.956     7.180    lcd_inst/reset_n
    SLICE_X10Y94         FDCE                                         f  lcd_inst/delay_counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.441     1.441    lcd_inst/clk_out1
    SLICE_X10Y94         FDCE                                         r  lcd_inst/delay_counter_reg[24]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd_inst/write_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.148ns  (logic 1.625ns (22.737%)  route 5.522ns (77.263%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    H18                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  reset_n_IBUF_inst/O
                         net (fo=7, routed)           2.599     4.100    lcd_inst/cmd_ndata_writer/reset_n_IBUF
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.224 f  lcd_inst/cmd_ndata_writer/FSM_sequential_wr_substate[2]_i_2/O
                         net (fo=227, routed)         2.924     7.148    lcd_inst/reset_n
    SLICE_X6Y96          FDCE                                         f  lcd_inst/write_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.457     1.457    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         1.507     1.507    lcd_inst/clk_out1
    SLICE_X6Y96          FDCE                                         r  lcd_inst/write_data_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fill_color_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lcd_inst/cmd_ndata_writer/LCD_DATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.097%)  route 0.193ns (50.903%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE                         0.000     0.000 r  fill_color_reg[13]/C
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fill_color_reg[13]/Q
                         net (fo=1, routed)           0.193     0.334    lcd_inst/cmd_ndata_writer/LCD_DATA_reg[15]_1[13]
    SLICE_X0Y92          LUT3 (Prop_lut3_I2_O)        0.045     0.379 r  lcd_inst/cmd_ndata_writer/LCD_DATA[13]_i_1/O
                         net (fo=1, routed)           0.000     0.379    lcd_inst/cmd_ndata_writer/LCD_DATA0_in[13]
    SLICE_X0Y92          FDCE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.862     0.862    lcd_inst/cmd_ndata_writer/CLK
    SLICE_X0Y92          FDCE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_reg[13]/C

Slack:                    inf
  Source:                 fill_color_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lcd_inst/cmd_ndata_writer/LCD_DATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.187ns (47.604%)  route 0.206ns (52.396%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE                         0.000     0.000 r  fill_color_reg[11]/C
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fill_color_reg[11]/Q
                         net (fo=1, routed)           0.206     0.347    lcd_inst/cmd_ndata_writer/LCD_DATA_reg[15]_1[11]
    SLICE_X0Y92          LUT3 (Prop_lut3_I2_O)        0.046     0.393 r  lcd_inst/cmd_ndata_writer/LCD_DATA[11]_i_1/O
                         net (fo=1, routed)           0.000     0.393    lcd_inst/cmd_ndata_writer/LCD_DATA0_in[11]
    SLICE_X0Y92          FDCE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.862     0.862    lcd_inst/cmd_ndata_writer/CLK
    SLICE_X0Y92          FDCE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_reg[11]/C

Slack:                    inf
  Source:                 fill_color_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            lcd_inst/cmd_ndata_writer/LCD_DATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.434ns  (logic 0.187ns (43.059%)  route 0.247ns (56.941%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDPE                         0.000     0.000 r  fill_color_reg[5]/C
    SLICE_X1Y95          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  fill_color_reg[5]/Q
                         net (fo=1, routed)           0.247     0.388    lcd_inst/cmd_ndata_writer/LCD_DATA_reg[15]_1[5]
    SLICE_X4Y94          LUT2 (Prop_lut2_I0_O)        0.046     0.434 r  lcd_inst/cmd_ndata_writer/LCD_DATA[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.434    lcd_inst/cmd_ndata_writer/LCD_DATA0_in[5]
    SLICE_X4Y94          FDCE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.861     0.861    lcd_inst/cmd_ndata_writer/CLK
    SLICE_X4Y94          FDCE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_reg[5]/C

Slack:                    inf
  Source:                 fill_color_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lcd_inst/cmd_ndata_writer/LCD_DATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.447ns  (logic 0.185ns (41.349%)  route 0.262ns (58.651%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE                         0.000     0.000 r  fill_color_reg[1]/C
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fill_color_reg[1]/Q
                         net (fo=1, routed)           0.262     0.403    lcd_inst/cmd_ndata_writer/LCD_DATA_reg[15]_1[1]
    SLICE_X3Y94          LUT2 (Prop_lut2_I0_O)        0.044     0.447 r  lcd_inst/cmd_ndata_writer/LCD_DATA[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.447    lcd_inst/cmd_ndata_writer/LCD_DATA0_in[1]
    SLICE_X3Y94          FDCE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.863     0.863    lcd_inst/cmd_ndata_writer/CLK
    SLICE_X3Y94          FDCE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_reg[1]/C

Slack:                    inf
  Source:                 fill_color_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lcd_inst/cmd_ndata_writer/LCD_DATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.452ns  (logic 0.185ns (40.927%)  route 0.267ns (59.073%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE                         0.000     0.000 r  fill_color_reg[3]/C
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fill_color_reg[3]/Q
                         net (fo=1, routed)           0.267     0.408    lcd_inst/cmd_ndata_writer/LCD_DATA_reg[15]_1[3]
    SLICE_X3Y93          LUT2 (Prop_lut2_I0_O)        0.044     0.452 r  lcd_inst/cmd_ndata_writer/LCD_DATA[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.452    lcd_inst/cmd_ndata_writer/LCD_DATA0_in[3]
    SLICE_X3Y93          FDCE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.863     0.863    lcd_inst/cmd_ndata_writer/CLK
    SLICE_X3Y93          FDCE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_reg[3]/C

Slack:                    inf
  Source:                 fill_color_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lcd_inst/cmd_ndata_writer/LCD_DATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.454ns  (logic 0.227ns (50.033%)  route 0.227ns (49.967%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE                         0.000     0.000 r  fill_color_reg[12]/C
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  fill_color_reg[12]/Q
                         net (fo=1, routed)           0.227     0.355    lcd_inst/cmd_ndata_writer/LCD_DATA_reg[15]_1[12]
    SLICE_X0Y94          LUT2 (Prop_lut2_I0_O)        0.099     0.454 r  lcd_inst/cmd_ndata_writer/LCD_DATA[12]_i_1__0/O
                         net (fo=1, routed)           0.000     0.454    lcd_inst/cmd_ndata_writer/LCD_DATA0_in[12]
    SLICE_X0Y94          FDCE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.863     0.863    lcd_inst/cmd_ndata_writer/CLK
    SLICE_X0Y94          FDCE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_reg[12]/C

Slack:                    inf
  Source:                 fill_color_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lcd_inst/cmd_ndata_writer/LCD_DATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.812%)  route 0.270ns (59.188%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDCE                         0.000     0.000 r  fill_color_reg[0]/C
    SLICE_X0Y95          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fill_color_reg[0]/Q
                         net (fo=1, routed)           0.270     0.411    lcd_inst/cmd_ndata_writer/LCD_DATA_reg[15]_1[0]
    SLICE_X3Y94          LUT2 (Prop_lut2_I0_O)        0.045     0.456 r  lcd_inst/cmd_ndata_writer/LCD_DATA[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.456    lcd_inst/cmd_ndata_writer/LCD_DATA0_in[0]
    SLICE_X3Y94          FDCE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.863     0.863    lcd_inst/cmd_ndata_writer/CLK
    SLICE_X3Y94          FDCE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_reg[0]/C

Slack:                    inf
  Source:                 fill_color_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            lcd_inst/cmd_ndata_writer/LCD_DATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.460ns  (logic 0.185ns (40.202%)  route 0.275ns (59.798%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDPE                         0.000     0.000 r  fill_color_reg[7]/C
    SLICE_X1Y95          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  fill_color_reg[7]/Q
                         net (fo=1, routed)           0.275     0.416    lcd_inst/cmd_ndata_writer/LCD_DATA_reg[15]_1[7]
    SLICE_X1Y94          LUT2 (Prop_lut2_I0_O)        0.044     0.460 r  lcd_inst/cmd_ndata_writer/LCD_DATA[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.460    lcd_inst/cmd_ndata_writer/LCD_DATA0_in[7]
    SLICE_X1Y94          FDCE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.863     0.863    lcd_inst/cmd_ndata_writer/CLK
    SLICE_X1Y94          FDCE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_reg[7]/C

Slack:                    inf
  Source:                 fill_color_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lcd_inst/cmd_ndata_writer/LCD_DATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.173%)  route 0.277ns (59.827%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE                         0.000     0.000 r  fill_color_reg[15]/C
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fill_color_reg[15]/Q
                         net (fo=1, routed)           0.277     0.418    lcd_inst/cmd_ndata_writer/LCD_DATA_reg[15]_1[15]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.045     0.463 r  lcd_inst/cmd_ndata_writer/LCD_DATA[15]_i_2__0/O
                         net (fo=1, routed)           0.000     0.463    lcd_inst/cmd_ndata_writer/LCD_DATA0_in[15]
    SLICE_X0Y92          FDCE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.862     0.862    lcd_inst/cmd_ndata_writer/CLK
    SLICE_X0Y92          FDCE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_reg[15]/C

Slack:                    inf
  Source:                 fill_color_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            lcd_inst/cmd_ndata_writer/LCD_DATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.503ns  (logic 0.226ns (44.970%)  route 0.277ns (55.030%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDPE                         0.000     0.000 r  fill_color_reg[8]/C
    SLICE_X1Y95          FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  fill_color_reg[8]/Q
                         net (fo=1, routed)           0.277     0.405    lcd_inst/cmd_ndata_writer/LCD_DATA_reg[15]_1[8]
    SLICE_X1Y94          LUT2 (Prop_lut2_I0_O)        0.098     0.503 r  lcd_inst/cmd_ndata_writer/LCD_DATA[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.503    lcd_inst/cmd_ndata_writer/LCD_DATA0_in[8]
    SLICE_X1Y94          FDCE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.817     0.817    lcd_inst/lcd_clk_pll/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  lcd_inst/lcd_clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    lcd_inst/lcd_clk_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  lcd_inst/lcd_clk_pll/inst/clkout1_buf/O
                         net (fo=212, routed)         0.863     0.863    lcd_inst/cmd_ndata_writer/CLK
    SLICE_X1Y94          FDCE                                         r  lcd_inst/cmd_ndata_writer/LCD_DATA_reg[8]/C





