var struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n =
[
    [ "BitMapping", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a1e590ba11a42988c1d4e5bcf7d6bcdd8", null ],
    [ "CasLatencies", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a7d94393c1d68f2a429af08dc2b858214", null ],
    [ "Crc", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a0cd01919833051e544ed7b0432bc7379", null ],
    [ "Description", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a18c2306c8668cbcfbc1bee700bf76e92", null ],
    [ "DramDeviceType", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#af23f5fa7bf376c2e7b4c08a6f11ae4ed", null ],
    [ "ExtendedModuleType", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a762fd150709ec7db5963f88a62c64cfd", null ],
    [ "ModuleMemoryBusWidth", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a57bde69178052e01f1f0388233ccf56b", null ],
    [ "ModuleNominalVoltage", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a4347d61deaf4368612a972fb5767cf40", null ],
    [ "ModuleOrganization", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#ad09ed08eda1a71a2548fb7dac884e0ec", null ],
    [ "ModuleThermalSensor", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a6569384aeb69cee0a6f9f4b30275c206", null ],
    [ "ModuleType", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#aaec556f21c12b8a8229717ba38615dcc", null ],
    [ "OtherOptionalFeatures", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#aae3c1cc13f7cede215f455f62b159874", null ],
    [ "PrimarySdramPackageType", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a904fead73c0a4066e0b7e3cc057b4196", null ],
    [ "Reserved0", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a5d0485af85c8c40a168c4b69ac77e73f", null ],
    [ "Reserved1", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a06f66664e6d87ea48e13b993d8d6f625", null ],
    [ "Reserved2", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#abb95fc50a53de689b081f1b2f681e5f7", null ],
    [ "Revision", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a96c763fabec99829e3abddf505ecbbfc", null ],
    [ "SdramAddressing", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#ad2ad80f3673377cdec7cc4ae3bfb2d68", null ],
    [ "SdramDensityAndBanks", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a47127b9645a1f259a2278ff9728105ef", null ],
    [ "SdramOptionalFeatures", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#af0dd7bed8c6e914055e3e010a4427507", null ],
    [ "SecondarySdramPackageType", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a0c6e81d6e03c09993bac62d71b1fae39", null ],
    [ "tAAmin", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a216fd51884111d9abe8e452fcb54cc27", null ],
    [ "tAAminFine", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a3e6cc27a618aafd083e7d8c28ec1e8a5", null ],
    [ "tCCD_Lmin", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#aadbaf6042481a8ca5f545ee76dd13066", null ],
    [ "tCCD_LminFine", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a649202266444ade9aff508af5466e3e7", null ],
    [ "tCKmax", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#ae81d9b2a2dc3e38e6bd0179134639f95", null ],
    [ "tCKmaxFine", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a9c59d20fc47dba0e590260d769a34628", null ],
    [ "tCKmin", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a700187450a95c9b878117fe27eb0a19c", null ],
    [ "tCKminFine", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a715b6e183a3b8ffe66431101b1fb4107", null ],
    [ "tFAWmin", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#ac32cba4257e0d6f609e7c2f65c7fbb89", null ],
    [ "tFAWMinUpper", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a9bd151d7a218f2b355efa9be3762422c", null ],
    [ "ThermalAndRefreshOptions", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#ad8ba5d3b5f9424c93f052b9276b45282", null ],
    [ "Timebase", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a72a22d6f6f96db287ab0fd0a142b32ab", null ],
    [ "tRASmin", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a131acf623174e626b8cb59e69f240ed1", null ],
    [ "tRASMintRCMinUpper", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a062d61a30ae7ee1e8d765e9dc1e1cab4", null ],
    [ "tRCDmin", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a4d504404779d5dc4975c35a3d149303c", null ],
    [ "tRCDminFine", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a486fd2089664048f5309f9d008b399bb", null ],
    [ "tRCmin", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a2755fa3b537666f1bb5acad7c30b6803", null ],
    [ "tRCminFine", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a1fdaae63b88e5843b4398817de872b84", null ],
    [ "tRFC1min", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a03b61d9954f873cafc27cf26de4cd87a", null ],
    [ "tRFC2min", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a60cbf80b5c2777c7c33f2919a6adfebd", null ],
    [ "tRFC4min", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a593f7ba8c78ef20b13229335578be3a7", null ],
    [ "tRPmin", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#aceaf7f6976e4abc30c0ccc4da32027de", null ],
    [ "tRPminFine", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#ad0cb285ae835ac63f13f738d3453ba1a", null ],
    [ "tRRD_Lmin", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a644bfb33397b1225bf72c1ac73bad5a4", null ],
    [ "tRRD_LminFine", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a9785c8a54270d5645bedd0a13de900fb", null ],
    [ "tRRD_Smin", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#acaef76530c016420aa10a3f441101dff", null ],
    [ "tRRD_SminFine", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#af4feab90e8d396064b2e17feb52d8f18", null ],
    [ "tWRmin", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a83a15964ce7f64f0ad9f0666549351f9", null ],
    [ "tWRUpperNibble", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#af55d75256c8fa7612d03e90a10d768cb", null ],
    [ "tWTR_Lmin", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a564e316faeb2cf503d7730000c6c6363", null ],
    [ "tWTR_Smin", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#af6ae294fc7a3e367ddc20ecbb0e2b6f0", null ],
    [ "tWTRUpperNibble", "struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a4cd6dd9f110f838db1857c5962a29537", null ]
];