
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3752 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 326.055 ; gain = 89.754
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/top.v:25]
INFO: [Synth 8-638] synthesizing module 'aes_enc_core' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:23]
WARNING: [Synth 8-567] referenced signal 'sbox' should be on the sensitivity list [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:904]
WARNING: [Synth 8-567] referenced signal 'mul2' should be on the sensitivity list [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:904]
WARNING: [Synth 8-567] referenced signal 'mul3' should be on the sensitivity list [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:904]
WARNING: [Synth 8-3848] Net led_out in module/entity aes_enc_core does not have driver. [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:31]
INFO: [Synth 8-256] done synthesizing module 'aes_enc_core' (1#1) [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:23]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/uart_tx.v:21]
	Parameter bit_time bound to: 868 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element ledout_reg was removed.  [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/uart_tx.v:74]
WARNING: [Synth 8-5788] Register tx_buff_reg[19] in module uart_tx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/uart_tx.v:52]
WARNING: [Synth 8-5788] Register tx_buff_reg[18] in module uart_tx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/uart_tx.v:52]
WARNING: [Synth 8-5788] Register tx_buff_reg[17] in module uart_tx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/uart_tx.v:52]
WARNING: [Synth 8-5788] Register tx_buff_reg[16] in module uart_tx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/uart_tx.v:52]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (2#1) [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/uart_tx.v:21]
WARNING: [Synth 8-3848] Net Hdo in module/entity top does not have driver. [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/top.v:34]
WARNING: [Synth 8-3848] Net Mdo in module/entity top does not have driver. [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/top.v:35]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/top.v:25]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port led_out[7]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port led_out[6]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port led_out[5]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port led_out[4]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port led_out[3]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port led_out[2]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port led_out[1]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port led_out[0]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1919]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1918]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1917]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1916]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1915]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1914]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1913]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1912]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1911]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1910]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1909]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1908]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1907]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1906]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1905]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1904]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1903]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1902]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1901]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1900]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1899]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1898]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1897]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1896]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1895]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1894]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1893]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1892]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1891]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1890]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1889]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1888]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1887]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1886]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1885]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1884]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1883]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1882]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1881]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1880]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1879]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1878]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1877]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1876]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1875]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1874]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1873]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1872]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1871]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1870]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1869]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1868]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1867]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1866]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1865]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1864]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1863]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1862]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1861]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1860]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1859]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1858]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1857]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1856]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1855]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1854]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1853]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1852]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1851]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1850]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1849]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1848]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1847]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1846]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1845]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1844]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1843]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1842]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1841]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1840]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1839]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1838]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1837]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1836]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1835]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1834]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1833]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1832]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1831]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1830]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1829]
WARNING: [Synth 8-3331] design aes_enc_core has unconnected port keyIn[1828]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 953.879 ; gain = 717.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 953.879 ; gain = 717.578
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/constrs_1/new/aes_constr.xdc]
Finished Parsing XDC File [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/constrs_1/new/aes_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/constrs_1/new/aes_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1129.125 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:00 ; elapsed = 00:01:06 . Memory (MB): peak = 1129.125 ; gain = 892.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:00 ; elapsed = 00:01:06 . Memory (MB): peak = 1129.125 ; gain = 892.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:06 . Memory (MB): peak = 1129.125 ; gain = 892.824
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'aes_enc_core'
WARNING: [Synth 8-6014] Unused sequential element curr_state_reg was removed.  [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:899]
WARNING: [Synth 8-6014] Unused sequential element next_state_reg was removed.  [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:912]
INFO: [Synth 8-5546] ROM "tempStart" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempSbox" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempRow" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempStart1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempSbox1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempRow1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempStart2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempSbox2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempRow2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempStart3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempSbox3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempRow3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempStart4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempSbox4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempRow4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempStart5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempSbox5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempRow5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempStart6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempSbox6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempRow6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempStart7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempSbox7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempRow7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempStart8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempSbox8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempRow8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempStart9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempSbox9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempRow9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempStart10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempSbox10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempRow10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempStart11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempSbox11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempRow11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempStart12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempSbox12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempRow12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempStart13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempSbox13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tempRow13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w14" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ledDone" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "encDone" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cipher" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_buff_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element bit_count_reg was removed.  [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/uart_tx.v:48]
WARNING: [Synth 8-6014] Unused sequential element byte_count_reg was removed.  [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/uart_tx.v:72]
WARNING: [Synth 8-327] inferring latch for variable 'encDone_reg' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:908]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:912]
WARNING: [Synth 8-327] inferring latch for variable 'cipher_reg' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1701]
WARNING: [Synth 8-327] inferring latch for variable 'ledDone_reg' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:907]
WARNING: [Synth 8-327] inferring latch for variable 'w14_reg[3]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1690]
WARNING: [Synth 8-327] inferring latch for variable 'w14_reg[2]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1690]
WARNING: [Synth 8-327] inferring latch for variable 'w14_reg[1]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1690]
WARNING: [Synth 8-327] inferring latch for variable 'w14_reg[0]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1690]
WARNING: [Synth 8-327] inferring latch for variable 'd13_reg[15]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1670]
WARNING: [Synth 8-327] inferring latch for variable 'd13_reg[14]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1670]
WARNING: [Synth 8-327] inferring latch for variable 'd13_reg[13]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1670]
WARNING: [Synth 8-327] inferring latch for variable 'd13_reg[12]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1670]
WARNING: [Synth 8-327] inferring latch for variable 'd13_reg[11]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1670]
WARNING: [Synth 8-327] inferring latch for variable 'd13_reg[10]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1670]
WARNING: [Synth 8-327] inferring latch for variable 'd13_reg[9]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1670]
WARNING: [Synth 8-327] inferring latch for variable 'd13_reg[8]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1670]
WARNING: [Synth 8-327] inferring latch for variable 'd13_reg[7]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1670]
WARNING: [Synth 8-327] inferring latch for variable 'd13_reg[6]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1670]
WARNING: [Synth 8-327] inferring latch for variable 'd13_reg[5]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1670]
WARNING: [Synth 8-327] inferring latch for variable 'd13_reg[4]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1670]
WARNING: [Synth 8-327] inferring latch for variable 'd13_reg[3]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1670]
WARNING: [Synth 8-327] inferring latch for variable 'd13_reg[2]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1670]
WARNING: [Synth 8-327] inferring latch for variable 'd13_reg[1]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1670]
WARNING: [Synth 8-327] inferring latch for variable 'd13_reg[0]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1670]
WARNING: [Synth 8-327] inferring latch for variable 'k_reg[59]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:922]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow13_reg[15]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1663]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow13_reg[14]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1663]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow13_reg[13]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1663]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow13_reg[12]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1663]
WARNING: [Synth 8-327] inferring latch for variable 'k_reg[58]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:922]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow13_reg[11]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1663]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow13_reg[10]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1663]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow13_reg[9]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1663]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow13_reg[8]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1663]
WARNING: [Synth 8-327] inferring latch for variable 'k_reg[57]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:922]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow13_reg[7]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1663]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow13_reg[6]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1663]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow13_reg[5]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1663]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow13_reg[4]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1663]
WARNING: [Synth 8-327] inferring latch for variable 'k_reg[56]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:922]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow13_reg[3]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1663]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow13_reg[2]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1663]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow13_reg[1]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1663]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow13_reg[0]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1663]
WARNING: [Synth 8-327] inferring latch for variable 'tempSbox13_reg[11]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1655]
WARNING: [Synth 8-327] inferring latch for variable 'tempSbox13_reg[6]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1655]
WARNING: [Synth 8-327] inferring latch for variable 'tempSbox13_reg[1]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1655]
WARNING: [Synth 8-327] inferring latch for variable 'tempSbox13_reg[12]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1655]
WARNING: [Synth 8-327] inferring latch for variable 'tempSbox13_reg[7]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1655]
WARNING: [Synth 8-327] inferring latch for variable 'tempSbox13_reg[2]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1655]
WARNING: [Synth 8-327] inferring latch for variable 'tempSbox13_reg[13]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1655]
WARNING: [Synth 8-327] inferring latch for variable 'tempSbox13_reg[8]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1655]
WARNING: [Synth 8-327] inferring latch for variable 'tempSbox13_reg[3]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1655]
WARNING: [Synth 8-327] inferring latch for variable 'tempSbox13_reg[14]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1655]
WARNING: [Synth 8-327] inferring latch for variable 'tempSbox13_reg[9]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1655]
WARNING: [Synth 8-327] inferring latch for variable 'tempSbox13_reg[4]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1655]
WARNING: [Synth 8-327] inferring latch for variable 'tempSbox13_reg[15]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1655]
WARNING: [Synth 8-327] inferring latch for variable 'tempSbox13_reg[10]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1655]
WARNING: [Synth 8-327] inferring latch for variable 'tempSbox13_reg[5]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1655]
WARNING: [Synth 8-327] inferring latch for variable 'tempSbox13_reg[0]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1655]
WARNING: [Synth 8-327] inferring latch for variable 'tempStart13_reg[2]_rep' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1647]
WARNING: [Synth 8-327] inferring latch for variable 'tempStart13_reg[1]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1647]
WARNING: [Synth 8-327] inferring latch for variable 'tempStart13_reg[0]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1647]
WARNING: [Synth 8-327] inferring latch for variable 'tempStart13_reg[3]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1647]
WARNING: [Synth 8-327] inferring latch for variable 'tempStart13_reg[1]_rep' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1647]
WARNING: [Synth 8-327] inferring latch for variable 'tempStart13_reg[2]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1647]
WARNING: [Synth 8-327] inferring latch for variable 'tempStart13_reg[0]_rep' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1647]
WARNING: [Synth 8-327] inferring latch for variable 'tempStart13_reg[3]_rep' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1647]
WARNING: [Synth 8-327] inferring latch for variable 'k_reg[54]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:922]
WARNING: [Synth 8-327] inferring latch for variable 'w13_reg[2]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1636]
WARNING: [Synth 8-327] inferring latch for variable 'k_reg[53]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:922]
WARNING: [Synth 8-327] inferring latch for variable 'w13_reg[1]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1636]
WARNING: [Synth 8-327] inferring latch for variable 'k_reg[52]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:922]
WARNING: [Synth 8-327] inferring latch for variable 'w13_reg[0]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1636]
WARNING: [Synth 8-327] inferring latch for variable 'k_reg[55]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:922]
WARNING: [Synth 8-327] inferring latch for variable 'w13_reg[3]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1636]
WARNING: [Synth 8-327] inferring latch for variable 'd12_reg[11]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1616]
WARNING: [Synth 8-327] inferring latch for variable 'd12_reg[10]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1616]
WARNING: [Synth 8-327] inferring latch for variable 'd12_reg[9]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1616]
WARNING: [Synth 8-327] inferring latch for variable 'd12_reg[8]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1616]
WARNING: [Synth 8-327] inferring latch for variable 'd12_reg[7]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1616]
WARNING: [Synth 8-327] inferring latch for variable 'd12_reg[6]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1616]
WARNING: [Synth 8-327] inferring latch for variable 'd12_reg[5]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1616]
WARNING: [Synth 8-327] inferring latch for variable 'd12_reg[4]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1616]
WARNING: [Synth 8-327] inferring latch for variable 'd12_reg[3]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1616]
WARNING: [Synth 8-327] inferring latch for variable 'd12_reg[2]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1616]
WARNING: [Synth 8-327] inferring latch for variable 'd12_reg[1]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1616]
WARNING: [Synth 8-327] inferring latch for variable 'd12_reg[0]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1616]
WARNING: [Synth 8-327] inferring latch for variable 'd12_reg[15]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1616]
WARNING: [Synth 8-327] inferring latch for variable 'd12_reg[14]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1616]
WARNING: [Synth 8-327] inferring latch for variable 'd12_reg[13]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1616]
WARNING: [Synth 8-327] inferring latch for variable 'd12_reg[12]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1616]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow12_reg[9]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1609]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow12_reg[10]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1609]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow12_reg[11]_rep' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1609]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow12_reg[8]_rep' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1609]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow12_reg[10]_rep' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1609]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow12_reg[11]_rep' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1609]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow12_reg[8]' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1609]
WARNING: [Synth 8-327] inferring latch for variable 'tempRow12_reg[9]_rep' [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/aes_enc_core.v:1609]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:06 ; elapsed = 00:02:23 . Memory (MB): peak = 1151.199 ; gain = 914.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |aes_enc_core__GB0 |           1|     33047|
|2     |aes_enc_core__GB1 |           1|     16128|
|3     |aes_enc_core__GB2 |           1|     10880|
|4     |uart_tx           |           1|      3262|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 56    
	   2 Input      8 Bit         XORs := 16    
	   4 Input      8 Bit         XORs := 208   
+---Registers : 
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 20    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 83    
	   4 Input      8 Bit        Muxes := 19    
	  76 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 19    
	   2 Input      4 Bit        Muxes := 1     
	  76 Input      1 Bit        Muxes := 75    
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module aes_enc_core 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 56    
	   2 Input      8 Bit         XORs := 16    
	   4 Input      8 Bit         XORs := 208   
+---Muxes : 
	  76 Input      7 Bit        Muxes := 1     
	  76 Input      1 Bit        Muxes := 75    
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 20    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 83    
	   4 Input      8 Bit        Muxes := 19    
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 19    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element byte_count_reg was removed.  [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/uart_tx.v:72]
WARNING: [Synth 8-6014] Unused sequential element bit_count_reg was removed.  [C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.srcs/sources_1/new/uart_tx.v:48]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\w_reg[3][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\k_reg[3][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\w_reg[3][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\k_reg[3][28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\w_reg[3][27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\k_reg[3][27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\w_reg[3][26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\k_reg[3][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\w_reg[3][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\k_reg[3][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\w_reg[3][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\k_reg[3][24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\w_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\k_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\w_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\k_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\w_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\k_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\w_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\k_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\w_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\k_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\w_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\k_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\w_reg[1][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\k_reg[1][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\w_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\k_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\w_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\k_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\w_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\k_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\w_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\k_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\w_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\k_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\w_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\k_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\w_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\k_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\w_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\k_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\w_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\k_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\w_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\k_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\w_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\k_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\w_reg[2][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\k_reg[2][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\w_reg[2][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\k_reg[2][28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\w_reg[2][27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\k_reg[2][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\w_reg[2][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\k_reg[2][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\w_reg[2][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\k_reg[2][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\w_reg[2][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\k_reg[2][24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\w_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\k_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\w_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\k_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\w_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\k_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\w_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\k_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\w_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\k_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\w_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\k_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\w_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\k_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\w_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\k_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\w_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\k_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\w_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\k_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\w_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\k_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\w_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\k_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\w_reg[3][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\k_reg[3][21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\w_reg[3][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\k_reg[3][20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\w_reg[3][19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\k_reg[3][19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\w_reg[3][18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\k_reg[3][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\w_reg[3][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\k_reg[3][17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\w_reg[3][16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AES1i_0/\k_reg[3][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\w_reg[1][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\k_reg[1][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\w_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AES1i_0/\k_reg[1][28] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[3]_rep[29]' (LD) to 'AES1i_0/tempStart_reg[3][29]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[3]_rep[28]' (LD) to 'AES1i_0/tempStart_reg[3][28]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[3]_rep[27]' (LD) to 'AES1i_0/tempStart_reg[3][27]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[3]_rep[26]' (LD) to 'AES1i_0/tempStart_reg[3][26]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[3]_rep[25]' (LD) to 'AES1i_0/tempStart_reg[3][25]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[3]_rep[24]' (LD) to 'AES1i_0/tempStart_reg[3][24]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[2][5]' (LD) to 'AES1i_0/tempStart_reg[2]_rep[5]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[2][4]' (LD) to 'AES1i_0/tempStart_reg[2]_rep[4]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[2][3]' (LD) to 'AES1i_0/tempStart_reg[2]_rep[3]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[2][2]' (LD) to 'AES1i_0/tempStart_reg[2]_rep[2]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[2][1]' (LD) to 'AES1i_0/tempStart_reg[2]_rep[1]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[2][0]' (LD) to 'AES1i_0/tempStart_reg[2]_rep[0]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[1]_rep[13]' (LD) to 'AES1i_0/tempStart_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[1]_rep[12]' (LD) to 'AES1i_0/tempStart_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[1]_rep[11]' (LD) to 'AES1i_0/tempStart_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[1]_rep[10]' (LD) to 'AES1i_0/tempStart_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[1]_rep[9]' (LD) to 'AES1i_0/tempStart_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[1]_rep[8]' (LD) to 'AES1i_0/tempStart_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[0]_rep[21]' (LD) to 'AES1i_0/tempStart_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[0]_rep[20]' (LD) to 'AES1i_0/tempStart_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[0]_rep[19]' (LD) to 'AES1i_0/tempStart_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[0]_rep[18]' (LD) to 'AES1i_0/tempStart_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[0]_rep[17]' (LD) to 'AES1i_0/tempStart_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[0]_rep[16]' (LD) to 'AES1i_0/tempStart_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[2]_rep[29]' (LD) to 'AES1i_0/tempStart_reg[2][29]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[2]_rep[28]' (LD) to 'AES1i_0/tempStart_reg[2][28]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[2]_rep[27]' (LD) to 'AES1i_0/tempStart_reg[2][27]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[2]_rep[26]' (LD) to 'AES1i_0/tempStart_reg[2][26]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[2]_rep[25]' (LD) to 'AES1i_0/tempStart_reg[2][25]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[2]_rep[24]' (LD) to 'AES1i_0/tempStart_reg[2][24]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[1][5]' (LD) to 'AES1i_0/tempStart_reg[1]_rep[5]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[1][4]' (LD) to 'AES1i_0/tempStart_reg[1]_rep[4]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[1][3]' (LD) to 'AES1i_0/tempStart_reg[1]_rep[3]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[1][2]' (LD) to 'AES1i_0/tempStart_reg[1]_rep[2]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[1][1]' (LD) to 'AES1i_0/tempStart_reg[1]_rep[1]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[1][0]' (LD) to 'AES1i_0/tempStart_reg[1]_rep[0]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[0]_rep[13]' (LD) to 'AES1i_0/tempStart_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[0]_rep[12]' (LD) to 'AES1i_0/tempStart_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[0]_rep[11]' (LD) to 'AES1i_0/tempStart_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[0]_rep[10]' (LD) to 'AES1i_0/tempStart_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[0]_rep[9]' (LD) to 'AES1i_0/tempStart_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[0]_rep[8]' (LD) to 'AES1i_0/tempStart_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[3]_rep[21]' (LD) to 'AES1i_0/tempStart_reg[3][21]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[3]_rep[20]' (LD) to 'AES1i_0/tempStart_reg[3][20]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[3]_rep[19]' (LD) to 'AES1i_0/tempStart_reg[3][19]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[3]_rep[18]' (LD) to 'AES1i_0/tempStart_reg[3][18]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[3]_rep[17]' (LD) to 'AES1i_0/tempStart_reg[3][17]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[3]_rep[16]' (LD) to 'AES1i_0/tempStart_reg[3][16]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[1]_rep[29]' (LD) to 'AES1i_0/tempStart_reg[1][29]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[1]_rep[28]' (LD) to 'AES1i_0/tempStart_reg[1][28]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[1]_rep[27]' (LD) to 'AES1i_0/tempStart_reg[1][27]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[1]_rep[26]' (LD) to 'AES1i_0/tempStart_reg[1][26]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[1]_rep[25]' (LD) to 'AES1i_0/tempStart_reg[1][25]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[1]_rep[24]' (LD) to 'AES1i_0/tempStart_reg[1][24]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[0][5]' (LD) to 'AES1i_0/tempStart_reg[0]_rep[5]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[0][4]' (LD) to 'AES1i_0/tempStart_reg[0]_rep[4]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[0][3]' (LD) to 'AES1i_0/tempStart_reg[0]_rep[3]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[0][2]' (LD) to 'AES1i_0/tempStart_reg[0]_rep[2]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[0][1]' (LD) to 'AES1i_0/tempStart_reg[0]_rep[1]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[0][0]' (LD) to 'AES1i_0/tempStart_reg[0]_rep[0]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[3]_rep[13]' (LD) to 'AES1i_0/tempStart_reg[3][13]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[3]_rep[12]' (LD) to 'AES1i_0/tempStart_reg[3][12]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[3]_rep[11]' (LD) to 'AES1i_0/tempStart_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[3]_rep[10]' (LD) to 'AES1i_0/tempStart_reg[3][10]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[3]_rep[9]' (LD) to 'AES1i_0/tempStart_reg[3][9]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[3]_rep[8]' (LD) to 'AES1i_0/tempStart_reg[3][8]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[2]_rep[21]' (LD) to 'AES1i_0/tempStart_reg[2][21]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[2]_rep[20]' (LD) to 'AES1i_0/tempStart_reg[2][20]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[2]_rep[19]' (LD) to 'AES1i_0/tempStart_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[2]_rep[18]' (LD) to 'AES1i_0/tempStart_reg[2][18]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[2]_rep[17]' (LD) to 'AES1i_0/tempStart_reg[2][17]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[2]_rep[16]' (LD) to 'AES1i_0/tempStart_reg[2][16]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[0]_rep[29]' (LD) to 'AES1i_0/tempStart_reg[0][29]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[0]_rep[28]' (LD) to 'AES1i_0/tempStart_reg[0][28]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[0]_rep[27]' (LD) to 'AES1i_0/tempStart_reg[0][27]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[0]_rep[26]' (LD) to 'AES1i_0/tempStart_reg[0][26]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[0]_rep[25]' (LD) to 'AES1i_0/tempStart_reg[0][25]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[0]_rep[24]' (LD) to 'AES1i_0/tempStart_reg[0][24]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[3][5]' (LD) to 'AES1i_0/tempStart_reg[3]_rep[5]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[3][4]' (LD) to 'AES1i_0/tempStart_reg[3]_rep[4]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[3][3]' (LD) to 'AES1i_0/tempStart_reg[3]_rep[3]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[3][2]' (LD) to 'AES1i_0/tempStart_reg[3]_rep[2]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[3][1]' (LD) to 'AES1i_0/tempStart_reg[3]_rep[1]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[3][0]' (LD) to 'AES1i_0/tempStart_reg[3]_rep[0]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[2]_rep[13]' (LD) to 'AES1i_0/tempStart_reg[2][13]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[2]_rep[12]' (LD) to 'AES1i_0/tempStart_reg[2][12]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[2]_rep[11]' (LD) to 'AES1i_0/tempStart_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[2]_rep[10]' (LD) to 'AES1i_0/tempStart_reg[2][10]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[2]_rep[9]' (LD) to 'AES1i_0/tempStart_reg[2][9]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[2]_rep[8]' (LD) to 'AES1i_0/tempStart_reg[2][8]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[1]_rep[21]' (LD) to 'AES1i_0/tempStart_reg[1][21]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[1]_rep[20]' (LD) to 'AES1i_0/tempStart_reg[1][20]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[1]_rep[19]' (LD) to 'AES1i_0/tempStart_reg[1][19]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[1]_rep[18]' (LD) to 'AES1i_0/tempStart_reg[1][18]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[1]_rep[17]' (LD) to 'AES1i_0/tempStart_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[1]_rep[16]' (LD) to 'AES1i_0/tempStart_reg[1][16]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[3]_rep[30]' (LD) to 'AES1i_0/tempStart_reg[3][30]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[3]_rep[31]' (LD) to 'AES1i_0/tempStart_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[2][6]' (LD) to 'AES1i_0/tempStart_reg[2]_rep[6]'
INFO: [Synth 8-3886] merging instance 'AES1i_0/tempStart_reg[2][7]' (LD) to 'AES1i_0/tempStart_reg[2]_rep[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (tx_buff_reg[18][7]) is unused and will be removed from module uart_tx.
WARNING: [Synth 8-3332] Sequential element (tx_buff_reg[17][7]) is unused and will be removed from module uart_tx.
WARNING: [Synth 8-3332] Sequential element (tx_buff_reg[16][7]) is unused and will be removed from module uart_tx.
WARNING: [Synth 8-3332] Sequential element (tx_buff_reg[19][7]) is unused and will be removed from module uart_tx.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:49 ; elapsed = 00:04:32 . Memory (MB): peak = 1151.199 ; gain = 914.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+------------+---------------+----------------+
|Module Name  | RTL Object | Depth x Width | Implemented As | 
+-------------+------------+---------------+----------------+
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul3       | 256x8         | LUT            | 
|aes_enc_core | mul2       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|aes_enc_core | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | sbox       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
|top          | mul3       | 256x8         | LUT            | 
|top          | mul2       | 256x8         | LUT            | 
+-------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |aes_enc_core__GB0 |           1|     12742|
|2     |aes_enc_core__GB1 |           1|      6912|
|3     |aes_enc_core__GB2 |           1|      3584|
|4     |uart_tx           |           1|      1118|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:02 ; elapsed = 00:04:46 . Memory (MB): peak = 1151.199 ; gain = 914.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:04 ; elapsed = 00:04:48 . Memory (MB): peak = 1151.199 ; gain = 914.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |aes_enc_core__GB0 |           1|     11642|
|2     |aes_enc_core__GB1 |           1|      6912|
|3     |aes_enc_core__GB2 |           1|      2432|
|4     |uart_tx           |           1|      1118|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (AES1/tempRow5_reg[7][6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (AES1/tempRow5_reg[4]_rep[6]__0) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (AES1/tempSbox5_reg[4][6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (AES1/tempSbox5_reg[3][6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (AES1/tempStart6_reg[1]_rep[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (AES1/tempStart6_reg[2][31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (AES1/d5_reg[8][7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (AES1/w6_reg[2][31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (AES1/d5_reg[7][7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (AES1/w6_reg[1][7]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:12 ; elapsed = 00:04:57 . Memory (MB): peak = 1152.820 ; gain = 916.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:14 ; elapsed = 00:04:59 . Memory (MB): peak = 1152.820 ; gain = 916.520
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:14 ; elapsed = 00:04:59 . Memory (MB): peak = 1152.820 ; gain = 916.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:15 ; elapsed = 00:05:00 . Memory (MB): peak = 1152.820 ; gain = 916.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:15 ; elapsed = 00:05:00 . Memory (MB): peak = 1152.820 ; gain = 916.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:15 ; elapsed = 00:05:00 . Memory (MB): peak = 1152.820 ; gain = 916.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:15 ; elapsed = 00:05:00 . Memory (MB): peak = 1152.820 ; gain = 916.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |    12|
|2     |CARRY4 |     3|
|3     |LUT1   |   570|
|4     |LUT2   |    23|
|5     |LUT3   |   194|
|6     |LUT4   |   487|
|7     |LUT5   |   847|
|8     |LUT6   |  3897|
|9     |MUXF7  |  1910|
|10    |MUXF8  |   928|
|11    |FDCE   |   165|
|12    |FDPE   |     3|
|13    |FDRE   |    28|
|14    |LD     |  5275|
|15    |IBUF   |     4|
|16    |OBUF   |     2|
|17    |OBUFT  |     8|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             | 14356|
|2     |  AES1   |aes_enc_core | 13823|
|3     |  U1     |uart_tx      |   507|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:15 ; elapsed = 00:05:00 . Memory (MB): peak = 1152.820 ; gain = 916.520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1352 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:24 ; elapsed = 00:04:44 . Memory (MB): peak = 1152.820 ; gain = 741.273
Synthesis Optimization Complete : Time (s): cpu = 00:04:15 ; elapsed = 00:05:00 . Memory (MB): peak = 1152.820 ; gain = 916.520
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5282 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'aes_enc_core' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5275 instances were transformed.
  LD => LDCE: 5275 instances

323 Infos, 232 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:21 ; elapsed = 00:05:07 . Memory (MB): peak = 1152.820 ; gain = 918.629
INFO: [Common 17-1381] The checkpoint 'C:/College/Thesis/AES_2018/aes_enc_only_mixcol/aes_enc_only.runs/synth_1/top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1152.820 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Sep  4 00:04:13 2018...
