Info: Starting: Create testbench Qsys system
Info: C:/Users/tgonzale/Documents/Maestria/FPGAs_Proy3/proyecto3_system/testbench/proyecto3_system.ipx
Info: qsys-generate C:\Users\tgonzale\Documents\Maestria\FPGAs_Proy3\proyecto3_system.qsys --testbench=SIMPLE --output-directory=C:\Users\tgonzale\Documents\Maestria\FPGAs_Proy3 --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading FPGAs_Proy3/proyecto3_system.qsys
Progress: Reading input file
Progress: Adding clk_source [clock_source 16.1]
Progress: Parameterizing module clk_source
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios_ii_processor [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios_ii_processor
Progress: Adding on_chip_memory [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module on_chip_memory
Progress: Adding spi [altera_avalon_spi 16.1]
Progress: Parameterizing module spi
Progress: Adding timer [altera_avalon_timer 16.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: proyecto3_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:\intelfpga_lite\16.1\quartus\sopc_builder\bin\root_components.ipx
Info: C:\intelfpga_lite\16.1\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index C:\intelfpga_lite\16.1\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: C:\intelfpga_lite\16.1\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0.00 seconds
Info: C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.00 seconds
Info: C:/Users/tgonzale/Documents/Maestria/FPGAs_Proy3/proyecto3_system/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\Users\tgonzale\Documents\Maestria\FPGAs_Proy3\proyecto3_system\testbench\proyecto3_system.ipx
Progress: Loading FPGAs_Proy3/proyecto3_system.qsys
Info: C:/Users/tgonzale/Documents/Maestria/FPGAs_Proy3/* matched 9 files in 0.02 seconds
Info: C:/Users/tgonzale/Documents/Maestria/FPGAs_Proy3/ip/**/* matched 0 files in 0.00 seconds
Info: C:/Users/tgonzale/Documents/Maestria/FPGAs_Proy3/*/* matched 12 files in 0.00 seconds
Info: C:\Users\tgonzale\Documents\Maestria\FPGAs_Proy3\proyecto3_system\testbench\proyecto3_system.ipx described 0 plugins, 3 paths, in 0.02 seconds
Info: C:/Users/tgonzale/Documents/Maestria/FPGAs_Proy3/proyecto3_system/testbench/* matched 4 files in 0.02 seconds
Info: C:/Users/tgonzale/Documents/Maestria/FPGAs_Proy3/proyecto3_system/testbench/*/* matched 0 files in 0.00 seconds
Info: C:/Users/tgonzale/.altera.quartus/ip/16.1/**/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0.00 seconds
Info: Reading index C:\intelfpga_lite\16.1\ip\altera\altera_components.ipx
Info: C:\intelfpga_lite\16.1\ip\altera\altera_components.ipx described 1974 plugins, 0 paths, in 0.29 seconds
Info: C:/intelfpga_lite/16.1/ip/**/* matched 141 files in 0.34 seconds
Info: C:/intelfpga_lite/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\intelfpga_lite\16.1\quartus\sopc_builder\builtin.ipx
Info: C:\intelfpga_lite\16.1\quartus\sopc_builder\builtin.ipx described 83 plugins, 0 paths, in 0.01 seconds
Info: C:/intelfpga_lite/16.1/quartus/sopc_builder/**/* matched 8 files in 0.01 seconds
Info: Reading index C:\intelfpga_lite\16.1\quartus\common\librarian\factories\index.ipx
Info: C:\intelfpga_lite\16.1\quartus\common\librarian\factories\index.ipx described 151 plugins, 0 paths, in 0.02 seconds
Info: C:/intelfpga_lite/16.1/quartus/common/librarian/factories/**/* matched 4 files in 0.02 seconds
Info: C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: C:\intelfpga_lite\16.1\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 13 paths, in 0.41 seconds
Info: C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.41 seconds
Progress: 
Progress: 
Progress: 
Info: Running script C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: proyecto3_system
Info: TB_Gen: System design is: proyecto3_system
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_source CLASS_NAME
Info: get_instance_assignment clk_source testbench.partner.map.clk_in
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_source CLASS_NAME
Info: get_instance_assignment clk_source testbench.partner.map.clk_in_reset
Info: get_interface_property spi_io EXPORT_OF
Info: get_instance_property spi CLASS_NAME
Info: get_instance_assignment spi testbench.partner.map.external
Info: send_message Info TB_Gen: Creating testbench system : proyecto3_system_tb with clock and reset BFMs
Info: TB_Gen: Creating testbench system : proyecto3_system_tb with clock and reset BFMs
Info: create_system proyecto3_system_tb
Info: add_instance proyecto3_system_inst proyecto3_system 
Info: set_use_testbench_naming_pattern true proyecto3_system
Info: get_instance_interfaces proyecto3_system_inst
Info: get_instance_interface_property proyecto3_system_inst clk CLASS_NAME
Info: get_instance_interface_property proyecto3_system_inst reset CLASS_NAME
Info: get_instance_interface_property proyecto3_system_inst spi_io CLASS_NAME
Info: get_instance_interface_property proyecto3_system_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property proyecto3_system_inst clk CLASS_NAME
Info: add_instance proyecto3_system_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property proyecto3_system_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value proyecto3_system_inst clk clockRate
Info: set_instance_parameter_value proyecto3_system_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value proyecto3_system_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property proyecto3_system_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property proyecto3_system_inst clk CLASS_NAME
Info: get_instance_interfaces proyecto3_system_inst_clk_bfm
Info: get_instance_interface_property proyecto3_system_inst_clk_bfm clk CLASS_NAME
Info: add_connection proyecto3_system_inst_clk_bfm.clk proyecto3_system_inst.clk
Info: get_instance_interface_property proyecto3_system_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property proyecto3_system_inst reset CLASS_NAME
Info: add_instance proyecto3_system_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property proyecto3_system_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports proyecto3_system_inst reset
Info: get_instance_interface_port_property proyecto3_system_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property proyecto3_system_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value proyecto3_system_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value proyecto3_system_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property proyecto3_system_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces proyecto3_system_inst_reset_bfm
Info: get_instance_interface_property proyecto3_system_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property proyecto3_system_inst_reset_bfm clk CLASS_NAME
Info: get_instance_property proyecto3_system_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value proyecto3_system_inst reset associatedClock
Info: get_instance_interfaces proyecto3_system_inst_clk_bfm
Info: get_instance_interface_property proyecto3_system_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: proyecto3_system_inst_reset_bfm is not associated to any clock; connecting proyecto3_system_inst_reset_bfm to 'proyecto3_system_inst_clk_bfm.clk'
Warning: TB_Gen: proyecto3_system_inst_reset_bfm is not associated to any clock; connecting proyecto3_system_inst_reset_bfm to 'proyecto3_system_inst_clk_bfm.clk'
Info: add_connection proyecto3_system_inst_clk_bfm.clk proyecto3_system_inst_reset_bfm.clk
Info: get_instance_interface_property proyecto3_system_inst reset CLASS_NAME
Info: get_instance_interfaces proyecto3_system_inst_reset_bfm
Info: get_instance_interface_property proyecto3_system_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property proyecto3_system_inst_reset_bfm clk CLASS_NAME
Info: add_connection proyecto3_system_inst_reset_bfm.reset proyecto3_system_inst.reset
Info: send_message Info TB_Gen: Saving testbench system: proyecto3_system_tb.qsys
Info: TB_Gen: Saving testbench system: proyecto3_system_tb.qsys
Info: save_system proyecto3_system_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: C:/Users/tgonzale/Documents/Maestria/FPGAs_Proy3/proyecto3_system/testbench/proyecto3_system_tb.qsys
Info: Done
Info: qsys-generate C:\Users\tgonzale\Documents\Maestria\FPGAs_Proy3\proyecto3_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --testbench=SIMPLE --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=C:\Users\tgonzale\Documents\Maestria\FPGAs_Proy3\proyecto3_system\testbench\proyecto3_system_tb\simulation --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading testbench/proyecto3_system_tb.qsys
Progress: Reading input file
Progress: Adding proyecto3_system_inst [proyecto3_system 1.0]
Progress: Parameterizing module proyecto3_system_inst
Progress: Adding proyecto3_system_inst_clk_bfm [altera_avalon_clock_source 16.1]
Progress: Parameterizing module proyecto3_system_inst_clk_bfm
Progress: Adding proyecto3_system_inst_reset_bfm [altera_avalon_reset_source 16.1]
Progress: Parameterizing module proyecto3_system_inst_reset_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: proyecto3_system_tb.proyecto3_system_inst.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: proyecto3_system_tb.proyecto3_system_inst_clk_bfm: Elaborate: altera_clock_source
Info: proyecto3_system_tb.proyecto3_system_inst_clk_bfm:            $Revision: #1 $
Info: proyecto3_system_tb.proyecto3_system_inst_clk_bfm:            $Date: 2016/08/07 $
Info: proyecto3_system_tb.proyecto3_system_inst_reset_bfm: Elaborate: altera_reset_source
Info: proyecto3_system_tb.proyecto3_system_inst_reset_bfm:            $Revision: #1 $
Info: proyecto3_system_tb.proyecto3_system_inst_reset_bfm:            $Date: 2016/08/07 $
Info: proyecto3_system_tb.proyecto3_system_inst_reset_bfm: Reset is negatively asserted.
Warning: proyecto3_system_tb.proyecto3_system_inst: proyecto3_system_inst.spi_io must be exported, or connected to a matching conduit.
Info: proyecto3_system_tb: Generating proyecto3_system_tb "proyecto3_system_tb" for SIM_VERILOG
