
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000079                       # Number of seconds simulated
sim_ticks                                    78753500                       # Number of ticks simulated
final_tick                                   78753500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  47865                       # Simulator instruction rate (inst/s)
host_op_rate                                    89279                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               43595539                       # Simulator tick rate (ticks/s)
host_mem_usage                                 801524                       # Number of bytes of host memory used
host_seconds                                     1.81                       # Real time elapsed on the host
sim_insts                                       86465                       # Number of instructions simulated
sim_ops                                        161278                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     78753500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           48128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           24832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              72960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        48128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         48128                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1140                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          611122045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          315312970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             926435016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     611122045                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        611122045                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         611122045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         315312970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            926435016                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED     78753500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   29974                       # Number of BP lookups
system.cpu.branchPred.condPredicted             29974                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2255                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                24150                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    3344                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                408                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           24150                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               9638                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            14512                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1440                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     78753500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED     78753500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     78753500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   10                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        78753500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           157508                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              46552                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         137894                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       29974                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              12982                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         59153                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    4685                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  175                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           883                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     19195                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   919                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             109127                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.397858                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.403002                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    67916     62.24%     62.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2719      2.49%     64.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2324      2.13%     66.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2489      2.28%     69.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1797      1.65%     70.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     2334      2.14%     72.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     2330      2.14%     75.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     3745      3.43%     78.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    23473     21.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               109127                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.190301                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.875473                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    42357                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 26916                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     34849                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  2663                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2342                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                 248555                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   2342                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    43996                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   12498                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1240                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     35671                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 13380                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 239420                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    32                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    623                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    204                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  12193                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              269793                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                587578                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           356793                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                18                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                179903                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    89890                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 31                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             33                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      8423                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                30140                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               17224                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1465                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              650                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     220620                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 402                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    199353                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               650                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           59744                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        90859                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            391                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        109127                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.826798                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.398823                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               58990     54.06%     54.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                7156      6.56%     60.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                7223      6.62%     67.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                6815      6.25%     73.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                7540      6.91%     80.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                8325      7.63%     88.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                7766      7.12%     95.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                3571      3.27%     98.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1741      1.60%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          109127                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2092     73.69%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    360     12.68%     86.37% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   387     13.63%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1458      0.73%      0.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                153474     76.99%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  490      0.25%     77.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   473      0.24%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   6      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                27625     13.86%     92.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               15819      7.94%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               8      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 199353                       # Type of FU issued
system.cpu.iq.rate                           1.265669                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        2839                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014241                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             511294                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            280763                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       191777                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  28                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 38                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            4                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 200720                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      14                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             5437                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         7495                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         3159                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           165                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2342                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    9086                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2042                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              221022                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               101                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 30140                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                17224                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                155                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     41                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1995                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             37                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            578                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2313                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 2891                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                194076                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 26678                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5277                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        41973                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    20209                       # Number of branches executed
system.cpu.iew.exec_stores                      15295                       # Number of stores executed
system.cpu.iew.exec_rate                     1.232166                       # Inst execution rate
system.cpu.iew.wb_sent                         192804                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        191781                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    132159                       # num instructions producing a value
system.cpu.iew.wb_consumers                    207189                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.217595                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.637867                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           59770                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2309                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        99873                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.614831                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.624670                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        60285     60.36%     60.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         9221      9.23%     69.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         5763      5.77%     75.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         6647      6.66%     82.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2979      2.98%     85.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2400      2.40%     87.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1471      1.47%     88.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1008      1.01%     89.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        10099     10.11%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        99873                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                86465                       # Number of instructions committed
system.cpu.commit.committedOps                 161278                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          36710                       # Number of memory references committed
system.cpu.commit.loads                         22645                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      18204                       # Number of branches committed
system.cpu.commit.fp_insts                          2                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    160620                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 2119                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          511      0.32%      0.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           123141     76.35%     76.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             452      0.28%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              462      0.29%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           22645     14.04%     91.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          14065      8.72%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            161278                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 10099                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       310822                       # The number of ROB reads
system.cpu.rob.rob_writes                      451512                       # The number of ROB writes
system.cpu.timesIdled                             409                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           48381                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       86465                       # Number of Instructions Simulated
system.cpu.committedOps                        161278                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.821639                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.821639                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.548956                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.548956                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   280697                       # number of integer regfile reads
system.cpu.int_regfile_writes                  156630                       # number of integer regfile writes
system.cpu.fp_regfile_reads                         8                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        6                       # number of floating regfile writes
system.cpu.cc_regfile_reads                     88988                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    57209                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   85744                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     78753500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 5                       # number of replacements
system.cpu.dcache.tags.tagsinuse           247.260733                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               34432                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               390                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             88.287179                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   247.260733                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.241466                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.241466                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          385                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          366                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.375977                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             70398                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            70398                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     78753500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        20577                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           20577                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        13854                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13854                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data         34431                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            34431                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        34431                       # number of overall hits
system.cpu.dcache.overall_hits::total           34431                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          358                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           358                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          215                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          215                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          573                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            573                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          573                       # number of overall misses
system.cpu.dcache.overall_misses::total           573                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     26859500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26859500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     17308498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17308498                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     44167998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     44167998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     44167998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     44167998                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        20935                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        20935                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        14069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        14069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        35004                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        35004                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        35004                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        35004                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.017101                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017101                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.015282                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015282                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.016370                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016370                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.016370                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016370                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 75026.536313                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75026.536313                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 80504.641860                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80504.641860                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 77082.020942                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77082.020942                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 77082.020942                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77082.020942                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1349                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.178571                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu.dcache.writebacks::total                 2                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          179                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          179                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          182                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          182                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          182                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          182                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          179                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          179                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          212                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          212                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          391                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          391                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          391                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          391                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     15325500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     15325500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     16885999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16885999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     32211499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     32211499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     32211499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     32211499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008550                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008550                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.015069                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015069                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.011170                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011170                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.011170                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011170                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 85617.318436                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85617.318436                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79650.938679                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79650.938679                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 82382.350384                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82382.350384                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 82382.350384                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82382.350384                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     78753500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     78753500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     78753500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               339                       # number of replacements
system.cpu.icache.tags.tagsinuse           315.193371                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               18184                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               795                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.872956                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   315.193371                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.615612                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.615612                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          384                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             39184                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            39184                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     78753500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        18184                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           18184                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         18184                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            18184                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        18184                       # number of overall hits
system.cpu.icache.overall_hits::total           18184                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1010                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1010                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1010                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1010                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1010                       # number of overall misses
system.cpu.icache.overall_misses::total          1010                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     73029500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     73029500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     73029500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     73029500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     73029500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     73029500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        19194                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        19194                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        19194                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        19194                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        19194                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        19194                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.052621                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.052621                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.052621                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.052621                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.052621                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.052621                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 72306.435644                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72306.435644                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 72306.435644                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72306.435644                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 72306.435644                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72306.435644                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          230                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          115                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          339                       # number of writebacks
system.cpu.icache.writebacks::total               339                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          213                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          213                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          213                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          213                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          213                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          213                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          797                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          797                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          797                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          797                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          797                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          797                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     60523000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     60523000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     60523000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     60523000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     60523000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     60523000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.041523                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.041523                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.041523                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.041523                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.041523                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.041523                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 75938.519448                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75938.519448                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 75938.519448                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75938.519448                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 75938.519448                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75938.519448                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     78753500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     78753500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     78753500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   664.319395                       # Cycle average of tags in use
system.l2.tags.total_refs                         381                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1140                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.334211                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        416.731096                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        247.588299                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.012718                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.007556                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.020273                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1054                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.034790                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     13324                       # Number of tag accesses
system.l2.tags.data_accesses                    13324                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED     78753500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks            2                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                2                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          335                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              335                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadCleanReq_hits::cpu.inst              38                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 38                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 2                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    38                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                     2                       # number of demand (read+write) hits
system.l2.demand_hits::total                       40                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   38                       # number of overall hits
system.l2.overall_hits::cpu.data                    2                       # number of overall hits
system.l2.overall_hits::total                      40                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              211                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 211                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           754                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              754                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          177                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             177                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 754                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 388                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1142                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                754                       # number of overall misses
system.l2.overall_misses::cpu.data                388                       # number of overall misses
system.l2.overall_misses::total                  1142                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     16555500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      16555500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     58909500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     58909500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     15029500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     15029500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      58909500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      31585000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         90494500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     58909500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     31585000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        90494500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks            2                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            2                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          335                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          335                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            211                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               211                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          792                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            792                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          179                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           179                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               792                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               390                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1182                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              792                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              390                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1182                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.952020                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.952020                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.988827                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.988827                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.952020                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.994872                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.966159                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.952020                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.994872                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.966159                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 78462.085308                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78462.085308                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 78129.310345                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78129.310345                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 84912.429379                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84912.429379                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 78129.310345                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 81404.639175                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79242.119089                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 78129.310345                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 81404.639175                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79242.119089                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::cpu.data          211                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            211                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          753                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          753                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          177                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          177                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            753                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            388                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1141                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           753                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           388                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1141                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     14445500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     14445500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     51328000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51328000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     13259500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     13259500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     51328000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     27705000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     79033000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     51328000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     27705000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     79033000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.950758                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.950758                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.988827                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.988827                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.950758                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.994872                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.965313                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.950758                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.994872                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.965313                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 68462.085308                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68462.085308                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 68164.674635                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68164.674635                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 74912.429379                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74912.429379                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 68164.674635                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 71404.639175                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69266.432954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 68164.674635                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 71404.639175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69266.432954                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          1140                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     78753500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                929                       # Transaction distribution
system.membus.trans_dist::ReadExReq               211                       # Transaction distribution
system.membus.trans_dist::ReadExResp              211                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           929                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         2280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        72960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        72960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   72960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1140                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1140    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1140                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1393500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5857000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         1532                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          352                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     78753500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               975                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          339                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              211                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             211                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           797                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          179                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1927                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          787                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        72320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        25088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  97408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               5                       # Total snoops (count)
system.tol2bus.snoopTraffic                       320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1188                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010943                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.104078                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1175     98.91%     98.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     13      1.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1188                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1107000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1194499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            585999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
