Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Nov 13 19:47:09 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (54)
5. checking no_input_delay (5)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: U_fnd_controller/U_clk_div/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_top_control_datapath/U_btn_0/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_top_control_datapath/U_btn_1/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_top_control_datapath/U_btn_2/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (54)
-------------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.333        0.000                      0                  211        0.190        0.000                      0                  211        4.500        0.000                       0                   142  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.333        0.000                      0                  211        0.190        0.000                      0                  211        4.500        0.000                       0                   142  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.333ns  (required time - arrival time)
  Source:                 U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.994ns (22.949%)  route 3.337ns (77.051%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.635     5.156    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/CLK
    SLICE_X61Y9          FDCE                                         r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg_reg[1]/Q
                         net (fo=7, routed)           1.020     6.595    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/Q[1]
    SLICE_X62Y10         LUT2 (Prop_lut2_I1_O)        0.299     6.894 r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg[2]_i_3__2/O
                         net (fo=2, routed)           0.829     7.723    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg[2]_i_3__2_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.124     7.847 r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg[6]_i_4__0/O
                         net (fo=3, routed)           0.824     8.671    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg[6]_i_4__0_n_0
    SLICE_X59Y10         LUT4 (Prop_lut4_I2_O)        0.152     8.823 r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_tick_reg_i_1__4/O
                         net (fo=1, routed)           0.665     9.488    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_tick_reg_i_1__4_n_0
    SLICE_X59Y10         FDCE                                         r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.516    14.857    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/CLK
    SLICE_X59Y10         FDCE                                         r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_tick_reg_reg/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X59Y10         FDCE (Setup_fdce_C_D)       -0.275    14.821    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_tick_reg_reg
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.333    

Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 1.087ns (25.902%)  route 3.110ns (74.098%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.638     5.159    U_top_control_datapath/U_clock_datapath/U_clk_div/CLK
    SLICE_X62Y5          FDCE                                         r  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.419     5.578 f  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg_reg[16]/Q
                         net (fo=2, routed)           1.007     6.585    U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg[16]
    SLICE_X62Y5          LUT4 (Prop_lut4_I1_O)        0.296     6.881 r  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg[19]_i_5__0/O
                         net (fo=1, routed)           0.280     7.161    U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg[19]_i_5__0_n_0
    SLICE_X62Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.285 r  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.715     8.000    U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg[19]_i_3__0_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I4_O)        0.124     8.124 f  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg[19]_i_2/O
                         net (fo=20, routed)          1.108     9.232    U_top_control_datapath/U_clock_datapath/U_clk_div/r_clk_next
    SLICE_X62Y6          LUT2 (Prop_lut2_I0_O)        0.124     9.356 r  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     9.356    U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_next[18]
    SLICE_X62Y6          FDCE                                         r  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.519    14.860    U_top_control_datapath/U_clock_datapath/U_clk_div/CLK
    SLICE_X62Y6          FDCE                                         r  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg_reg[18]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X62Y6          FDCE (Setup_fdce_C_D)        0.029    15.128    U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -9.356    
  -------------------------------------------------------------------
                         slack                                  5.772    

Slack (MET) :             5.779ns  (required time - arrival time)
  Source:                 U_top_control_datapath/U_stopwatch_control/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_control_datapath/U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 0.828ns (19.909%)  route 3.331ns (80.091%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.636     5.157    U_top_control_datapath/U_stopwatch_control/CLK
    SLICE_X58Y8          FDCE                                         r  U_top_control_datapath/U_stopwatch_control/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDCE (Prop_fdce_C_Q)         0.456     5.613 f  U_top_control_datapath/U_stopwatch_control/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.320     6.934    U_top_control_datapath/U_stopwatch_control/FSM_onehot_state_reg[2]_0
    SLICE_X59Y10         LUT2 (Prop_lut2_I0_O)        0.124     7.058 f  U_top_control_datapath/U_stopwatch_control/time_counter_reg[5]_i_2__3/O
                         net (fo=12, routed)          1.361     8.418    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[5]_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.542 r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_min/time_counter_reg[4]_i_2__2/O
                         net (fo=3, routed)           0.650     9.192    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_min/time_counter_reg[4]_i_2__2_n_0
    SLICE_X56Y13         LUT4 (Prop_lut4_I0_O)        0.124     9.316 r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_min/time_counter_reg[2]_i_1__4/O
                         net (fo=1, routed)           0.000     9.316    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_min/time_counter_reg[2]_i_1__4_n_0
    SLICE_X56Y13         FDCE                                         r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.448    14.789    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_min/CLK
    SLICE_X56Y13         FDCE                                         r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[2]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X56Y13         FDCE (Setup_fdce_C_D)        0.081    15.095    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                  5.779    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 U_top_control_datapath/U_stopwatch_control/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_control_datapath/U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.854ns (20.406%)  route 3.331ns (79.594%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.636     5.157    U_top_control_datapath/U_stopwatch_control/CLK
    SLICE_X58Y8          FDCE                                         r  U_top_control_datapath/U_stopwatch_control/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDCE (Prop_fdce_C_Q)         0.456     5.613 f  U_top_control_datapath/U_stopwatch_control/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.320     6.934    U_top_control_datapath/U_stopwatch_control/FSM_onehot_state_reg[2]_0
    SLICE_X59Y10         LUT2 (Prop_lut2_I0_O)        0.124     7.058 f  U_top_control_datapath/U_stopwatch_control/time_counter_reg[5]_i_2__3/O
                         net (fo=12, routed)          1.361     8.418    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[5]_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.542 r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_min/time_counter_reg[4]_i_2__2/O
                         net (fo=3, routed)           0.650     9.192    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_min/time_counter_reg[4]_i_2__2_n_0
    SLICE_X56Y13         LUT5 (Prop_lut5_I0_O)        0.150     9.342 r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_min/time_counter_reg[3]_i_1__4/O
                         net (fo=1, routed)           0.000     9.342    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_min/time_counter_reg[3]_i_1__4_n_0
    SLICE_X56Y13         FDCE                                         r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.448    14.789    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_min/CLK
    SLICE_X56Y13         FDCE                                         r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[3]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X56Y13         FDCE (Setup_fdce_C_D)        0.118    15.132    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 1.113ns (26.359%)  route 3.110ns (73.641%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.638     5.159    U_top_control_datapath/U_clock_datapath/U_clk_div/CLK
    SLICE_X62Y5          FDCE                                         r  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.419     5.578 f  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg_reg[16]/Q
                         net (fo=2, routed)           1.007     6.585    U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg[16]
    SLICE_X62Y5          LUT4 (Prop_lut4_I1_O)        0.296     6.881 r  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg[19]_i_5__0/O
                         net (fo=1, routed)           0.280     7.161    U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg[19]_i_5__0_n_0
    SLICE_X62Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.285 r  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.715     8.000    U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg[19]_i_3__0_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I4_O)        0.124     8.124 f  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg[19]_i_2/O
                         net (fo=20, routed)          1.108     9.232    U_top_control_datapath/U_clock_datapath/U_clk_div/r_clk_next
    SLICE_X62Y6          LUT2 (Prop_lut2_I0_O)        0.150     9.382 r  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg[19]_i_1__0/O
                         net (fo=1, routed)           0.000     9.382    U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_next[19]
    SLICE_X62Y6          FDCE                                         r  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.519    14.860    U_top_control_datapath/U_clock_datapath/U_clk_div/CLK
    SLICE_X62Y6          FDCE                                         r  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg_reg[19]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X62Y6          FDCE (Setup_fdce_C_D)        0.075    15.174    U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 U_top_control_datapath/U_clock_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_control_datapath/U_clock_datapath/U_time_counter_min/time_counter_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 1.058ns (25.323%)  route 3.120ns (74.677%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.569     5.090    U_top_control_datapath/U_clock_control/CLK
    SLICE_X57Y9          FDCE                                         r  U_top_control_datapath/U_clock_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDCE (Prop_fdce_C_Q)         0.456     5.546 f  U_top_control_datapath/U_clock_control/FSM_onehot_state_reg[1]/Q
                         net (fo=12, routed)          1.074     6.620    U_top_control_datapath/U_clock_control/FSM_onehot_state_reg_n_0_[1]
    SLICE_X58Y8          LUT6 (Prop_lut6_I4_O)        0.124     6.744 f  U_top_control_datapath/U_clock_control/time_counter_reg[5]_i_6__0/O
                         net (fo=12, routed)          1.413     8.157    U_top_control_datapath/U_clock_control/timeState_reg[1]_0
    SLICE_X57Y10         LUT5 (Prop_lut5_I0_O)        0.152     8.309 r  U_top_control_datapath/U_clock_control/time_counter_reg[4]_i_4/O
                         net (fo=3, routed)           0.633     8.942    U_top_control_datapath/U_clock_datapath/U_time_counter_min/time_counter_reg_reg[2]_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I5_O)        0.326     9.268 r  U_top_control_datapath/U_clock_datapath/U_time_counter_min/time_counter_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.268    U_top_control_datapath/U_clock_datapath/U_time_counter_min/time_counter_reg[2]_i_1__0_n_0
    SLICE_X56Y11         FDPE                                         r  U_top_control_datapath/U_clock_datapath/U_time_counter_min/time_counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.450    14.791    U_top_control_datapath/U_clock_datapath/U_time_counter_min/CLK
    SLICE_X56Y11         FDPE                                         r  U_top_control_datapath/U_clock_datapath/U_time_counter_min/time_counter_reg_reg[2]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X56Y11         FDPE (Setup_fdpe_C_D)        0.077    15.106    U_top_control_datapath/U_clock_datapath/U_time_counter_min/time_counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             5.862ns  (required time - arrival time)
  Source:                 U_top_control_datapath/U_clock_control/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_control_datapath/U_clock_datapath/U_time_counter_min/time_counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 1.058ns (25.750%)  route 3.051ns (74.250%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.569     5.090    U_top_control_datapath/U_clock_control/CLK
    SLICE_X57Y9          FDCE                                         r  U_top_control_datapath/U_clock_control/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDCE (Prop_fdce_C_Q)         0.456     5.546 f  U_top_control_datapath/U_clock_control/FSM_onehot_state_reg[1]/Q
                         net (fo=12, routed)          1.074     6.620    U_top_control_datapath/U_clock_control/FSM_onehot_state_reg_n_0_[1]
    SLICE_X58Y8          LUT6 (Prop_lut6_I4_O)        0.124     6.744 f  U_top_control_datapath/U_clock_control/time_counter_reg[5]_i_6__0/O
                         net (fo=12, routed)          1.413     8.157    U_top_control_datapath/U_clock_control/timeState_reg[1]_0
    SLICE_X57Y10         LUT5 (Prop_lut5_I0_O)        0.152     8.309 r  U_top_control_datapath/U_clock_control/time_counter_reg[4]_i_4/O
                         net (fo=3, routed)           0.564     8.873    U_top_control_datapath/U_clock_datapath/U_time_counter_min/time_counter_reg_reg[2]_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I2_O)        0.326     9.199 r  U_top_control_datapath/U_clock_datapath/U_time_counter_min/time_counter_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.199    U_top_control_datapath/U_clock_datapath/U_time_counter_min/time_counter_reg[3]_i_1__0_n_0
    SLICE_X57Y11         FDCE                                         r  U_top_control_datapath/U_clock_datapath/U_time_counter_min/time_counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.450    14.791    U_top_control_datapath/U_clock_datapath/U_time_counter_min/CLK
    SLICE_X57Y11         FDCE                                         r  U_top_control_datapath/U_clock_datapath/U_time_counter_min/time_counter_reg_reg[3]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X57Y11         FDCE (Setup_fdce_C_D)        0.032    15.061    U_top_control_datapath/U_clock_datapath/U_time_counter_min/time_counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -9.199    
  -------------------------------------------------------------------
                         slack                                  5.862    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.087ns (26.521%)  route 3.012ns (73.479%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.638     5.159    U_top_control_datapath/U_clock_datapath/U_clk_div/CLK
    SLICE_X62Y5          FDCE                                         r  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.419     5.578 f  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg_reg[16]/Q
                         net (fo=2, routed)           1.007     6.585    U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg[16]
    SLICE_X62Y5          LUT4 (Prop_lut4_I1_O)        0.296     6.881 r  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg[19]_i_5__0/O
                         net (fo=1, routed)           0.280     7.161    U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg[19]_i_5__0_n_0
    SLICE_X62Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.285 r  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.715     8.000    U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg[19]_i_3__0_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I4_O)        0.124     8.124 f  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg[19]_i_2/O
                         net (fo=20, routed)          1.010     9.134    U_top_control_datapath/U_clock_datapath/U_clk_div/r_clk_next
    SLICE_X62Y4          LUT2 (Prop_lut2_I0_O)        0.124     9.258 r  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     9.258    U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_next[10]
    SLICE_X62Y4          FDCE                                         r  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.519    14.860    U_top_control_datapath/U_clock_datapath/U_clk_div/CLK
    SLICE_X62Y4          FDCE                                         r  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg_reg[10]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X62Y4          FDCE (Setup_fdce_C_D)        0.029    15.128    U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 1.115ns (27.020%)  route 3.012ns (72.980%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.638     5.159    U_top_control_datapath/U_clock_datapath/U_clk_div/CLK
    SLICE_X62Y5          FDCE                                         r  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.419     5.578 f  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg_reg[16]/Q
                         net (fo=2, routed)           1.007     6.585    U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg[16]
    SLICE_X62Y5          LUT4 (Prop_lut4_I1_O)        0.296     6.881 r  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg[19]_i_5__0/O
                         net (fo=1, routed)           0.280     7.161    U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg[19]_i_5__0_n_0
    SLICE_X62Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.285 r  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.715     8.000    U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg[19]_i_3__0_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I4_O)        0.124     8.124 f  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg[19]_i_2/O
                         net (fo=20, routed)          1.010     9.134    U_top_control_datapath/U_clock_datapath/U_clk_div/r_clk_next
    SLICE_X62Y4          LUT2 (Prop_lut2_I0_O)        0.152     9.286 r  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     9.286    U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_next[13]
    SLICE_X62Y4          FDCE                                         r  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.519    14.860    U_top_control_datapath/U_clock_datapath/U_clk_div/CLK
    SLICE_X62Y4          FDCE                                         r  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg_reg[13]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X62Y4          FDCE (Setup_fdce_C_D)        0.075    15.174    U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             5.947ns  (required time - arrival time)
  Source:                 U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 1.087ns (26.862%)  route 2.960ns (73.138%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.638     5.159    U_top_control_datapath/U_clock_datapath/U_clk_div/CLK
    SLICE_X62Y5          FDCE                                         r  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.419     5.578 f  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg_reg[16]/Q
                         net (fo=2, routed)           1.007     6.585    U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg[16]
    SLICE_X62Y5          LUT4 (Prop_lut4_I1_O)        0.296     6.881 r  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg[19]_i_5__0/O
                         net (fo=1, routed)           0.280     7.161    U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg[19]_i_5__0_n_0
    SLICE_X62Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.285 r  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.715     8.000    U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg[19]_i_3__0_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I4_O)        0.124     8.124 f  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg[19]_i_2/O
                         net (fo=20, routed)          0.958     9.082    U_top_control_datapath/U_clock_datapath/U_clk_div/r_clk_next
    SLICE_X62Y5          LUT2 (Prop_lut2_I0_O)        0.124     9.206 r  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     9.206    U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_next[14]
    SLICE_X62Y5          FDCE                                         r  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.519    14.860    U_top_control_datapath/U_clock_datapath/U_clk_div/CLK
    SLICE_X62Y5          FDCE                                         r  U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg_reg[14]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X62Y5          FDCE (Setup_fdce_C_D)        0.029    15.153    U_top_control_datapath/U_clock_datapath/U_clk_div/r_counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.482%)  route 0.138ns (42.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.592     1.475    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/CLK
    SLICE_X61Y10         FDCE                                         r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg_reg[3]/Q
                         net (fo=7, routed)           0.138     1.754    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/Q[3]
    SLICE_X60Y10         LUT6 (Prop_lut6_I0_O)        0.045     1.799 r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg[2]_i_1__6/O
                         net (fo=1, routed)           0.000     1.799    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg[2]_i_1__6_n_0
    SLICE_X60Y10         FDCE                                         r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.862     1.989    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/CLK
    SLICE_X60Y10         FDCE                                         r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg_reg[2]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X60Y10         FDCE (Hold_fdce_C_D)         0.121     1.609    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 U_top_control_datapath/U_stopwatch_control/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.189ns (53.461%)  route 0.165ns (46.539%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.593     1.476    U_top_control_datapath/U_stopwatch_control/CLK
    SLICE_X58Y8          FDCE                                         r  U_top_control_datapath/U_stopwatch_control/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  U_top_control_datapath/U_stopwatch_control/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          0.165     1.782    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg_reg[5]_0
    SLICE_X61Y9          LUT4 (Prop_lut4_I3_O)        0.048     1.830 r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg[1]_i_1__5/O
                         net (fo=1, routed)           0.000     1.830    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg[1]_i_1__5_n_0
    SLICE_X61Y9          FDCE                                         r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.863     1.990    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/CLK
    SLICE_X61Y9          FDCE                                         r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg_reg[1]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X61Y9          FDCE (Hold_fdce_C_D)         0.107     1.599    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.449%)  route 0.176ns (48.551%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.592     1.475    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/CLK
    SLICE_X61Y10         FDCE                                         r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg_reg[3]/Q
                         net (fo=7, routed)           0.176     1.792    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/Q[3]
    SLICE_X62Y10         LUT6 (Prop_lut6_I4_O)        0.045     1.837 r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg[4]_i_1__4/O
                         net (fo=1, routed)           0.000     1.837    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg[4]_i_1__4_n_0
    SLICE_X62Y10         FDCE                                         r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.864     1.991    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/CLK
    SLICE_X62Y10         FDCE                                         r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg_reg[4]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X62Y10         FDCE (Hold_fdce_C_D)         0.092     1.605    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 U_top_control_datapath/U_btn_2/edge_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_control_datapath/U_clock_control/timeState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.227ns (65.766%)  route 0.118ns (34.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.594     1.477    U_top_control_datapath/U_btn_2/CLK
    SLICE_X58Y6          FDRE                                         r  U_top_control_datapath/U_btn_2/edge_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y6          FDRE (Prop_fdre_C_Q)         0.128     1.605 f  U_top_control_datapath/U_btn_2/edge_reg_reg/Q
                         net (fo=1, routed)           0.118     1.723    U_top_control_datapath/U_clock_control/edge_reg
    SLICE_X58Y7          LUT6 (Prop_lut6_I1_O)        0.099     1.822 r  U_top_control_datapath/U_clock_control/timeState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.822    U_top_control_datapath/U_clock_control/timeState[1]_i_1_n_0
    SLICE_X58Y7          FDCE                                         r  U_top_control_datapath/U_clock_control/timeState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.863     1.990    U_top_control_datapath/U_clock_control/CLK
    SLICE_X58Y7          FDCE                                         r  U_top_control_datapath/U_clock_control/timeState_reg[1]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X58Y7          FDCE (Hold_fdce_C_D)         0.091     1.583    U_top_control_datapath/U_clock_control/timeState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 U_top_control_datapath/U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_control_datapath/U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.930%)  route 0.165ns (47.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.592     1.475    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_sec/CLK
    SLICE_X58Y11         FDCE                                         r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[2]/Q
                         net (fo=6, routed)           0.165     1.782    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_sec/Q[2]
    SLICE_X58Y10         LUT6 (Prop_lut6_I3_O)        0.045     1.827 r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_sec/time_counter_reg[5]_i_2__4/O
                         net (fo=1, routed)           0.000     1.827    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_sec/time_counter_reg[5]_i_2__4_n_0
    SLICE_X58Y10         FDCE                                         r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.862     1.989    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_sec/CLK
    SLICE_X58Y10         FDCE                                         r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[5]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X58Y10         FDCE (Hold_fdce_C_D)         0.092     1.583    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U_top_control_datapath/U_stopwatch_control/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.062%)  route 0.165ns (46.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.593     1.476    U_top_control_datapath/U_stopwatch_control/CLK
    SLICE_X58Y8          FDCE                                         r  U_top_control_datapath/U_stopwatch_control/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  U_top_control_datapath/U_stopwatch_control/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          0.165     1.782    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg_reg[5]_0
    SLICE_X61Y9          LUT3 (Prop_lut3_I2_O)        0.045     1.827 r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.827    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg[0]_i_1__5_n_0
    SLICE_X61Y9          FDCE                                         r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.863     1.990    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/CLK
    SLICE_X61Y9          FDCE                                         r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg_reg[0]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X61Y9          FDCE (Hold_fdce_C_D)         0.091     1.583    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/time_counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U_top_control_datapath/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_control_datapath/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.590     1.473    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_hour/CLK
    SLICE_X61Y13         FDCE                                         r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[0]/Q
                         net (fo=4, routed)           0.168     1.782    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_hour/w_stopwatch_hour[0]
    SLICE_X61Y13         LUT4 (Prop_lut4_I1_O)        0.042     1.824 r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.824    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg[1]_i_1__2_n_0
    SLICE_X61Y13         FDCE                                         r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.859     1.986    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_hour/CLK
    SLICE_X61Y13         FDCE                                         r  U_top_control_datapath/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[1]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X61Y13         FDCE (Hold_fdce_C_D)         0.107     1.580    U_top_control_datapath/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.593     1.476    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y11         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDCE (Prop_fdce_C_Q)         0.141     1.617 f  U_fnd_controller/U_clk_div/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.167     1.784    U_fnd_controller/U_clk_div/r_counter[0]
    SLICE_X65Y11         LUT1 (Prop_lut1_I0_O)        0.042     1.826 r  U_fnd_controller/U_clk_div/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.826    U_fnd_controller/U_clk_div/r_counter_0[0]
    SLICE_X65Y11         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.864     1.991    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y11         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y11         FDCE (Hold_fdce_C_D)         0.105     1.581    U_fnd_controller/U_clk_div/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_top_control_datapath/U_btn_1/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_control_datapath/U_btn_1/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.226ns (66.437%)  route 0.114ns (33.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.594     1.477    U_top_control_datapath/U_btn_1/CLK
    SLICE_X58Y5          FDCE                                         r  U_top_control_datapath/U_btn_1/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDCE (Prop_fdce_C_Q)         0.128     1.605 r  U_top_control_datapath/U_btn_1/r_counter_reg[3]/Q
                         net (fo=3, routed)           0.114     1.719    U_top_control_datapath/U_btn_1/r_counter[3]
    SLICE_X58Y5          LUT4 (Prop_lut4_I2_O)        0.098     1.817 r  U_top_control_datapath/U_btn_1/r_clk/O
                         net (fo=1, routed)           0.000     1.817    U_top_control_datapath/U_btn_1/r_clk_n_0
    SLICE_X58Y5          FDCE                                         r  U_top_control_datapath/U_btn_1/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.864     1.991    U_top_control_datapath/U_btn_1/CLK
    SLICE_X58Y5          FDCE                                         r  U_top_control_datapath/U_btn_1/r_clk_reg/C
                         clock pessimism             -0.514     1.477    
    SLICE_X58Y5          FDCE (Hold_fdce_C_D)         0.091     1.568    U_top_control_datapath/U_btn_1/r_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_top_control_datapath/U_btn_2/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_control_datapath/U_btn_2/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.226ns (66.437%)  route 0.114ns (33.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.594     1.477    U_top_control_datapath/U_btn_2/CLK
    SLICE_X58Y4          FDCE                                         r  U_top_control_datapath/U_btn_2/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.128     1.605 r  U_top_control_datapath/U_btn_2/r_counter_reg[3]/Q
                         net (fo=3, routed)           0.114     1.719    U_top_control_datapath/U_btn_2/r_counter[3]
    SLICE_X58Y4          LUT4 (Prop_lut4_I2_O)        0.098     1.817 r  U_top_control_datapath/U_btn_2/r_clk/O
                         net (fo=1, routed)           0.000     1.817    U_top_control_datapath/U_btn_2/r_clk_n_0
    SLICE_X58Y4          FDCE                                         r  U_top_control_datapath/U_btn_2/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.864     1.991    U_top_control_datapath/U_btn_2/CLK
    SLICE_X58Y4          FDCE                                         r  U_top_control_datapath/U_btn_2/r_clk_reg/C
                         clock pessimism             -0.514     1.477    
    SLICE_X58Y4          FDCE (Hold_fdce_C_D)         0.091     1.568    U_top_control_datapath/U_btn_2/r_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y13   U_fnd_controller/U_clk_div/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y11   U_fnd_controller/U_clk_div/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y13   U_fnd_controller/U_clk_div/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y13   U_fnd_controller/U_clk_div/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y13   U_fnd_controller/U_clk_div/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y14   U_fnd_controller/U_clk_div/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y14   U_fnd_controller/U_clk_div/r_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y6    U_top_control_datapath/U_btn_0/edge_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y5    U_top_control_datapath/U_btn_1/r_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y13   U_fnd_controller/U_clk_div/r_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y11   U_fnd_controller/U_clk_div/r_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y13   U_fnd_controller/U_clk_div/r_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y13   U_fnd_controller/U_clk_div/r_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y13   U_fnd_controller/U_clk_div/r_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y14   U_fnd_controller/U_clk_div/r_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y14   U_fnd_controller/U_clk_div/r_counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y9    U_top_control_datapath/U_clock_control/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y9    U_top_control_datapath/U_clock_control/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y7    U_top_control_datapath/U_clock_control/timeState_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y5    U_top_control_datapath/U_btn_1/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y5    U_top_control_datapath/U_btn_1/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y5    U_top_control_datapath/U_btn_1/r_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y5    U_top_control_datapath/U_btn_1/r_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y5    U_top_control_datapath/U_btn_1/r_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y6    U_top_control_datapath/U_btn_2/edge_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y4    U_top_control_datapath/U_btn_2/r_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y4    U_top_control_datapath/U_btn_2/r_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X57Y9    U_top_control_datapath/U_clock_control/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y9    U_top_control_datapath/U_clock_control/FSM_onehot_state_reg[1]/C



