Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Thu Jan  4 17:30:42 2018
| Host         : LAPTOP-QH5RPP8J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file MIPS_CPU_timing_summary_routed.rpt -rpx MIPS_CPU_timing_summary_routed.rpx
| Design       : MIPS_CPU
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 357 register/latch pins with no clock driven by root clock pin: CLOCK/inst/mmcm_adv_inst/LOCKED (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CP0_REG_0/cause_o_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CP0_REG_0/cause_o_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CP0_REG_0/cause_o_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CP0_REG_0/status_o_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CP0_REG_0/status_o_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CP0_REG_0/status_o_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CP0_REG_0/status_o_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CP0_REG_0/status_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_0/cp0_reg_read_addr_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_0/cp0_reg_read_addr_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_0/cp0_reg_read_addr_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_0/cp0_reg_read_addr_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_0/cp0_reg_read_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[13]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[16]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[17]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[18]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[19]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[21]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[22]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[23]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[24]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[25]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[26]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[28]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[30]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/except_type_o_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/except_type_o_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/except_type_o_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/except_type_o_reg[8]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[0]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[1]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[2]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[3]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/is_load_store_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/load_store_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/load_store_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_en_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[9]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[0]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[1]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[2]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[3]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[4]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[5]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[0]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[1]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[2]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_en_o_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: MEM_0/cp0_cause_reg[10]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[0]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[10]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[13]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[14]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[15]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[16]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[17]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[18]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[19]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[1]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[20]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[21]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[22]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[23]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[24]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[25]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[26]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[27]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[28]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[29]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[2]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[30]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[31]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[3]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[4]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[5]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[6]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[7]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[8]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[9]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/ce_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/state_reg[0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/state_reg[1]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/we_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_data_o_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_data_o_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_data_o_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_data_o_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_data_o_reg[9]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_we_o_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC_0/en_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: SERIAL_CONTROLL_0/TxD_start_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERIAL_CONTROLL_0/count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERIAL_CONTROLL_0/count_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERIAL_CONTROLL_0/count_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERIAL_CONTROLL_0/count_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERIAL_CONTROLL_0/count_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERIAL_CONTROLL_0/count_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERIAL_CONTROLL_0/count_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERIAL_CONTROLL_0/count_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERIAL_CONTROLL_0/count_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERIAL_CONTROLL_0/count_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERIAL_CONTROLL_0/count_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERIAL_CONTROLL_0/count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERIAL_CONTROLL_0/count_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERIAL_CONTROLL_0/count_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERIAL_CONTROLL_0/count_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERIAL_CONTROLL_0/count_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERIAL_CONTROLL_0/count_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERIAL_CONTROLL_0/count_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERIAL_CONTROLL_0/count_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERIAL_CONTROLL_0/count_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERIAL_CONTROLL_0/count_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERIAL_CONTROLL_0/count_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERIAL_CONTROLL_0/count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERIAL_CONTROLL_0/count_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERIAL_CONTROLL_0/count_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERIAL_CONTROLL_0/count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERIAL_CONTROLL_0/count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERIAL_CONTROLL_0/count_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERIAL_CONTROLL_0/count_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERIAL_CONTROLL_0/count_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERIAL_CONTROLL_0/count_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERIAL_CONTROLL_0/count_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SERIAL_RECEIVER/RxD_data_ready_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 691 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 107 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 14 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 13 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.000        0.000                      0                 3341       -1.602       -8.364                     13                 3341        7.000        0.000                       0                  1349  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          
clk_uart              {0.000 45.211}       90.422          11.059          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.000        0.000                      0                 3271       -1.602       -8.364                     13                 3271       48.870        0.000                       0                  1345  
  clkfbout_clk_wiz_0                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       36.947        0.000                      0                   70        0.082        0.000                      0                   70  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :           13  Failing Endpoints,  Worst Slack       -1.602ns,  Total Violation       -8.364ns
PW    :            0  Failing Endpoints,  Worst Slack       48.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[27]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EXTEND_RAM_CONTROLL/ram_data_reg[8]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.443ns  (logic 1.361ns (18.286%)  route 6.082ns (81.714%))
  Logic Levels:           9  (LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              50.000ns
    Library setup time:              -0.187ns
    Computed max time borrow:         49.813ns
    Time borrowed from endpoint:      19.465ns
    Time given to startpoint:         19.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.773    -0.142    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT5 (Prop_lut5_I0_O)        0.105    -0.037 r  MEM_CONTROLL_0/n_0_2433_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.578     0.541    n_0_2433_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.622 r  n_0_2433_BUFG_inst/O
                         net (fo=38, routed)          1.363     1.985    MEM_CONTROLL_0/E[0]
    SLICE_X36Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[27]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint    12.010    13.995    
    SLICE_X36Y73                                      0.000    13.995 f  MEM_CONTROLL_0/addr_o_reg[27]/D
    SLICE_X36Y73         LDCE (DToQ_ldce_D_Q)         0.397    14.392 f  MEM_CONTROLL_0/addr_o_reg[27]/Q
                         net (fo=2, routed)           0.553    14.945    MEM_CONTROLL_0/addr_from_mem_controll[27]
    SLICE_X36Y73         LUT5 (Prop_lut5_I1_O)        0.105    15.050 r  MEM_CONTROLL_0/addr_reg[19]_i_14/O
                         net (fo=2, routed)           0.665    15.715    MEM_CONTROLL_0/addr_reg[19]_i_14_n_11
    SLICE_X34Y73         LUT6 (Prop_lut6_I5_O)        0.105    15.820 r  MEM_CONTROLL_0/addr_reg[19]_i_12/O
                         net (fo=1, routed)           0.638    16.458    MEM_CONTROLL_0/addr_reg[19]_i_12_n_11
    SLICE_X32Y73         LUT6 (Prop_lut6_I4_O)        0.105    16.563 r  MEM_CONTROLL_0/addr_reg[19]_i_4/O
                         net (fo=20, routed)          0.276    16.838    MEM_CONTROLL_0/MMU_0/addr18_out
    SLICE_X33Y71         LUT6 (Prop_lut6_I4_O)        0.105    16.943 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_20/O
                         net (fo=1, routed)           0.398    17.341    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_20_n_11
    SLICE_X32Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.446 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_14/O
                         net (fo=1, routed)           0.119    17.566    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_14_n_11
    SLICE_X32Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.671 f  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_4/O
                         net (fo=41, routed)          0.807    18.478    MEM_CONTROLL_0/MMU_0/inout_type[2]
    SLICE_X12Y72         LUT4 (Prop_lut4_I0_O)        0.105    18.583 r  MEM_CONTROLL_0/ram2_ce_n_o_OBUF_inst_i_2/O
                         net (fo=31, routed)          0.683    19.266    MEM_CONTROLL_0/ram2_ce_n_o_OBUF_inst_i_2_n_11
    SLICE_X6Y73          LUT2 (Prop_lut2_I0_O)        0.105    19.371 r  MEM_CONTROLL_0/ram_data_reg[31]_i_2__0/O
                         net (fo=32, routed)          0.847    20.218    MEM_CONTROLL_0/we_to_ram2
    SLICE_X3Y69          LUT2 (Prop_lut2_I1_O)        0.124    20.342 r  MEM_CONTROLL_0/ram_data_reg[8]_i_1__0/O
                         net (fo=1, routed)           1.096    21.438    EXTEND_RAM_CONTROLL/store_data_o_reg[31][8]
    SLICE_X5Y68          LDCE                                         r  EXTEND_RAM_CONTROLL/ram_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.714    -0.539    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y94         LUT4 (Prop_lut4_I1_O)        0.093    -0.446 r  MEM_CONTROLL_0/n_3_2662_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.532     0.086    n_3_2662_BUFG_inst_n_4
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.213     0.299 r  n_3_2662_BUFG_inst/O
                         net (fo=33, routed)          1.337     1.635    EXTEND_RAM_CONTROLL/en_o_reg_0[0]
    SLICE_X5Y68          LDCE                                         r  EXTEND_RAM_CONTROLL/ram_data_reg[8]/G
                         clock pessimism              0.338     1.973    
                         time borrowed               19.465    21.438    
  -------------------------------------------------------------------
                         required time                         21.438    
                         arrival time                         -21.438    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[27]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EXTEND_RAM_CONTROLL/ram_data_reg[30]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.440ns  (logic 1.365ns (18.346%)  route 6.075ns (81.654%))
  Logic Levels:           9  (LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              50.000ns
    Library setup time:              -0.162ns
    Computed max time borrow:         49.838ns
    Time borrowed from endpoint:      19.459ns
    Time given to startpoint:         19.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.773    -0.142    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT5 (Prop_lut5_I0_O)        0.105    -0.037 r  MEM_CONTROLL_0/n_0_2433_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.578     0.541    n_0_2433_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.622 r  n_0_2433_BUFG_inst/O
                         net (fo=38, routed)          1.363     1.985    MEM_CONTROLL_0/E[0]
    SLICE_X36Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[27]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint    12.010    13.995    
    SLICE_X36Y73                                      0.000    13.995 f  MEM_CONTROLL_0/addr_o_reg[27]/D
    SLICE_X36Y73         LDCE (DToQ_ldce_D_Q)         0.397    14.392 f  MEM_CONTROLL_0/addr_o_reg[27]/Q
                         net (fo=2, routed)           0.553    14.945    MEM_CONTROLL_0/addr_from_mem_controll[27]
    SLICE_X36Y73         LUT5 (Prop_lut5_I1_O)        0.105    15.050 r  MEM_CONTROLL_0/addr_reg[19]_i_14/O
                         net (fo=2, routed)           0.665    15.715    MEM_CONTROLL_0/addr_reg[19]_i_14_n_11
    SLICE_X34Y73         LUT6 (Prop_lut6_I5_O)        0.105    15.820 r  MEM_CONTROLL_0/addr_reg[19]_i_12/O
                         net (fo=1, routed)           0.638    16.458    MEM_CONTROLL_0/addr_reg[19]_i_12_n_11
    SLICE_X32Y73         LUT6 (Prop_lut6_I4_O)        0.105    16.563 r  MEM_CONTROLL_0/addr_reg[19]_i_4/O
                         net (fo=20, routed)          0.276    16.838    MEM_CONTROLL_0/MMU_0/addr18_out
    SLICE_X33Y71         LUT6 (Prop_lut6_I4_O)        0.105    16.943 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_20/O
                         net (fo=1, routed)           0.398    17.341    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_20_n_11
    SLICE_X32Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.446 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_14/O
                         net (fo=1, routed)           0.119    17.566    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_14_n_11
    SLICE_X32Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.671 f  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_4/O
                         net (fo=41, routed)          0.807    18.478    MEM_CONTROLL_0/MMU_0/inout_type[2]
    SLICE_X12Y72         LUT4 (Prop_lut4_I0_O)        0.105    18.583 r  MEM_CONTROLL_0/ram2_ce_n_o_OBUF_inst_i_2/O
                         net (fo=31, routed)          0.683    19.266    MEM_CONTROLL_0/ram2_ce_n_o_OBUF_inst_i_2_n_11
    SLICE_X6Y73          LUT2 (Prop_lut2_I0_O)        0.105    19.371 r  MEM_CONTROLL_0/ram_data_reg[31]_i_2__0/O
                         net (fo=32, routed)          0.786    20.157    MEM_CONTROLL_0/we_to_ram2
    SLICE_X3Y69          LUT2 (Prop_lut2_I1_O)        0.128    20.285 r  MEM_CONTROLL_0/ram_data_reg[30]_i_1__0/O
                         net (fo=1, routed)           1.151    21.436    EXTEND_RAM_CONTROLL/store_data_o_reg[31][30]
    SLICE_X2Y67          LDCE                                         r  EXTEND_RAM_CONTROLL/ram_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.714    -0.539    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y94         LUT4 (Prop_lut4_I1_O)        0.093    -0.446 r  MEM_CONTROLL_0/n_3_2662_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.532     0.086    n_3_2662_BUFG_inst_n_4
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.213     0.299 r  n_3_2662_BUFG_inst/O
                         net (fo=33, routed)          1.340     1.638    EXTEND_RAM_CONTROLL/en_o_reg_0[0]
    SLICE_X2Y67          LDCE                                         r  EXTEND_RAM_CONTROLL/ram_data_reg[30]/G
                         clock pessimism              0.338     1.976    
                         time borrowed               19.459    21.436    
  -------------------------------------------------------------------
                         required time                         21.436    
                         arrival time                         -21.436    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[27]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EXTEND_RAM_CONTROLL/ram_data_reg[20]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.414ns  (logic 1.345ns (18.141%)  route 6.069ns (81.859%))
  Logic Levels:           9  (LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              50.000ns
    Library setup time:              -0.191ns
    Computed max time borrow:         49.809ns
    Time borrowed from endpoint:      19.434ns
    Time given to startpoint:         19.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.773    -0.142    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT5 (Prop_lut5_I0_O)        0.105    -0.037 r  MEM_CONTROLL_0/n_0_2433_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.578     0.541    n_0_2433_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.622 r  n_0_2433_BUFG_inst/O
                         net (fo=38, routed)          1.363     1.985    MEM_CONTROLL_0/E[0]
    SLICE_X36Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[27]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint    12.010    13.995    
    SLICE_X36Y73                                      0.000    13.995 f  MEM_CONTROLL_0/addr_o_reg[27]/D
    SLICE_X36Y73         LDCE (DToQ_ldce_D_Q)         0.397    14.392 f  MEM_CONTROLL_0/addr_o_reg[27]/Q
                         net (fo=2, routed)           0.553    14.945    MEM_CONTROLL_0/addr_from_mem_controll[27]
    SLICE_X36Y73         LUT5 (Prop_lut5_I1_O)        0.105    15.050 r  MEM_CONTROLL_0/addr_reg[19]_i_14/O
                         net (fo=2, routed)           0.665    15.715    MEM_CONTROLL_0/addr_reg[19]_i_14_n_11
    SLICE_X34Y73         LUT6 (Prop_lut6_I5_O)        0.105    15.820 r  MEM_CONTROLL_0/addr_reg[19]_i_12/O
                         net (fo=1, routed)           0.638    16.458    MEM_CONTROLL_0/addr_reg[19]_i_12_n_11
    SLICE_X32Y73         LUT6 (Prop_lut6_I4_O)        0.105    16.563 r  MEM_CONTROLL_0/addr_reg[19]_i_4/O
                         net (fo=20, routed)          0.276    16.838    MEM_CONTROLL_0/MMU_0/addr18_out
    SLICE_X33Y71         LUT6 (Prop_lut6_I4_O)        0.105    16.943 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_20/O
                         net (fo=1, routed)           0.398    17.341    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_20_n_11
    SLICE_X32Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.446 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_14/O
                         net (fo=1, routed)           0.119    17.566    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_14_n_11
    SLICE_X32Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.671 f  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_4/O
                         net (fo=41, routed)          0.807    18.478    MEM_CONTROLL_0/MMU_0/inout_type[2]
    SLICE_X12Y72         LUT4 (Prop_lut4_I0_O)        0.105    18.583 r  MEM_CONTROLL_0/ram2_ce_n_o_OBUF_inst_i_2/O
                         net (fo=31, routed)          0.683    19.266    MEM_CONTROLL_0/ram2_ce_n_o_OBUF_inst_i_2_n_11
    SLICE_X6Y73          LUT2 (Prop_lut2_I0_O)        0.105    19.371 r  MEM_CONTROLL_0/ram_data_reg[31]_i_2__0/O
                         net (fo=32, routed)          0.750    20.121    MEM_CONTROLL_0/we_to_ram2
    SLICE_X1Y68          LUT2 (Prop_lut2_I1_O)        0.108    20.229 r  MEM_CONTROLL_0/ram_data_reg[20]_i_1__0/O
                         net (fo=1, routed)           1.180    21.409    EXTEND_RAM_CONTROLL/store_data_o_reg[31][20]
    SLICE_X3Y68          LDCE                                         r  EXTEND_RAM_CONTROLL/ram_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.714    -0.539    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y94         LUT4 (Prop_lut4_I1_O)        0.093    -0.446 r  MEM_CONTROLL_0/n_3_2662_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.532     0.086    n_3_2662_BUFG_inst_n_4
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.213     0.299 r  n_3_2662_BUFG_inst/O
                         net (fo=33, routed)          1.339     1.637    EXTEND_RAM_CONTROLL/en_o_reg_0[0]
    SLICE_X3Y68          LDCE                                         r  EXTEND_RAM_CONTROLL/ram_data_reg[20]/G
                         clock pessimism              0.338     1.975    
                         time borrowed               19.434    21.409    
  -------------------------------------------------------------------
                         required time                         21.409    
                         arrival time                         -21.409    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[27]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EXTEND_RAM_CONTROLL/ram_data_reg[28]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.385ns  (logic 1.365ns (18.484%)  route 6.020ns (81.516%))
  Logic Levels:           9  (LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              50.000ns
    Library setup time:              -0.181ns
    Computed max time borrow:         49.819ns
    Time borrowed from endpoint:      19.405ns
    Time given to startpoint:         19.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.773    -0.142    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT5 (Prop_lut5_I0_O)        0.105    -0.037 r  MEM_CONTROLL_0/n_0_2433_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.578     0.541    n_0_2433_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.622 r  n_0_2433_BUFG_inst/O
                         net (fo=38, routed)          1.363     1.985    MEM_CONTROLL_0/E[0]
    SLICE_X36Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[27]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint    12.010    13.995    
    SLICE_X36Y73                                      0.000    13.995 f  MEM_CONTROLL_0/addr_o_reg[27]/D
    SLICE_X36Y73         LDCE (DToQ_ldce_D_Q)         0.397    14.392 f  MEM_CONTROLL_0/addr_o_reg[27]/Q
                         net (fo=2, routed)           0.553    14.945    MEM_CONTROLL_0/addr_from_mem_controll[27]
    SLICE_X36Y73         LUT5 (Prop_lut5_I1_O)        0.105    15.050 r  MEM_CONTROLL_0/addr_reg[19]_i_14/O
                         net (fo=2, routed)           0.665    15.715    MEM_CONTROLL_0/addr_reg[19]_i_14_n_11
    SLICE_X34Y73         LUT6 (Prop_lut6_I5_O)        0.105    15.820 r  MEM_CONTROLL_0/addr_reg[19]_i_12/O
                         net (fo=1, routed)           0.638    16.458    MEM_CONTROLL_0/addr_reg[19]_i_12_n_11
    SLICE_X32Y73         LUT6 (Prop_lut6_I4_O)        0.105    16.563 r  MEM_CONTROLL_0/addr_reg[19]_i_4/O
                         net (fo=20, routed)          0.276    16.838    MEM_CONTROLL_0/MMU_0/addr18_out
    SLICE_X33Y71         LUT6 (Prop_lut6_I4_O)        0.105    16.943 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_20/O
                         net (fo=1, routed)           0.398    17.341    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_20_n_11
    SLICE_X32Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.446 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_14/O
                         net (fo=1, routed)           0.119    17.566    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_14_n_11
    SLICE_X32Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.671 f  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_4/O
                         net (fo=41, routed)          0.807    18.478    MEM_CONTROLL_0/MMU_0/inout_type[2]
    SLICE_X12Y72         LUT4 (Prop_lut4_I0_O)        0.105    18.583 r  MEM_CONTROLL_0/ram2_ce_n_o_OBUF_inst_i_2/O
                         net (fo=31, routed)          0.683    19.266    MEM_CONTROLL_0/ram2_ce_n_o_OBUF_inst_i_2_n_11
    SLICE_X6Y73          LUT2 (Prop_lut2_I0_O)        0.105    19.371 r  MEM_CONTROLL_0/ram_data_reg[31]_i_2__0/O
                         net (fo=32, routed)          0.734    20.104    MEM_CONTROLL_0/we_to_ram2
    SLICE_X1Y68          LUT2 (Prop_lut2_I1_O)        0.128    20.232 r  MEM_CONTROLL_0/ram_data_reg[28]_i_1__0/O
                         net (fo=1, routed)           1.148    21.380    EXTEND_RAM_CONTROLL/store_data_o_reg[31][28]
    SLICE_X3Y68          LDCE                                         r  EXTEND_RAM_CONTROLL/ram_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.714    -0.539    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y94         LUT4 (Prop_lut4_I1_O)        0.093    -0.446 r  MEM_CONTROLL_0/n_3_2662_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.532     0.086    n_3_2662_BUFG_inst_n_4
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.213     0.299 r  n_3_2662_BUFG_inst/O
                         net (fo=33, routed)          1.339     1.637    EXTEND_RAM_CONTROLL/en_o_reg_0[0]
    SLICE_X3Y68          LDCE                                         r  EXTEND_RAM_CONTROLL/ram_data_reg[28]/G
                         clock pessimism              0.338     1.975    
                         time borrowed               19.405    21.380    
  -------------------------------------------------------------------
                         required time                         21.380    
                         arrival time                         -21.380    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[27]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EXTEND_RAM_CONTROLL/ram_data_reg[13]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.355ns  (logic 1.345ns (18.286%)  route 6.010ns (81.714%))
  Logic Levels:           9  (LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              50.000ns
    Library setup time:              -0.183ns
    Computed max time borrow:         49.817ns
    Time borrowed from endpoint:      19.374ns
    Time given to startpoint:         19.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.773    -0.142    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT5 (Prop_lut5_I0_O)        0.105    -0.037 r  MEM_CONTROLL_0/n_0_2433_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.578     0.541    n_0_2433_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.622 r  n_0_2433_BUFG_inst/O
                         net (fo=38, routed)          1.363     1.985    MEM_CONTROLL_0/E[0]
    SLICE_X36Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[27]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint    12.010    13.995    
    SLICE_X36Y73                                      0.000    13.995 f  MEM_CONTROLL_0/addr_o_reg[27]/D
    SLICE_X36Y73         LDCE (DToQ_ldce_D_Q)         0.397    14.392 f  MEM_CONTROLL_0/addr_o_reg[27]/Q
                         net (fo=2, routed)           0.553    14.945    MEM_CONTROLL_0/addr_from_mem_controll[27]
    SLICE_X36Y73         LUT5 (Prop_lut5_I1_O)        0.105    15.050 r  MEM_CONTROLL_0/addr_reg[19]_i_14/O
                         net (fo=2, routed)           0.665    15.715    MEM_CONTROLL_0/addr_reg[19]_i_14_n_11
    SLICE_X34Y73         LUT6 (Prop_lut6_I5_O)        0.105    15.820 r  MEM_CONTROLL_0/addr_reg[19]_i_12/O
                         net (fo=1, routed)           0.638    16.458    MEM_CONTROLL_0/addr_reg[19]_i_12_n_11
    SLICE_X32Y73         LUT6 (Prop_lut6_I4_O)        0.105    16.563 r  MEM_CONTROLL_0/addr_reg[19]_i_4/O
                         net (fo=20, routed)          0.276    16.838    MEM_CONTROLL_0/MMU_0/addr18_out
    SLICE_X33Y71         LUT6 (Prop_lut6_I4_O)        0.105    16.943 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_20/O
                         net (fo=1, routed)           0.398    17.341    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_20_n_11
    SLICE_X32Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.446 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_14/O
                         net (fo=1, routed)           0.119    17.566    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_14_n_11
    SLICE_X32Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.671 f  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_4/O
                         net (fo=41, routed)          0.807    18.478    MEM_CONTROLL_0/MMU_0/inout_type[2]
    SLICE_X12Y72         LUT4 (Prop_lut4_I0_O)        0.105    18.583 r  MEM_CONTROLL_0/ram2_ce_n_o_OBUF_inst_i_2/O
                         net (fo=31, routed)          0.683    19.266    MEM_CONTROLL_0/ram2_ce_n_o_OBUF_inst_i_2_n_11
    SLICE_X6Y73          LUT2 (Prop_lut2_I0_O)        0.105    19.371 r  MEM_CONTROLL_0/ram_data_reg[31]_i_2__0/O
                         net (fo=32, routed)          0.746    20.117    MEM_CONTROLL_0/we_to_ram2
    SLICE_X1Y68          LUT2 (Prop_lut2_I1_O)        0.108    20.225 r  MEM_CONTROLL_0/ram_data_reg[13]_i_1__0/O
                         net (fo=1, routed)           1.125    21.351    EXTEND_RAM_CONTROLL/store_data_o_reg[31][13]
    SLICE_X1Y67          LDCE                                         r  EXTEND_RAM_CONTROLL/ram_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.714    -0.539    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y94         LUT4 (Prop_lut4_I1_O)        0.093    -0.446 r  MEM_CONTROLL_0/n_3_2662_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.532     0.086    n_3_2662_BUFG_inst_n_4
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.213     0.299 r  n_3_2662_BUFG_inst/O
                         net (fo=33, routed)          1.340     1.638    EXTEND_RAM_CONTROLL/en_o_reg_0[0]
    SLICE_X1Y67          LDCE                                         r  EXTEND_RAM_CONTROLL/ram_data_reg[13]/G
                         clock pessimism              0.338     1.976    
                         time borrowed               19.374    21.351    
  -------------------------------------------------------------------
                         required time                         21.351    
                         arrival time                         -21.351    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[27]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EXTEND_RAM_CONTROLL/ram_data_reg[5]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.348ns  (logic 1.342ns (18.264%)  route 6.006ns (81.735%))
  Logic Levels:           9  (LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              50.000ns
    Library setup time:              -0.197ns
    Computed max time borrow:         49.803ns
    Time borrowed from endpoint:      19.368ns
    Time given to startpoint:         19.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.773    -0.142    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT5 (Prop_lut5_I0_O)        0.105    -0.037 r  MEM_CONTROLL_0/n_0_2433_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.578     0.541    n_0_2433_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.622 r  n_0_2433_BUFG_inst/O
                         net (fo=38, routed)          1.363     1.985    MEM_CONTROLL_0/E[0]
    SLICE_X36Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[27]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint    12.010    13.995    
    SLICE_X36Y73                                      0.000    13.995 f  MEM_CONTROLL_0/addr_o_reg[27]/D
    SLICE_X36Y73         LDCE (DToQ_ldce_D_Q)         0.397    14.392 f  MEM_CONTROLL_0/addr_o_reg[27]/Q
                         net (fo=2, routed)           0.553    14.945    MEM_CONTROLL_0/addr_from_mem_controll[27]
    SLICE_X36Y73         LUT5 (Prop_lut5_I1_O)        0.105    15.050 r  MEM_CONTROLL_0/addr_reg[19]_i_14/O
                         net (fo=2, routed)           0.665    15.715    MEM_CONTROLL_0/addr_reg[19]_i_14_n_11
    SLICE_X34Y73         LUT6 (Prop_lut6_I5_O)        0.105    15.820 r  MEM_CONTROLL_0/addr_reg[19]_i_12/O
                         net (fo=1, routed)           0.638    16.458    MEM_CONTROLL_0/addr_reg[19]_i_12_n_11
    SLICE_X32Y73         LUT6 (Prop_lut6_I4_O)        0.105    16.563 r  MEM_CONTROLL_0/addr_reg[19]_i_4/O
                         net (fo=20, routed)          0.276    16.838    MEM_CONTROLL_0/MMU_0/addr18_out
    SLICE_X33Y71         LUT6 (Prop_lut6_I4_O)        0.105    16.943 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_20/O
                         net (fo=1, routed)           0.398    17.341    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_20_n_11
    SLICE_X32Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.446 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_14/O
                         net (fo=1, routed)           0.119    17.566    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_14_n_11
    SLICE_X32Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.671 f  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_4/O
                         net (fo=41, routed)          0.807    18.478    MEM_CONTROLL_0/MMU_0/inout_type[2]
    SLICE_X12Y72         LUT4 (Prop_lut4_I0_O)        0.105    18.583 r  MEM_CONTROLL_0/ram2_ce_n_o_OBUF_inst_i_2/O
                         net (fo=31, routed)          0.683    19.266    MEM_CONTROLL_0/ram2_ce_n_o_OBUF_inst_i_2_n_11
    SLICE_X6Y73          LUT2 (Prop_lut2_I0_O)        0.105    19.371 r  MEM_CONTROLL_0/ram_data_reg[31]_i_2__0/O
                         net (fo=32, routed)          0.717    20.088    MEM_CONTROLL_0/we_to_ram2
    SLICE_X6Y65          LUT2 (Prop_lut2_I1_O)        0.105    20.193 r  MEM_CONTROLL_0/ram_data_reg[5]_i_1__0/O
                         net (fo=1, routed)           1.150    21.343    EXTEND_RAM_CONTROLL/store_data_o_reg[31][5]
    SLICE_X5Y65          LDCE                                         r  EXTEND_RAM_CONTROLL/ram_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.714    -0.539    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y94         LUT4 (Prop_lut4_I1_O)        0.093    -0.446 r  MEM_CONTROLL_0/n_3_2662_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.532     0.086    n_3_2662_BUFG_inst_n_4
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.213     0.299 r  n_3_2662_BUFG_inst/O
                         net (fo=33, routed)          1.339     1.637    EXTEND_RAM_CONTROLL/en_o_reg_0[0]
    SLICE_X5Y65          LDCE                                         r  EXTEND_RAM_CONTROLL/ram_data_reg[5]/G
                         clock pessimism              0.338     1.975    
                         time borrowed               19.368    21.343    
  -------------------------------------------------------------------
                         required time                         21.343    
                         arrival time                         -21.343    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[27]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EXTEND_RAM_CONTROLL/ram_data_reg[10]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.288ns  (logic 1.361ns (18.675%)  route 5.927ns (81.325%))
  Logic Levels:           9  (LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              50.000ns
    Library setup time:              -0.180ns
    Computed max time borrow:         49.820ns
    Time borrowed from endpoint:      19.311ns
    Time given to startpoint:         19.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.773    -0.142    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT5 (Prop_lut5_I0_O)        0.105    -0.037 r  MEM_CONTROLL_0/n_0_2433_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.578     0.541    n_0_2433_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.622 r  n_0_2433_BUFG_inst/O
                         net (fo=38, routed)          1.363     1.985    MEM_CONTROLL_0/E[0]
    SLICE_X36Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[27]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint    12.010    13.995    
    SLICE_X36Y73                                      0.000    13.995 f  MEM_CONTROLL_0/addr_o_reg[27]/D
    SLICE_X36Y73         LDCE (DToQ_ldce_D_Q)         0.397    14.392 f  MEM_CONTROLL_0/addr_o_reg[27]/Q
                         net (fo=2, routed)           0.553    14.945    MEM_CONTROLL_0/addr_from_mem_controll[27]
    SLICE_X36Y73         LUT5 (Prop_lut5_I1_O)        0.105    15.050 r  MEM_CONTROLL_0/addr_reg[19]_i_14/O
                         net (fo=2, routed)           0.665    15.715    MEM_CONTROLL_0/addr_reg[19]_i_14_n_11
    SLICE_X34Y73         LUT6 (Prop_lut6_I5_O)        0.105    15.820 r  MEM_CONTROLL_0/addr_reg[19]_i_12/O
                         net (fo=1, routed)           0.638    16.458    MEM_CONTROLL_0/addr_reg[19]_i_12_n_11
    SLICE_X32Y73         LUT6 (Prop_lut6_I4_O)        0.105    16.563 r  MEM_CONTROLL_0/addr_reg[19]_i_4/O
                         net (fo=20, routed)          0.276    16.838    MEM_CONTROLL_0/MMU_0/addr18_out
    SLICE_X33Y71         LUT6 (Prop_lut6_I4_O)        0.105    16.943 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_20/O
                         net (fo=1, routed)           0.398    17.341    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_20_n_11
    SLICE_X32Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.446 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_14/O
                         net (fo=1, routed)           0.119    17.566    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_14_n_11
    SLICE_X32Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.671 f  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_4/O
                         net (fo=41, routed)          0.807    18.478    MEM_CONTROLL_0/MMU_0/inout_type[2]
    SLICE_X12Y72         LUT4 (Prop_lut4_I0_O)        0.105    18.583 r  MEM_CONTROLL_0/ram2_ce_n_o_OBUF_inst_i_2/O
                         net (fo=31, routed)          0.683    19.266    MEM_CONTROLL_0/ram2_ce_n_o_OBUF_inst_i_2_n_11
    SLICE_X6Y73          LUT2 (Prop_lut2_I0_O)        0.105    19.371 r  MEM_CONTROLL_0/ram_data_reg[31]_i_2__0/O
                         net (fo=32, routed)          0.772    20.143    MEM_CONTROLL_0/we_to_ram2
    SLICE_X3Y69          LUT2 (Prop_lut2_I1_O)        0.124    20.267 r  MEM_CONTROLL_0/ram_data_reg[10]_i_1__0/O
                         net (fo=1, routed)           1.016    21.283    EXTEND_RAM_CONTROLL/store_data_o_reg[31][10]
    SLICE_X5Y69          LDCE                                         r  EXTEND_RAM_CONTROLL/ram_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.714    -0.539    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y94         LUT4 (Prop_lut4_I1_O)        0.093    -0.446 r  MEM_CONTROLL_0/n_3_2662_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.532     0.086    n_3_2662_BUFG_inst_n_4
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.213     0.299 r  n_3_2662_BUFG_inst/O
                         net (fo=33, routed)          1.336     1.634    EXTEND_RAM_CONTROLL/en_o_reg_0[0]
    SLICE_X5Y69          LDCE                                         r  EXTEND_RAM_CONTROLL/ram_data_reg[10]/G
                         clock pessimism              0.338     1.972    
                         time borrowed               19.311    21.283    
  -------------------------------------------------------------------
                         required time                         21.283    
                         arrival time                         -21.283    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[27]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EXTEND_RAM_CONTROLL/ram_data_reg[21]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 1.362ns (18.696%)  route 5.923ns (81.304%))
  Logic Levels:           9  (LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              50.000ns
    Library setup time:              -0.188ns
    Computed max time borrow:         49.812ns
    Time borrowed from endpoint:      19.307ns
    Time given to startpoint:         19.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.773    -0.142    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT5 (Prop_lut5_I0_O)        0.105    -0.037 r  MEM_CONTROLL_0/n_0_2433_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.578     0.541    n_0_2433_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.622 r  n_0_2433_BUFG_inst/O
                         net (fo=38, routed)          1.363     1.985    MEM_CONTROLL_0/E[0]
    SLICE_X36Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[27]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint    12.010    13.995    
    SLICE_X36Y73                                      0.000    13.995 f  MEM_CONTROLL_0/addr_o_reg[27]/D
    SLICE_X36Y73         LDCE (DToQ_ldce_D_Q)         0.397    14.392 f  MEM_CONTROLL_0/addr_o_reg[27]/Q
                         net (fo=2, routed)           0.553    14.945    MEM_CONTROLL_0/addr_from_mem_controll[27]
    SLICE_X36Y73         LUT5 (Prop_lut5_I1_O)        0.105    15.050 r  MEM_CONTROLL_0/addr_reg[19]_i_14/O
                         net (fo=2, routed)           0.665    15.715    MEM_CONTROLL_0/addr_reg[19]_i_14_n_11
    SLICE_X34Y73         LUT6 (Prop_lut6_I5_O)        0.105    15.820 r  MEM_CONTROLL_0/addr_reg[19]_i_12/O
                         net (fo=1, routed)           0.638    16.458    MEM_CONTROLL_0/addr_reg[19]_i_12_n_11
    SLICE_X32Y73         LUT6 (Prop_lut6_I4_O)        0.105    16.563 r  MEM_CONTROLL_0/addr_reg[19]_i_4/O
                         net (fo=20, routed)          0.276    16.838    MEM_CONTROLL_0/MMU_0/addr18_out
    SLICE_X33Y71         LUT6 (Prop_lut6_I4_O)        0.105    16.943 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_20/O
                         net (fo=1, routed)           0.398    17.341    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_20_n_11
    SLICE_X32Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.446 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_14/O
                         net (fo=1, routed)           0.119    17.566    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_14_n_11
    SLICE_X32Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.671 f  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_4/O
                         net (fo=41, routed)          0.807    18.478    MEM_CONTROLL_0/MMU_0/inout_type[2]
    SLICE_X12Y72         LUT4 (Prop_lut4_I0_O)        0.105    18.583 r  MEM_CONTROLL_0/ram2_ce_n_o_OBUF_inst_i_2/O
                         net (fo=31, routed)          0.683    19.266    MEM_CONTROLL_0/ram2_ce_n_o_OBUF_inst_i_2_n_11
    SLICE_X6Y73          LUT2 (Prop_lut2_I0_O)        0.105    19.371 r  MEM_CONTROLL_0/ram_data_reg[31]_i_2__0/O
                         net (fo=32, routed)          0.776    20.147    MEM_CONTROLL_0/we_to_ram2
    SLICE_X3Y69          LUT2 (Prop_lut2_I1_O)        0.125    20.272 r  MEM_CONTROLL_0/ram_data_reg[21]_i_1__0/O
                         net (fo=1, routed)           1.008    21.280    EXTEND_RAM_CONTROLL/store_data_o_reg[31][21]
    SLICE_X3Y70          LDCE                                         r  EXTEND_RAM_CONTROLL/ram_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.714    -0.539    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y94         LUT4 (Prop_lut4_I1_O)        0.093    -0.446 r  MEM_CONTROLL_0/n_3_2662_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.532     0.086    n_3_2662_BUFG_inst_n_4
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.213     0.299 r  n_3_2662_BUFG_inst/O
                         net (fo=33, routed)          1.337     1.635    EXTEND_RAM_CONTROLL/en_o_reg_0[0]
    SLICE_X3Y70          LDCE                                         r  EXTEND_RAM_CONTROLL/ram_data_reg[21]/G
                         clock pessimism              0.338     1.973    
                         time borrowed               19.307    21.280    
  -------------------------------------------------------------------
                         required time                         21.280    
                         arrival time                         -21.280    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[27]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EXTEND_RAM_CONTROLL/ram_data_reg[25]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 1.356ns (18.623%)  route 5.925ns (81.377%))
  Logic Levels:           9  (LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              50.000ns
    Library setup time:              -0.180ns
    Computed max time borrow:         49.820ns
    Time borrowed from endpoint:      19.305ns
    Time given to startpoint:         19.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.773    -0.142    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT5 (Prop_lut5_I0_O)        0.105    -0.037 r  MEM_CONTROLL_0/n_0_2433_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.578     0.541    n_0_2433_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.622 r  n_0_2433_BUFG_inst/O
                         net (fo=38, routed)          1.363     1.985    MEM_CONTROLL_0/E[0]
    SLICE_X36Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[27]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint    12.010    13.995    
    SLICE_X36Y73                                      0.000    13.995 f  MEM_CONTROLL_0/addr_o_reg[27]/D
    SLICE_X36Y73         LDCE (DToQ_ldce_D_Q)         0.397    14.392 f  MEM_CONTROLL_0/addr_o_reg[27]/Q
                         net (fo=2, routed)           0.553    14.945    MEM_CONTROLL_0/addr_from_mem_controll[27]
    SLICE_X36Y73         LUT5 (Prop_lut5_I1_O)        0.105    15.050 r  MEM_CONTROLL_0/addr_reg[19]_i_14/O
                         net (fo=2, routed)           0.665    15.715    MEM_CONTROLL_0/addr_reg[19]_i_14_n_11
    SLICE_X34Y73         LUT6 (Prop_lut6_I5_O)        0.105    15.820 r  MEM_CONTROLL_0/addr_reg[19]_i_12/O
                         net (fo=1, routed)           0.638    16.458    MEM_CONTROLL_0/addr_reg[19]_i_12_n_11
    SLICE_X32Y73         LUT6 (Prop_lut6_I4_O)        0.105    16.563 r  MEM_CONTROLL_0/addr_reg[19]_i_4/O
                         net (fo=20, routed)          0.276    16.838    MEM_CONTROLL_0/MMU_0/addr18_out
    SLICE_X33Y71         LUT6 (Prop_lut6_I4_O)        0.105    16.943 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_20/O
                         net (fo=1, routed)           0.398    17.341    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_20_n_11
    SLICE_X32Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.446 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_14/O
                         net (fo=1, routed)           0.119    17.566    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_14_n_11
    SLICE_X32Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.671 f  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_4/O
                         net (fo=41, routed)          0.807    18.478    MEM_CONTROLL_0/MMU_0/inout_type[2]
    SLICE_X12Y72         LUT4 (Prop_lut4_I0_O)        0.105    18.583 r  MEM_CONTROLL_0/ram2_ce_n_o_OBUF_inst_i_2/O
                         net (fo=31, routed)          0.683    19.266    MEM_CONTROLL_0/ram2_ce_n_o_OBUF_inst_i_2_n_11
    SLICE_X6Y73          LUT2 (Prop_lut2_I0_O)        0.105    19.371 r  MEM_CONTROLL_0/ram_data_reg[31]_i_2__0/O
                         net (fo=32, routed)          0.880    20.251    MEM_CONTROLL_0/we_to_ram2
    SLICE_X1Y72          LUT2 (Prop_lut2_I1_O)        0.119    20.370 r  MEM_CONTROLL_0/ram_data_reg[25]_i_1__0/O
                         net (fo=1, routed)           0.906    21.276    EXTEND_RAM_CONTROLL/store_data_o_reg[31][25]
    SLICE_X3Y72          LDCE                                         r  EXTEND_RAM_CONTROLL/ram_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.714    -0.539    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y94         LUT4 (Prop_lut4_I1_O)        0.093    -0.446 r  MEM_CONTROLL_0/n_3_2662_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.532     0.086    n_3_2662_BUFG_inst_n_4
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.213     0.299 r  n_3_2662_BUFG_inst/O
                         net (fo=33, routed)          1.335     1.633    EXTEND_RAM_CONTROLL/en_o_reg_0[0]
    SLICE_X3Y72          LDCE                                         r  EXTEND_RAM_CONTROLL/ram_data_reg[25]/G
                         clock pessimism              0.338     1.971    
                         time borrowed               19.305    21.276    
  -------------------------------------------------------------------
                         required time                         21.276    
                         arrival time                         -21.276    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/addr_o_reg[27]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            EXTEND_RAM_CONTROLL/ram_data_reg[6]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.268ns  (logic 1.343ns (18.479%)  route 5.925ns (81.521%))
  Logic Levels:           9  (LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.338ns
  Time Borrowing:         
    Nominal pulse width:              50.000ns
    Library setup time:              -0.196ns
    Computed max time borrow:         49.804ns
    Time borrowed from endpoint:      19.288ns
    Time given to startpoint:         19.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.773    -0.142    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT5 (Prop_lut5_I0_O)        0.105    -0.037 r  MEM_CONTROLL_0/n_0_2433_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.578     0.541    n_0_2433_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.622 r  n_0_2433_BUFG_inst/O
                         net (fo=38, routed)          1.363     1.985    MEM_CONTROLL_0/E[0]
    SLICE_X36Y73         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[27]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint    12.010    13.995    
    SLICE_X36Y73                                      0.000    13.995 f  MEM_CONTROLL_0/addr_o_reg[27]/D
    SLICE_X36Y73         LDCE (DToQ_ldce_D_Q)         0.397    14.392 f  MEM_CONTROLL_0/addr_o_reg[27]/Q
                         net (fo=2, routed)           0.553    14.945    MEM_CONTROLL_0/addr_from_mem_controll[27]
    SLICE_X36Y73         LUT5 (Prop_lut5_I1_O)        0.105    15.050 r  MEM_CONTROLL_0/addr_reg[19]_i_14/O
                         net (fo=2, routed)           0.665    15.715    MEM_CONTROLL_0/addr_reg[19]_i_14_n_11
    SLICE_X34Y73         LUT6 (Prop_lut6_I5_O)        0.105    15.820 r  MEM_CONTROLL_0/addr_reg[19]_i_12/O
                         net (fo=1, routed)           0.638    16.458    MEM_CONTROLL_0/addr_reg[19]_i_12_n_11
    SLICE_X32Y73         LUT6 (Prop_lut6_I4_O)        0.105    16.563 r  MEM_CONTROLL_0/addr_reg[19]_i_4/O
                         net (fo=20, routed)          0.276    16.838    MEM_CONTROLL_0/MMU_0/addr18_out
    SLICE_X33Y71         LUT6 (Prop_lut6_I4_O)        0.105    16.943 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_20/O
                         net (fo=1, routed)           0.398    17.341    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_20_n_11
    SLICE_X32Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.446 r  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_14/O
                         net (fo=1, routed)           0.119    17.566    MEM_CONTROLL_0/leds_OBUF[15]_inst_i_14_n_11
    SLICE_X32Y71         LUT6 (Prop_lut6_I5_O)        0.105    17.671 f  MEM_CONTROLL_0/leds_OBUF[15]_inst_i_4/O
                         net (fo=41, routed)          0.807    18.478    MEM_CONTROLL_0/MMU_0/inout_type[2]
    SLICE_X12Y72         LUT4 (Prop_lut4_I0_O)        0.105    18.583 r  MEM_CONTROLL_0/ram2_ce_n_o_OBUF_inst_i_2/O
                         net (fo=31, routed)          0.683    19.266    MEM_CONTROLL_0/ram2_ce_n_o_OBUF_inst_i_2_n_11
    SLICE_X6Y73          LUT2 (Prop_lut2_I0_O)        0.105    19.371 r  MEM_CONTROLL_0/ram_data_reg[31]_i_2__0/O
                         net (fo=32, routed)          0.724    20.095    MEM_CONTROLL_0/we_to_ram2
    SLICE_X6Y65          LUT2 (Prop_lut2_I1_O)        0.106    20.201 r  MEM_CONTROLL_0/ram_data_reg[6]_i_1__0/O
                         net (fo=1, routed)           1.062    21.263    EXTEND_RAM_CONTROLL/store_data_o_reg[31][6]
    SLICE_X5Y65          LDCE                                         r  EXTEND_RAM_CONTROLL/ram_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.714    -0.539    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y94         LUT4 (Prop_lut4_I1_O)        0.093    -0.446 r  MEM_CONTROLL_0/n_3_2662_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.532     0.086    n_3_2662_BUFG_inst_n_4
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.213     0.299 r  n_3_2662_BUFG_inst/O
                         net (fo=33, routed)          1.339     1.637    EXTEND_RAM_CONTROLL/en_o_reg_0[0]
    SLICE_X5Y65          LDCE                                         r  EXTEND_RAM_CONTROLL/ram_data_reg[6]/G
                         clock pessimism              0.338     1.975    
                         time borrowed               19.288    21.263    
  -------------------------------------------------------------------
                         required time                         21.263    
                         arrival time                         -21.263    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.602ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[17]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 0.161ns (4.758%)  route 3.223ns (95.242%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        4.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    -3.963ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.402    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    -3.963 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    -2.330    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.253 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.590    -0.663    EX_to_MEM_0/clk_out1
    SLICE_X14Y64         LUT5 (Prop_lut5_I4_O)        0.084    -0.579 f  EX_to_MEM_0/data_o_reg[17]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.579    MEM_CONTROLL_0/store_data_o_reg[31]_0[17]
    SLICE_X14Y64         LDCE                                         f  MEM_CONTROLL_0/data_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.771    -0.144    MEM_CONTROLL_0/clk_out1
    SLICE_X28Y68         LUT5 (Prop_lut5_I1_O)        0.105    -0.039 f  MEM_CONTROLL_0/data_o_reg[31]_i_2__0/O
                         net (fo=32, routed)          0.896     0.857    MEM_CONTROLL_0/data_o_reg[31]_i_2__0_n_11
    SLICE_X14Y64         LDCE                                         f  MEM_CONTROLL_0/data_o_reg[17]/G
                         clock pessimism             -0.253     0.604    
                         clock uncertainty            0.147     0.751    
    SLICE_X14Y64         LDCE (Hold_ldce_G_D)         0.271     1.022    MEM_CONTROLL_0/data_o_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                 -1.602    

Slack (VIOLATED) :        -1.412ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram2_data_IOBUF[31]_inst_i_2/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        5.080ns  (logic 0.161ns (3.170%)  route 4.919ns (96.830%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        6.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns = ( 52.411 - 50.000 ) 
    Source Clock Delay      (SCD):    -3.963ns = ( 46.037 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        3.285    51.032    MEM_CONTROLL_0/clk_out1
    SLICE_X7Y74          LUT4 (Prop_lut4_I2_O)        0.084    51.116 r  MEM_CONTROLL_0/ram2_data_IOBUF[31]_inst_i_3/O
                         net (fo=1, routed)           0.000    51.116    MEM_CONTROLL_0_n_92
    SLICE_X7Y74          LDCE                                         r  ram2_data_IOBUF[31]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.927    50.011    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y94         LUT4 (Prop_lut4_I1_O)        0.115    50.126 f  MEM_CONTROLL_0/n_3_2662_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.598    50.724    n_3_2662_BUFG_inst_n_4
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.251    50.975 f  n_3_2662_BUFG_inst/O
                         net (fo=33, routed)          1.436    52.411    n_3_2662_BUFG
    SLICE_X7Y74          LDCE                                         f  ram2_data_IOBUF[31]_inst_i_2/G
                         clock pessimism             -0.253    52.158    
                         clock uncertainty            0.147    52.305    
    SLICE_X7Y74          LDCE (Hold_ldce_G_D)         0.223    52.528    ram2_data_IOBUF[31]_inst_i_2
  -------------------------------------------------------------------
                         required time                        -52.528    
                         arrival time                          51.116    
  -------------------------------------------------------------------
                         slack                                 -1.412    

Slack (VIOLATED) :        -1.119ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/state_reg[0]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.390ns  (logic 0.161ns (4.750%)  route 3.229ns (95.250%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        4.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.431ns = ( 50.431 - 50.000 ) 
    Source Clock Delay      (SCD):    -3.963ns = ( 46.037 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.595    49.342    EX_to_MEM_0/clk_out1
    SLICE_X33Y69         LUT3 (Prop_lut3_I2_O)        0.084    49.426 r  EX_to_MEM_0/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    49.426    MEM_CONTROLL_0/funct_o_reg[0][0]
    SLICE_X33Y69         LDCE                                         r  MEM_CONTROLL_0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.781    49.866    MEM_CONTROLL_0/clk_out1
    SLICE_X32Y69         LUT6 (Prop_lut6_I0_O)        0.105    49.971 f  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.460    50.431    MEM_CONTROLL_0/state_reg[1]_i_2_n_11
    SLICE_X33Y69         LDCE                                         f  MEM_CONTROLL_0/state_reg[0]/G
                         clock pessimism             -0.253    50.178    
                         clock uncertainty            0.147    50.325    
    SLICE_X33Y69         LDCE (Hold_ldce_G_D)         0.220    50.545    MEM_CONTROLL_0/state_reg[0]
  -------------------------------------------------------------------
                         required time                        -50.545    
                         arrival time                          49.426    
  -------------------------------------------------------------------
                         slack                                 -1.119    

Slack (VIOLATED) :        -0.954ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[16]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        5.040ns  (logic 0.161ns (3.194%)  route 4.879ns (96.806%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        5.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 51.989 - 50.000 ) 
    Source Clock Delay      (SCD):    -3.963ns = ( 46.037 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.598    49.345    EX_to_MEM_0/clk_out1
    SLICE_X34Y69         LUT6 (Prop_lut6_I5_O)        0.084    49.429 r  EX_to_MEM_0/addr_o_reg[16]_i_1/O
                         net (fo=1, routed)           1.648    51.077    MEM_CONTROLL_0/pc_o_reg[31]_0[16]
    SLICE_X32Y72         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465    51.465 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    46.290 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    48.004    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    48.085 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.773    49.858    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT5 (Prop_lut5_I0_O)        0.105    49.963 f  MEM_CONTROLL_0/n_0_2433_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.578    50.541    n_0_2433_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    50.622 f  n_0_2433_BUFG_inst/O
                         net (fo=38, routed)          1.367    51.989    MEM_CONTROLL_0/E[0]
    SLICE_X32Y72         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[16]/G
                         clock pessimism             -0.253    51.736    
                         clock uncertainty            0.147    51.883    
    SLICE_X32Y72         LDCE (Hold_ldce_G_D)         0.148    52.031    MEM_CONTROLL_0/addr_o_reg[16]
  -------------------------------------------------------------------
                         required time                        -52.031    
                         arrival time                          51.077    
  -------------------------------------------------------------------
                         slack                                 -0.954    

Slack (VIOLATED) :        -0.825ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram1_data_IOBUF[31]_inst_i_2/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        2.601ns  (logic 0.071ns (2.730%)  route 2.530ns (97.271%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        3.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.795ns = ( 50.795 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 48.201 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    48.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    48.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    48.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.868    50.757    MEM_CONTROLL_0/clk_out1
    SLICE_X14Y80         LUT4 (Prop_lut4_I2_O)        0.045    50.802 r  MEM_CONTROLL_0/ram1_data_IOBUF[31]_inst_i_3/O
                         net (fo=1, routed)           0.000    50.802    MEM_CONTROLL_0_n_89
    SLICE_X14Y80         LDCE                                         r  ram1_data_IOBUF[31]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.116    49.497    MEM_CONTROLL_0/clk_out1
    SLICE_X52Y94         LUT4 (Prop_lut4_I1_O)        0.055    49.552 f  MEM_CONTROLL_0/n_2_2654_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.303    49.854    n_2_2654_BUFG_inst_n_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.107    49.961 f  n_2_2654_BUFG_inst/O
                         net (fo=33, routed)          0.834    50.795    n_2_2654_BUFG
    SLICE_X14Y80         LDCE                                         f  ram1_data_IOBUF[31]_inst_i_2/G
                         clock pessimism              0.565    51.360    
                         clock uncertainty            0.147    51.507    
    SLICE_X14Y80         LDCE (Hold_ldce_G_D)         0.120    51.627    ram1_data_IOBUF[31]_inst_i_2
  -------------------------------------------------------------------
                         required time                        -51.627    
                         arrival time                          50.802    
  -------------------------------------------------------------------
                         slack                                 -0.825    

Slack (VIOLATED) :        -0.505ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[3]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        2.141ns  (logic 0.071ns (3.316%)  route 2.070ns (96.684%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        2.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 50.043 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 48.201 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    48.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    48.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    48.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.407    50.297    EX_to_MEM_0/clk_out1
    SLICE_X15Y65         LUT3 (Prop_lut3_I2_O)        0.045    50.342 r  EX_to_MEM_0/data_o_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000    50.342    MEM_CONTROLL_0/store_data_o_reg[31]_0[3]
    SLICE_X15Y65         LDCE                                         r  MEM_CONTROLL_0/data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.028    49.408    MEM_CONTROLL_0/clk_out1
    SLICE_X28Y68         LUT5 (Prop_lut5_I1_O)        0.056    49.464 f  MEM_CONTROLL_0/data_o_reg[31]_i_2__0/O
                         net (fo=32, routed)          0.578    50.043    MEM_CONTROLL_0/data_o_reg[31]_i_2__0_n_11
    SLICE_X15Y65         LDCE                                         f  MEM_CONTROLL_0/data_o_reg[3]/G
                         clock pessimism              0.565    50.608    
                         clock uncertainty            0.147    50.755    
    SLICE_X15Y65         LDCE (Hold_ldce_G_D)         0.092    50.847    MEM_CONTROLL_0/data_o_reg[3]
  -------------------------------------------------------------------
                         required time                        -50.847    
                         arrival time                          50.342    
  -------------------------------------------------------------------
                         slack                                 -0.505    

Slack (VIOLATED) :        -0.449ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[0]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        2.185ns  (logic 0.071ns (3.249%)  route 2.114ns (96.751%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        2.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.003ns = ( 50.003 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 48.201 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    48.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    48.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    48.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.452    50.341    EX_to_MEM_0/clk_out1
    SLICE_X14Y66         LUT3 (Prop_lut3_I2_O)        0.045    50.386 r  EX_to_MEM_0/data_o_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    50.386    MEM_CONTROLL_0/store_data_o_reg[31]_0[0]
    SLICE_X14Y66         LDCE                                         r  MEM_CONTROLL_0/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.028    49.408    MEM_CONTROLL_0/clk_out1
    SLICE_X28Y68         LUT5 (Prop_lut5_I1_O)        0.056    49.464 f  MEM_CONTROLL_0/data_o_reg[31]_i_2__0/O
                         net (fo=32, routed)          0.538    50.003    MEM_CONTROLL_0/data_o_reg[31]_i_2__0_n_11
    SLICE_X14Y66         LDCE                                         f  MEM_CONTROLL_0/data_o_reg[0]/G
                         clock pessimism              0.565    50.567    
                         clock uncertainty            0.147    50.715    
    SLICE_X14Y66         LDCE (Hold_ldce_G_D)         0.120    50.835    MEM_CONTROLL_0/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                        -50.835    
                         arrival time                          50.386    
  -------------------------------------------------------------------
                         slack                                 -0.449    

Slack (VIOLATED) :        -0.412ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[12]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        2.263ns  (logic 0.071ns (3.138%)  route 2.192ns (96.862%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        2.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 50.043 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 48.201 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    48.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    48.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    48.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.529    50.418    EX_to_MEM_0/clk_out1
    SLICE_X14Y65         LUT6 (Prop_lut6_I5_O)        0.045    50.463 r  EX_to_MEM_0/data_o_reg[12]_i_1__0/O
                         net (fo=1, routed)           0.000    50.463    MEM_CONTROLL_0/store_data_o_reg[31]_0[12]
    SLICE_X14Y65         LDCE                                         r  MEM_CONTROLL_0/data_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.028    49.408    MEM_CONTROLL_0/clk_out1
    SLICE_X28Y68         LUT5 (Prop_lut5_I1_O)        0.056    49.464 f  MEM_CONTROLL_0/data_o_reg[31]_i_2__0/O
                         net (fo=32, routed)          0.578    50.043    MEM_CONTROLL_0/data_o_reg[31]_i_2__0_n_11
    SLICE_X14Y65         LDCE                                         f  MEM_CONTROLL_0/data_o_reg[12]/G
                         clock pessimism              0.565    50.608    
                         clock uncertainty            0.147    50.755    
    SLICE_X14Y65         LDCE (Hold_ldce_G_D)         0.121    50.876    MEM_CONTROLL_0/data_o_reg[12]
  -------------------------------------------------------------------
                         required time                        -50.876    
                         arrival time                          50.463    
  -------------------------------------------------------------------
                         slack                                 -0.412    

Slack (VIOLATED) :        -0.409ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[1]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        2.236ns  (logic 0.071ns (3.175%)  route 2.165ns (96.825%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        2.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 50.043 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 48.201 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    48.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    48.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    48.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.502    50.392    EX_to_MEM_0/clk_out1
    SLICE_X15Y65         LUT3 (Prop_lut3_I2_O)        0.045    50.437 r  EX_to_MEM_0/data_o_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    50.437    MEM_CONTROLL_0/store_data_o_reg[31]_0[1]
    SLICE_X15Y65         LDCE                                         r  MEM_CONTROLL_0/data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.028    49.408    MEM_CONTROLL_0/clk_out1
    SLICE_X28Y68         LUT5 (Prop_lut5_I1_O)        0.056    49.464 f  MEM_CONTROLL_0/data_o_reg[31]_i_2__0/O
                         net (fo=32, routed)          0.578    50.043    MEM_CONTROLL_0/data_o_reg[31]_i_2__0_n_11
    SLICE_X15Y65         LDCE                                         f  MEM_CONTROLL_0/data_o_reg[1]/G
                         clock pessimism              0.565    50.608    
                         clock uncertainty            0.147    50.755    
    SLICE_X15Y65         LDCE (Hold_ldce_G_D)         0.091    50.846    MEM_CONTROLL_0/data_o_reg[1]
  -------------------------------------------------------------------
                         required time                        -50.846    
                         arrival time                          50.437    
  -------------------------------------------------------------------
                         slack                                 -0.409    

Slack (VIOLATED) :        -0.250ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[22]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        2.988ns  (logic 0.071ns (2.376%)  route 2.917ns (97.624%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        2.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.606ns = ( 50.606 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 48.201 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    48.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    48.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    48.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        2.254    51.143    EX_to_MEM_0/clk_out1
    SLICE_X34Y70         LUT6 (Prop_lut6_I5_O)        0.045    51.188 r  EX_to_MEM_0/addr_o_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    51.188    MEM_CONTROLL_0/pc_o_reg[31]_0[22]
    SLICE_X34Y70         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.030    49.410    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT5 (Prop_lut5_I0_O)        0.056    49.466 f  MEM_CONTROLL_0/n_0_2433_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.283    49.750    n_0_2433_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    49.779 f  n_0_2433_BUFG_inst/O
                         net (fo=38, routed)          0.828    50.606    MEM_CONTROLL_0/E[0]
    SLICE_X34Y70         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[22]/G
                         clock pessimism              0.565    51.171    
                         clock uncertainty            0.147    51.318    
    SLICE_X34Y70         LDCE (Hold_ldce_G_D)         0.120    51.438    MEM_CONTROLL_0/addr_o_reg[22]
  -------------------------------------------------------------------
                         required time                        -51.438    
                         arrival time                          51.188    
  -------------------------------------------------------------------
                         slack                                 -0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y16   CLOCK/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y1    n_0_2433_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y2    n_2_2654_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y3    n_3_2662_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X59Y66     CP0_REG_0/cause_o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X58Y69     CP0_REG_0/cause_o_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X58Y69     CP0_REG_0/cause_o_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X51Y71     CP0_REG_0/cause_o_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X51Y71     CP0_REG_0/cause_o_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y56     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y56     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y56     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y56     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y56     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y56     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y56     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y56     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y56     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y56     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y56     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y56     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y56     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y56     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y56     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y56     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y56     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         50.000      48.870     SLICE_X34Y56     REGISTERS_0/reg_array_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X38Y56     REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         50.000      48.870     SLICE_X38Y56     REGISTERS_0/reg_array_reg_r1_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y3  CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.947ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[31]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.827ns  (logic 0.413ns (8.556%)  route 4.414ns (91.444%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 51.267 - 50.000 ) 
    Source Clock Delay      (SCD):    0.431ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.781    -0.134    MEM_CONTROLL_0/clk_out1
    SLICE_X32Y69         LUT6 (Prop_lut6_I0_O)        0.105    -0.029 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.460     0.431    MEM_CONTROLL_0/state_reg[1]_i_2_n_11
    SLICE_X32Y69         LDCE                                         r  MEM_CONTROLL_0/state_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     8.995     9.426    
    SLICE_X32Y69                                      0.000     9.426 r  MEM_CONTROLL_0/state_reg[1]/D
    SLICE_X32Y69         LDCE (DToQ_ldce_D_Q)         0.308     9.734 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=74, routed)          1.451    11.184    MEM_CONTROLL_0/inst_o_reg[0][1]
    SLICE_X32Y74         LUT4 (Prop_lut4_I0_O)        0.105    11.289 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          2.963    14.253    MEM_CONTROLL_0/ce_o_reg_i_2_n_11
    SLICE_X34Y72         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.587    49.334    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT5 (Prop_lut5_I0_O)        0.084    49.418 f  MEM_CONTROLL_0/n_0_2433_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.513    49.931    n_0_2433_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    50.008 f  n_0_2433_BUFG_inst/O
                         net (fo=38, routed)          1.259    51.267    MEM_CONTROLL_0/E[0]
    SLICE_X34Y72         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[31]/G
                         clock pessimism              0.338    51.605    
                         clock uncertainty           -0.147    51.458    
    SLICE_X34Y72         LDCE (Recov_ldce_G_CLR)     -0.258    51.200    MEM_CONTROLL_0/addr_o_reg[31]
  -------------------------------------------------------------------
                         required time                         51.200    
                         arrival time                         -14.253    
  -------------------------------------------------------------------
                         slack                                 36.947    

Slack (MET) :             36.995ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[6]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.413ns (8.771%)  route 4.296ns (91.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 51.270 - 50.000 ) 
    Source Clock Delay      (SCD):    0.431ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.781    -0.134    MEM_CONTROLL_0/clk_out1
    SLICE_X32Y69         LUT6 (Prop_lut6_I0_O)        0.105    -0.029 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.460     0.431    MEM_CONTROLL_0/state_reg[1]_i_2_n_11
    SLICE_X32Y69         LDCE                                         r  MEM_CONTROLL_0/state_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     8.995     9.426    
    SLICE_X32Y69                                      0.000     9.426 r  MEM_CONTROLL_0/state_reg[1]/D
    SLICE_X32Y69         LDCE (DToQ_ldce_D_Q)         0.308     9.734 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=74, routed)          1.451    11.184    MEM_CONTROLL_0/inst_o_reg[0][1]
    SLICE_X32Y74         LUT4 (Prop_lut4_I0_O)        0.105    11.289 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          2.845    14.134    MEM_CONTROLL_0/ce_o_reg_i_2_n_11
    SLICE_X32Y70         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.587    49.334    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT5 (Prop_lut5_I0_O)        0.084    49.418 f  MEM_CONTROLL_0/n_0_2433_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.513    49.931    n_0_2433_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    50.008 f  n_0_2433_BUFG_inst/O
                         net (fo=38, routed)          1.262    51.270    MEM_CONTROLL_0/E[0]
    SLICE_X32Y70         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[6]/G
                         clock pessimism              0.338    51.608    
                         clock uncertainty           -0.147    51.461    
    SLICE_X32Y70         LDCE (Recov_ldce_G_CLR)     -0.331    51.130    MEM_CONTROLL_0/addr_o_reg[6]
  -------------------------------------------------------------------
                         required time                         51.130    
                         arrival time                         -14.134    
  -------------------------------------------------------------------
                         slack                                 36.995    

Slack (MET) :             36.995ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[7]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.413ns (8.771%)  route 4.296ns (91.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 51.270 - 50.000 ) 
    Source Clock Delay      (SCD):    0.431ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.781    -0.134    MEM_CONTROLL_0/clk_out1
    SLICE_X32Y69         LUT6 (Prop_lut6_I0_O)        0.105    -0.029 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.460     0.431    MEM_CONTROLL_0/state_reg[1]_i_2_n_11
    SLICE_X32Y69         LDCE                                         r  MEM_CONTROLL_0/state_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     8.995     9.426    
    SLICE_X32Y69                                      0.000     9.426 r  MEM_CONTROLL_0/state_reg[1]/D
    SLICE_X32Y69         LDCE (DToQ_ldce_D_Q)         0.308     9.734 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=74, routed)          1.451    11.184    MEM_CONTROLL_0/inst_o_reg[0][1]
    SLICE_X32Y74         LUT4 (Prop_lut4_I0_O)        0.105    11.289 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          2.845    14.134    MEM_CONTROLL_0/ce_o_reg_i_2_n_11
    SLICE_X32Y70         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.587    49.334    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT5 (Prop_lut5_I0_O)        0.084    49.418 f  MEM_CONTROLL_0/n_0_2433_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.513    49.931    n_0_2433_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    50.008 f  n_0_2433_BUFG_inst/O
                         net (fo=38, routed)          1.262    51.270    MEM_CONTROLL_0/E[0]
    SLICE_X32Y70         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[7]/G
                         clock pessimism              0.338    51.608    
                         clock uncertainty           -0.147    51.461    
    SLICE_X32Y70         LDCE (Recov_ldce_G_CLR)     -0.331    51.130    MEM_CONTROLL_0/addr_o_reg[7]
  -------------------------------------------------------------------
                         required time                         51.130    
                         arrival time                         -14.134    
  -------------------------------------------------------------------
                         slack                                 36.995    

Slack (MET) :             36.995ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/sel_o_reg[0]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.413ns (8.771%)  route 4.296ns (91.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 51.270 - 50.000 ) 
    Source Clock Delay      (SCD):    0.431ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.781    -0.134    MEM_CONTROLL_0/clk_out1
    SLICE_X32Y69         LUT6 (Prop_lut6_I0_O)        0.105    -0.029 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.460     0.431    MEM_CONTROLL_0/state_reg[1]_i_2_n_11
    SLICE_X32Y69         LDCE                                         r  MEM_CONTROLL_0/state_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     8.995     9.426    
    SLICE_X32Y69                                      0.000     9.426 r  MEM_CONTROLL_0/state_reg[1]/D
    SLICE_X32Y69         LDCE (DToQ_ldce_D_Q)         0.308     9.734 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=74, routed)          1.451    11.184    MEM_CONTROLL_0/inst_o_reg[0][1]
    SLICE_X32Y74         LUT4 (Prop_lut4_I0_O)        0.105    11.289 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          2.845    14.134    MEM_CONTROLL_0/ce_o_reg_i_2_n_11
    SLICE_X32Y70         LDCE                                         f  MEM_CONTROLL_0/sel_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.587    49.334    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT5 (Prop_lut5_I0_O)        0.084    49.418 f  MEM_CONTROLL_0/n_0_2433_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.513    49.931    n_0_2433_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    50.008 f  n_0_2433_BUFG_inst/O
                         net (fo=38, routed)          1.262    51.270    MEM_CONTROLL_0/E[0]
    SLICE_X32Y70         LDCE                                         f  MEM_CONTROLL_0/sel_o_reg[0]/G
                         clock pessimism              0.338    51.608    
                         clock uncertainty           -0.147    51.461    
    SLICE_X32Y70         LDCE (Recov_ldce_G_CLR)     -0.331    51.130    MEM_CONTROLL_0/sel_o_reg[0]
  -------------------------------------------------------------------
                         required time                         51.130    
                         arrival time                         -14.134    
  -------------------------------------------------------------------
                         slack                                 36.995    

Slack (MET) :             36.995ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/we_o_reg/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.413ns (8.771%)  route 4.296ns (91.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 51.270 - 50.000 ) 
    Source Clock Delay      (SCD):    0.431ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.781    -0.134    MEM_CONTROLL_0/clk_out1
    SLICE_X32Y69         LUT6 (Prop_lut6_I0_O)        0.105    -0.029 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.460     0.431    MEM_CONTROLL_0/state_reg[1]_i_2_n_11
    SLICE_X32Y69         LDCE                                         r  MEM_CONTROLL_0/state_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     8.995     9.426    
    SLICE_X32Y69                                      0.000     9.426 r  MEM_CONTROLL_0/state_reg[1]/D
    SLICE_X32Y69         LDCE (DToQ_ldce_D_Q)         0.308     9.734 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=74, routed)          1.451    11.184    MEM_CONTROLL_0/inst_o_reg[0][1]
    SLICE_X32Y74         LUT4 (Prop_lut4_I0_O)        0.105    11.289 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          2.845    14.134    MEM_CONTROLL_0/ce_o_reg_i_2_n_11
    SLICE_X32Y70         LDCE                                         f  MEM_CONTROLL_0/we_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.587    49.334    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT5 (Prop_lut5_I0_O)        0.084    49.418 f  MEM_CONTROLL_0/n_0_2433_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.513    49.931    n_0_2433_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    50.008 f  n_0_2433_BUFG_inst/O
                         net (fo=38, routed)          1.262    51.270    MEM_CONTROLL_0/E[0]
    SLICE_X32Y70         LDCE                                         f  MEM_CONTROLL_0/we_o_reg/G
                         clock pessimism              0.338    51.608    
                         clock uncertainty           -0.147    51.461    
    SLICE_X32Y70         LDCE (Recov_ldce_G_CLR)     -0.331    51.130    MEM_CONTROLL_0/we_o_reg
  -------------------------------------------------------------------
                         required time                         51.130    
                         arrival time                         -14.134    
  -------------------------------------------------------------------
                         slack                                 36.995    

Slack (MET) :             37.094ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[20]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 0.413ns (8.964%)  route 4.195ns (91.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 51.267 - 50.000 ) 
    Source Clock Delay      (SCD):    0.431ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.781    -0.134    MEM_CONTROLL_0/clk_out1
    SLICE_X32Y69         LUT6 (Prop_lut6_I0_O)        0.105    -0.029 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.460     0.431    MEM_CONTROLL_0/state_reg[1]_i_2_n_11
    SLICE_X32Y69         LDCE                                         r  MEM_CONTROLL_0/state_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     8.995     9.426    
    SLICE_X32Y69                                      0.000     9.426 r  MEM_CONTROLL_0/state_reg[1]/D
    SLICE_X32Y69         LDCE (DToQ_ldce_D_Q)         0.308     9.734 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=74, routed)          1.451    11.184    MEM_CONTROLL_0/inst_o_reg[0][1]
    SLICE_X32Y74         LUT4 (Prop_lut4_I0_O)        0.105    11.289 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          2.744    14.033    MEM_CONTROLL_0/ce_o_reg_i_2_n_11
    SLICE_X37Y71         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.587    49.334    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT5 (Prop_lut5_I0_O)        0.084    49.418 f  MEM_CONTROLL_0/n_0_2433_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.513    49.931    n_0_2433_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    50.008 f  n_0_2433_BUFG_inst/O
                         net (fo=38, routed)          1.259    51.267    MEM_CONTROLL_0/E[0]
    SLICE_X37Y71         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[20]/G
                         clock pessimism              0.338    51.605    
                         clock uncertainty           -0.147    51.458    
    SLICE_X37Y71         LDCE (Recov_ldce_G_CLR)     -0.331    51.127    MEM_CONTROLL_0/addr_o_reg[20]
  -------------------------------------------------------------------
                         required time                         51.127    
                         arrival time                         -14.033    
  -------------------------------------------------------------------
                         slack                                 37.094    

Slack (MET) :             37.094ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[24]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 0.413ns (8.964%)  route 4.195ns (91.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 51.267 - 50.000 ) 
    Source Clock Delay      (SCD):    0.431ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.781    -0.134    MEM_CONTROLL_0/clk_out1
    SLICE_X32Y69         LUT6 (Prop_lut6_I0_O)        0.105    -0.029 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.460     0.431    MEM_CONTROLL_0/state_reg[1]_i_2_n_11
    SLICE_X32Y69         LDCE                                         r  MEM_CONTROLL_0/state_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     8.995     9.426    
    SLICE_X32Y69                                      0.000     9.426 r  MEM_CONTROLL_0/state_reg[1]/D
    SLICE_X32Y69         LDCE (DToQ_ldce_D_Q)         0.308     9.734 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=74, routed)          1.451    11.184    MEM_CONTROLL_0/inst_o_reg[0][1]
    SLICE_X32Y74         LUT4 (Prop_lut4_I0_O)        0.105    11.289 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          2.744    14.033    MEM_CONTROLL_0/ce_o_reg_i_2_n_11
    SLICE_X37Y71         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.587    49.334    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT5 (Prop_lut5_I0_O)        0.084    49.418 f  MEM_CONTROLL_0/n_0_2433_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.513    49.931    n_0_2433_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    50.008 f  n_0_2433_BUFG_inst/O
                         net (fo=38, routed)          1.259    51.267    MEM_CONTROLL_0/E[0]
    SLICE_X37Y71         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[24]/G
                         clock pessimism              0.338    51.605    
                         clock uncertainty           -0.147    51.458    
    SLICE_X37Y71         LDCE (Recov_ldce_G_CLR)     -0.331    51.127    MEM_CONTROLL_0/addr_o_reg[24]
  -------------------------------------------------------------------
                         required time                         51.127    
                         arrival time                         -14.033    
  -------------------------------------------------------------------
                         slack                                 37.094    

Slack (MET) :             37.107ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[11]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 0.413ns (8.990%)  route 4.181ns (91.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 51.267 - 50.000 ) 
    Source Clock Delay      (SCD):    0.431ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.781    -0.134    MEM_CONTROLL_0/clk_out1
    SLICE_X32Y69         LUT6 (Prop_lut6_I0_O)        0.105    -0.029 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.460     0.431    MEM_CONTROLL_0/state_reg[1]_i_2_n_11
    SLICE_X32Y69         LDCE                                         r  MEM_CONTROLL_0/state_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     8.995     9.426    
    SLICE_X32Y69                                      0.000     9.426 r  MEM_CONTROLL_0/state_reg[1]/D
    SLICE_X32Y69         LDCE (DToQ_ldce_D_Q)         0.308     9.734 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=74, routed)          1.451    11.184    MEM_CONTROLL_0/inst_o_reg[0][1]
    SLICE_X32Y74         LUT4 (Prop_lut4_I0_O)        0.105    11.289 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          2.730    14.020    MEM_CONTROLL_0/ce_o_reg_i_2_n_11
    SLICE_X36Y72         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.587    49.334    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT5 (Prop_lut5_I0_O)        0.084    49.418 f  MEM_CONTROLL_0/n_0_2433_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.513    49.931    n_0_2433_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    50.008 f  n_0_2433_BUFG_inst/O
                         net (fo=38, routed)          1.259    51.267    MEM_CONTROLL_0/E[0]
    SLICE_X36Y72         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[11]/G
                         clock pessimism              0.338    51.605    
                         clock uncertainty           -0.147    51.458    
    SLICE_X36Y72         LDCE (Recov_ldce_G_CLR)     -0.331    51.127    MEM_CONTROLL_0/addr_o_reg[11]
  -------------------------------------------------------------------
                         required time                         51.127    
                         arrival time                         -14.020    
  -------------------------------------------------------------------
                         slack                                 37.107    

Slack (MET) :             37.111ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[10]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 0.413ns (8.997%)  route 4.177ns (91.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 51.267 - 50.000 ) 
    Source Clock Delay      (SCD):    0.431ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.781    -0.134    MEM_CONTROLL_0/clk_out1
    SLICE_X32Y69         LUT6 (Prop_lut6_I0_O)        0.105    -0.029 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.460     0.431    MEM_CONTROLL_0/state_reg[1]_i_2_n_11
    SLICE_X32Y69         LDCE                                         r  MEM_CONTROLL_0/state_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     8.995     9.426    
    SLICE_X32Y69                                      0.000     9.426 r  MEM_CONTROLL_0/state_reg[1]/D
    SLICE_X32Y69         LDCE (DToQ_ldce_D_Q)         0.308     9.734 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=74, routed)          1.451    11.184    MEM_CONTROLL_0/inst_o_reg[0][1]
    SLICE_X32Y74         LUT4 (Prop_lut4_I0_O)        0.105    11.289 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          2.727    14.016    MEM_CONTROLL_0/ce_o_reg_i_2_n_11
    SLICE_X37Y72         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.587    49.334    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT5 (Prop_lut5_I0_O)        0.084    49.418 f  MEM_CONTROLL_0/n_0_2433_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.513    49.931    n_0_2433_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    50.008 f  n_0_2433_BUFG_inst/O
                         net (fo=38, routed)          1.259    51.267    MEM_CONTROLL_0/E[0]
    SLICE_X37Y72         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[10]/G
                         clock pessimism              0.338    51.605    
                         clock uncertainty           -0.147    51.458    
    SLICE_X37Y72         LDCE (Recov_ldce_G_CLR)     -0.331    51.127    MEM_CONTROLL_0/addr_o_reg[10]
  -------------------------------------------------------------------
                         required time                         51.127    
                         arrival time                         -14.016    
  -------------------------------------------------------------------
                         slack                                 37.111    

Slack (MET) :             37.111ns  (required time - arrival time)
  Source:                 MEM_CONTROLL_0/state_reg[1]/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[19]/CLR
                            (recovery check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 0.413ns (8.997%)  route 4.177ns (91.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 51.267 - 50.000 ) 
    Source Clock Delay      (SCD):    0.431ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.530    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    -1.996    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.781    -0.134    MEM_CONTROLL_0/clk_out1
    SLICE_X32Y69         LUT6 (Prop_lut6_I0_O)        0.105    -0.029 r  MEM_CONTROLL_0/state_reg[1]_i_2/O
                         net (fo=2, routed)           0.460     0.431    MEM_CONTROLL_0/state_reg[1]_i_2_n_11
    SLICE_X32Y69         LDCE                                         r  MEM_CONTROLL_0/state_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     8.995     9.426    
    SLICE_X32Y69                                      0.000     9.426 r  MEM_CONTROLL_0/state_reg[1]/D
    SLICE_X32Y69         LDCE (DToQ_ldce_D_Q)         0.308     9.734 r  MEM_CONTROLL_0/state_reg[1]/Q
                         net (fo=74, routed)          1.451    11.184    MEM_CONTROLL_0/inst_o_reg[0][1]
    SLICE_X32Y74         LUT4 (Prop_lut4_I0_O)        0.105    11.289 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          2.727    14.016    MEM_CONTROLL_0/ce_o_reg_i_2_n_11
    SLICE_X37Y72         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.398    51.398 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.402    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    46.037 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    47.670    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    47.747 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.587    49.334    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT5 (Prop_lut5_I0_O)        0.084    49.418 f  MEM_CONTROLL_0/n_0_2433_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.513    49.931    n_0_2433_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    50.008 f  n_0_2433_BUFG_inst/O
                         net (fo=38, routed)          1.259    51.267    MEM_CONTROLL_0/E[0]
    SLICE_X37Y72         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[19]/G
                         clock pessimism              0.338    51.605    
                         clock uncertainty           -0.147    51.458    
    SLICE_X37Y72         LDCE (Recov_ldce_G_CLR)     -0.331    51.127    MEM_CONTROLL_0/addr_o_reg[19]
  -------------------------------------------------------------------
                         required time                         51.127    
                         arrival time                         -14.016    
  -------------------------------------------------------------------
                         slack                                 37.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[27]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.071ns (2.688%)  route 2.571ns (97.312%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        2.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.115ns
    Source Clock Delay      (SCD):    -1.799ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.169     0.059    MEM_CONTROLL_0/clk_out1
    SLICE_X12Y65         LUT2 (Prop_lut2_I0_O)        0.045     0.104 f  MEM_CONTROLL_0/data_o_reg[31]_i_3__1/O
                         net (fo=32, routed)          0.739     0.842    MEM_CONTROLL_0/data_o_reg[31]_i_3__1_n_11
    SLICE_X12Y64         LDCE                                         f  MEM_CONTROLL_0/data_o_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.028    -0.592    MEM_CONTROLL_0/clk_out1
    SLICE_X28Y68         LUT5 (Prop_lut5_I1_O)        0.056    -0.536 f  MEM_CONTROLL_0/data_o_reg[31]_i_2__0/O
                         net (fo=32, routed)          0.651     0.115    MEM_CONTROLL_0/data_o_reg[31]_i_2__0_n_11
    SLICE_X12Y64         LDCE                                         f  MEM_CONTROLL_0/data_o_reg[27]/G
                         clock pessimism              0.565     0.680    
                         clock uncertainty            0.147     0.828    
    SLICE_X12Y64         LDCE (Remov_ldce_G_CLR)     -0.067     0.761    MEM_CONTROLL_0/data_o_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[29]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.071ns (2.688%)  route 2.571ns (97.312%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        2.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.115ns
    Source Clock Delay      (SCD):    -1.799ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.169     0.059    MEM_CONTROLL_0/clk_out1
    SLICE_X12Y65         LUT2 (Prop_lut2_I0_O)        0.045     0.104 f  MEM_CONTROLL_0/data_o_reg[31]_i_3__1/O
                         net (fo=32, routed)          0.739     0.842    MEM_CONTROLL_0/data_o_reg[31]_i_3__1_n_11
    SLICE_X12Y64         LDCE                                         f  MEM_CONTROLL_0/data_o_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.028    -0.592    MEM_CONTROLL_0/clk_out1
    SLICE_X28Y68         LUT5 (Prop_lut5_I1_O)        0.056    -0.536 f  MEM_CONTROLL_0/data_o_reg[31]_i_2__0/O
                         net (fo=32, routed)          0.651     0.115    MEM_CONTROLL_0/data_o_reg[31]_i_2__0_n_11
    SLICE_X12Y64         LDCE                                         f  MEM_CONTROLL_0/data_o_reg[29]/G
                         clock pessimism              0.565     0.680    
                         clock uncertainty            0.147     0.828    
    SLICE_X12Y64         LDCE (Remov_ldce_G_CLR)     -0.067     0.761    MEM_CONTROLL_0/data_o_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[9]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.071ns (2.688%)  route 2.571ns (97.312%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        2.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.115ns
    Source Clock Delay      (SCD):    -1.799ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.169     0.059    MEM_CONTROLL_0/clk_out1
    SLICE_X12Y65         LUT2 (Prop_lut2_I0_O)        0.045     0.104 f  MEM_CONTROLL_0/data_o_reg[31]_i_3__1/O
                         net (fo=32, routed)          0.739     0.842    MEM_CONTROLL_0/data_o_reg[31]_i_3__1_n_11
    SLICE_X12Y64         LDCE                                         f  MEM_CONTROLL_0/data_o_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.028    -0.592    MEM_CONTROLL_0/clk_out1
    SLICE_X28Y68         LUT5 (Prop_lut5_I1_O)        0.056    -0.536 f  MEM_CONTROLL_0/data_o_reg[31]_i_2__0/O
                         net (fo=32, routed)          0.651     0.115    MEM_CONTROLL_0/data_o_reg[31]_i_2__0_n_11
    SLICE_X12Y64         LDCE                                         f  MEM_CONTROLL_0/data_o_reg[9]/G
                         clock pessimism              0.565     0.680    
                         clock uncertainty            0.147     0.828    
    SLICE_X12Y64         LDCE (Remov_ldce_G_CLR)     -0.067     0.761    MEM_CONTROLL_0/data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[26]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.071ns (2.688%)  route 2.571ns (97.312%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        2.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.115ns
    Source Clock Delay      (SCD):    -1.799ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.169     0.059    MEM_CONTROLL_0/clk_out1
    SLICE_X12Y65         LUT2 (Prop_lut2_I0_O)        0.045     0.104 f  MEM_CONTROLL_0/data_o_reg[31]_i_3__1/O
                         net (fo=32, routed)          0.739     0.842    MEM_CONTROLL_0/data_o_reg[31]_i_3__1_n_11
    SLICE_X13Y64         LDCE                                         f  MEM_CONTROLL_0/data_o_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.028    -0.592    MEM_CONTROLL_0/clk_out1
    SLICE_X28Y68         LUT5 (Prop_lut5_I1_O)        0.056    -0.536 f  MEM_CONTROLL_0/data_o_reg[31]_i_2__0/O
                         net (fo=32, routed)          0.651     0.115    MEM_CONTROLL_0/data_o_reg[31]_i_2__0_n_11
    SLICE_X13Y64         LDCE                                         f  MEM_CONTROLL_0/data_o_reg[26]/G
                         clock pessimism              0.565     0.680    
                         clock uncertainty            0.147     0.828    
    SLICE_X13Y64         LDCE (Remov_ldce_G_CLR)     -0.092     0.736    MEM_CONTROLL_0/data_o_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[13]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.071ns (2.676%)  route 2.582ns (97.324%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        2.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    -1.799ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.169     0.059    MEM_CONTROLL_0/clk_out1
    SLICE_X12Y65         LUT2 (Prop_lut2_I0_O)        0.045     0.104 f  MEM_CONTROLL_0/data_o_reg[31]_i_3__1/O
                         net (fo=32, routed)          0.750     0.854    MEM_CONTROLL_0/data_o_reg[31]_i_3__1_n_11
    SLICE_X12Y66         LDCE                                         f  MEM_CONTROLL_0/data_o_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.028    -0.592    MEM_CONTROLL_0/clk_out1
    SLICE_X28Y68         LUT5 (Prop_lut5_I1_O)        0.056    -0.536 f  MEM_CONTROLL_0/data_o_reg[31]_i_2__0/O
                         net (fo=32, routed)          0.565     0.030    MEM_CONTROLL_0/data_o_reg[31]_i_2__0_n_11
    SLICE_X12Y66         LDCE                                         f  MEM_CONTROLL_0/data_o_reg[13]/G
                         clock pessimism              0.565     0.595    
                         clock uncertainty            0.147     0.742    
    SLICE_X12Y66         LDCE (Remov_ldce_G_CLR)     -0.067     0.675    MEM_CONTROLL_0/data_o_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[16]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.071ns (2.676%)  route 2.582ns (97.324%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        2.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    -1.799ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.169     0.059    MEM_CONTROLL_0/clk_out1
    SLICE_X12Y65         LUT2 (Prop_lut2_I0_O)        0.045     0.104 f  MEM_CONTROLL_0/data_o_reg[31]_i_3__1/O
                         net (fo=32, routed)          0.750     0.854    MEM_CONTROLL_0/data_o_reg[31]_i_3__1_n_11
    SLICE_X12Y66         LDCE                                         f  MEM_CONTROLL_0/data_o_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.028    -0.592    MEM_CONTROLL_0/clk_out1
    SLICE_X28Y68         LUT5 (Prop_lut5_I1_O)        0.056    -0.536 f  MEM_CONTROLL_0/data_o_reg[31]_i_2__0/O
                         net (fo=32, routed)          0.565     0.030    MEM_CONTROLL_0/data_o_reg[31]_i_2__0_n_11
    SLICE_X12Y66         LDCE                                         f  MEM_CONTROLL_0/data_o_reg[16]/G
                         clock pessimism              0.565     0.595    
                         clock uncertainty            0.147     0.742    
    SLICE_X12Y66         LDCE (Remov_ldce_G_CLR)     -0.067     0.675    MEM_CONTROLL_0/data_o_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[7]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.071ns (2.676%)  route 2.582ns (97.324%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        2.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    -1.799ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.169     0.059    MEM_CONTROLL_0/clk_out1
    SLICE_X12Y65         LUT2 (Prop_lut2_I0_O)        0.045     0.104 f  MEM_CONTROLL_0/data_o_reg[31]_i_3__1/O
                         net (fo=32, routed)          0.750     0.854    MEM_CONTROLL_0/data_o_reg[31]_i_3__1_n_11
    SLICE_X12Y66         LDCE                                         f  MEM_CONTROLL_0/data_o_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.028    -0.592    MEM_CONTROLL_0/clk_out1
    SLICE_X28Y68         LUT5 (Prop_lut5_I1_O)        0.056    -0.536 f  MEM_CONTROLL_0/data_o_reg[31]_i_2__0/O
                         net (fo=32, routed)          0.565     0.030    MEM_CONTROLL_0/data_o_reg[31]_i_2__0_n_11
    SLICE_X12Y66         LDCE                                         f  MEM_CONTROLL_0/data_o_reg[7]/G
                         clock pessimism              0.565     0.595    
                         clock uncertainty            0.147     0.742    
    SLICE_X12Y66         LDCE (Remov_ldce_G_CLR)     -0.067     0.675    MEM_CONTROLL_0/data_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/sel_o_reg[1]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@50.000ns - clk_out1_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.228ns  (logic 0.071ns (2.200%)  route 3.157ns (97.800%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        2.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.606ns = ( 50.606 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.799ns = ( 48.201 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301    50.301 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    48.201 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    48.863    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    48.889 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.435    50.324    MEM_CONTROLL_0/clk_out1
    SLICE_X32Y74         LUT4 (Prop_lut4_I2_O)        0.045    50.369 f  MEM_CONTROLL_0/ce_o_reg_i_2/O
                         net (fo=38, routed)          1.059    51.428    MEM_CONTROLL_0/ce_o_reg_i_2_n_11
    SLICE_X33Y78         LDCE                                         f  MEM_CONTROLL_0/sel_o_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    D18                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489    50.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    47.636 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    48.351    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    48.380 f  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.030    49.410    MEM_CONTROLL_0/clk_out1
    SLICE_X51Y94         LUT5 (Prop_lut5_I0_O)        0.056    49.466 f  MEM_CONTROLL_0/n_0_2433_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.283    49.750    n_0_2433_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    49.779 f  n_0_2433_BUFG_inst/O
                         net (fo=38, routed)          0.828    50.606    MEM_CONTROLL_0/E[0]
    SLICE_X33Y78         LDCE                                         f  MEM_CONTROLL_0/sel_o_reg[1]/G
                         clock pessimism              0.565    51.171    
                         clock uncertainty            0.147    51.318    
    SLICE_X33Y78         LDCE (Remov_ldce_G_CLR)     -0.092    51.226    MEM_CONTROLL_0/sel_o_reg[1]
  -------------------------------------------------------------------
                         required time                        -51.226    
                         arrival time                          51.428    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[11]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.071ns (2.676%)  route 2.582ns (97.324%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        2.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    -1.799ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.169     0.059    MEM_CONTROLL_0/clk_out1
    SLICE_X12Y65         LUT2 (Prop_lut2_I0_O)        0.045     0.104 f  MEM_CONTROLL_0/data_o_reg[31]_i_3__1/O
                         net (fo=32, routed)          0.750     0.854    MEM_CONTROLL_0/data_o_reg[31]_i_3__1_n_11
    SLICE_X13Y66         LDCE                                         f  MEM_CONTROLL_0/data_o_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.028    -0.592    MEM_CONTROLL_0/clk_out1
    SLICE_X28Y68         LUT5 (Prop_lut5_I1_O)        0.056    -0.536 f  MEM_CONTROLL_0/data_o_reg[31]_i_2__0/O
                         net (fo=32, routed)          0.565     0.030    MEM_CONTROLL_0/data_o_reg[31]_i_2__0_n_11
    SLICE_X13Y66         LDCE                                         f  MEM_CONTROLL_0/data_o_reg[11]/G
                         clock pessimism              0.565     0.595    
                         clock uncertainty            0.147     0.742    
    SLICE_X13Y66         LDCE (Remov_ldce_G_CLR)     -0.092     0.650    MEM_CONTROLL_0/data_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MEM_CONTROLL_0/data_o_reg[2]/CLR
                            (removal check against falling-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.071ns (2.676%)  route 2.582ns (97.324%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        2.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    -1.799ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.741    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.137    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.169     0.059    MEM_CONTROLL_0/clk_out1
    SLICE_X12Y65         LUT2 (Prop_lut2_I0_O)        0.045     0.104 f  MEM_CONTROLL_0/data_o_reg[31]_i_3__1/O
                         net (fo=32, routed)          0.750     0.854    MEM_CONTROLL_0/data_o_reg[31]_i_3__1_n_11
    SLICE_X13Y66         LDCE                                         f  MEM_CONTROLL_0/data_o_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.649    CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.028    -0.592    MEM_CONTROLL_0/clk_out1
    SLICE_X28Y68         LUT5 (Prop_lut5_I1_O)        0.056    -0.536 f  MEM_CONTROLL_0/data_o_reg[31]_i_2__0/O
                         net (fo=32, routed)          0.565     0.030    MEM_CONTROLL_0/data_o_reg[31]_i_2__0_n_11
    SLICE_X13Y66         LDCE                                         f  MEM_CONTROLL_0/data_o_reg[2]/G
                         clock pessimism              0.565     0.595    
                         clock uncertainty            0.147     0.742    
    SLICE_X13Y66         LDCE (Remov_ldce_G_CLR)     -0.092     0.650    MEM_CONTROLL_0/data_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.204    





