#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Mar 20 14:47:46 2023
# Process ID: 6612
# Current directory: H:/Digital Electronics/Assignment 2/verlog8/Assigment_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15244 H:\Digital Electronics\Assignment 2\verlog8\Assigment_2\Assigment_2.xpr
# Log file: H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/vivado.log
# Journal file: H:/Digital Electronics/Assignment 2/verlog8/Assigment_2\vivado.jou
# Running On: HW-GRMF1-PC008, OS: Windows, CPU Frequency: 2712 MHz, CPU Physical cores: 4, Host memory: 17053 MB
#-----------------------------------------------------------
start_gui
open_project {H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/Assigment_2.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/Assigment_2.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'H:/Digital Electronics/Assignment 2/verlog/AHB2BRAM.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'H:/Digital Electronics/Assignment 2/verlog/AHB_7SEG/AHB7SEGDEC.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'H:/Digital Electronics/Assignment 2/verlog/AHBDCD.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'H:/Digital Electronics/Assignment 2/verlog/AHB_GPIO/AHBGPIO.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'H:/Digital Electronics/Assignment 2/verlog/AHBMUX.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'H:/Digital Electronics/Assignment 2/verlog/AHB_TIMER/AHBTIMER.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'H:/Digital Electronics/Assignment 2/verlog/AHB_UART/AHBUART.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'H:/Digital Electronics/Assignment 2/verlog/AHB_VGA/AHBVGASYS.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'H:/Digital Electronics/Assignment 2/verlog/CORTEXM0INTEGRATION.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'H:/Digital Electronics/Assignment 2/verlog/AHB_UART/baudgen.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'H:/Digital Electronics/Assignment 2/verlog/cortexm0ds_logic.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'H:/Digital Electronics/Assignment 2/verlog/AHB_VGA/counter.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'H:/Digital Electronics/Assignment 2/verlog/AHB_VGA/dual_port_ram_sync.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'H:/Digital Electronics/Assignment 2/verlog/AHB_UART/fifo.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'H:/Digital Electronics/Assignment 2/verlog/AHB_VGA/font_rom.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'H:/Digital Electronics/Assignment 2/verlog/AHB_TIMER/prescaler.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'H:/Digital Electronics/Assignment 2/verlog/AHB_UART/uart_rx.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'H:/Digital Electronics/Assignment 2/verlog/AHB_UART/uart_tx.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'H:/Digital Electronics/Assignment 2/verlog/AHB_VGA/vga_console.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'H:/Digital Electronics/Assignment 2/verlog/AHB_VGA/vga_image.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'H:/Digital Electronics/Assignment 2/verlog/AHB_VGA/vga_sync.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'H:/Digital Electronics/Assignment 2/verlog/AHBLITE_SYS.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'H:/Digital Electronics/Assignment 2/verlog/AHB_GPIO/AHBGPIO2023.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'H:/Digital Electronics/Assignment 2/verlog/AHB_TIMER/AHBTIMER2023.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'H:/Digital Electronics/Assignment 2/verlog/AHB_TIMER/prescaler2023.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1107.887 ; gain = 326.586
update_compile_order -fileset sources_1
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 20 15:11:53 2023...
PIO/AHBGPIO.v} {H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/Verilog/AHB_7SEG/AHB7SEGDEC.v} {H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/Verilog/AHB_VGA/vga_image.v} {H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/Verilog/AHB_UART/AHBUART.v} {H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/Verilog/AHB_VGA/counter.v} {H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/Verilog/AHBLITE_SYS.v} {H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/Verilog/AHB_VGA/AHBVGASYS.v} {H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/Verilog/AHB_VGA/font_rom.v} {H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/Verilog/AHB_VGA/vga_console.v} {H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/Verilog/AHB_UART/baudgen.v} {H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/Verilog/AHB_TIMER/AHBTIMER.v} {H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/Verilog/AHBMUX.v} {H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/Verilog/AHB_UART/uart_tx.v} {H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/Verilog/AHB_UART/uart_rx.v} {H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/Verilog/cortexm0ds_logic.v} {H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/Verilog/AHB_TIMER/prescaler.v} {H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/Verilog/AHB_VGA/dual_port_ram_sync.v} {H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/Verilog/AHB_UART/fifo.v} {H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/Verilog/CORTEXM0INTEGRATION.v} {H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/Verilog/AHB_VGA/vga_sync.v} {H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/Verilog/AHBDCD.v} {H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/Verilog/AHBMUX.v} {H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/Verilog/AHBLITE_SYS.v} {H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/Verilog/cortexm0ds_logic.v} {H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/Verilog/CORTEXM0INTEGRATION.v} {H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/Verilog/AHBDCD.v}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{H:/Digital Electronics/Assignment 2/verlog/AHB2BRAM.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{H:/Digital Electronics/Assignment 2/verlog/AHB_7SEG/AHB7SEGDEC.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{H:/Digital Electronics/Assignment 2/verlog/AHBDCD.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{H:/Digital Electronics/Assignment 2/verlog/AHB_GPIO/AHBGPIO.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{H:/Digital Electronics/Assignment 2/verlog/AHB_GPIO/AHBGPIO2023.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{H:/Digital Electronics/Assignment 2/verlog/AHBLITE_SYS.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{H:/Digital Electronics/Assignment 2/verlog/AHB_TIMER/AHBTIMER.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{H:/Digital Electronics/Assignment 2/verlog/AHBMUX.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{H:/Digital Electronics/Assignment 2/verlog/AHB_TIMER/AHBTIMER2023.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{H:/Digital Electronics/Assignment 2/verlog/AHB_UART/AHBUART.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{H:/Digital Electronics/Assignment 2/verlog/AHB_VGA/AHBVGASYS.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{H:/Digital Electronics/Assignment 2/verlog/CORTEXM0INTEGRATION.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{H:/Digital Electronics/Assignment 2/verlog/AHB_UART/baudgen.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{H:/Digital Electronics/Assignment 2/verlog/AHB_VGA/counter.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{H:/Digital Electronics/Assignment 2/verlog/cortexm0ds_logic.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{H:/Digital Electronics/Assignment 2/verlog/AHB_VGA/dual_port_ram_sync.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{H:/Digital Electronics/Assignment 2/verlog/AHB_VGA/font_rom.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{H:/Digital Electronics/Assignment 2/verlog/AHB_UART/fifo.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{H:/Digital Electronics/Assignment 2/verlog/AHB_TIMER/prescaler.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{H:/Digital Electronics/Assignment 2/verlog/AHB_UART/uart_tx.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{H:/Digital Electronics/Assignment 2/verlog/AHB_UART/uart_rx.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{H:/Digital Electronics/Assignment 2/verlog/AHB_TIMER/prescaler2023.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{H:/Digital Electronics/Assignment 2/verlog/AHB_VGA/vga_console.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{H:/Digital Electronics/Assignment 2/verlog/AHB_VGA/vga_image.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{H:/Digital Electronics/Assignment 2/verlog/AHB_VGA/vga_sync.v}}] -no_script -reset -force -quiet
remove_files  {{H:/Digital Electronics/Assignment 2/verlog/AHB2BRAM.v} {H:/Digital Electronics/Assignment 2/verlog/AHB_7SEG/AHB7SEGDEC.v} {H:/Digital Electronics/Assignment 2/verlog/AHBDCD.v} {H:/Digital Electronics/Assignment 2/verlog/AHB_GPIO/AHBGPIO.v} {H:/Digital Electronics/Assignment 2/verlog/AHB_GPIO/AHBGPIO2023.v} {H:/Digital Electronics/Assignment 2/verlog/AHBLITE_SYS.v} {H:/Digital Electronics/Assignment 2/verlog/AHB_TIMER/AHBTIMER.v} {H:/Digital Electronics/Assignment 2/verlog/AHBMUX.v} {H:/Digital Electronics/Assignment 2/verlog/AHB_TIMER/AHBTIMER2023.v} {H:/Digital Electronics/Assignment 2/verlog/AHB_UART/AHBUART.v} {H:/Digital Electronics/Assignment 2/verlog/AHB_VGA/AHBVGASYS.v} {H:/Digital Electronics/Assignment 2/verlog/CORTEXM0INTEGRATION.v} {H:/Digital Electronics/Assignment 2/verlog/AHB_UART/baudgen.v} {H:/Digital Electronics/Assignment 2/verlog/AHB_VGA/counter.v} {H:/Digital Electronics/Assignment 2/verlog/cortexm0ds_logic.v} {H:/Digital Electronics/Assignment 2/verlog/AHB_VGA/dual_port_ram_sync.v} {H:/Digital Electronics/Assignment 2/verlog/AHB_VGA/font_rom.v} {H:/Digital Electronics/Assignment 2/verlog/AHB_UART/fifo.v} {H:/Digital Electronics/Assignment 2/verlog/AHB_TIMER/prescaler.v} {H:/Digital Electronics/Assignment 2/verlog/AHB_UART/uart_tx.v} {H:/Digital Electronics/Assignment 2/verlog/AHB_UART/uart_rx.v} {H:/Digital Electronics/Assignment 2/verlog/AHB_TIMER/prescaler2023.v} {H:/Digital Electronics/Assignment 2/verlog/AHB_VGA/vga_console.v} {H:/Digital Electronics/Assignment 2/verlog/AHB_VGA/vga_image.v} {H:/Digital Electronics/Assignment 2/verlog/AHB_VGA/vga_sync.v}}
reset_run synth_1
INFO: [Project 1-1161] Replacing file H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/Assigment_2.srcs/utils_1/imports/synth_1/AHBLITE_SYS.dcp with file H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/Assigment_2.runs/synth_1/AHBLITE_SYS.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/Assigment_2.runs/synth_1

launch_runs synth_1 -jobs 2
[Mon Mar 20 14:55:03 2023] Launched synth_1...
Run output will be captured here: H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/Assigment_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Mon Mar 20 14:59:38 2023] Launched impl_1...
Run output will be captured here: H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/Assigment_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Mar 20 15:02:19 2023] Launched impl_1...
Run output will be captured here: H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/Assigment_2.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1474.094 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 103 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.722 . Memory (MB): peak = 2126.062 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.725 . Memory (MB): peak = 2126.062 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2126.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 2239.160 ; gain = 1104.895
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-00:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 2283.391 ; gain = 13.656
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B31960A
open_hw_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4423.566 ; gain = 2140.176
set_property PROGRAM.FILE {H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/Assigment_2.runs/impl_1/AHBLITE_SYS.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {H:/Digital Electronics/Assignment 2/verlog8/Assigment_2/Assigment_2.runs/impl_1/AHBLITE_SYS.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B31960A
