Info: Starting: Create simulation model
Info: qsys-generate c:\work\pj104\code\1611\CE\src\IFFT\idct_ifft.qsys --simulation=VERILOG --output-directory=C:\work\pj104\code\1611\CE\src\IFFT\idct_ifft --family="Arria 10" --part=10AX115U3F45E2SGE3
Progress: Loading IFFT/idct_ifft.qsys
Progress: Reading input file
Progress: Adding fft_ii_0 [altera_fft_ii 15.1]
Progress: Parameterizing module fft_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: idct_ifft: "Transforming system: idct_ifft"
Info: idct_ifft: Running transform generation_view_transform
Info: idct_ifft: Running transform generation_view_transform took 0.000s
Info: fft_ii_0: Running transform generation_view_transform
Info: fft_ii_0: Running transform generation_view_transform took 0.000s
Info: idct_ifft: Running transform merlin_avalon_transform
Info: idct_ifft: Running transform merlin_avalon_transform took 0.070s
Info: idct_ifft: "Naming system components in system: idct_ifft"
Info: idct_ifft: "Processing generation queue"
Info: idct_ifft: "Generating: idct_ifft"
Info: idct_ifft: "Generating: idct_ifft_altera_fft_ii_151_7z74xyy"
Info: fft_ii_0: Created simgen file at: C:/Users/longjia1/AppData/Local/Temp/alt7115_434005945990227884.dir/0001_fft_ii_0_gen/idct_ifft_altera_fft_ii_151_7z74xyy.vo
Info: idct_ifft: Done "idct_ifft" with 2 modules, 12 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\work\pj104\code\1611\CE\src\IFFT\idct_ifft\idct_ifft.spd --output-directory=C:/work/pj104/code/1611/CE/src/IFFT/idct_ifft/sim/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\work\pj104\code\1611\CE\src\IFFT\idct_ifft\idct_ifft.spd --output-directory=C:/work/pj104/code/1611/CE/src/IFFT/idct_ifft/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/work/pj104/code/1611/CE/src/IFFT/idct_ifft/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/work/pj104/code/1611/CE/src/IFFT/idct_ifft/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/work/pj104/code/1611/CE/src/IFFT/idct_ifft/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/work/pj104/code/1611/CE/src/IFFT/idct_ifft/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/work/pj104/code/1611/CE/src/IFFT/idct_ifft/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/work/pj104/code/1611/CE/src/IFFT/idct_ifft/sim/.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate c:\work\pj104\code\1611\CE\src\IFFT\idct_ifft.qsys --synthesis=VERILOG --output-directory=C:\work\pj104\code\1611\CE\src\IFFT\idct_ifft --family="Arria 10" --part=10AX115U3F45E2SGE3
Progress: Loading IFFT/idct_ifft.qsys
Progress: Reading input file
Progress: Adding fft_ii_0 [altera_fft_ii 15.1]
Progress: Parameterizing module fft_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: idct_ifft: "Transforming system: idct_ifft"
Info: idct_ifft: Running transform generation_view_transform
Info: idct_ifft: Running transform generation_view_transform took 0.000s
Info: fft_ii_0: Running transform generation_view_transform
Info: fft_ii_0: Running transform generation_view_transform took 0.000s
Info: idct_ifft: Running transform merlin_avalon_transform
Info: idct_ifft: Running transform merlin_avalon_transform took 0.007s
Info: idct_ifft: "Naming system components in system: idct_ifft"
Info: idct_ifft: "Processing generation queue"
Info: idct_ifft: "Generating: idct_ifft"
Info: idct_ifft: "Generating: idct_ifft_altera_fft_ii_151_7z74xyy"
Info: idct_ifft: Done "idct_ifft" with 2 modules, 56 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
