#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x5ffaab09d1e0 .scope module, "test_reg" "test_reg" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data_in";
    .port_info 2 /OUTPUT 8 "data_out";
o0x76c209ee8018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5ffaab09e630_0 .net "clk", 0 0, o0x76c209ee8018;  0 drivers
o0x76c209ee8048 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5ffaab0e39f0_0 .net "data_in", 7 0, o0x76c209ee8048;  0 drivers
v0x5ffaab0e3ad0_0 .var "data_out", 7 0;
E_0x5ffaab09da10 .event posedge, v0x5ffaab09e630_0;
    .scope S_0x5ffaab09d1e0;
T_0 ;
    %wait E_0x5ffaab09da10;
    %load/vec4 v0x5ffaab0e39f0_0;
    %assign/vec4 v0x5ffaab0e3ad0_0, 0;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "verilog_files/test_reg.v";
