{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684680704737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684680704738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 21 17:51:44 2023 " "Processing started: Sun May 21 17:51:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684680704738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680704738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_Processor -c RISC_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_Processor -c RISC_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680704738 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684680705446 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684680705446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/addressable_memory_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/addressable_memory_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addressable_memory_tb-sim " "Found design unit 1: addressable_memory_tb-sim" {  } { { "Components/addressable_memory_tb.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/addressable_memory_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715676 ""} { "Info" "ISGN_ENTITY_NAME" "1 addressable_memory_tb " "Found entity 1: addressable_memory_tb" {  } { { "Components/addressable_memory_tb.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/addressable_memory_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680715676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/opforwardingunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/opforwardingunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OPForwardingUnit-Behavioral " "Found design unit 1: OPForwardingUnit-Behavioral" {  } { { "Components/OPForwardingUnit.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OPForwardingUnit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715680 ""} { "Info" "ISGN_ENTITY_NAME" "1 OPForwardingUnit " "Found entity 1: OPForwardingUnit" {  } { { "Components/OPForwardingUnit.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OPForwardingUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680715680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/addressable_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/addressable_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addressable_memory-rtl " "Found design unit 1: addressable_memory-rtl" {  } { { "Components/addressable_memory.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/addressable_memory.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715684 ""} { "Info" "ISGN_ENTITY_NAME" "1 addressable_memory " "Found entity 1: addressable_memory" {  } { { "Components/addressable_memory.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/addressable_memory.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680715684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/structural_hdu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/structural_hdu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Structural_HDU-Structural_HDU_Implementation " "Found design unit 1: Structural_HDU-Structural_HDU_Implementation" {  } { { "Components/Structural_HDU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Structural_HDU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715687 ""} { "Info" "ISGN_ENTITY_NAME" "1 Structural_HDU " "Found entity 1: Structural_HDU" {  } { { "Components/Structural_HDU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Structural_HDU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680715687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/execution_forwarding_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/execution_forwarding_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Execution_Forwarding_unit-Behavioral " "Found design unit 1: Execution_Forwarding_unit-Behavioral" {  } { { "Components/Execution_Forwarding_unit.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Execution_Forwarding_unit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715690 ""} { "Info" "ISGN_ENTITY_NAME" "1 Execution_Forwarding_unit " "Found entity 1: Execution_Forwarding_unit" {  } { { "Components/Execution_Forwarding_unit.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Execution_Forwarding_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680715690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/loadusecase_hdu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/loadusecase_hdu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LoadUseCase_HDU-rtl " "Found design unit 1: LoadUseCase_HDU-rtl" {  } { { "Components/LoadUseCase_HDU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/LoadUseCase_HDU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715694 ""} { "Info" "ISGN_ENTITY_NAME" "1 LoadUseCase_HDU " "Found entity 1: LoadUseCase_HDU" {  } { { "Components/LoadUseCase_HDU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/LoadUseCase_HDU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680715694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/d_ff_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/d_ff_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF_1-A_MY_D_FF " "Found design unit 1: D_FF_1-A_MY_D_FF" {  } { { "Components/D_FF_1.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/D_FF_1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715697 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FF_1 " "Found entity 1: D_FF_1" {  } { { "Components/D_FF_1.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/D_FF_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680715697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/risc_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/risc_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC_CPU-rtl " "Found design unit 1: RISC_CPU-rtl" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715701 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC_CPU " "Found entity 1: RISC_CPU" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680715701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/updatespcircuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/updatespcircuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UpdateSpCircuit-Behavioral " "Found design unit 1: UpdateSpCircuit-Behavioral" {  } { { "Components/UpdateSpCircuit.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/UpdateSpCircuit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715705 ""} { "Info" "ISGN_ENTITY_NAME" "1 UpdateSpCircuit " "Found entity 1: UpdateSpCircuit" {  } { { "Components/UpdateSpCircuit.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/UpdateSpCircuit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680715705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/updateflagregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/updateflagregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UpdateFlagRegister-Behavioral " "Found design unit 1: UpdateFlagRegister-Behavioral" {  } { { "Components/UpdateFlagRegister.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/UpdateFlagRegister.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715708 ""} { "Info" "ISGN_ENTITY_NAME" "1 UpdateFlagRegister " "Found entity 1: UpdateFlagRegister" {  } { { "Components/UpdateFlagRegister.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/UpdateFlagRegister.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680715708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-rtl " "Found design unit 1: RegisterFile-rtl" {  } { { "Components/RegisterFile.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RegisterFile.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715711 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "Components/RegisterFile.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RegisterFile.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680715711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/output_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/output_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OUTPUT_PORT-rtl " "Found design unit 1: OUTPUT_PORT-rtl" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715714 ""} { "Info" "ISGN_ENTITY_NAME" "1 OUTPUT_PORT " "Found entity 1: OUTPUT_PORT" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680715714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/input_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/input_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INPUT_PORT-rtl " "Found design unit 1: INPUT_PORT-rtl" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715717 ""} { "Info" "ISGN_ENTITY_NAME" "1 INPUT_PORT " "Found entity 1: INPUT_PORT" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680715717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF-A_MY_D_FF " "Found design unit 1: D_FF-A_MY_D_FF" {  } { { "Components/D_FF.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/D_FF.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715720 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "Components/D_FF.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/D_FF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680715720 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX Components/MUX.vhd " "Entity \"MUX\" obtained from \"Components/MUX.vhd\" instead of from Quartus Prime megafunction library" {  } { { "Components/MUX.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MUX.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1684680715724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-when_else_mux " "Found design unit 1: MUX-when_else_mux" {  } { { "Components/MUX.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MUX.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715724 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "Components/MUX.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MUX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680715724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/decoder_1x2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/decoder_1x2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_1x2-rtl " "Found design unit 1: Decoder_1x2-rtl" {  } { { "Components/Decoder_1x2.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decoder_1x2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715727 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_1x2 " "Found entity 1: Decoder_1x2" {  } { { "Components/Decoder_1x2.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decoder_1x2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680715727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/id_ex_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/id_ex_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_EX_Buffer-rtl " "Found design unit 1: ID_EX_Buffer-rtl" {  } { { "Components/ID_EX_Buffer.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ID_EX_Buffer.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715730 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_Buffer " "Found entity 1: ID_EX_Buffer" {  } { { "Components/ID_EX_Buffer.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ID_EX_Buffer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680715730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_IMP " "Found design unit 1: ALU-ALU_IMP" {  } { { "Components/ALU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715734 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Components/ALU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680715734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/ex_mem1_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/ex_mem1_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_MEM1_Buffer-rtl " "Found design unit 1: EX_MEM1_Buffer-rtl" {  } { { "Components/EX_MEM1_Buffer.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/EX_MEM1_Buffer.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715737 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM1_Buffer " "Found entity 1: EX_MEM1_Buffer" {  } { { "Components/EX_MEM1_Buffer.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/EX_MEM1_Buffer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680715737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mem1_mem2_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mem1_mem2_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM1_MEM2_Buffer-rtl " "Found design unit 1: MEM1_MEM2_Buffer-rtl" {  } { { "Components/MEM1_MEM2_Buffer.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MEM1_MEM2_Buffer.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715741 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM1_MEM2_Buffer " "Found entity 1: MEM1_MEM2_Buffer" {  } { { "Components/MEM1_MEM2_Buffer.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MEM1_MEM2_Buffer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680715741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mem2_wb_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mem2_wb_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM2_WB_Buffer-rtl " "Found design unit 1: MEM2_WB_Buffer-rtl" {  } { { "Components/MEM2_WB_Buffer.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MEM2_WB_Buffer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715744 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM2_WB_Buffer " "Found entity 1: MEM2_WB_Buffer" {  } { { "Components/MEM2_WB_Buffer.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MEM2_WB_Buffer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680715744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/if_id_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/if_id_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID_Buffer-rtl " "Found design unit 1: IF_ID_Buffer-rtl" {  } { { "Components/IF_ID_Buffer.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/IF_ID_Buffer.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715747 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Buffer " "Found entity 1: IF_ID_Buffer" {  } { { "Components/IF_ID_Buffer.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/IF_ID_Buffer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680715747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/updatepccircuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/updatepccircuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 updatePCcircuit-Behavioral " "Found design unit 1: updatePCcircuit-Behavioral" {  } { { "Components/updatePCcircuit.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/updatePCcircuit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715751 ""} { "Info" "ISGN_ENTITY_NAME" "1 updatePCcircuit " "Found entity 1: updatePCcircuit" {  } { { "Components/updatePCcircuit.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/updatePCcircuit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680715751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-rtl " "Found design unit 1: Memory-rtl" {  } { { "Components/Memory.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715754 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Components/Memory.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680715754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Behavioral " "Found design unit 1: ControlUnit-Behavioral" {  } { { "Components/ControlUnit.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ControlUnit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715757 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "Components/ControlUnit.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ControlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680715757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/decode_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/decode_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decode_Stage-rtl " "Found design unit 1: Decode_Stage-rtl" {  } { { "Components/Decode_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decode_Stage.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715761 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decode_Stage " "Found entity 1: Decode_Stage" {  } { { "Components/Decode_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decode_Stage.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680715761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/memory1_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/memory1_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory1_Stage-rtl " "Found design unit 1: Memory1_Stage-rtl" {  } { { "Components/Memory1_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory1_Stage.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715764 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory1_Stage " "Found entity 1: Memory1_Stage" {  } { { "Components/Memory1_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory1_Stage.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680715764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/memory2_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/memory2_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory2_Stage-rtl " "Found design unit 1: Memory2_Stage-rtl" {  } { { "Components/Memory2_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory2_Stage.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715767 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory2_Stage " "Found entity 1: Memory2_Stage" {  } { { "Components/Memory2_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory2_Stage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680715767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/execute_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/execute_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Execute_Stage-rtl " "Found design unit 1: Execute_Stage-rtl" {  } { { "Components/Execute_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Execute_Stage.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715771 ""} { "Info" "ISGN_ENTITY_NAME" "1 Execute_Stage " "Found entity 1: Execute_Stage" {  } { { "Components/Execute_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Execute_Stage.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680715771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux_4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux_4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4x1-when_else_mux " "Found design unit 1: MUX_4x1-when_else_mux" {  } { { "Components/MUX_4x1.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MUX_4x1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715775 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4x1 " "Found entity 1: MUX_4x1" {  } { { "Components/MUX_4x1.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/MUX_4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684680715775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680715775 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_CPU " "Elaborating entity \"RISC_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684680715867 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Fetch_Decode_Instruction_Opcode RISC_CPU.vhd(81) " "Verilog HDL or VHDL warning at RISC_CPU.vhd(81): object \"Fetch_Decode_Instruction_Opcode\" assigned a value but never read" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684680715871 "|RISC_CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Decode_Execute_Out_SP RISC_CPU.vhd(99) " "VHDL Signal Declaration warning at RISC_CPU.vhd(99): used implicit default value for signal \"Decode_Execute_Out_SP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 99 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684680715871 "|RISC_CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Execute_Mem1_Out_PC RISC_CPU.vhd(118) " "Verilog HDL or VHDL warning at RISC_CPU.vhd(118): object \"Execute_Mem1_Out_PC\" assigned a value but never read" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684680715871 "|RISC_CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Execute_Mem1_Out_SP RISC_CPU.vhd(119) " "Verilog HDL or VHDL warning at RISC_CPU.vhd(119): object \"Execute_Mem1_Out_SP\" assigned a value but never read" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684680715871 "|RISC_CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM1_MEM2_Out_FLAGREGISTER RISC_CPU.vhd(129) " "Verilog HDL or VHDL warning at RISC_CPU.vhd(129): object \"MEM1_MEM2_Out_FLAGREGISTER\" assigned a value but never read" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684680715871 "|RISC_CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoadUseCase_HDU LoadUseCase_HDU:loadusecase_hdu_instance " "Elaborating entity \"LoadUseCase_HDU\" for hierarchy \"LoadUseCase_HDU:loadusecase_hdu_instance\"" {  } { { "Components/RISC_CPU.vhd" "loadusecase_hdu_instance" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684680715873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Structural_HDU Structural_HDU:structural_hdu_inst " "Elaborating entity \"Structural_HDU\" for hierarchy \"Structural_HDU:structural_hdu_inst\"" {  } { { "Components/RISC_CPU.vhd" "structural_hdu_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684680715875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:mux_inst " "Elaborating entity \"MUX\" for hierarchy \"MUX:mux_inst\"" {  } { { "Components/RISC_CPU.vhd" "mux_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684680715876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF D_FF:ProgramCounter " "Elaborating entity \"D_FF\" for hierarchy \"D_FF:ProgramCounter\"" {  } { { "Components/RISC_CPU.vhd" "ProgramCounter" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684680715878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4x1 MUX_4x1:mux_4x1_inst " "Elaborating entity \"MUX_4x1\" for hierarchy \"MUX_4x1:mux_4x1_inst\"" {  } { { "Components/RISC_CPU.vhd" "mux_4x1_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684680715880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addressable_memory addressable_memory:Instruction_Cache " "Elaborating entity \"addressable_memory\" for hierarchy \"addressable_memory:Instruction_Cache\"" {  } { { "Components/RISC_CPU.vhd" "Instruction_Cache" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684680715882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:inst_cache_or_interrupt_mux " "Elaborating entity \"MUX\" for hierarchy \"MUX:inst_cache_or_interrupt_mux\"" {  } { { "Components/RISC_CPU.vhd" "inst_cache_or_interrupt_mux" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684680716162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_Buffer IF_ID_Buffer:Fetch_Decode_Buffer " "Elaborating entity \"IF_ID_Buffer\" for hierarchy \"IF_ID_Buffer:Fetch_Decode_Buffer\"" {  } { { "Components/RISC_CPU.vhd" "Fetch_Decode_Buffer" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684680716164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF IF_ID_Buffer:Fetch_Decode_Buffer\|D_FF:IF_ID_FF " "Elaborating entity \"D_FF\" for hierarchy \"IF_ID_Buffer:Fetch_Decode_Buffer\|D_FF:IF_ID_FF\"" {  } { { "Components/IF_ID_Buffer.vhd" "IF_ID_FF" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/IF_ID_Buffer.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684680716166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_1 IF_ID_Buffer:Fetch_Decode_Buffer\|D_FF_1:IF_ID_FF_INTERRUPT " "Elaborating entity \"D_FF_1\" for hierarchy \"IF_ID_Buffer:Fetch_Decode_Buffer\|D_FF_1:IF_ID_FF_INTERRUPT\"" {  } { { "Components/IF_ID_Buffer.vhd" "IF_ID_FF_INTERRUPT" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/IF_ID_Buffer.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684680716167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode_Stage Decode_Stage:decode_stage_inst " "Elaborating entity \"Decode_Stage\" for hierarchy \"Decode_Stage:decode_stage_inst\"" {  } { { "Components/RISC_CPU.vhd" "decode_stage_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684680716169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit Decode_Stage:decode_stage_inst\|ControlUnit:ControlUnit " "Elaborating entity \"ControlUnit\" for hierarchy \"Decode_Stage:decode_stage_inst\|ControlUnit:ControlUnit\"" {  } { { "Components/Decode_Stage.vhd" "ControlUnit" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decode_Stage.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684680716172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Decode_Stage:decode_stage_inst\|RegisterFile:RegFile " "Elaborating entity \"RegisterFile\" for hierarchy \"Decode_Stage:decode_stage_inst\|RegisterFile:RegFile\"" {  } { { "Components/Decode_Stage.vhd" "RegFile" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decode_Stage.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684680716173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execution_Forwarding_unit Decode_Stage:decode_stage_inst\|Execution_Forwarding_unit:execution_forwarding_unit_inst " "Elaborating entity \"Execution_Forwarding_unit\" for hierarchy \"Decode_Stage:decode_stage_inst\|Execution_Forwarding_unit:execution_forwarding_unit_inst\"" {  } { { "Components/Decode_Stage.vhd" "execution_forwarding_unit_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decode_Stage.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684680716177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updatePCcircuit Decode_Stage:decode_stage_inst\|updatePCcircuit:updatepccircuit_inst " "Elaborating entity \"updatePCcircuit\" for hierarchy \"Decode_Stage:decode_stage_inst\|updatePCcircuit:updatepccircuit_inst\"" {  } { { "Components/Decode_Stage.vhd" "updatepccircuit_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Decode_Stage.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684680716179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_Buffer ID_EX_Buffer:Decode_Execute_Buffer " "Elaborating entity \"ID_EX_Buffer\" for hierarchy \"ID_EX_Buffer:Decode_Execute_Buffer\"" {  } { { "Components/RISC_CPU.vhd" "Decode_Execute_Buffer" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684680716181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF ID_EX_Buffer:Decode_Execute_Buffer\|D_FF:ID_EX_FF_ControlUnitOutput " "Elaborating entity \"D_FF\" for hierarchy \"ID_EX_Buffer:Decode_Execute_Buffer\|D_FF:ID_EX_FF_ControlUnitOutput\"" {  } { { "Components/ID_EX_Buffer.vhd" "ID_EX_FF_ControlUnitOutput" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ID_EX_Buffer.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684680716183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF ID_EX_Buffer:Decode_Execute_Buffer\|D_FF:ID_EX_FF_RS " "Elaborating entity \"D_FF\" for hierarchy \"ID_EX_Buffer:Decode_Execute_Buffer\|D_FF:ID_EX_FF_RS\"" {  } { { "Components/ID_EX_Buffer.vhd" "ID_EX_FF_RS" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/ID_EX_Buffer.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684680716186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute_Stage Execute_Stage:execute_stage_inst " "Elaborating entity \"Execute_Stage\" for hierarchy \"Execute_Stage:execute_stage_inst\"" {  } { { "Components/RISC_CPU.vhd" "execute_stage_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684680716189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_1x2 Execute_Stage:execute_stage_inst\|Decoder_1x2:DECODER_ALU_OP1 " "Elaborating entity \"Decoder_1x2\" for hierarchy \"Execute_Stage:execute_stage_inst\|Decoder_1x2:DECODER_ALU_OP1\"" {  } { { "Components/Execute_Stage.vhd" "DECODER_ALU_OP1" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Execute_Stage.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684680716192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpdateFlagRegister Execute_Stage:execute_stage_inst\|UpdateFlagRegister:updateflagregister_inst " "Elaborating entity \"UpdateFlagRegister\" for hierarchy \"Execute_Stage:execute_stage_inst\|UpdateFlagRegister:updateflagregister_inst\"" {  } { { "Components/Execute_Stage.vhd" "updateflagregister_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Execute_Stage.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684680716194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Execute_Stage:execute_stage_inst\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"Execute_Stage:execute_stage_inst\|ALU:ALU\"" {  } { { "Components/Execute_Stage.vhd" "ALU" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Execute_Stage.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684680716196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPForwardingUnit Execute_Stage:execute_stage_inst\|OPForwardingUnit:opforwardingunit_inst " "Elaborating entity \"OPForwardingUnit\" for hierarchy \"Execute_Stage:execute_stage_inst\|OPForwardingUnit:opforwardingunit_inst\"" {  } { { "Components/Execute_Stage.vhd" "opforwardingunit_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Execute_Stage.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684680716199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM1_Buffer EX_MEM1_Buffer:ex_mem1_buffer_inst " "Elaborating entity \"EX_MEM1_Buffer\" for hierarchy \"EX_MEM1_Buffer:ex_mem1_buffer_inst\"" {  } { { "Components/RISC_CPU.vhd" "ex_mem1_buffer_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684680716201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory1_Stage Memory1_Stage:memory1_stage_inst " "Elaborating entity \"Memory1_Stage\" for hierarchy \"Memory1_Stage:memory1_stage_inst\"" {  } { { "Components/RISC_CPU.vhd" "memory1_stage_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684680716208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX Memory1_Stage:memory1_stage_inst\|MUX:Write_back_address_mux_2x1 " "Elaborating entity \"MUX\" for hierarchy \"Memory1_Stage:memory1_stage_inst\|MUX:Write_back_address_mux_2x1\"" {  } { { "Components/Memory1_Stage.vhd" "Write_back_address_mux_2x1" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory1_Stage.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684680716211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpdateSpCircuit Memory1_Stage:memory1_stage_inst\|UpdateSpCircuit:updatespcircuit_inst " "Elaborating entity \"UpdateSpCircuit\" for hierarchy \"Memory1_Stage:memory1_stage_inst\|UpdateSpCircuit:updatespcircuit_inst\"" {  } { { "Components/Memory1_Stage.vhd" "updatespcircuit_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory1_Stage.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684680716212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM1_MEM2_Buffer MEM1_MEM2_Buffer:mem1_mem2_buffer_inst " "Elaborating entity \"MEM1_MEM2_Buffer\" for hierarchy \"MEM1_MEM2_Buffer:mem1_mem2_buffer_inst\"" {  } { { "Components/RISC_CPU.vhd" "mem1_mem2_buffer_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684680716214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory2_Stage Memory2_Stage:memory2_stage_inst " "Elaborating entity \"Memory2_Stage\" for hierarchy \"Memory2_Stage:memory2_stage_inst\"" {  } { { "Components/RISC_CPU.vhd" "memory2_stage_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684680716221 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Decoder_out_0 Memory2_Stage.vhd(38) " "Verilog HDL or VHDL warning at Memory2_Stage.vhd(38): object \"Decoder_out_0\" assigned a value but never read" {  } { { "Components/Memory2_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory2_Stage.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684680716223 "|RISC_CPU|Memory2_Stage:memory2_stage_inst"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "After_memory_mux_2x1_out\[15..0\] Memory2_Stage.vhd(40) " "Using initial value X (don't care) for net \"After_memory_mux_2x1_out\[15..0\]\" at Memory2_Stage.vhd(40)" {  } { { "Components/Memory2_Stage.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory2_Stage.vhd" 40 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680716223 "|RISC_CPU|Memory2_Stage:memory2_stage_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INPUT_PORT Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst " "Elaborating entity \"INPUT_PORT\" for hierarchy \"Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst\"" {  } { { "Components/Memory2_Stage.vhd" "input_port_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory2_Stage.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684680716422 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[0\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[0\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680716423 "|RISC_CPU|Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[1\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[1\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680716424 "|RISC_CPU|Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[2\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[2\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680716424 "|RISC_CPU|Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[3\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[3\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680716424 "|RISC_CPU|Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[4\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[4\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680716424 "|RISC_CPU|Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[5\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[5\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680716424 "|RISC_CPU|Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[6\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[6\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680716424 "|RISC_CPU|Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[7\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[7\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680716424 "|RISC_CPU|Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[8\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[8\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680716424 "|RISC_CPU|Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[9\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[9\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680716424 "|RISC_CPU|Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[10\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[10\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680716424 "|RISC_CPU|Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[11\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[11\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680716424 "|RISC_CPU|Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[12\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[12\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680716424 "|RISC_CPU|Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[13\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[13\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680716424 "|RISC_CPU|Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[14\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[14\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680716424 "|RISC_CPU|Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_value\[15\] INPUT_PORT.vhd(17) " "Inferred latch for \"port_value\[15\]\" at INPUT_PORT.vhd(17)" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680716424 "|RISC_CPU|Memory2_Stage:memory2_stage_inst|INPUT_PORT:input_port_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_1x2 Memory2_Stage:memory2_stage_inst\|Decoder_1x2:Decoder " "Elaborating entity \"Decoder_1x2\" for hierarchy \"Memory2_Stage:memory2_stage_inst\|Decoder_1x2:Decoder\"" {  } { { "Components/Memory2_Stage.vhd" "Decoder" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/Memory2_Stage.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684680716425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM2_WB_Buffer MEM2_WB_Buffer:mem2_wb_buffer_inst " "Elaborating entity \"MEM2_WB_Buffer\" for hierarchy \"MEM2_WB_Buffer:mem2_wb_buffer_inst\"" {  } { { "Components/RISC_CPU.vhd" "mem2_wb_buffer_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684680716427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OUTPUT_PORT OUTPUT_PORT:output_port_inst " "Elaborating entity \"OUTPUT_PORT\" for hierarchy \"OUTPUT_PORT:output_port_inst\"" {  } { { "Components/RISC_CPU.vhd" "output_port_inst" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684680716431 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[0\] OUTPUT_PORT.vhd(17) " "Inferred latch for \"out_value\[0\]\" at OUTPUT_PORT.vhd(17)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680716432 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[1\] OUTPUT_PORT.vhd(17) " "Inferred latch for \"out_value\[1\]\" at OUTPUT_PORT.vhd(17)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680716432 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[2\] OUTPUT_PORT.vhd(17) " "Inferred latch for \"out_value\[2\]\" at OUTPUT_PORT.vhd(17)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680716432 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[3\] OUTPUT_PORT.vhd(17) " "Inferred latch for \"out_value\[3\]\" at OUTPUT_PORT.vhd(17)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680716432 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[4\] OUTPUT_PORT.vhd(17) " "Inferred latch for \"out_value\[4\]\" at OUTPUT_PORT.vhd(17)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680716432 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[5\] OUTPUT_PORT.vhd(17) " "Inferred latch for \"out_value\[5\]\" at OUTPUT_PORT.vhd(17)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680716432 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[6\] OUTPUT_PORT.vhd(17) " "Inferred latch for \"out_value\[6\]\" at OUTPUT_PORT.vhd(17)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680716432 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[7\] OUTPUT_PORT.vhd(17) " "Inferred latch for \"out_value\[7\]\" at OUTPUT_PORT.vhd(17)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680716432 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[8\] OUTPUT_PORT.vhd(17) " "Inferred latch for \"out_value\[8\]\" at OUTPUT_PORT.vhd(17)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680716432 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[9\] OUTPUT_PORT.vhd(17) " "Inferred latch for \"out_value\[9\]\" at OUTPUT_PORT.vhd(17)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680716432 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[10\] OUTPUT_PORT.vhd(17) " "Inferred latch for \"out_value\[10\]\" at OUTPUT_PORT.vhd(17)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680716432 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[11\] OUTPUT_PORT.vhd(17) " "Inferred latch for \"out_value\[11\]\" at OUTPUT_PORT.vhd(17)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680716433 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[12\] OUTPUT_PORT.vhd(17) " "Inferred latch for \"out_value\[12\]\" at OUTPUT_PORT.vhd(17)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680716433 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[13\] OUTPUT_PORT.vhd(17) " "Inferred latch for \"out_value\[13\]\" at OUTPUT_PORT.vhd(17)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680716433 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[14\] OUTPUT_PORT.vhd(17) " "Inferred latch for \"out_value\[14\]\" at OUTPUT_PORT.vhd(17)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680716433 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_value\[15\] OUTPUT_PORT.vhd(17) " "Inferred latch for \"out_value\[15\]\" at OUTPUT_PORT.vhd(17)" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680716433 "|RISC_CPU|OUTPUT_PORT:output_port_inst"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst\|port_value\[1\] " "LATCH primitive \"Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst\|port_value\[1\]\" is permanently disabled" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1684680728997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst\|port_value\[2\] " "LATCH primitive \"Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst\|port_value\[2\]\" is permanently disabled" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1684680728997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst\|port_value\[3\] " "LATCH primitive \"Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst\|port_value\[3\]\" is permanently disabled" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1684680728997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst\|port_value\[4\] " "LATCH primitive \"Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst\|port_value\[4\]\" is permanently disabled" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1684680728998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst\|port_value\[5\] " "LATCH primitive \"Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst\|port_value\[5\]\" is permanently disabled" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1684680728998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst\|port_value\[6\] " "LATCH primitive \"Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst\|port_value\[6\]\" is permanently disabled" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1684680728998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst\|port_value\[7\] " "LATCH primitive \"Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst\|port_value\[7\]\" is permanently disabled" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1684680728998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst\|port_value\[8\] " "LATCH primitive \"Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst\|port_value\[8\]\" is permanently disabled" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1684680728998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst\|port_value\[9\] " "LATCH primitive \"Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst\|port_value\[9\]\" is permanently disabled" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1684680728998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst\|port_value\[10\] " "LATCH primitive \"Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst\|port_value\[10\]\" is permanently disabled" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1684680728998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst\|port_value\[11\] " "LATCH primitive \"Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst\|port_value\[11\]\" is permanently disabled" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1684680728998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst\|port_value\[12\] " "LATCH primitive \"Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst\|port_value\[12\]\" is permanently disabled" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1684680728998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst\|port_value\[13\] " "LATCH primitive \"Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst\|port_value\[13\]\" is permanently disabled" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1684680728998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst\|port_value\[14\] " "LATCH primitive \"Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst\|port_value\[14\]\" is permanently disabled" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1684680728998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst\|port_value\[15\] " "LATCH primitive \"Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst\|port_value\[15\]\" is permanently disabled" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1684680728998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst\|port_value\[0\] " "LATCH primitive \"Memory2_Stage:memory2_stage_inst\|INPUT_PORT:input_port_inst\|port_value\[0\]\" is permanently disabled" {  } { { "Components/INPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/INPUT_PORT.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1684680728999 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "OUTPUT_PORT:output_port_inst\|out_value\[1\] " "LATCH primitive \"OUTPUT_PORT:output_port_inst\|out_value\[1\]\" is permanently disabled" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1684680729007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "OUTPUT_PORT:output_port_inst\|out_value\[2\] " "LATCH primitive \"OUTPUT_PORT:output_port_inst\|out_value\[2\]\" is permanently disabled" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1684680729008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "OUTPUT_PORT:output_port_inst\|out_value\[3\] " "LATCH primitive \"OUTPUT_PORT:output_port_inst\|out_value\[3\]\" is permanently disabled" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1684680729008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "OUTPUT_PORT:output_port_inst\|out_value\[4\] " "LATCH primitive \"OUTPUT_PORT:output_port_inst\|out_value\[4\]\" is permanently disabled" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1684680729008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "OUTPUT_PORT:output_port_inst\|out_value\[5\] " "LATCH primitive \"OUTPUT_PORT:output_port_inst\|out_value\[5\]\" is permanently disabled" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1684680729008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "OUTPUT_PORT:output_port_inst\|out_value\[6\] " "LATCH primitive \"OUTPUT_PORT:output_port_inst\|out_value\[6\]\" is permanently disabled" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1684680729008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "OUTPUT_PORT:output_port_inst\|out_value\[7\] " "LATCH primitive \"OUTPUT_PORT:output_port_inst\|out_value\[7\]\" is permanently disabled" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1684680729008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "OUTPUT_PORT:output_port_inst\|out_value\[8\] " "LATCH primitive \"OUTPUT_PORT:output_port_inst\|out_value\[8\]\" is permanently disabled" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1684680729008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "OUTPUT_PORT:output_port_inst\|out_value\[9\] " "LATCH primitive \"OUTPUT_PORT:output_port_inst\|out_value\[9\]\" is permanently disabled" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1684680729008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "OUTPUT_PORT:output_port_inst\|out_value\[10\] " "LATCH primitive \"OUTPUT_PORT:output_port_inst\|out_value\[10\]\" is permanently disabled" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1684680729008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "OUTPUT_PORT:output_port_inst\|out_value\[11\] " "LATCH primitive \"OUTPUT_PORT:output_port_inst\|out_value\[11\]\" is permanently disabled" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1684680729009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "OUTPUT_PORT:output_port_inst\|out_value\[12\] " "LATCH primitive \"OUTPUT_PORT:output_port_inst\|out_value\[12\]\" is permanently disabled" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1684680729009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "OUTPUT_PORT:output_port_inst\|out_value\[13\] " "LATCH primitive \"OUTPUT_PORT:output_port_inst\|out_value\[13\]\" is permanently disabled" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1684680729009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "OUTPUT_PORT:output_port_inst\|out_value\[14\] " "LATCH primitive \"OUTPUT_PORT:output_port_inst\|out_value\[14\]\" is permanently disabled" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1684680729009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "OUTPUT_PORT:output_port_inst\|out_value\[15\] " "LATCH primitive \"OUTPUT_PORT:output_port_inst\|out_value\[15\]\" is permanently disabled" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1684680729009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "OUTPUT_PORT:output_port_inst\|out_value\[0\] " "LATCH primitive \"OUTPUT_PORT:output_port_inst\|out_value\[0\]\" is permanently disabled" {  } { { "Components/OUTPUT_PORT.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/OUTPUT_PORT.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1684680729009 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_port\[0\] GND " "Pin \"out_port\[0\]\" is stuck at GND" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684680729875 "|RISC_CPU|out_port[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_port\[1\] GND " "Pin \"out_port\[1\]\" is stuck at GND" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684680729875 "|RISC_CPU|out_port[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_port\[2\] GND " "Pin \"out_port\[2\]\" is stuck at GND" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684680729875 "|RISC_CPU|out_port[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_port\[3\] GND " "Pin \"out_port\[3\]\" is stuck at GND" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684680729875 "|RISC_CPU|out_port[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_port\[4\] GND " "Pin \"out_port\[4\]\" is stuck at GND" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684680729875 "|RISC_CPU|out_port[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_port\[5\] GND " "Pin \"out_port\[5\]\" is stuck at GND" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684680729875 "|RISC_CPU|out_port[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_port\[6\] GND " "Pin \"out_port\[6\]\" is stuck at GND" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684680729875 "|RISC_CPU|out_port[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_port\[7\] GND " "Pin \"out_port\[7\]\" is stuck at GND" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684680729875 "|RISC_CPU|out_port[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_port\[8\] GND " "Pin \"out_port\[8\]\" is stuck at GND" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684680729875 "|RISC_CPU|out_port[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_port\[9\] GND " "Pin \"out_port\[9\]\" is stuck at GND" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684680729875 "|RISC_CPU|out_port[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_port\[10\] GND " "Pin \"out_port\[10\]\" is stuck at GND" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684680729875 "|RISC_CPU|out_port[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_port\[11\] GND " "Pin \"out_port\[11\]\" is stuck at GND" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684680729875 "|RISC_CPU|out_port[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_port\[12\] GND " "Pin \"out_port\[12\]\" is stuck at GND" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684680729875 "|RISC_CPU|out_port[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_port\[13\] GND " "Pin \"out_port\[13\]\" is stuck at GND" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684680729875 "|RISC_CPU|out_port[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_port\[14\] GND " "Pin \"out_port\[14\]\" is stuck at GND" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684680729875 "|RISC_CPU|out_port[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_port\[15\] GND " "Pin \"out_port\[15\]\" is stuck at GND" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684680729875 "|RISC_CPU|out_port[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INPUT_PORT_VALUE\[0\] GND " "Pin \"INPUT_PORT_VALUE\[0\]\" is stuck at GND" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684680729875 "|RISC_CPU|INPUT_PORT_VALUE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INPUT_PORT_VALUE\[1\] GND " "Pin \"INPUT_PORT_VALUE\[1\]\" is stuck at GND" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684680729875 "|RISC_CPU|INPUT_PORT_VALUE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INPUT_PORT_VALUE\[2\] GND " "Pin \"INPUT_PORT_VALUE\[2\]\" is stuck at GND" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684680729875 "|RISC_CPU|INPUT_PORT_VALUE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INPUT_PORT_VALUE\[3\] GND " "Pin \"INPUT_PORT_VALUE\[3\]\" is stuck at GND" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684680729875 "|RISC_CPU|INPUT_PORT_VALUE[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INPUT_PORT_VALUE\[4\] GND " "Pin \"INPUT_PORT_VALUE\[4\]\" is stuck at GND" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684680729875 "|RISC_CPU|INPUT_PORT_VALUE[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INPUT_PORT_VALUE\[5\] GND " "Pin \"INPUT_PORT_VALUE\[5\]\" is stuck at GND" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684680729875 "|RISC_CPU|INPUT_PORT_VALUE[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INPUT_PORT_VALUE\[6\] GND " "Pin \"INPUT_PORT_VALUE\[6\]\" is stuck at GND" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684680729875 "|RISC_CPU|INPUT_PORT_VALUE[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INPUT_PORT_VALUE\[7\] GND " "Pin \"INPUT_PORT_VALUE\[7\]\" is stuck at GND" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684680729875 "|RISC_CPU|INPUT_PORT_VALUE[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INPUT_PORT_VALUE\[8\] GND " "Pin \"INPUT_PORT_VALUE\[8\]\" is stuck at GND" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684680729875 "|RISC_CPU|INPUT_PORT_VALUE[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INPUT_PORT_VALUE\[9\] GND " "Pin \"INPUT_PORT_VALUE\[9\]\" is stuck at GND" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684680729875 "|RISC_CPU|INPUT_PORT_VALUE[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INPUT_PORT_VALUE\[10\] GND " "Pin \"INPUT_PORT_VALUE\[10\]\" is stuck at GND" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684680729875 "|RISC_CPU|INPUT_PORT_VALUE[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INPUT_PORT_VALUE\[11\] GND " "Pin \"INPUT_PORT_VALUE\[11\]\" is stuck at GND" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684680729875 "|RISC_CPU|INPUT_PORT_VALUE[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INPUT_PORT_VALUE\[12\] GND " "Pin \"INPUT_PORT_VALUE\[12\]\" is stuck at GND" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684680729875 "|RISC_CPU|INPUT_PORT_VALUE[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INPUT_PORT_VALUE\[13\] GND " "Pin \"INPUT_PORT_VALUE\[13\]\" is stuck at GND" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684680729875 "|RISC_CPU|INPUT_PORT_VALUE[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INPUT_PORT_VALUE\[14\] GND " "Pin \"INPUT_PORT_VALUE\[14\]\" is stuck at GND" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684680729875 "|RISC_CPU|INPUT_PORT_VALUE[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INPUT_PORT_VALUE\[15\] GND " "Pin \"INPUT_PORT_VALUE\[15\]\" is stuck at GND" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684680729875 "|RISC_CPU|INPUT_PORT_VALUE[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1684680729875 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16728 " "16728 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684680729987 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684680730665 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684680730665 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684680731342 "|RISC_CPU|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684680731342 "|RISC_CPU|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "interrupt " "No output dependent on input pin \"interrupt\"" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684680731342 "|RISC_CPU|interrupt"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[0\] " "No output dependent on input pin \"in_port\[0\]\"" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684680731342 "|RISC_CPU|in_port[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[1\] " "No output dependent on input pin \"in_port\[1\]\"" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684680731342 "|RISC_CPU|in_port[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[2\] " "No output dependent on input pin \"in_port\[2\]\"" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684680731342 "|RISC_CPU|in_port[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[3\] " "No output dependent on input pin \"in_port\[3\]\"" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684680731342 "|RISC_CPU|in_port[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[4\] " "No output dependent on input pin \"in_port\[4\]\"" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684680731342 "|RISC_CPU|in_port[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[5\] " "No output dependent on input pin \"in_port\[5\]\"" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684680731342 "|RISC_CPU|in_port[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[6\] " "No output dependent on input pin \"in_port\[6\]\"" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684680731342 "|RISC_CPU|in_port[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[7\] " "No output dependent on input pin \"in_port\[7\]\"" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684680731342 "|RISC_CPU|in_port[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[8\] " "No output dependent on input pin \"in_port\[8\]\"" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684680731342 "|RISC_CPU|in_port[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[9\] " "No output dependent on input pin \"in_port\[9\]\"" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684680731342 "|RISC_CPU|in_port[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[10\] " "No output dependent on input pin \"in_port\[10\]\"" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684680731342 "|RISC_CPU|in_port[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[11\] " "No output dependent on input pin \"in_port\[11\]\"" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684680731342 "|RISC_CPU|in_port[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[12\] " "No output dependent on input pin \"in_port\[12\]\"" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684680731342 "|RISC_CPU|in_port[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[13\] " "No output dependent on input pin \"in_port\[13\]\"" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684680731342 "|RISC_CPU|in_port[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[14\] " "No output dependent on input pin \"in_port\[14\]\"" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684680731342 "|RISC_CPU|in_port[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[15\] " "No output dependent on input pin \"in_port\[15\]\"" {  } { { "Components/RISC_CPU.vhd" "" { Text "C:/Users/h4z3m/Desktop/Files/College/3rd/2nd Semester/CMPN301/Project/Components/RISC_CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684680731342 "|RISC_CPU|in_port[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1684680731342 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684680731343 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684680731343 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684680731343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 94 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5090 " "Peak virtual memory: 5090 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684680731408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 21 17:52:11 2023 " "Processing ended: Sun May 21 17:52:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684680731408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684680731408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684680731408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684680731408 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684680733266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684680733266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 21 17:52:13 2023 " "Processing started: Sun May 21 17:52:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684680733266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1684680733266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp RISC_Processor -c RISC_Processor --netlist_type=atom_map " "Command: quartus_npp RISC_Processor -c RISC_Processor --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1684680733266 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1684680733576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684680733631 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 21 17:52:13 2023 " "Processing ended: Sun May 21 17:52:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684680733631 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684680733631 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684680733631 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1684680733631 ""}
