<stg><name>array_io</name>


<trans_list>

<trans id="296" from="1" to="2">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="2" to="3">
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="3" to="4">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="4" to="5">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="5" to="6">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="6" to="7">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="7" to="8">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="8" to="9">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="9" to="10">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="10" to="11">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="11" to="12">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="12" to="13">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="13" to="14">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="14" to="15">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="15" to="16">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="16" to="17">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="17" to="18">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %d_i_addr = getelementptr [32 x i16]* %d_i, i64 0, i64 0

]]></node>
<StgValue><ssdm name="d_i_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="16" op_0_bw="5">
<![CDATA[
:38  %d_i_load = load i16* %d_i_addr, align 2

]]></node>
<StgValue><ssdm name="d_i_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %d_i_addr_1 = getelementptr [32 x i16]* %d_i, i64 0, i64 1

]]></node>
<StgValue><ssdm name="d_i_addr_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="16" op_0_bw="5">
<![CDATA[
:45  %d_i_load_1 = load i16* %d_i_addr_1, align 2

]]></node>
<StgValue><ssdm name="d_i_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="16" op_0_bw="5">
<![CDATA[
:38  %d_i_load = load i16* %d_i_addr, align 2

]]></node>
<StgValue><ssdm name="d_i_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="16" op_0_bw="5">
<![CDATA[
:45  %d_i_load_1 = load i16* %d_i_addr_1, align 2

]]></node>
<StgValue><ssdm name="d_i_load_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %d_i_addr_2 = getelementptr [32 x i16]* %d_i, i64 0, i64 2

]]></node>
<StgValue><ssdm name="d_i_addr_2"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="16" op_0_bw="5">
<![CDATA[
:52  %d_i_load_2 = load i16* %d_i_addr_2, align 2

]]></node>
<StgValue><ssdm name="d_i_load_2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %d_i_addr_3 = getelementptr [32 x i16]* %d_i, i64 0, i64 3

]]></node>
<StgValue><ssdm name="d_i_addr_3"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="16" op_0_bw="5">
<![CDATA[
:59  %d_i_load_3 = load i16* %d_i_addr_3, align 2

]]></node>
<StgValue><ssdm name="d_i_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="16" op_0_bw="5">
<![CDATA[
:52  %d_i_load_2 = load i16* %d_i_addr_2, align 2

]]></node>
<StgValue><ssdm name="d_i_load_2"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="16" op_0_bw="5">
<![CDATA[
:59  %d_i_load_3 = load i16* %d_i_addr_3, align 2

]]></node>
<StgValue><ssdm name="d_i_load_3"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %d_i_addr_4 = getelementptr [32 x i16]* %d_i, i64 0, i64 4

]]></node>
<StgValue><ssdm name="d_i_addr_4"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="16" op_0_bw="5">
<![CDATA[
:66  %d_i_load_4 = load i16* %d_i_addr_4, align 2

]]></node>
<StgValue><ssdm name="d_i_load_4"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %d_i_addr_5 = getelementptr [32 x i16]* %d_i, i64 0, i64 5

]]></node>
<StgValue><ssdm name="d_i_addr_5"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="16" op_0_bw="5">
<![CDATA[
:73  %d_i_load_5 = load i16* %d_i_addr_5, align 2

]]></node>
<StgValue><ssdm name="d_i_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="16" op_0_bw="5">
<![CDATA[
:66  %d_i_load_4 = load i16* %d_i_addr_4, align 2

]]></node>
<StgValue><ssdm name="d_i_load_4"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="16" op_0_bw="5">
<![CDATA[
:73  %d_i_load_5 = load i16* %d_i_addr_5, align 2

]]></node>
<StgValue><ssdm name="d_i_load_5"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %d_i_addr_6 = getelementptr [32 x i16]* %d_i, i64 0, i64 6

]]></node>
<StgValue><ssdm name="d_i_addr_6"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="16" op_0_bw="5">
<![CDATA[
:80  %d_i_load_6 = load i16* %d_i_addr_6, align 2

]]></node>
<StgValue><ssdm name="d_i_load_6"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %d_i_addr_7 = getelementptr [32 x i16]* %d_i, i64 0, i64 7

]]></node>
<StgValue><ssdm name="d_i_addr_7"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="16" op_0_bw="5">
<![CDATA[
:87  %d_i_load_7 = load i16* %d_i_addr_7, align 2

]]></node>
<StgValue><ssdm name="d_i_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="41" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="16" op_0_bw="5">
<![CDATA[
:80  %d_i_load_6 = load i16* %d_i_addr_6, align 2

]]></node>
<StgValue><ssdm name="d_i_load_6"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="16" op_0_bw="5">
<![CDATA[
:87  %d_i_load_7 = load i16* %d_i_addr_7, align 2

]]></node>
<StgValue><ssdm name="d_i_load_7"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92  %d_i_addr_8 = getelementptr [32 x i16]* %d_i, i64 0, i64 8

]]></node>
<StgValue><ssdm name="d_i_addr_8"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="16" op_0_bw="5">
<![CDATA[
:93  %d_i_load_8 = load i16* %d_i_addr_8, align 2

]]></node>
<StgValue><ssdm name="d_i_load_8"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %d_i_addr_9 = getelementptr [32 x i16]* %d_i, i64 0, i64 9

]]></node>
<StgValue><ssdm name="d_i_addr_9"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="16" op_0_bw="5">
<![CDATA[
:99  %d_i_load_9 = load i16* %d_i_addr_9, align 2

]]></node>
<StgValue><ssdm name="d_i_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="47" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="16" op_0_bw="5">
<![CDATA[
:93  %d_i_load_8 = load i16* %d_i_addr_8, align 2

]]></node>
<StgValue><ssdm name="d_i_load_8"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="16" op_0_bw="5">
<![CDATA[
:99  %d_i_load_9 = load i16* %d_i_addr_9, align 2

]]></node>
<StgValue><ssdm name="d_i_load_9"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104  %d_i_addr_10 = getelementptr [32 x i16]* %d_i, i64 0, i64 10

]]></node>
<StgValue><ssdm name="d_i_addr_10"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="16" op_0_bw="5">
<![CDATA[
:105  %d_i_load_10 = load i16* %d_i_addr_10, align 2

]]></node>
<StgValue><ssdm name="d_i_load_10"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %d_i_addr_11 = getelementptr [32 x i16]* %d_i, i64 0, i64 11

]]></node>
<StgValue><ssdm name="d_i_addr_11"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="16" op_0_bw="5">
<![CDATA[
:111  %d_i_load_11 = load i16* %d_i_addr_11, align 2

]]></node>
<StgValue><ssdm name="d_i_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="53" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="16" op_0_bw="5">
<![CDATA[
:105  %d_i_load_10 = load i16* %d_i_addr_10, align 2

]]></node>
<StgValue><ssdm name="d_i_load_10"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="16" op_0_bw="5">
<![CDATA[
:111  %d_i_load_11 = load i16* %d_i_addr_11, align 2

]]></node>
<StgValue><ssdm name="d_i_load_11"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116  %d_i_addr_12 = getelementptr [32 x i16]* %d_i, i64 0, i64 12

]]></node>
<StgValue><ssdm name="d_i_addr_12"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="16" op_0_bw="5">
<![CDATA[
:117  %d_i_load_12 = load i16* %d_i_addr_12, align 2

]]></node>
<StgValue><ssdm name="d_i_load_12"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122  %d_i_addr_13 = getelementptr [32 x i16]* %d_i, i64 0, i64 13

]]></node>
<StgValue><ssdm name="d_i_addr_13"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="16" op_0_bw="5">
<![CDATA[
:123  %d_i_load_13 = load i16* %d_i_addr_13, align 2

]]></node>
<StgValue><ssdm name="d_i_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="59" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="16" op_0_bw="5">
<![CDATA[
:117  %d_i_load_12 = load i16* %d_i_addr_12, align 2

]]></node>
<StgValue><ssdm name="d_i_load_12"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="16" op_0_bw="5">
<![CDATA[
:123  %d_i_load_13 = load i16* %d_i_addr_13, align 2

]]></node>
<StgValue><ssdm name="d_i_load_13"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128  %d_i_addr_14 = getelementptr [32 x i16]* %d_i, i64 0, i64 14

]]></node>
<StgValue><ssdm name="d_i_addr_14"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="16" op_0_bw="5">
<![CDATA[
:129  %d_i_load_14 = load i16* %d_i_addr_14, align 2

]]></node>
<StgValue><ssdm name="d_i_load_14"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:134  %d_i_addr_15 = getelementptr [32 x i16]* %d_i, i64 0, i64 15

]]></node>
<StgValue><ssdm name="d_i_addr_15"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="16" op_0_bw="5">
<![CDATA[
:135  %d_i_load_15 = load i16* %d_i_addr_15, align 2

]]></node>
<StgValue><ssdm name="d_i_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="65" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="16" op_0_bw="5">
<![CDATA[
:129  %d_i_load_14 = load i16* %d_i_addr_14, align 2

]]></node>
<StgValue><ssdm name="d_i_load_14"/></StgValue>
</operation>

<operation id="66" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="16" op_0_bw="5">
<![CDATA[
:135  %d_i_load_15 = load i16* %d_i_addr_15, align 2

]]></node>
<StgValue><ssdm name="d_i_load_15"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:140  %d_i_addr_16 = getelementptr [32 x i16]* %d_i, i64 0, i64 16

]]></node>
<StgValue><ssdm name="d_i_addr_16"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="16" op_0_bw="5">
<![CDATA[
:141  %d_i_load_16 = load i16* %d_i_addr_16, align 2

]]></node>
<StgValue><ssdm name="d_i_load_16"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:146  %d_i_addr_17 = getelementptr [32 x i16]* %d_i, i64 0, i64 17

]]></node>
<StgValue><ssdm name="d_i_addr_17"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="16" op_0_bw="5">
<![CDATA[
:147  %d_i_load_17 = load i16* %d_i_addr_17, align 2

]]></node>
<StgValue><ssdm name="d_i_load_17"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="71" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="16" op_0_bw="5">
<![CDATA[
:141  %d_i_load_16 = load i16* %d_i_addr_16, align 2

]]></node>
<StgValue><ssdm name="d_i_load_16"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="16" op_0_bw="5">
<![CDATA[
:147  %d_i_load_17 = load i16* %d_i_addr_17, align 2

]]></node>
<StgValue><ssdm name="d_i_load_17"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:152  %d_i_addr_18 = getelementptr [32 x i16]* %d_i, i64 0, i64 18

]]></node>
<StgValue><ssdm name="d_i_addr_18"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="16" op_0_bw="5">
<![CDATA[
:153  %d_i_load_18 = load i16* %d_i_addr_18, align 2

]]></node>
<StgValue><ssdm name="d_i_load_18"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:158  %d_i_addr_19 = getelementptr [32 x i16]* %d_i, i64 0, i64 19

]]></node>
<StgValue><ssdm name="d_i_addr_19"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="16" op_0_bw="5">
<![CDATA[
:159  %d_i_load_19 = load i16* %d_i_addr_19, align 2

]]></node>
<StgValue><ssdm name="d_i_load_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="77" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="16" op_0_bw="5">
<![CDATA[
:153  %d_i_load_18 = load i16* %d_i_addr_18, align 2

]]></node>
<StgValue><ssdm name="d_i_load_18"/></StgValue>
</operation>

<operation id="78" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="16" op_0_bw="5">
<![CDATA[
:159  %d_i_load_19 = load i16* %d_i_addr_19, align 2

]]></node>
<StgValue><ssdm name="d_i_load_19"/></StgValue>
</operation>

<operation id="79" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:164  %d_i_addr_20 = getelementptr [32 x i16]* %d_i, i64 0, i64 20

]]></node>
<StgValue><ssdm name="d_i_addr_20"/></StgValue>
</operation>

<operation id="80" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="16" op_0_bw="5">
<![CDATA[
:165  %d_i_load_20 = load i16* %d_i_addr_20, align 2

]]></node>
<StgValue><ssdm name="d_i_load_20"/></StgValue>
</operation>

<operation id="81" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:170  %d_i_addr_21 = getelementptr [32 x i16]* %d_i, i64 0, i64 21

]]></node>
<StgValue><ssdm name="d_i_addr_21"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="16" op_0_bw="5">
<![CDATA[
:171  %d_i_load_21 = load i16* %d_i_addr_21, align 2

]]></node>
<StgValue><ssdm name="d_i_load_21"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="83" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="16" op_0_bw="5">
<![CDATA[
:165  %d_i_load_20 = load i16* %d_i_addr_20, align 2

]]></node>
<StgValue><ssdm name="d_i_load_20"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="16" op_0_bw="5">
<![CDATA[
:171  %d_i_load_21 = load i16* %d_i_addr_21, align 2

]]></node>
<StgValue><ssdm name="d_i_load_21"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:176  %d_i_addr_22 = getelementptr [32 x i16]* %d_i, i64 0, i64 22

]]></node>
<StgValue><ssdm name="d_i_addr_22"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="16" op_0_bw="5">
<![CDATA[
:177  %d_i_load_22 = load i16* %d_i_addr_22, align 2

]]></node>
<StgValue><ssdm name="d_i_load_22"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:182  %d_i_addr_23 = getelementptr [32 x i16]* %d_i, i64 0, i64 23

]]></node>
<StgValue><ssdm name="d_i_addr_23"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="16" op_0_bw="5">
<![CDATA[
:183  %d_i_load_23 = load i16* %d_i_addr_23, align 2

]]></node>
<StgValue><ssdm name="d_i_load_23"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="89" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="16" op_0_bw="5">
<![CDATA[
:177  %d_i_load_22 = load i16* %d_i_addr_22, align 2

]]></node>
<StgValue><ssdm name="d_i_load_22"/></StgValue>
</operation>

<operation id="90" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="16" op_0_bw="5">
<![CDATA[
:183  %d_i_load_23 = load i16* %d_i_addr_23, align 2

]]></node>
<StgValue><ssdm name="d_i_load_23"/></StgValue>
</operation>

<operation id="91" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:188  %d_i_addr_24 = getelementptr [32 x i16]* %d_i, i64 0, i64 24

]]></node>
<StgValue><ssdm name="d_i_addr_24"/></StgValue>
</operation>

<operation id="92" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="16" op_0_bw="5">
<![CDATA[
:189  %d_i_load_24 = load i16* %d_i_addr_24, align 2

]]></node>
<StgValue><ssdm name="d_i_load_24"/></StgValue>
</operation>

<operation id="93" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:195  %d_i_addr_25 = getelementptr [32 x i16]* %d_i, i64 0, i64 25

]]></node>
<StgValue><ssdm name="d_i_addr_25"/></StgValue>
</operation>

<operation id="94" st_id="13" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="16" op_0_bw="5">
<![CDATA[
:196  %d_i_load_25 = load i16* %d_i_addr_25, align 2

]]></node>
<StgValue><ssdm name="d_i_load_25"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="95" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="16" op_0_bw="5">
<![CDATA[
:189  %d_i_load_24 = load i16* %d_i_addr_24, align 2

]]></node>
<StgValue><ssdm name="d_i_load_24"/></StgValue>
</operation>

<operation id="96" st_id="14" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="16" op_0_bw="5">
<![CDATA[
:196  %d_i_load_25 = load i16* %d_i_addr_25, align 2

]]></node>
<StgValue><ssdm name="d_i_load_25"/></StgValue>
</operation>

<operation id="97" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:202  %d_i_addr_26 = getelementptr [32 x i16]* %d_i, i64 0, i64 26

]]></node>
<StgValue><ssdm name="d_i_addr_26"/></StgValue>
</operation>

<operation id="98" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="16" op_0_bw="5">
<![CDATA[
:203  %d_i_load_26 = load i16* %d_i_addr_26, align 2

]]></node>
<StgValue><ssdm name="d_i_load_26"/></StgValue>
</operation>

<operation id="99" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:209  %d_i_addr_27 = getelementptr [32 x i16]* %d_i, i64 0, i64 27

]]></node>
<StgValue><ssdm name="d_i_addr_27"/></StgValue>
</operation>

<operation id="100" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="16" op_0_bw="5">
<![CDATA[
:210  %d_i_load_27 = load i16* %d_i_addr_27, align 2

]]></node>
<StgValue><ssdm name="d_i_load_27"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="101" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="16" op_0_bw="5">
<![CDATA[
:203  %d_i_load_26 = load i16* %d_i_addr_26, align 2

]]></node>
<StgValue><ssdm name="d_i_load_26"/></StgValue>
</operation>

<operation id="102" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="16" op_0_bw="5">
<![CDATA[
:210  %d_i_load_27 = load i16* %d_i_addr_27, align 2

]]></node>
<StgValue><ssdm name="d_i_load_27"/></StgValue>
</operation>

<operation id="103" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:216  %d_i_addr_28 = getelementptr [32 x i16]* %d_i, i64 0, i64 28

]]></node>
<StgValue><ssdm name="d_i_addr_28"/></StgValue>
</operation>

<operation id="104" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="16" op_0_bw="5">
<![CDATA[
:217  %d_i_load_28 = load i16* %d_i_addr_28, align 2

]]></node>
<StgValue><ssdm name="d_i_load_28"/></StgValue>
</operation>

<operation id="105" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:223  %d_i_addr_29 = getelementptr [32 x i16]* %d_i, i64 0, i64 29

]]></node>
<StgValue><ssdm name="d_i_addr_29"/></StgValue>
</operation>

<operation id="106" st_id="15" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="16" op_0_bw="5">
<![CDATA[
:224  %d_i_load_29 = load i16* %d_i_addr_29, align 2

]]></node>
<StgValue><ssdm name="d_i_load_29"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="107" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32">
<![CDATA[
:36  %acc_0_load = load i32* @acc_0, align 4

]]></node>
<StgValue><ssdm name="acc_0_load"/></StgValue>
</operation>

<operation id="108" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="16">
<![CDATA[
:39  %tmp_2 = sext i16 %d_i_load to i32

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="109" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %acc_0_loc_assign_2 = add nsw i32 %acc_0_load, %tmp_2

]]></node>
<StgValue><ssdm name="acc_0_loc_assign_2"/></StgValue>
</operation>

<operation id="110" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="16" op_0_bw="32">
<![CDATA[
:41  %tmp = trunc i32 %acc_0_loc_assign_2 to i16

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="111" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32">
<![CDATA[
:43  %acc_1_load = load i32* @acc_1, align 4

]]></node>
<StgValue><ssdm name="acc_1_load"/></StgValue>
</operation>

<operation id="112" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="16">
<![CDATA[
:46  %tmp_2_1 = sext i16 %d_i_load_1 to i32

]]></node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="113" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %acc_1_loc_assign_2 = add nsw i32 %acc_1_load, %tmp_2_1

]]></node>
<StgValue><ssdm name="acc_1_loc_assign_2"/></StgValue>
</operation>

<operation id="114" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="16" op_0_bw="32">
<![CDATA[
:48  %tmp_1 = trunc i32 %acc_1_loc_assign_2 to i16

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="115" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="32">
<![CDATA[
:50  %acc_2_load = load i32* @acc_2, align 4

]]></node>
<StgValue><ssdm name="acc_2_load"/></StgValue>
</operation>

<operation id="116" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="16">
<![CDATA[
:53  %tmp_2_2 = sext i16 %d_i_load_2 to i32

]]></node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="117" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %acc_2_loc_assign_2 = add nsw i32 %acc_2_load, %tmp_2_2

]]></node>
<StgValue><ssdm name="acc_2_loc_assign_2"/></StgValue>
</operation>

<operation id="118" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="16" op_0_bw="32">
<![CDATA[
:55  %tmp_3 = trunc i32 %acc_2_loc_assign_2 to i16

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="119" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32">
<![CDATA[
:57  %acc_3_load = load i32* @acc_3, align 4

]]></node>
<StgValue><ssdm name="acc_3_load"/></StgValue>
</operation>

<operation id="120" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="16">
<![CDATA[
:60  %tmp_2_3 = sext i16 %d_i_load_3 to i32

]]></node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="121" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61  %acc_3_loc_assign_2 = add nsw i32 %acc_3_load, %tmp_2_3

]]></node>
<StgValue><ssdm name="acc_3_loc_assign_2"/></StgValue>
</operation>

<operation id="122" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="16" op_0_bw="32">
<![CDATA[
:62  %tmp_4 = trunc i32 %acc_3_loc_assign_2 to i16

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="123" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32">
<![CDATA[
:64  %acc_4_load = load i32* @acc_4, align 4

]]></node>
<StgValue><ssdm name="acc_4_load"/></StgValue>
</operation>

<operation id="124" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="16">
<![CDATA[
:67  %tmp_2_4 = sext i16 %d_i_load_4 to i32

]]></node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="125" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %acc_4_loc_assign_2 = add nsw i32 %acc_4_load, %tmp_2_4

]]></node>
<StgValue><ssdm name="acc_4_loc_assign_2"/></StgValue>
</operation>

<operation id="126" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="16" op_0_bw="32">
<![CDATA[
:69  %tmp_5 = trunc i32 %acc_4_loc_assign_2 to i16

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="127" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="32">
<![CDATA[
:71  %acc_5_load = load i32* @acc_5, align 4

]]></node>
<StgValue><ssdm name="acc_5_load"/></StgValue>
</operation>

<operation id="128" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="16">
<![CDATA[
:74  %tmp_2_5 = sext i16 %d_i_load_5 to i32

]]></node>
<StgValue><ssdm name="tmp_2_5"/></StgValue>
</operation>

<operation id="129" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:75  %acc_5_loc_assign_2 = add nsw i32 %acc_5_load, %tmp_2_5

]]></node>
<StgValue><ssdm name="acc_5_loc_assign_2"/></StgValue>
</operation>

<operation id="130" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="16" op_0_bw="32">
<![CDATA[
:76  %tmp_6 = trunc i32 %acc_5_loc_assign_2 to i16

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="131" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32">
<![CDATA[
:78  %acc_6_load = load i32* @acc_6, align 4

]]></node>
<StgValue><ssdm name="acc_6_load"/></StgValue>
</operation>

<operation id="132" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="16">
<![CDATA[
:81  %tmp_2_6 = sext i16 %d_i_load_6 to i32

]]></node>
<StgValue><ssdm name="tmp_2_6"/></StgValue>
</operation>

<operation id="133" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:82  %acc_6_loc_assign_2 = add nsw i32 %acc_6_load, %tmp_2_6

]]></node>
<StgValue><ssdm name="acc_6_loc_assign_2"/></StgValue>
</operation>

<operation id="134" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="16" op_0_bw="32">
<![CDATA[
:83  %tmp_7 = trunc i32 %acc_6_loc_assign_2 to i16

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="32">
<![CDATA[
:85  %acc_7_load = load i32* @acc_7, align 4

]]></node>
<StgValue><ssdm name="acc_7_load"/></StgValue>
</operation>

<operation id="136" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="16">
<![CDATA[
:88  %tmp_2_7 = sext i16 %d_i_load_7 to i32

]]></node>
<StgValue><ssdm name="tmp_2_7"/></StgValue>
</operation>

<operation id="137" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:89  %acc_7_loc_assign_2 = add nsw i32 %acc_7_load, %tmp_2_7

]]></node>
<StgValue><ssdm name="acc_7_loc_assign_2"/></StgValue>
</operation>

<operation id="138" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="16" op_0_bw="32">
<![CDATA[
:90  %tmp_8 = trunc i32 %acc_7_loc_assign_2 to i16

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="139" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="16">
<![CDATA[
:94  %tmp_2_8 = sext i16 %d_i_load_8 to i32

]]></node>
<StgValue><ssdm name="tmp_2_8"/></StgValue>
</operation>

<operation id="140" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:95  %acc_0_loc_assign_1 = add nsw i32 %acc_0_loc_assign_2, %tmp_2_8

]]></node>
<StgValue><ssdm name="acc_0_loc_assign_1"/></StgValue>
</operation>

<operation id="141" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="16" op_0_bw="32">
<![CDATA[
:96  %tmp_9 = trunc i32 %acc_0_loc_assign_1 to i16

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="142" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="16">
<![CDATA[
:100  %tmp_2_9 = sext i16 %d_i_load_9 to i32

]]></node>
<StgValue><ssdm name="tmp_2_9"/></StgValue>
</operation>

<operation id="143" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:101  %acc_1_loc_assign_1 = add nsw i32 %acc_1_loc_assign_2, %tmp_2_9

]]></node>
<StgValue><ssdm name="acc_1_loc_assign_1"/></StgValue>
</operation>

<operation id="144" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="16" op_0_bw="32">
<![CDATA[
:102  %tmp_10 = trunc i32 %acc_1_loc_assign_1 to i16

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="145" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="16">
<![CDATA[
:106  %tmp_2_s = sext i16 %d_i_load_10 to i32

]]></node>
<StgValue><ssdm name="tmp_2_s"/></StgValue>
</operation>

<operation id="146" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:107  %acc_2_loc_assign_1 = add nsw i32 %acc_2_loc_assign_2, %tmp_2_s

]]></node>
<StgValue><ssdm name="acc_2_loc_assign_1"/></StgValue>
</operation>

<operation id="147" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="16" op_0_bw="32">
<![CDATA[
:108  %tmp_11 = trunc i32 %acc_2_loc_assign_1 to i16

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="16">
<![CDATA[
:112  %tmp_2_10 = sext i16 %d_i_load_11 to i32

]]></node>
<StgValue><ssdm name="tmp_2_10"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:113  %acc_3_loc_assign_1 = add nsw i32 %acc_3_loc_assign_2, %tmp_2_10

]]></node>
<StgValue><ssdm name="acc_3_loc_assign_1"/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="16" op_0_bw="32">
<![CDATA[
:114  %tmp_12 = trunc i32 %acc_3_loc_assign_1 to i16

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="151" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="16">
<![CDATA[
:118  %tmp_2_11 = sext i16 %d_i_load_12 to i32

]]></node>
<StgValue><ssdm name="tmp_2_11"/></StgValue>
</operation>

<operation id="152" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:119  %acc_4_loc_assign_1 = add nsw i32 %acc_4_loc_assign_2, %tmp_2_11

]]></node>
<StgValue><ssdm name="acc_4_loc_assign_1"/></StgValue>
</operation>

<operation id="153" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="16" op_0_bw="32">
<![CDATA[
:120  %tmp_13 = trunc i32 %acc_4_loc_assign_1 to i16

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="154" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="16">
<![CDATA[
:124  %tmp_2_12 = sext i16 %d_i_load_13 to i32

]]></node>
<StgValue><ssdm name="tmp_2_12"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:125  %acc_5_loc_assign_1 = add nsw i32 %acc_5_loc_assign_2, %tmp_2_12

]]></node>
<StgValue><ssdm name="acc_5_loc_assign_1"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="16" op_0_bw="32">
<![CDATA[
:126  %tmp_14 = trunc i32 %acc_5_loc_assign_1 to i16

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="16" op_0_bw="5">
<![CDATA[
:217  %d_i_load_28 = load i16* %d_i_addr_28, align 2

]]></node>
<StgValue><ssdm name="d_i_load_28"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="16" op_0_bw="5">
<![CDATA[
:224  %d_i_load_29 = load i16* %d_i_addr_29, align 2

]]></node>
<StgValue><ssdm name="d_i_load_29"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:230  %d_i_addr_30 = getelementptr [32 x i16]* %d_i, i64 0, i64 30

]]></node>
<StgValue><ssdm name="d_i_addr_30"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="16" op_0_bw="5">
<![CDATA[
:231  %d_i_load_30 = load i16* %d_i_addr_30, align 2

]]></node>
<StgValue><ssdm name="d_i_load_30"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:237  %d_i_addr_31 = getelementptr [32 x i16]* %d_i, i64 0, i64 31

]]></node>
<StgValue><ssdm name="d_i_addr_31"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="16" op_0_bw="5">
<![CDATA[
:238  %d_i_load_31 = load i16* %d_i_addr_31, align 2

]]></node>
<StgValue><ssdm name="d_i_load_31"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="163" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="16">
<![CDATA[
:130  %tmp_2_13 = sext i16 %d_i_load_14 to i32

]]></node>
<StgValue><ssdm name="tmp_2_13"/></StgValue>
</operation>

<operation id="164" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:131  %acc_6_loc_assign_1 = add nsw i32 %acc_6_loc_assign_2, %tmp_2_13

]]></node>
<StgValue><ssdm name="acc_6_loc_assign_1"/></StgValue>
</operation>

<operation id="165" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="16" op_0_bw="32">
<![CDATA[
:132  %tmp_15 = trunc i32 %acc_6_loc_assign_1 to i16

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="166" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="16">
<![CDATA[
:136  %tmp_2_14 = sext i16 %d_i_load_15 to i32

]]></node>
<StgValue><ssdm name="tmp_2_14"/></StgValue>
</operation>

<operation id="167" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:137  %acc_7_loc_assign_1 = add nsw i32 %acc_7_loc_assign_2, %tmp_2_14

]]></node>
<StgValue><ssdm name="acc_7_loc_assign_1"/></StgValue>
</operation>

<operation id="168" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="16" op_0_bw="32">
<![CDATA[
:138  %tmp_16 = trunc i32 %acc_7_loc_assign_1 to i16

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="169" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="16">
<![CDATA[
:142  %tmp_2_15 = sext i16 %d_i_load_16 to i32

]]></node>
<StgValue><ssdm name="tmp_2_15"/></StgValue>
</operation>

<operation id="170" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:143  %acc_0_loc = add nsw i32 %acc_0_loc_assign_1, %tmp_2_15

]]></node>
<StgValue><ssdm name="acc_0_loc"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="16" op_0_bw="32">
<![CDATA[
:144  %tmp_17 = trunc i32 %acc_0_loc to i16

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="172" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="16">
<![CDATA[
:148  %tmp_2_16 = sext i16 %d_i_load_17 to i32

]]></node>
<StgValue><ssdm name="tmp_2_16"/></StgValue>
</operation>

<operation id="173" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:149  %acc_1_loc = add nsw i32 %acc_1_loc_assign_1, %tmp_2_16

]]></node>
<StgValue><ssdm name="acc_1_loc"/></StgValue>
</operation>

<operation id="174" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="16" op_0_bw="32">
<![CDATA[
:150  %tmp_18 = trunc i32 %acc_1_loc to i16

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="175" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="16">
<![CDATA[
:154  %tmp_2_17 = sext i16 %d_i_load_18 to i32

]]></node>
<StgValue><ssdm name="tmp_2_17"/></StgValue>
</operation>

<operation id="176" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:155  %acc_2_loc = add nsw i32 %acc_2_loc_assign_1, %tmp_2_17

]]></node>
<StgValue><ssdm name="acc_2_loc"/></StgValue>
</operation>

<operation id="177" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="16" op_0_bw="32">
<![CDATA[
:156  %tmp_19 = trunc i32 %acc_2_loc to i16

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="178" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="16">
<![CDATA[
:160  %tmp_2_18 = sext i16 %d_i_load_19 to i32

]]></node>
<StgValue><ssdm name="tmp_2_18"/></StgValue>
</operation>

<operation id="179" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:161  %acc_3_loc = add nsw i32 %acc_3_loc_assign_1, %tmp_2_18

]]></node>
<StgValue><ssdm name="acc_3_loc"/></StgValue>
</operation>

<operation id="180" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="16" op_0_bw="32">
<![CDATA[
:162  %tmp_20 = trunc i32 %acc_3_loc to i16

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="181" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="16">
<![CDATA[
:166  %tmp_2_19 = sext i16 %d_i_load_20 to i32

]]></node>
<StgValue><ssdm name="tmp_2_19"/></StgValue>
</operation>

<operation id="182" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:167  %acc_4_loc = add nsw i32 %acc_4_loc_assign_1, %tmp_2_19

]]></node>
<StgValue><ssdm name="acc_4_loc"/></StgValue>
</operation>

<operation id="183" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="16" op_0_bw="32">
<![CDATA[
:168  %tmp_21 = trunc i32 %acc_4_loc to i16

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="184" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="16">
<![CDATA[
:172  %tmp_2_20 = sext i16 %d_i_load_21 to i32

]]></node>
<StgValue><ssdm name="tmp_2_20"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:173  %acc_5_loc = add nsw i32 %acc_5_loc_assign_1, %tmp_2_20

]]></node>
<StgValue><ssdm name="acc_5_loc"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="16" op_0_bw="32">
<![CDATA[
:174  %tmp_22 = trunc i32 %acc_5_loc to i16

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="16">
<![CDATA[
:178  %tmp_2_21 = sext i16 %d_i_load_22 to i32

]]></node>
<StgValue><ssdm name="tmp_2_21"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:179  %acc_6_loc = add nsw i32 %acc_6_loc_assign_1, %tmp_2_21

]]></node>
<StgValue><ssdm name="acc_6_loc"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="16" op_0_bw="32">
<![CDATA[
:180  %tmp_23 = trunc i32 %acc_6_loc to i16

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="16">
<![CDATA[
:184  %tmp_2_22 = sext i16 %d_i_load_23 to i32

]]></node>
<StgValue><ssdm name="tmp_2_22"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:185  %acc_7_loc = add nsw i32 %acc_7_loc_assign_1, %tmp_2_22

]]></node>
<StgValue><ssdm name="acc_7_loc"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="16" op_0_bw="32">
<![CDATA[
:186  %tmp_24 = trunc i32 %acc_7_loc to i16

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="16">
<![CDATA[
:190  %tmp_2_23 = sext i16 %d_i_load_24 to i32

]]></node>
<StgValue><ssdm name="tmp_2_23"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:191  %temp_s = add nsw i32 %acc_0_loc, %tmp_2_23

]]></node>
<StgValue><ssdm name="temp_s"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:192  store i32 %temp_s, i32* @acc_0, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="16" op_0_bw="32">
<![CDATA[
:193  %tmp_25 = trunc i32 %temp_s to i16

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="16">
<![CDATA[
:197  %tmp_2_24 = sext i16 %d_i_load_25 to i32

]]></node>
<StgValue><ssdm name="tmp_2_24"/></StgValue>
</operation>

<operation id="198" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:198  %temp_1 = add nsw i32 %acc_1_loc, %tmp_2_24

]]></node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="199" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:199  store i32 %temp_1, i32* @acc_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="16" op_0_bw="32">
<![CDATA[
:200  %tmp_26 = trunc i32 %temp_1 to i16

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="201" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="16">
<![CDATA[
:204  %tmp_2_25 = sext i16 %d_i_load_26 to i32

]]></node>
<StgValue><ssdm name="tmp_2_25"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:205  %temp_2 = add nsw i32 %acc_2_loc, %tmp_2_25

]]></node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:206  store i32 %temp_2, i32* @acc_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="16" op_0_bw="32">
<![CDATA[
:207  %tmp_27 = trunc i32 %temp_2 to i16

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="205" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="16">
<![CDATA[
:211  %tmp_2_26 = sext i16 %d_i_load_27 to i32

]]></node>
<StgValue><ssdm name="tmp_2_26"/></StgValue>
</operation>

<operation id="206" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:212  %temp_3 = add nsw i32 %acc_3_loc, %tmp_2_26

]]></node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="207" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:213  store i32 %temp_3, i32* @acc_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="16" op_0_bw="32">
<![CDATA[
:214  %tmp_28 = trunc i32 %temp_3 to i16

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="16">
<![CDATA[
:218  %tmp_2_27 = sext i16 %d_i_load_28 to i32

]]></node>
<StgValue><ssdm name="tmp_2_27"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:219  %temp_4 = add nsw i32 %acc_4_loc, %tmp_2_27

]]></node>
<StgValue><ssdm name="temp_4"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:220  store i32 %temp_4, i32* @acc_4, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="263" bw="16" op_0_bw="32">
<![CDATA[
:221  %tmp_29 = trunc i32 %temp_4 to i16

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="16">
<![CDATA[
:225  %tmp_2_28 = sext i16 %d_i_load_29 to i32

]]></node>
<StgValue><ssdm name="tmp_2_28"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:226  %temp_5 = add nsw i32 %acc_5_loc, %tmp_2_28

]]></node>
<StgValue><ssdm name="temp_5"/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="269" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:227  store i32 %temp_5, i32* @acc_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="270" bw="16" op_0_bw="32">
<![CDATA[
:228  %tmp_30 = trunc i32 %temp_5 to i16

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="16" op_0_bw="5">
<![CDATA[
:231  %d_i_load_30 = load i16* %d_i_addr_30, align 2

]]></node>
<StgValue><ssdm name="d_i_load_30"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="16" op_0_bw="5">
<![CDATA[
:238  %d_i_load_31 = load i16* %d_i_addr_31, align 2

]]></node>
<StgValue><ssdm name="d_i_load_31"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="219" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_31), !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_30), !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_29), !map !12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_28), !map !18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_27), !map !24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_26), !map !30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_25), !map !36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_24), !map !42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_23), !map !48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_22), !map !54

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_21), !map !60

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_20), !map !66

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_19), !map !72

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_18), !map !78

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_17), !map !84

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_16), !map !90

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_15), !map !96

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_14), !map !102

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_13), !map !108

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_12), !map !114

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_11), !map !120

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_10), !map !126

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_9), !map !132

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_8), !map !138

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_7), !map !144

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_6), !map !150

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_5), !map !156

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_4), !map !162

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_3), !map !168

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_2), !map !174

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_1), !map !180

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_0), !map !186

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecBitsMap([32 x i16]* %d_i) nounwind, !map !192

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="8" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="8" op_39_bw="8" op_40_bw="8">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_0, i16* %d_o_1, i16* %d_o_2, i16* %d_o_3, i16* %d_o_4, i16* %d_o_5, i16* %d_o_6, i16* %d_o_7, i16* %d_o_8, i16* %d_o_9, i16* %d_o_10, i16* %d_o_11, i16* %d_o_12, i16* %d_o_13, i16* %d_o_14, i16* %d_o_15, i16* %d_o_16, i16* %d_o_17, i16* %d_o_18, i16* %d_o_19, i16* %d_o_20, i16* %d_o_21, i16* %d_o_22, i16* %d_o_23, i16* %d_o_24, i16* %d_o_25, i16* %d_o_26, i16* %d_o_27, i16* %d_o_28, i16* %d_o_29, i16* %d_o_30, i16* %d_o_31, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecMemCore([32 x i16]* %d_i, [1 x i8]* @p_str1, [12 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="18" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:42  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_0, i16 %tmp)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="18" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:49  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_1, i16 %tmp_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="18" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:56  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_2, i16 %tmp_3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="18" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:63  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_3, i16 %tmp_4)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="18" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:70  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_4, i16 %tmp_5)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="18" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:77  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_5, i16 %tmp_6)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="18" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:84  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_6, i16 %tmp_7)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="18" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:91  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_7, i16 %tmp_8)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="18" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:97  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_8, i16 %tmp_9)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="18" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:103  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_9, i16 %tmp_10)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="18" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:109  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_10, i16 %tmp_11)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="18" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:115  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_11, i16 %tmp_12)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="18" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:121  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_12, i16 %tmp_13)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="18" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:127  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_13, i16 %tmp_14)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="18" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:133  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_14, i16 %tmp_15)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="18" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:139  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_15, i16 %tmp_16)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="18" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:145  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_16, i16 %tmp_17)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="18" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:151  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_17, i16 %tmp_18)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="18" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:157  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_18, i16 %tmp_19)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="18" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:163  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_19, i16 %tmp_20)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="18" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:169  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_20, i16 %tmp_21)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="18" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:175  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_21, i16 %tmp_22)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="18" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:181  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_22, i16 %tmp_23)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="18" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:187  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_23, i16 %tmp_24)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="18" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:194  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_24, i16 %tmp_25)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="18" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:201  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_25, i16 %tmp_26)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="18" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:208  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_26, i16 %tmp_27)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="18" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:215  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_27, i16 %tmp_28)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="18" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="264" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:222  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_28, i16 %tmp_29)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="18" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="271" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:229  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_29, i16 %tmp_30)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="16">
<![CDATA[
:232  %tmp_2_29 = sext i16 %d_i_load_30 to i32

]]></node>
<StgValue><ssdm name="tmp_2_29"/></StgValue>
</operation>

<operation id="286" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:233  %temp_6 = add nsw i32 %acc_6_loc, %tmp_2_29

]]></node>
<StgValue><ssdm name="temp_6"/></StgValue>
</operation>

<operation id="287" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:234  store i32 %temp_6, i32* @acc_6, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="16" op_0_bw="32">
<![CDATA[
:235  %tmp_31 = trunc i32 %temp_6 to i16

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="289" st_id="18" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:236  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_30, i16 %tmp_31)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="16">
<![CDATA[
:239  %tmp_2_30 = sext i16 %d_i_load_31 to i32

]]></node>
<StgValue><ssdm name="tmp_2_30"/></StgValue>
</operation>

<operation id="291" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:240  %temp_7 = add nsw i32 %acc_7_loc, %tmp_2_30

]]></node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>

<operation id="292" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="283" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:241  store i32 %temp_7, i32* @acc_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="16" op_0_bw="32">
<![CDATA[
:242  %tmp_32 = trunc i32 %temp_7 to i16

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="294" st_id="18" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:243  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %d_o_31, i16 %tmp_32)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="0">
<![CDATA[
:244  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
