// Seed: 567385579
module module_0 (
    input supply1 sample,
    output supply0 id_1,
    output supply1 module_0,
    input supply0 id_3,
    input wand id_4,
    output wire id_5,
    input wire id_6,
    output supply1 id_7,
    output uwire id_8,
    input supply0 id_9,
    input tri0 id_10,
    input supply1 id_11,
    input tri0 id_12,
    input wor id_13,
    input wor id_14,
    input wire id_15,
    input tri1 id_16,
    output wand id_17,
    input wand id_18,
    input uwire id_19,
    input wor id_20,
    input uwire id_21,
    output wire id_22,
    input wand id_23
);
  assign id_22 = id_19 == id_9;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    input tri1 id_2
    , id_8,
    output wire id_3,
    output wire id_4,
    output wire id_5,
    output wire id_6
);
  wire id_9;
  module_0(
      id_1,
      id_3,
      id_4,
      id_1,
      id_2,
      id_3,
      id_2,
      id_6,
      id_3,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_4,
      id_1,
      id_1,
      id_2,
      id_2,
      id_3,
      id_2
  );
  wire id_10;
endmodule
