// Seed: 1553688083
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output id_17;
  output id_16;
  input id_15;
  input id_14;
  output id_13;
  input id_12;
  output id_11;
  output id_10;
  output id_9;
  input id_8;
  input id_7;
  input id_6;
  inout id_5;
  input id_4;
  inout id_3;
  input id_2;
  inout id_1;
  always @(1 or 1) begin
    if (~id_12) if (1'b0) id_11 <= 1'b0;
  end
  logic id_17;
  logic id_18;
  assign id_13 = 1'b0;
  logic id_19;
  assign id_11 = 1 - 1'b0;
endmodule
