{
  "design": {
    "design_info": {
      "boundary_crc": "0xFD95B303920FA511",
      "device": "xc7z010clg400-1",
      "name": "system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "SignalGenerator": {
        "axis_red_pitaya_dac_0": "",
        "clk_wiz_0": "",
        "xlconstant_0": "",
        "xlconcat_0": "",
        "xlconstant_1": "",
        "outputCalibration_A": "",
        "outputCalibration_B": "",
        "calibrationConstants": {
          "outIntCorrCHA": "",
          "outSlpCorrCHA": "",
          "outSlpCorrCHB": "",
          "outIntCorrCHB": ""
        }
      },
      "DataAcquisition": {
        "axis_red_pitaya_adc_0": "",
        "signal_split_0": ""
      },
      "PS7": {
        "processing_system7_0": "",
        "rst_ps7_0_125M": "",
        "ps7_0_axi_periph": {
          "s00_couplers": {
            "auto_pc": ""
          }
        },
        "axi_cfg_register_0": ""
      },
      "AWGN": {
        "addressSelector": {
          "LF_LFSR_1bit_0": "",
          "LF_LFSR_8bit_0": "",
          "LF_LFSR_4bit_0": "",
          "LF_LFSR_4bit_1": "",
          "LF_LFSR_4bit_2": "",
          "LF_LFSR_4bit_3": "",
          "addressSelector_0": "",
          "util_reduced_logic_0": "",
          "xlconcat_0": ""
        },
        "ROM_gValues_0": "",
        "addressSelector_1": {
          "LF_LFSR_1bit_0": "",
          "LF_LFSR_8bit_0": "",
          "LF_LFSR_4bit_0": "",
          "LF_LFSR_4bit_1": "",
          "LF_LFSR_4bit_2": "",
          "LF_LFSR_4bit_3": "",
          "addressSelector_0": "",
          "xlconcat_0": "",
          "util_reduced_logic_0": ""
        },
        "addressSelector_2": {
          "LF_LFSR_1bit_0": "",
          "LF_LFSR_8bit_0": "",
          "LF_LFSR_4bit_0": "",
          "LF_LFSR_4bit_1": "",
          "LF_LFSR_4bit_2": "",
          "LF_LFSR_4bit_3": "",
          "addressSelector_0": "",
          "xlconcat_0": "",
          "util_reduced_logic_0": ""
        },
        "addressSelector_3": {
          "LF_LFSR_1bit_0": "",
          "LF_LFSR_8bit_0": "",
          "LF_LFSR_4bit_0": "",
          "LF_LFSR_4bit_1": "",
          "LF_LFSR_4bit_2": "",
          "LF_LFSR_4bit_3": "",
          "addressSelector_0": "",
          "xlconcat_0": "",
          "util_reduced_logic_0": ""
        },
        "ROM_fValues_0": "",
        "boxMullerMultiplier_0": "",
        "boxMullerMultiplier_1": "",
        "boxMullerMultiplier_2": "",
        "boxMullerMultiplier_3": "",
        "boxMullerAdder_0": "",
        "gainWhite": "",
        "reset_AWGN": "",
        "gainWhite_0": ""
      },
      "necessaryStuff": {
        "util_ds_buf_1": "",
        "util_ds_buf_2": ""
      },
      "xlconstant_0": "",
      "biquadFilter": {
        "decimator_0": "",
        "extract_constants": {
          "gain_a2": "",
          "gain_b0": "",
          "gain_b1": "",
          "gain_b2": "",
          "gain_a1": "",
          "enable": ""
        },
        "biquadFilter_0": ""
      }
    },
    "interface_ports": {
      "Vp_Vn": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux1": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux9": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux8": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "gpio_rtl_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "gpio_rtl_1": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      }
    },
    "ports": {
      "adc_dat_a_i": {
        "direction": "I",
        "left": "13",
        "right": "0"
      },
      "adc_dat_b_i": {
        "direction": "I",
        "left": "13",
        "right": "0"
      },
      "adc_clk_p_i": {
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "",
            "value_src": "weak"
          },
          "FREQ_HZ": {
            "value": "",
            "value_src": "weak"
          },
          "PHASE": {
            "value": "",
            "value_src": "weak"
          }
        }
      },
      "adc_clk_n_i": {
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "",
            "value_src": "weak"
          },
          "FREQ_HZ": {
            "value": "",
            "value_src": "weak"
          },
          "PHASE": {
            "value": "",
            "value_src": "weak"
          }
        }
      },
      "adc_enc_p_o": {
        "direction": "O"
      },
      "adc_enc_n_o": {
        "direction": "O"
      },
      "adc_csn_o": {
        "direction": "O"
      },
      "dac_dat_o": {
        "direction": "O",
        "left": "13",
        "right": "0"
      },
      "dac_clk_o": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_axis_red_pitaya_dac_0_0_dac_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default_prop"
          }
        }
      },
      "dac_rst_o": {
        "direction": "O",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default_prop"
          }
        }
      },
      "dac_sel_o": {
        "direction": "O"
      },
      "dac_wrt_o": {
        "direction": "O"
      },
      "dac_pwm_o": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "exp_p_tri_io": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "exp_n_tri_io": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "daisy_p_o": {
        "direction": "O",
        "left": "1",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_util_ds_buf_1_0_IBUF_OUT",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "ip_prop"
          }
        }
      },
      "daisy_n_o": {
        "direction": "O",
        "left": "1",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_util_ds_buf_1_0_IBUF_OUT",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "ip_prop"
          }
        }
      },
      "daisy_p_i": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "daisy_n_i": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "led_o": {
        "direction": "O",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "SignalGenerator": {
        "ports": {
          "clk_in1": {
            "type": "clk",
            "direction": "I"
          },
          "dac_clk_o": {
            "type": "clk",
            "direction": "O"
          },
          "dac_rst_o": {
            "type": "rst",
            "direction": "O"
          },
          "dac_sel_o": {
            "direction": "O"
          },
          "dac_wrt_o": {
            "direction": "O"
          },
          "dac_dat_o": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "output_CHB": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "s_axis_tvalid": {
            "direction": "I"
          },
          "output_CHA": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "Din": {
            "direction": "I",
            "left": "1023",
            "right": "0"
          }
        },
        "components": {
          "axis_red_pitaya_dac_0": {
            "vlnv": "pavel-demin:user:axis_red_pitaya_dac:1.0",
            "xci_name": "system_axis_red_pitaya_dac_0_0"
          },
          "clk_wiz_0": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "system_clk_wiz_0_0",
            "parameters": {
              "CLKIN1_JITTER_PS": {
                "value": "80.0"
              },
              "CLKOUT1_JITTER": {
                "value": "104.759"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "96.948"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "250.000"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "8.000"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "8.000"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "4.000"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "1"
              },
              "PRIM_IN_FREQ": {
                "value": "125.000"
              },
              "USE_RESET": {
                "value": "false"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "system_xlconstant_0_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "2"
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "system_xlconcat_0_0",
            "parameters": {
              "IN0_WIDTH": {
                "value": "14"
              },
              "IN1_WIDTH": {
                "value": "2"
              },
              "IN2_WIDTH": {
                "value": "14"
              },
              "IN3_WIDTH": {
                "value": "2"
              },
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "xlconstant_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "system_xlconstant_0_1",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "2"
              }
            }
          },
          "outputCalibration_A": {
            "vlnv": "xilinx.com:module_ref:outputCalibration:1.0",
            "xci_name": "system_outputCalibration_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "outputCalibration",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk_i": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "input_i": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "intercept_correction": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "slope_correction": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "output_o": {
                "direction": "O",
                "left": "13",
                "right": "0"
              }
            }
          },
          "outputCalibration_B": {
            "vlnv": "xilinx.com:module_ref:outputCalibration:1.0",
            "xci_name": "system_outputCalibration_A_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "outputCalibration",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk_i": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "input_i": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "intercept_correction": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "slope_correction": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "output_o": {
                "direction": "O",
                "left": "13",
                "right": "0"
              }
            }
          },
          "calibrationConstants": {
            "ports": {
              "Din": {
                "direction": "I",
                "left": "1023",
                "right": "0"
              },
              "Dout": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "Dout1": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "Dout2": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "Dout3": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            },
            "components": {
              "outIntCorrCHA": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_xlslice_0_13",
                "parameters": {
                  "DIN_FROM": {
                    "value": "255"
                  },
                  "DIN_TO": {
                    "value": "224"
                  },
                  "DIN_WIDTH": {
                    "value": "1024"
                  },
                  "DOUT_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "outSlpCorrCHA": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_xlslice_1_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "287"
                  },
                  "DIN_TO": {
                    "value": "256"
                  },
                  "DIN_WIDTH": {
                    "value": "1024"
                  },
                  "DOUT_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "outSlpCorrCHB": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_xlslice_3_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "351"
                  },
                  "DIN_TO": {
                    "value": "320"
                  },
                  "DIN_WIDTH": {
                    "value": "1024"
                  },
                  "DOUT_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "outIntCorrCHB": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_xlslice_2_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "319"
                  },
                  "DIN_TO": {
                    "value": "288"
                  },
                  "DIN_WIDTH": {
                    "value": "1024"
                  },
                  "DOUT_WIDTH": {
                    "value": "32"
                  }
                }
              }
            },
            "nets": {
              "Din_1": {
                "ports": [
                  "Din",
                  "outIntCorrCHA/Din",
                  "outSlpCorrCHA/Din",
                  "outIntCorrCHB/Din",
                  "outSlpCorrCHB/Din"
                ]
              },
              "outSlpCorrCHB_Dout": {
                "ports": [
                  "outSlpCorrCHB/Dout",
                  "Dout"
                ]
              },
              "outIntCorrCHA_Dout": {
                "ports": [
                  "outIntCorrCHA/Dout",
                  "Dout1"
                ]
              },
              "outIntCorrCHB_Dout": {
                "ports": [
                  "outIntCorrCHB/Dout",
                  "Dout2"
                ]
              },
              "outSlpCorrCHA_Dout": {
                "ports": [
                  "outSlpCorrCHA/Dout",
                  "Dout3"
                ]
              }
            }
          }
        },
        "nets": {
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_wiz_0/clk_out1",
              "axis_red_pitaya_dac_0/ddr_clk"
            ]
          },
          "clk_wiz_0_locked": {
            "ports": [
              "clk_wiz_0/locked",
              "axis_red_pitaya_dac_0/locked"
            ]
          },
          "axis_red_pitaya_adc_0_adc_clk": {
            "ports": [
              "clk_in1",
              "clk_wiz_0/clk_in1",
              "axis_red_pitaya_dac_0/aclk",
              "outputCalibration_A/clk_i",
              "outputCalibration_B/clk_i"
            ]
          },
          "axis_red_pitaya_dac_0_dac_clk": {
            "ports": [
              "axis_red_pitaya_dac_0/dac_clk",
              "dac_clk_o"
            ]
          },
          "axis_red_pitaya_dac_0_dac_rst": {
            "ports": [
              "axis_red_pitaya_dac_0/dac_rst",
              "dac_rst_o"
            ]
          },
          "axis_red_pitaya_dac_0_dac_sel": {
            "ports": [
              "axis_red_pitaya_dac_0/dac_sel",
              "dac_sel_o"
            ]
          },
          "axis_red_pitaya_dac_0_dac_wrt": {
            "ports": [
              "axis_red_pitaya_dac_0/dac_wrt",
              "dac_wrt_o"
            ]
          },
          "axis_red_pitaya_dac_0_dac_dat": {
            "ports": [
              "axis_red_pitaya_dac_0/dac_dat",
              "dac_dat_o"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "xlconcat_0/In1"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "axis_red_pitaya_dac_0/s_axis_tdata"
            ]
          },
          "s_axis_tvalid_1": {
            "ports": [
              "s_axis_tvalid",
              "axis_red_pitaya_dac_0/s_axis_tvalid"
            ]
          },
          "xlconstant_1_dout": {
            "ports": [
              "xlconstant_1/dout",
              "xlconcat_0/In3"
            ]
          },
          "outputCalibration_A_output_o": {
            "ports": [
              "outputCalibration_A/output_o",
              "xlconcat_0/In0"
            ]
          },
          "input_i_1": {
            "ports": [
              "output_CHA",
              "outputCalibration_A/input_i"
            ]
          },
          "Din_1": {
            "ports": [
              "output_CHB",
              "outputCalibration_B/input_i"
            ]
          },
          "outputCalibration_B_output_o": {
            "ports": [
              "outputCalibration_B/output_o",
              "xlconcat_0/In2"
            ]
          },
          "Din_2": {
            "ports": [
              "Din",
              "calibrationConstants/Din"
            ]
          },
          "calibrationConstants_Dout": {
            "ports": [
              "calibrationConstants/Dout",
              "outputCalibration_B/slope_correction"
            ]
          },
          "calibrationConstants_Dout1": {
            "ports": [
              "calibrationConstants/Dout1",
              "outputCalibration_A/intercept_correction"
            ]
          },
          "calibrationConstants_Dout2": {
            "ports": [
              "calibrationConstants/Dout2",
              "outputCalibration_B/intercept_correction"
            ]
          },
          "calibrationConstants_Dout3": {
            "ports": [
              "calibrationConstants/Dout3",
              "outputCalibration_A/slope_correction"
            ]
          }
        }
      },
      "DataAcquisition": {
        "interface_ports": {
          "M_AXIS_PORT1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "adc_clk": {
            "type": "clk",
            "direction": "O"
          },
          "adc_csn_o": {
            "direction": "O"
          },
          "adc_clk_p_i": {
            "direction": "I"
          },
          "adc_clk_n_i": {
            "direction": "I"
          },
          "adc_dat_a_i": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "adc_dat_b_i": {
            "direction": "I",
            "left": "13",
            "right": "0"
          }
        },
        "components": {
          "axis_red_pitaya_adc_0": {
            "vlnv": "pavel-demin:user:axis_red_pitaya_adc:1.0",
            "xci_name": "system_axis_red_pitaya_adc_0_0"
          },
          "signal_split_0": {
            "vlnv": "xilinx.com:module_ref:signal_split:1.0",
            "xci_name": "system_signal_split_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "signal_split",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_AXIS_PORT1": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M_AXIS_PORT1_tdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "M_AXIS_PORT1_tvalid",
                    "direction": "O"
                  }
                }
              },
              "M_AXIS_PORT2": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M_AXIS_PORT2_tdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "M_AXIS_PORT2_tvalid",
                    "direction": "O"
                  }
                }
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_tdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_tvalid",
                    "direction": "I"
                  }
                }
              }
            }
          }
        },
        "interface_nets": {
          "axis_red_pitaya_adc_0_M_AXIS": {
            "interface_ports": [
              "signal_split_0/S_AXIS",
              "axis_red_pitaya_adc_0/M_AXIS"
            ]
          },
          "signal_split_0_M_AXIS_PORT1": {
            "interface_ports": [
              "M_AXIS_PORT1",
              "signal_split_0/M_AXIS_PORT1"
            ]
          }
        },
        "nets": {
          "axis_red_pitaya_adc_0_adc_clk": {
            "ports": [
              "axis_red_pitaya_adc_0/adc_clk",
              "adc_clk"
            ]
          },
          "axis_red_pitaya_adc_0_adc_csn": {
            "ports": [
              "axis_red_pitaya_adc_0/adc_csn",
              "adc_csn_o"
            ]
          },
          "adc_clk_p_i_1": {
            "ports": [
              "adc_clk_p_i",
              "axis_red_pitaya_adc_0/adc_clk_p"
            ]
          },
          "adc_clk_n_i_1": {
            "ports": [
              "adc_clk_n_i",
              "axis_red_pitaya_adc_0/adc_clk_n"
            ]
          },
          "adc_dat_a_i_1": {
            "ports": [
              "adc_dat_a_i",
              "axis_red_pitaya_adc_0/adc_dat_a"
            ]
          },
          "adc_dat_b_i_1": {
            "ports": [
              "adc_dat_b_i",
              "axis_red_pitaya_adc_0/adc_dat_b"
            ]
          }
        }
      },
      "PS7": {
        "interface_ports": {
          "DDR": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
          },
          "FIXED_IO": {
            "mode": "Master",
            "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
          }
        },
        "ports": {
          "cfg_data": {
            "direction": "O",
            "left": "1023",
            "right": "0"
          }
        },
        "components": {
          "processing_system7_0": {
            "vlnv": "xilinx.com:ip:processing_system7:5.5",
            "xci_name": "system_processing_system7_0_0",
            "parameters": {
              "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
                "value": "666.666687"
              },
              "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
                "value": "10.158730"
              },
              "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
                "value": "125.000000"
              },
              "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "125.000000"
              },
              "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
                "value": "125.000000"
              },
              "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
                "value": "100.000000"
              },
              "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
                "value": "166.666672"
              },
              "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
                "value": "100.000000"
              },
              "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
                "value": "60"
              },
              "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
                "value": "60"
              },
              "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_APU_CLK_RATIO_ENABLE": {
                "value": "6:2:1"
              },
              "PCW_APU_PERIPHERAL_FREQMHZ": {
                "value": "666.666666"
              },
              "PCW_CAN0_PERIPHERAL_CLKSRC": {
                "value": "External"
              },
              "PCW_CAN0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_CAN1_PERIPHERAL_CLKSRC": {
                "value": "External"
              },
              "PCW_CAN1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_CAN_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_CAN_PERIPHERAL_VALID": {
                "value": "0"
              },
              "PCW_CLK0_FREQ": {
                "value": "125000000"
              },
              "PCW_CLK1_FREQ": {
                "value": "10000000"
              },
              "PCW_CLK2_FREQ": {
                "value": "10000000"
              },
              "PCW_CLK3_FREQ": {
                "value": "10000000"
              },
              "PCW_CPU_CPU_6X4X_MAX_RANGE": {
                "value": "667"
              },
              "PCW_CPU_PERIPHERAL_CLKSRC": {
                "value": "ARM PLL"
              },
              "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
                "value": "33.333333"
              },
              "PCW_DCI_PERIPHERAL_CLKSRC": {
                "value": "DDR PLL"
              },
              "PCW_DCI_PERIPHERAL_FREQMHZ": {
                "value": "10.159"
              },
              "PCW_DDR_PERIPHERAL_CLKSRC": {
                "value": "DDR PLL"
              },
              "PCW_DDR_RAM_HIGHADDR": {
                "value": "0x1FFFFFFF"
              },
              "PCW_ENET0_ENET0_IO": {
                "value": "MIO 16 .. 27"
              },
              "PCW_ENET0_GRP_MDIO_ENABLE": {
                "value": "1"
              },
              "PCW_ENET0_GRP_MDIO_IO": {
                "value": "EMIO"
              },
              "PCW_ENET0_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_ENET0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_ENET0_PERIPHERAL_FREQMHZ": {
                "value": "1000 Mbps"
              },
              "PCW_ENET0_RESET_ENABLE": {
                "value": "0"
              },
              "PCW_ENET1_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_ENET1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_ENET_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_ENET_RESET_POLARITY": {
                "value": "Active Low"
              },
              "PCW_ENET_RESET_SELECT": {
                "value": "Share reset pin"
              },
              "PCW_EN_4K_TIMER": {
                "value": "0"
              },
              "PCW_EN_CAN0": {
                "value": "0"
              },
              "PCW_EN_CAN1": {
                "value": "0"
              },
              "PCW_EN_CLK0_PORT": {
                "value": "1"
              },
              "PCW_EN_CLK1_PORT": {
                "value": "0"
              },
              "PCW_EN_CLK2_PORT": {
                "value": "0"
              },
              "PCW_EN_CLK3_PORT": {
                "value": "0"
              },
              "PCW_EN_DDR": {
                "value": "1"
              },
              "PCW_EN_EMIO_CAN0": {
                "value": "0"
              },
              "PCW_EN_EMIO_CAN1": {
                "value": "0"
              },
              "PCW_EN_EMIO_CD_SDIO0": {
                "value": "0"
              },
              "PCW_EN_EMIO_CD_SDIO1": {
                "value": "0"
              },
              "PCW_EN_EMIO_ENET0": {
                "value": "0"
              },
              "PCW_EN_EMIO_ENET1": {
                "value": "0"
              },
              "PCW_EN_EMIO_GPIO": {
                "value": "0"
              },
              "PCW_EN_EMIO_I2C0": {
                "value": "0"
              },
              "PCW_EN_EMIO_I2C1": {
                "value": "0"
              },
              "PCW_EN_EMIO_MODEM_UART0": {
                "value": "0"
              },
              "PCW_EN_EMIO_MODEM_UART1": {
                "value": "0"
              },
              "PCW_EN_EMIO_PJTAG": {
                "value": "0"
              },
              "PCW_EN_EMIO_SDIO0": {
                "value": "0"
              },
              "PCW_EN_EMIO_SDIO1": {
                "value": "0"
              },
              "PCW_EN_EMIO_SPI0": {
                "value": "1"
              },
              "PCW_EN_EMIO_SPI1": {
                "value": "0"
              },
              "PCW_EN_EMIO_SRAM_INT": {
                "value": "0"
              },
              "PCW_EN_EMIO_TRACE": {
                "value": "0"
              },
              "PCW_EN_EMIO_TTC0": {
                "value": "1"
              },
              "PCW_EN_EMIO_TTC1": {
                "value": "0"
              },
              "PCW_EN_EMIO_UART0": {
                "value": "0"
              },
              "PCW_EN_EMIO_UART1": {
                "value": "0"
              },
              "PCW_EN_EMIO_WDT": {
                "value": "0"
              },
              "PCW_EN_EMIO_WP_SDIO0": {
                "value": "0"
              },
              "PCW_EN_EMIO_WP_SDIO1": {
                "value": "0"
              },
              "PCW_EN_ENET0": {
                "value": "1"
              },
              "PCW_EN_ENET1": {
                "value": "0"
              },
              "PCW_EN_GPIO": {
                "value": "1"
              },
              "PCW_EN_I2C0": {
                "value": "1"
              },
              "PCW_EN_I2C1": {
                "value": "0"
              },
              "PCW_EN_MODEM_UART0": {
                "value": "0"
              },
              "PCW_EN_MODEM_UART1": {
                "value": "0"
              },
              "PCW_EN_PJTAG": {
                "value": "0"
              },
              "PCW_EN_QSPI": {
                "value": "1"
              },
              "PCW_EN_SDIO0": {
                "value": "1"
              },
              "PCW_EN_SDIO1": {
                "value": "0"
              },
              "PCW_EN_SMC": {
                "value": "0"
              },
              "PCW_EN_SPI0": {
                "value": "1"
              },
              "PCW_EN_SPI1": {
                "value": "1"
              },
              "PCW_EN_TRACE": {
                "value": "0"
              },
              "PCW_EN_TTC0": {
                "value": "1"
              },
              "PCW_EN_TTC1": {
                "value": "0"
              },
              "PCW_EN_UART0": {
                "value": "1"
              },
              "PCW_EN_UART1": {
                "value": "1"
              },
              "PCW_EN_USB0": {
                "value": "1"
              },
              "PCW_EN_USB1": {
                "value": "0"
              },
              "PCW_EN_WDT": {
                "value": "0"
              },
              "PCW_FCLK0_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK1_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK2_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK3_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK_CLK0_BUF": {
                "value": "TRUE"
              },
              "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "125"
              },
              "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "250"
              },
              "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
                "value": "200"
              },
              "PCW_FPGA_FCLK0_ENABLE": {
                "value": "1"
              },
              "PCW_GPIO_EMIO_GPIO_ENABLE": {
                "value": "0"
              },
              "PCW_GPIO_MIO_GPIO_ENABLE": {
                "value": "1"
              },
              "PCW_GPIO_MIO_GPIO_IO": {
                "value": "MIO"
              },
              "PCW_GPIO_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_I2C0_GRP_INT_ENABLE": {
                "value": "0"
              },
              "PCW_I2C0_I2C0_IO": {
                "value": "MIO 50 .. 51"
              },
              "PCW_I2C0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_I2C0_RESET_ENABLE": {
                "value": "0"
              },
              "PCW_I2C1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_I2C_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_I2C_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_I2C_RESET_POLARITY": {
                "value": "Active Low"
              },
              "PCW_I2C_RESET_SELECT": {
                "value": "Share reset pin"
              },
              "PCW_IMPORT_BOARD_PRESET": {
                "value": "cfg/red_pitaya.xml"
              },
              "PCW_IRQ_F2P_MODE": {
                "value": "DIRECT"
              },
              "PCW_MIO_0_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_0_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_0_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_10_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_10_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_10_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_11_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_11_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_11_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_12_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_12_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_12_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_13_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_13_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_13_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_14_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_14_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_14_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_15_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_15_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_15_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_16_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_16_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_16_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_17_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_17_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_17_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_18_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_18_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_18_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_19_IOTYPE": {
                "value": "out"
              },
              "PCW_MIO_19_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_19_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_1_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_1_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_1_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_20_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_20_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_20_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_21_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_21_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_21_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_22_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_22_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_22_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_23_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_23_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_23_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_24_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_24_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_24_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_25_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_25_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_25_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_26_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_26_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_26_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_27_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_27_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_27_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_28_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_28_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_28_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_29_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_29_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_29_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_2_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_2_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_30_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_30_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_30_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_31_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_31_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_31_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_32_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_32_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_32_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_33_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_33_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_33_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_34_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_34_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_34_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_35_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_35_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_35_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_36_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_36_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_36_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_37_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_37_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_37_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_38_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_38_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_38_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_39_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_39_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_39_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_3_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_3_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_40_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_40_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_40_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_41_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_41_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_41_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_42_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_42_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_42_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_43_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_43_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_43_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_44_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_44_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_44_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_45_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_45_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_45_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_46_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_46_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_46_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_47_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_47_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_47_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_48_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_48_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_48_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_49_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_49_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_49_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_4_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_4_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_50_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_50_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_50_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_51_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_51_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_51_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_52_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_52_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_52_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_53_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_53_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_53_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_5_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_5_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_6_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_6_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_7_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_7_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_8_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_8_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_9_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_9_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_9_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_TREE_PERIPHERALS": {
                "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#UART 1#UART 1#SPI 1#SPI 1#SPI 1#SPI 1#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#GPIO#I2C 0#I2C 0#GPIO#GPIO"
              },
              "PCW_MIO_TREE_SIGNALS": {
                "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#tx#rx#mosi#miso#sclk#ss[0]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#cd#wp#reset#gpio[49]#scl#sda#gpio[52]#gpio[53]"
              },
              "PCW_NAND_CYCLES_T_AR": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_CLR": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_RC": {
                "value": "11"
              },
              "PCW_NAND_CYCLES_T_REA": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_RR": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_WC": {
                "value": "11"
              },
              "PCW_NAND_CYCLES_T_WP": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_PC": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_RC": {
                "value": "11"
              },
              "PCW_NOR_CS0_T_TR": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_WC": {
                "value": "11"
              },
              "PCW_NOR_CS0_T_WP": {
                "value": "1"
              },
              "PCW_NOR_CS0_WE_TIME": {
                "value": "0"
              },
              "PCW_NOR_CS1_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_CS1_T_PC": {
                "value": "1"
              },
              "PCW_NOR_CS1_T_RC": {
                "value": "11"
              },
              "PCW_NOR_CS1_T_TR": {
                "value": "1"
              },
              "PCW_NOR_CS1_T_WC": {
                "value": "11"
              },
              "PCW_NOR_CS1_T_WP": {
                "value": "1"
              },
              "PCW_NOR_CS1_WE_TIME": {
                "value": "0"
              },
              "PCW_NOR_SRAM_CS0_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_T_PC": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_T_RC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS0_T_TR": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_T_WC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS0_T_WP": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_WE_TIME": {
                "value": "0"
              },
              "PCW_NOR_SRAM_CS1_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_T_PC": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_T_RC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS1_T_TR": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_T_WC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS1_T_WP": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_WE_TIME": {
                "value": "0"
              },
              "PCW_OVERRIDE_BASIC_CLOCK": {
                "value": "0"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY0": {
                "value": "0.080"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY1": {
                "value": "0.063"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY2": {
                "value": "0.057"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY3": {
                "value": "0.068"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
                "value": "-0.047"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
                "value": "-0.025"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
                "value": "-0.006"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
                "value": "-0.017"
              },
              "PCW_PCAP_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_PCAP_PERIPHERAL_FREQMHZ": {
                "value": "200"
              },
              "PCW_PJTAG_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_PLL_BYPASSMODE_ENABLE": {
                "value": "0"
              },
              "PCW_PRESET_BANK0_VOLTAGE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_PRESET_BANK1_VOLTAGE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_QSPI_GRP_FBCLK_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_GRP_IO1_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
                "value": "1"
              },
              "PCW_QSPI_GRP_SINGLE_SS_IO": {
                "value": "MIO 1 .. 6"
              },
              "PCW_QSPI_GRP_SS1_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_INTERNAL_HIGHADDRESS": {
                "value": "0xFCFFFFFF"
              },
              "PCW_QSPI_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_QSPI_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_QSPI_PERIPHERAL_FREQMHZ": {
                "value": "125"
              },
              "PCW_QSPI_QSPI_IO": {
                "value": "MIO 1 .. 6"
              },
              "PCW_SD0_GRP_CD_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_GRP_CD_IO": {
                "value": "MIO 46"
              },
              "PCW_SD0_GRP_POW_ENABLE": {
                "value": "0"
              },
              "PCW_SD0_GRP_WP_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_GRP_WP_IO": {
                "value": "MIO 47"
              },
              "PCW_SD0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_SD0_IO": {
                "value": "MIO 40 .. 45"
              },
              "PCW_SD1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_SDIO_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_SDIO_PERIPHERAL_FREQMHZ": {
                "value": "100"
              },
              "PCW_SDIO_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_SINGLE_QSPI_DATA_MODE": {
                "value": "x4"
              },
              "PCW_SMC_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_SMC_PERIPHERAL_VALID": {
                "value": "0"
              },
              "PCW_SPI0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_SPI0_SPI0_IO": {
                "value": "EMIO"
              },
              "PCW_SPI1_GRP_SS1_ENABLE": {
                "value": "0"
              },
              "PCW_SPI1_GRP_SS2_ENABLE": {
                "value": "0"
              },
              "PCW_SPI1_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_SPI1_SPI1_IO": {
                "value": "MIO 10 .. 15"
              },
              "PCW_SPI_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_SPI_PERIPHERAL_FREQMHZ": {
                "value": "166.666666"
              },
              "PCW_SPI_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_S_AXI_HP0_DATA_WIDTH": {
                "value": "64"
              },
              "PCW_S_AXI_HP1_DATA_WIDTH": {
                "value": "64"
              },
              "PCW_S_AXI_HP2_DATA_WIDTH": {
                "value": "64"
              },
              "PCW_S_AXI_HP3_DATA_WIDTH": {
                "value": "64"
              },
              "PCW_TPIU_PERIPHERAL_CLKSRC": {
                "value": "External"
              },
              "PCW_TRACE_INTERNAL_WIDTH": {
                "value": "2"
              },
              "PCW_TRACE_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_TTC0_TTC0_IO": {
                "value": "EMIO"
              },
              "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_TTC_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_UART0_BAUD_RATE": {
                "value": "115200"
              },
              "PCW_UART0_GRP_FULL_ENABLE": {
                "value": "0"
              },
              "PCW_UART0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_UART0_UART0_IO": {
                "value": "MIO 14 .. 15"
              },
              "PCW_UART1_BAUD_RATE": {
                "value": "115200"
              },
              "PCW_UART1_GRP_FULL_ENABLE": {
                "value": "0"
              },
              "PCW_UART1_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_UART1_UART1_IO": {
                "value": "MIO 8 .. 9"
              },
              "PCW_UART_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_UART_PERIPHERAL_FREQMHZ": {
                "value": "100"
              },
              "PCW_UART_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
                "value": "533.333374"
              },
              "PCW_UIPARAM_DDR_ADV_ENABLE": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_AL": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_BL": {
                "value": "8"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY0": {
                "value": "0.25"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY1": {
                "value": "0.25"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY2": {
                "value": "0.25"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY3": {
                "value": "0.25"
              },
              "PCW_UIPARAM_DDR_BUS_WIDTH": {
                "value": "16 Bit"
              },
              "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
                "value": "54.563"
              },
              "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
                "value": "54.563"
              },
              "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
                "value": "54.563"
              },
              "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
                "value": "54.563"
              },
              "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
                "value": "101.239"
              },
              "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
                "value": "79.5025"
              },
              "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
                "value": "60.536"
              },
              "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
                "value": "71.7715"
              },
              "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
                "value": "0.0"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
                "value": "0.0"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
                "value": "0.0"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
                "value": "0.0"
              },
              "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
                "value": "104.5365"
              },
              "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
                "value": "70.676"
              },
              "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
                "value": "59.1615"
              },
              "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
                "value": "81.319"
              },
              "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_ECC": {
                "value": "Disabled"
              },
              "PCW_UIPARAM_DDR_ENABLE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_FREQ_MHZ": {
                "value": "533.333333"
              },
              "PCW_UIPARAM_DDR_HIGH_TEMP": {
                "value": "Normal (0-85)"
              },
              "PCW_UIPARAM_DDR_MEMORY_TYPE": {
                "value": "DDR 3"
              },
              "PCW_UIPARAM_DDR_PARTNO": {
                "value": "MT41J256M16 RE-125"
              },
              "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
                "value": "0"
              },
              "PCW_USB0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_USB0_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_USB0_RESET_IO": {
                "value": "MIO 48"
              },
              "PCW_USB0_USB0_IO": {
                "value": "MIO 28 .. 39"
              },
              "PCW_USB1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_USB_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_USB_RESET_POLARITY": {
                "value": "Active Low"
              },
              "PCW_USB_RESET_SELECT": {
                "value": "Share reset pin"
              },
              "PCW_USE_AXI_NONSECURE": {
                "value": "0"
              },
              "PCW_USE_CROSS_TRIGGER": {
                "value": "0"
              },
              "PCW_USE_S_AXI_HP0": {
                "value": "1"
              },
              "PCW_WDT_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_WDT_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_WDT_PERIPHERAL_ENABLE": {
                "value": "0"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32"
                }
              },
              "interface_ports": {
                "M_AXI_GP0": {
                  "mode": "Master",
                  "address_space_ref": "Data",
                  "base_address": {
                    "minimum": "0x40000000",
                    "maximum": "0x7FFFFFFF"
                  }
                },
                "S_AXI_HP0": {
                  "mode": "Slave",
                  "memory_map_ref": "S_AXI_HP0"
                }
              }
            }
          },
          "rst_ps7_0_125M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "system_rst_ps7_0_125M_0"
          },
          "ps7_0_axi_periph": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "system_ps7_0_axi_periph_0",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "system_auto_pc_0",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI3"
                      }
                    },
                    "addressing": {
                      "interface_ports": {
                        "S_AXI": {
                          "mode": "Slave",
                          "bridges": [
                            "M_AXI"
                          ]
                        }
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M00_AXI",
                  "s00_couplers/M_AXI"
                ]
              },
              "ps7_0_axi_periph_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "ps7_0_axi_periph_ACLK_net": {
                "ports": [
                  "M00_ACLK",
                  "s00_couplers/M_ACLK"
                ]
              },
              "ps7_0_axi_periph_ARESETN_net": {
                "ports": [
                  "M00_ARESETN",
                  "s00_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              }
            }
          },
          "axi_cfg_register_0": {
            "vlnv": "pavel-demin:user:axi_cfg_register:1.0",
            "xci_name": "system_axi_cfg_register_0_0"
          }
        },
        "interface_nets": {
          "processing_system7_0_M_AXI_GP0": {
            "interface_ports": [
              "processing_system7_0/M_AXI_GP0",
              "ps7_0_axi_periph/S00_AXI"
            ]
          },
          "processing_system7_0_DDR": {
            "interface_ports": [
              "DDR",
              "processing_system7_0/DDR"
            ]
          },
          "ps7_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "ps7_0_axi_periph/M00_AXI",
              "axi_cfg_register_0/S_AXI"
            ]
          },
          "processing_system7_0_FIXED_IO": {
            "interface_ports": [
              "FIXED_IO",
              "processing_system7_0/FIXED_IO"
            ]
          }
        },
        "nets": {
          "processing_system7_0_FCLK_RESET0_N": {
            "ports": [
              "processing_system7_0/FCLK_RESET0_N",
              "rst_ps7_0_125M/ext_reset_in"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "processing_system7_0/FCLK_CLK0",
              "processing_system7_0/S_AXI_HP0_ACLK",
              "ps7_0_axi_periph/S00_ACLK",
              "rst_ps7_0_125M/slowest_sync_clk",
              "ps7_0_axi_periph/M00_ACLK",
              "ps7_0_axi_periph/ACLK",
              "processing_system7_0/M_AXI_GP0_ACLK",
              "axi_cfg_register_0/aclk"
            ]
          },
          "rst_ps7_0_125M_peripheral_aresetn": {
            "ports": [
              "rst_ps7_0_125M/peripheral_aresetn",
              "ps7_0_axi_periph/S00_ARESETN",
              "ps7_0_axi_periph/M00_ARESETN",
              "ps7_0_axi_periph/ARESETN",
              "axi_cfg_register_0/aresetn"
            ]
          },
          "axi_cfg_register_0_cfg_data": {
            "ports": [
              "axi_cfg_register_0/cfg_data",
              "cfg_data"
            ]
          }
        }
      },
      "AWGN": {
        "ports": {
          "clk_i": {
            "direction": "I"
          },
          "gain": {
            "direction": "I",
            "left": "1023",
            "right": "0"
          },
          "output_o": {
            "direction": "O",
            "left": "68",
            "right": "0"
          }
        },
        "components": {
          "addressSelector": {
            "ports": {
              "clk_i": {
                "direction": "I"
              },
              "address_o": {
                "direction": "O",
                "left": "6",
                "right": "0"
              },
              "randomNumber": {
                "direction": "O",
                "left": "0",
                "right": "7"
              },
              "randomNumber1": {
                "direction": "O"
              },
              "reset": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "LF_LFSR_1bit_0": {
                "vlnv": "xilinx.com:module_ref:LF_LFSR_1bit:1.0",
                "xci_name": "system_LF_LFSR_1bit_0_4",
                "parameters": {
                  "seed": {
                    "value": "0b0010010001110011000000111111101010000000010110111010000101010011"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "LF_LFSR_1bit",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk_i": {
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "PHASE": {
                        "value": "0.000",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "randomNumber": {
                    "direction": "O"
                  }
                }
              },
              "LF_LFSR_8bit_0": {
                "vlnv": "xilinx.com:module_ref:LF_LFSR_8bit:1.0",
                "xci_name": "system_LF_LFSR_8bit_0_4",
                "parameters": {
                  "seed": {
                    "value": "0b1011000011101000001001000000010001100111010010100010010101100000"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "LF_LFSR_8bit",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk_i": {
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "PHASE": {
                        "value": "0.000",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "randomNumber": {
                    "direction": "O",
                    "left": "0",
                    "right": "7"
                  }
                }
              },
              "LF_LFSR_4bit_0": {
                "vlnv": "xilinx.com:module_ref:LF_LFSR_4bit:1.0",
                "xci_name": "system_LF_LFSR_4bit_0_8",
                "parameters": {
                  "seed": {
                    "value": "0b1001000101000000111110010000111010010000111110000001010111000011"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "LF_LFSR_4bit",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk_i": {
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "PHASE": {
                        "value": "0.000",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "enable_o": {
                    "direction": "O"
                  },
                  "randomNumber": {
                    "direction": "O",
                    "left": "0",
                    "right": "3"
                  }
                }
              },
              "LF_LFSR_4bit_1": {
                "vlnv": "xilinx.com:module_ref:LF_LFSR_4bit:1.0",
                "xci_name": "system_LF_LFSR_4bit_1_3",
                "parameters": {
                  "seed": {
                    "value": "0b1100100000010011010001111110100011101001111101110001010101010110"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "LF_LFSR_4bit",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk_i": {
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "PHASE": {
                        "value": "0.000",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "enable_o": {
                    "direction": "O"
                  },
                  "randomNumber": {
                    "direction": "O",
                    "left": "0",
                    "right": "3"
                  }
                }
              },
              "LF_LFSR_4bit_2": {
                "vlnv": "xilinx.com:module_ref:LF_LFSR_4bit:1.0",
                "xci_name": "system_LF_LFSR_4bit_2_3",
                "parameters": {
                  "seed": {
                    "value": "0b1010000010110111011010100101101111001011010010010101111100011100"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "LF_LFSR_4bit",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk_i": {
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "PHASE": {
                        "value": "0.000",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "enable_o": {
                    "direction": "O"
                  },
                  "randomNumber": {
                    "direction": "O",
                    "left": "0",
                    "right": "3"
                  }
                }
              },
              "LF_LFSR_4bit_3": {
                "vlnv": "xilinx.com:module_ref:LF_LFSR_4bit:1.0",
                "xci_name": "system_LF_LFSR_4bit_3_3",
                "parameters": {
                  "seed": {
                    "value": "0b1100110001100010010110011100010111111110111111011000011110011100"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "LF_LFSR_4bit",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk_i": {
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "PHASE": {
                        "value": "0.000",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "enable_o": {
                    "direction": "O"
                  },
                  "randomNumber": {
                    "direction": "O",
                    "left": "0",
                    "right": "3"
                  }
                }
              },
              "addressSelector_0": {
                "vlnv": "xilinx.com:module_ref:addressSelector:1.0",
                "xci_name": "system_addressSelector_0_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "addressSelector",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk_i": {
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "PHASE": {
                        "value": "0.000",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "enable_i": {
                    "direction": "I"
                  },
                  "LFSR_0": {
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "LFSR_1": {
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "LFSR_2": {
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "LFSR_3": {
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "address_o": {
                    "direction": "O",
                    "left": "6",
                    "right": "0"
                  }
                }
              },
              "util_reduced_logic_0": {
                "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
                "xci_name": "system_util_reduced_logic_0_0",
                "parameters": {
                  "C_SIZE": {
                    "value": "4"
                  }
                }
              },
              "xlconcat_0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "system_xlconcat_0_1",
                "parameters": {
                  "NUM_PORTS": {
                    "value": "4"
                  }
                }
              }
            },
            "nets": {
              "clk_i_1": {
                "ports": [
                  "clk_i",
                  "LF_LFSR_8bit_0/clk_i",
                  "LF_LFSR_1bit_0/clk_i",
                  "LF_LFSR_4bit_0/clk_i",
                  "LF_LFSR_4bit_1/clk_i",
                  "LF_LFSR_4bit_2/clk_i",
                  "LF_LFSR_4bit_3/clk_i",
                  "addressSelector_0/clk_i"
                ]
              },
              "LF_LFSR_4bit_0_randomNumber": {
                "ports": [
                  "LF_LFSR_4bit_0/randomNumber",
                  "addressSelector_0/LFSR_0"
                ]
              },
              "LF_LFSR_4bit_1_randomNumber": {
                "ports": [
                  "LF_LFSR_4bit_1/randomNumber",
                  "addressSelector_0/LFSR_1"
                ]
              },
              "LF_LFSR_4bit_2_randomNumber": {
                "ports": [
                  "LF_LFSR_4bit_2/randomNumber",
                  "addressSelector_0/LFSR_2"
                ]
              },
              "LF_LFSR_4bit_3_randomNumber": {
                "ports": [
                  "LF_LFSR_4bit_3/randomNumber",
                  "addressSelector_0/LFSR_3"
                ]
              },
              "addressSelector_0_address_o": {
                "ports": [
                  "addressSelector_0/address_o",
                  "address_o"
                ]
              },
              "LF_LFSR_8bit_0_randomNumber": {
                "ports": [
                  "LF_LFSR_8bit_0/randomNumber",
                  "randomNumber"
                ]
              },
              "LF_LFSR_1bit_0_randomNumber": {
                "ports": [
                  "LF_LFSR_1bit_0/randomNumber",
                  "randomNumber1"
                ]
              },
              "reset_1": {
                "ports": [
                  "reset",
                  "LF_LFSR_8bit_0/reset",
                  "LF_LFSR_1bit_0/reset",
                  "LF_LFSR_4bit_0/reset",
                  "LF_LFSR_4bit_1/reset",
                  "LF_LFSR_4bit_2/reset",
                  "LF_LFSR_4bit_3/reset"
                ]
              },
              "LF_LFSR_4bit_0_enable_o": {
                "ports": [
                  "LF_LFSR_4bit_0/enable_o",
                  "xlconcat_0/In0"
                ]
              },
              "LF_LFSR_4bit_1_enable_o": {
                "ports": [
                  "LF_LFSR_4bit_1/enable_o",
                  "xlconcat_0/In1"
                ]
              },
              "LF_LFSR_4bit_3_enable_o": {
                "ports": [
                  "LF_LFSR_4bit_3/enable_o",
                  "xlconcat_0/In2"
                ]
              },
              "LF_LFSR_4bit_2_enable_o": {
                "ports": [
                  "LF_LFSR_4bit_2/enable_o",
                  "xlconcat_0/In3"
                ]
              },
              "xlconcat_0_dout": {
                "ports": [
                  "xlconcat_0/dout",
                  "util_reduced_logic_0/Op1"
                ]
              },
              "util_reduced_logic_0_Res": {
                "ports": [
                  "util_reduced_logic_0/Res",
                  "addressSelector_0/enable_i"
                ]
              }
            }
          },
          "ROM_gValues_0": {
            "vlnv": "xilinx.com:module_ref:ROM_gValues:1.0",
            "xci_name": "system_ROM_gValues_0_4",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ROM_gValues",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk_i": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "address_0": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "address_1": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "address_2": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "address_3": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "readOut_0": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "readOut_1": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "readOut_2": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "readOut_3": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "addressSelector_1": {
            "ports": {
              "clk_i": {
                "direction": "I"
              },
              "address_o": {
                "direction": "O",
                "left": "6",
                "right": "0"
              },
              "randomNumber": {
                "direction": "O",
                "left": "0",
                "right": "7"
              },
              "randomNumber1": {
                "direction": "O"
              },
              "reset": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "LF_LFSR_1bit_0": {
                "vlnv": "xilinx.com:module_ref:LF_LFSR_1bit:1.0",
                "xci_name": "system_LF_LFSR_1bit_0_5",
                "parameters": {
                  "seed": {
                    "value": "0b0100101001010010101101001010110100101100011100101000100011001100"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "LF_LFSR_1bit",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk_i": {
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "PHASE": {
                        "value": "0.000",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "randomNumber": {
                    "direction": "O"
                  }
                }
              },
              "LF_LFSR_8bit_0": {
                "vlnv": "xilinx.com:module_ref:LF_LFSR_8bit:1.0",
                "xci_name": "system_LF_LFSR_8bit_0_5",
                "parameters": {
                  "seed": {
                    "value": "0b0110001010011111001001110100111110000100000011101010110110011101"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "LF_LFSR_8bit",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk_i": {
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "PHASE": {
                        "value": "0.000",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "randomNumber": {
                    "direction": "O",
                    "left": "0",
                    "right": "7"
                  }
                }
              },
              "LF_LFSR_4bit_0": {
                "vlnv": "xilinx.com:module_ref:LF_LFSR_4bit:1.0",
                "xci_name": "system_LF_LFSR_4bit_0_9",
                "parameters": {
                  "seed": {
                    "value": "0b1101001111100110110101001001110010111001001111010110010100010101"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "LF_LFSR_4bit",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk_i": {
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "PHASE": {
                        "value": "0.000",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "enable_o": {
                    "direction": "O"
                  },
                  "randomNumber": {
                    "direction": "O",
                    "left": "0",
                    "right": "3"
                  }
                }
              },
              "LF_LFSR_4bit_1": {
                "vlnv": "xilinx.com:module_ref:LF_LFSR_4bit:1.0",
                "xci_name": "system_LF_LFSR_4bit_1_4",
                "parameters": {
                  "seed": {
                    "value": "0b1110111110000011011101001111100100110000011111011100110010110101"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "LF_LFSR_4bit",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk_i": {
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "PHASE": {
                        "value": "0.000",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "enable_o": {
                    "direction": "O"
                  },
                  "randomNumber": {
                    "direction": "O",
                    "left": "0",
                    "right": "3"
                  }
                }
              },
              "LF_LFSR_4bit_2": {
                "vlnv": "xilinx.com:module_ref:LF_LFSR_4bit:1.0",
                "xci_name": "system_LF_LFSR_4bit_2_4",
                "parameters": {
                  "seed": {
                    "value": "0b1010110100010110011000001010101101000010100011110010111110010101"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "LF_LFSR_4bit",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk_i": {
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "PHASE": {
                        "value": "0.000",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "enable_o": {
                    "direction": "O"
                  },
                  "randomNumber": {
                    "direction": "O",
                    "left": "0",
                    "right": "3"
                  }
                }
              },
              "LF_LFSR_4bit_3": {
                "vlnv": "xilinx.com:module_ref:LF_LFSR_4bit:1.0",
                "xci_name": "system_LF_LFSR_4bit_3_4",
                "parameters": {
                  "seed": {
                    "value": "0b1100010010000000111000101001011011001100101100010101000011010011"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "LF_LFSR_4bit",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk_i": {
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "PHASE": {
                        "value": "0.000",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "enable_o": {
                    "direction": "O"
                  },
                  "randomNumber": {
                    "direction": "O",
                    "left": "0",
                    "right": "3"
                  }
                }
              },
              "addressSelector_0": {
                "vlnv": "xilinx.com:module_ref:addressSelector:1.0",
                "xci_name": "system_addressSelector_0_1",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "addressSelector",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk_i": {
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "PHASE": {
                        "value": "0.000",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "enable_i": {
                    "direction": "I"
                  },
                  "LFSR_0": {
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "LFSR_1": {
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "LFSR_2": {
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "LFSR_3": {
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "address_o": {
                    "direction": "O",
                    "left": "6",
                    "right": "0"
                  }
                }
              },
              "xlconcat_0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "system_xlconcat_0_2",
                "parameters": {
                  "NUM_PORTS": {
                    "value": "4"
                  }
                }
              },
              "util_reduced_logic_0": {
                "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
                "xci_name": "system_util_reduced_logic_0_1",
                "parameters": {
                  "C_SIZE": {
                    "value": "4"
                  }
                }
              }
            },
            "nets": {
              "clk_i_1": {
                "ports": [
                  "clk_i",
                  "LF_LFSR_8bit_0/clk_i",
                  "LF_LFSR_1bit_0/clk_i",
                  "LF_LFSR_4bit_0/clk_i",
                  "LF_LFSR_4bit_1/clk_i",
                  "LF_LFSR_4bit_2/clk_i",
                  "LF_LFSR_4bit_3/clk_i",
                  "addressSelector_0/clk_i"
                ]
              },
              "LF_LFSR_4bit_0_randomNumber": {
                "ports": [
                  "LF_LFSR_4bit_0/randomNumber",
                  "addressSelector_0/LFSR_0"
                ]
              },
              "LF_LFSR_4bit_1_randomNumber": {
                "ports": [
                  "LF_LFSR_4bit_1/randomNumber",
                  "addressSelector_0/LFSR_1"
                ]
              },
              "LF_LFSR_4bit_2_randomNumber": {
                "ports": [
                  "LF_LFSR_4bit_2/randomNumber",
                  "addressSelector_0/LFSR_2"
                ]
              },
              "LF_LFSR_4bit_3_randomNumber": {
                "ports": [
                  "LF_LFSR_4bit_3/randomNumber",
                  "addressSelector_0/LFSR_3"
                ]
              },
              "addressSelector_0_address_o": {
                "ports": [
                  "addressSelector_0/address_o",
                  "address_o"
                ]
              },
              "LF_LFSR_8bit_0_randomNumber": {
                "ports": [
                  "LF_LFSR_8bit_0/randomNumber",
                  "randomNumber"
                ]
              },
              "LF_LFSR_1bit_0_randomNumber": {
                "ports": [
                  "LF_LFSR_1bit_0/randomNumber",
                  "randomNumber1"
                ]
              },
              "reset_1": {
                "ports": [
                  "reset",
                  "LF_LFSR_8bit_0/reset",
                  "LF_LFSR_1bit_0/reset",
                  "LF_LFSR_4bit_0/reset",
                  "LF_LFSR_4bit_1/reset",
                  "LF_LFSR_4bit_2/reset",
                  "LF_LFSR_4bit_3/reset"
                ]
              },
              "LF_LFSR_4bit_0_enable_o": {
                "ports": [
                  "LF_LFSR_4bit_0/enable_o",
                  "xlconcat_0/In0"
                ]
              },
              "LF_LFSR_4bit_1_enable_o": {
                "ports": [
                  "LF_LFSR_4bit_1/enable_o",
                  "xlconcat_0/In1"
                ]
              },
              "LF_LFSR_4bit_3_enable_o": {
                "ports": [
                  "LF_LFSR_4bit_3/enable_o",
                  "xlconcat_0/In2"
                ]
              },
              "LF_LFSR_4bit_2_enable_o": {
                "ports": [
                  "LF_LFSR_4bit_2/enable_o",
                  "xlconcat_0/In3"
                ]
              },
              "xlconcat_0_dout": {
                "ports": [
                  "xlconcat_0/dout",
                  "util_reduced_logic_0/Op1"
                ]
              },
              "util_reduced_logic_0_Res": {
                "ports": [
                  "util_reduced_logic_0/Res",
                  "addressSelector_0/enable_i"
                ]
              }
            }
          },
          "addressSelector_2": {
            "ports": {
              "clk_i": {
                "direction": "I"
              },
              "address_o": {
                "direction": "O",
                "left": "6",
                "right": "0"
              },
              "randomNumber": {
                "direction": "O",
                "left": "0",
                "right": "7"
              },
              "randomNumber1": {
                "direction": "O"
              },
              "reset": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "LF_LFSR_1bit_0": {
                "vlnv": "xilinx.com:module_ref:LF_LFSR_1bit:1.0",
                "xci_name": "system_LF_LFSR_1bit_0_6",
                "parameters": {
                  "seed": {
                    "value": "0b0010001001110111011000110111010010101000110100011000110111110000"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "LF_LFSR_1bit",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk_i": {
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "PHASE": {
                        "value": "0.000",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "randomNumber": {
                    "direction": "O"
                  }
                }
              },
              "LF_LFSR_8bit_0": {
                "vlnv": "xilinx.com:module_ref:LF_LFSR_8bit:1.0",
                "xci_name": "system_LF_LFSR_8bit_0_6",
                "parameters": {
                  "seed": {
                    "value": "0b0111101010001000101101111101100000000010000101011101010110110101"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "LF_LFSR_8bit",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk_i": {
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "PHASE": {
                        "value": "0.000",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "randomNumber": {
                    "direction": "O",
                    "left": "0",
                    "right": "7"
                  }
                }
              },
              "LF_LFSR_4bit_0": {
                "vlnv": "xilinx.com:module_ref:LF_LFSR_4bit:1.0",
                "xci_name": "system_LF_LFSR_4bit_0_10",
                "parameters": {
                  "seed": {
                    "value": "0b1010000001110100000001001111000100010111111111100010010001000111"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "LF_LFSR_4bit",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk_i": {
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "PHASE": {
                        "value": "0.000",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "enable_o": {
                    "direction": "O"
                  },
                  "randomNumber": {
                    "direction": "O",
                    "left": "0",
                    "right": "3"
                  }
                }
              },
              "LF_LFSR_4bit_1": {
                "vlnv": "xilinx.com:module_ref:LF_LFSR_4bit:1.0",
                "xci_name": "system_LF_LFSR_4bit_1_5",
                "parameters": {
                  "seed": {
                    "value": "0b1011000110011000100111000000010010011001100000110101010111101111"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "LF_LFSR_4bit",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk_i": {
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "PHASE": {
                        "value": "0.000",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "enable_o": {
                    "direction": "O"
                  },
                  "randomNumber": {
                    "direction": "O",
                    "left": "0",
                    "right": "3"
                  }
                }
              },
              "LF_LFSR_4bit_2": {
                "vlnv": "xilinx.com:module_ref:LF_LFSR_4bit:1.0",
                "xci_name": "system_LF_LFSR_4bit_2_5",
                "parameters": {
                  "seed": {
                    "value": "0b0011110110110010101000010101111000001100110110011011101100101010"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "LF_LFSR_4bit",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk_i": {
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "PHASE": {
                        "value": "0.000",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "enable_o": {
                    "direction": "O"
                  },
                  "randomNumber": {
                    "direction": "O",
                    "left": "0",
                    "right": "3"
                  }
                }
              },
              "LF_LFSR_4bit_3": {
                "vlnv": "xilinx.com:module_ref:LF_LFSR_4bit:1.0",
                "xci_name": "system_LF_LFSR_4bit_3_5",
                "parameters": {
                  "seed": {
                    "value": "0b0001101010110001100110101110110101100000010100111011100111010110"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "LF_LFSR_4bit",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk_i": {
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "PHASE": {
                        "value": "0.000",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "enable_o": {
                    "direction": "O"
                  },
                  "randomNumber": {
                    "direction": "O",
                    "left": "0",
                    "right": "3"
                  }
                }
              },
              "addressSelector_0": {
                "vlnv": "xilinx.com:module_ref:addressSelector:1.0",
                "xci_name": "system_addressSelector_0_2",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "addressSelector",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk_i": {
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "PHASE": {
                        "value": "0.000",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "enable_i": {
                    "direction": "I"
                  },
                  "LFSR_0": {
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "LFSR_1": {
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "LFSR_2": {
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "LFSR_3": {
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "address_o": {
                    "direction": "O",
                    "left": "6",
                    "right": "0"
                  }
                }
              },
              "xlconcat_0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "system_xlconcat_0_3",
                "parameters": {
                  "NUM_PORTS": {
                    "value": "4"
                  }
                }
              },
              "util_reduced_logic_0": {
                "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
                "xci_name": "system_util_reduced_logic_0_2",
                "parameters": {
                  "C_SIZE": {
                    "value": "4"
                  }
                }
              }
            },
            "nets": {
              "clk_i_1": {
                "ports": [
                  "clk_i",
                  "LF_LFSR_8bit_0/clk_i",
                  "LF_LFSR_1bit_0/clk_i",
                  "LF_LFSR_4bit_0/clk_i",
                  "LF_LFSR_4bit_1/clk_i",
                  "LF_LFSR_4bit_2/clk_i",
                  "LF_LFSR_4bit_3/clk_i",
                  "addressSelector_0/clk_i"
                ]
              },
              "LF_LFSR_4bit_0_randomNumber": {
                "ports": [
                  "LF_LFSR_4bit_0/randomNumber",
                  "addressSelector_0/LFSR_0"
                ]
              },
              "LF_LFSR_4bit_1_randomNumber": {
                "ports": [
                  "LF_LFSR_4bit_1/randomNumber",
                  "addressSelector_0/LFSR_1"
                ]
              },
              "LF_LFSR_4bit_2_randomNumber": {
                "ports": [
                  "LF_LFSR_4bit_2/randomNumber",
                  "addressSelector_0/LFSR_2"
                ]
              },
              "LF_LFSR_4bit_3_randomNumber": {
                "ports": [
                  "LF_LFSR_4bit_3/randomNumber",
                  "addressSelector_0/LFSR_3"
                ]
              },
              "addressSelector_0_address_o": {
                "ports": [
                  "addressSelector_0/address_o",
                  "address_o"
                ]
              },
              "LF_LFSR_8bit_0_randomNumber": {
                "ports": [
                  "LF_LFSR_8bit_0/randomNumber",
                  "randomNumber"
                ]
              },
              "LF_LFSR_1bit_0_randomNumber": {
                "ports": [
                  "LF_LFSR_1bit_0/randomNumber",
                  "randomNumber1"
                ]
              },
              "reset_1": {
                "ports": [
                  "reset",
                  "LF_LFSR_8bit_0/reset",
                  "LF_LFSR_1bit_0/reset",
                  "LF_LFSR_4bit_0/reset",
                  "LF_LFSR_4bit_1/reset",
                  "LF_LFSR_4bit_2/reset",
                  "LF_LFSR_4bit_3/reset"
                ]
              },
              "LF_LFSR_4bit_0_enable_o": {
                "ports": [
                  "LF_LFSR_4bit_0/enable_o",
                  "xlconcat_0/In0"
                ]
              },
              "LF_LFSR_4bit_1_enable_o": {
                "ports": [
                  "LF_LFSR_4bit_1/enable_o",
                  "xlconcat_0/In1"
                ]
              },
              "LF_LFSR_4bit_3_enable_o": {
                "ports": [
                  "LF_LFSR_4bit_3/enable_o",
                  "xlconcat_0/In2"
                ]
              },
              "LF_LFSR_4bit_2_enable_o": {
                "ports": [
                  "LF_LFSR_4bit_2/enable_o",
                  "xlconcat_0/In3"
                ]
              },
              "xlconcat_0_dout": {
                "ports": [
                  "xlconcat_0/dout",
                  "util_reduced_logic_0/Op1"
                ]
              },
              "util_reduced_logic_0_Res": {
                "ports": [
                  "util_reduced_logic_0/Res",
                  "addressSelector_0/enable_i"
                ]
              }
            }
          },
          "addressSelector_3": {
            "ports": {
              "clk_i": {
                "direction": "I"
              },
              "address_o": {
                "direction": "O",
                "left": "6",
                "right": "0"
              },
              "randomNumber": {
                "direction": "O",
                "left": "0",
                "right": "7"
              },
              "randomNumber1": {
                "direction": "O"
              },
              "reset": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "LF_LFSR_1bit_0": {
                "vlnv": "xilinx.com:module_ref:LF_LFSR_1bit:1.0",
                "xci_name": "system_LF_LFSR_1bit_0_7",
                "parameters": {
                  "seed": {
                    "value": "0b0000011000101110001100010110010100100001100011101000011111000111"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "LF_LFSR_1bit",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk_i": {
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "PHASE": {
                        "value": "0.000",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "randomNumber": {
                    "direction": "O"
                  }
                }
              },
              "LF_LFSR_8bit_0": {
                "vlnv": "xilinx.com:module_ref:LF_LFSR_8bit:1.0",
                "xci_name": "system_LF_LFSR_8bit_0_7",
                "parameters": {
                  "seed": {
                    "value": "0b1101100100110100111000100101010000111010011010100010111000000010"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "LF_LFSR_8bit",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk_i": {
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "PHASE": {
                        "value": "0.000",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "randomNumber": {
                    "direction": "O",
                    "left": "0",
                    "right": "7"
                  }
                }
              },
              "LF_LFSR_4bit_0": {
                "vlnv": "xilinx.com:module_ref:LF_LFSR_4bit:1.0",
                "xci_name": "system_LF_LFSR_4bit_0_11",
                "parameters": {
                  "seed": {
                    "value": "0b1110111110001100101001001011101010101001000001100011110001010000"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "LF_LFSR_4bit",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk_i": {
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "PHASE": {
                        "value": "0.000",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "enable_o": {
                    "direction": "O"
                  },
                  "randomNumber": {
                    "direction": "O",
                    "left": "0",
                    "right": "3"
                  }
                }
              },
              "LF_LFSR_4bit_1": {
                "vlnv": "xilinx.com:module_ref:LF_LFSR_4bit:1.0",
                "xci_name": "system_LF_LFSR_4bit_1_6",
                "parameters": {
                  "seed": {
                    "value": "0b0101100100101100001101001010111100111011111010011111110001111010"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "LF_LFSR_4bit",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk_i": {
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "PHASE": {
                        "value": "0.000",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "enable_o": {
                    "direction": "O"
                  },
                  "randomNumber": {
                    "direction": "O",
                    "left": "0",
                    "right": "3"
                  }
                }
              },
              "LF_LFSR_4bit_2": {
                "vlnv": "xilinx.com:module_ref:LF_LFSR_4bit:1.0",
                "xci_name": "system_LF_LFSR_4bit_2_6",
                "parameters": {
                  "seed": {
                    "value": "0b1110000010101100010111001100010011100111101010011110110011101010"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "LF_LFSR_4bit",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk_i": {
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "PHASE": {
                        "value": "0.000",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "enable_o": {
                    "direction": "O"
                  },
                  "randomNumber": {
                    "direction": "O",
                    "left": "0",
                    "right": "3"
                  }
                }
              },
              "LF_LFSR_4bit_3": {
                "vlnv": "xilinx.com:module_ref:LF_LFSR_4bit:1.0",
                "xci_name": "system_LF_LFSR_4bit_3_6",
                "parameters": {
                  "seed": {
                    "value": "0b0011110011011010101100011110100010101011001101111111000010001100"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "LF_LFSR_4bit",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk_i": {
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "PHASE": {
                        "value": "0.000",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "enable_o": {
                    "direction": "O"
                  },
                  "randomNumber": {
                    "direction": "O",
                    "left": "0",
                    "right": "3"
                  }
                }
              },
              "addressSelector_0": {
                "vlnv": "xilinx.com:module_ref:addressSelector:1.0",
                "xci_name": "system_addressSelector_0_3",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "addressSelector",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk_i": {
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "const_prop"
                      },
                      "PHASE": {
                        "value": "0.000",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "enable_i": {
                    "direction": "I"
                  },
                  "LFSR_0": {
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "LFSR_1": {
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "LFSR_2": {
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "LFSR_3": {
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "address_o": {
                    "direction": "O",
                    "left": "6",
                    "right": "0"
                  }
                }
              },
              "xlconcat_0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "system_xlconcat_0_4",
                "parameters": {
                  "NUM_PORTS": {
                    "value": "4"
                  }
                }
              },
              "util_reduced_logic_0": {
                "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
                "xci_name": "system_util_reduced_logic_0_3",
                "parameters": {
                  "C_SIZE": {
                    "value": "4"
                  }
                }
              }
            },
            "nets": {
              "LF_LFSR_4bit_0_randomNumber": {
                "ports": [
                  "LF_LFSR_4bit_0/randomNumber",
                  "addressSelector_0/LFSR_0"
                ]
              },
              "LF_LFSR_4bit_1_randomNumber": {
                "ports": [
                  "LF_LFSR_4bit_1/randomNumber",
                  "addressSelector_0/LFSR_1"
                ]
              },
              "LF_LFSR_4bit_2_randomNumber": {
                "ports": [
                  "LF_LFSR_4bit_2/randomNumber",
                  "addressSelector_0/LFSR_2"
                ]
              },
              "LF_LFSR_4bit_3_randomNumber": {
                "ports": [
                  "LF_LFSR_4bit_3/randomNumber",
                  "addressSelector_0/LFSR_3"
                ]
              },
              "addressSelector_0_address_o": {
                "ports": [
                  "addressSelector_0/address_o",
                  "address_o"
                ]
              },
              "LF_LFSR_8bit_0_randomNumber": {
                "ports": [
                  "LF_LFSR_8bit_0/randomNumber",
                  "randomNumber"
                ]
              },
              "LF_LFSR_1bit_0_randomNumber": {
                "ports": [
                  "LF_LFSR_1bit_0/randomNumber",
                  "randomNumber1"
                ]
              },
              "reset_1": {
                "ports": [
                  "reset",
                  "LF_LFSR_8bit_0/reset",
                  "LF_LFSR_1bit_0/reset",
                  "LF_LFSR_4bit_0/reset",
                  "LF_LFSR_4bit_1/reset",
                  "LF_LFSR_4bit_2/reset",
                  "LF_LFSR_4bit_3/reset"
                ]
              },
              "clk_i_1": {
                "ports": [
                  "clk_i",
                  "LF_LFSR_8bit_0/clk_i",
                  "LF_LFSR_1bit_0/clk_i",
                  "LF_LFSR_4bit_0/clk_i",
                  "LF_LFSR_4bit_1/clk_i",
                  "LF_LFSR_4bit_2/clk_i",
                  "LF_LFSR_4bit_3/clk_i",
                  "addressSelector_0/clk_i"
                ]
              },
              "LF_LFSR_4bit_0_enable_o": {
                "ports": [
                  "LF_LFSR_4bit_0/enable_o",
                  "xlconcat_0/In0"
                ]
              },
              "LF_LFSR_4bit_1_enable_o": {
                "ports": [
                  "LF_LFSR_4bit_1/enable_o",
                  "xlconcat_0/In1"
                ]
              },
              "LF_LFSR_4bit_3_enable_o": {
                "ports": [
                  "LF_LFSR_4bit_3/enable_o",
                  "xlconcat_0/In2"
                ]
              },
              "LF_LFSR_4bit_2_enable_o": {
                "ports": [
                  "LF_LFSR_4bit_2/enable_o",
                  "xlconcat_0/In3"
                ]
              },
              "xlconcat_0_dout": {
                "ports": [
                  "xlconcat_0/dout",
                  "util_reduced_logic_0/Op1"
                ]
              },
              "util_reduced_logic_0_Res": {
                "ports": [
                  "util_reduced_logic_0/Res",
                  "addressSelector_0/enable_i"
                ]
              }
            }
          },
          "ROM_fValues_0": {
            "vlnv": "xilinx.com:module_ref:ROM_fValues:1.0",
            "xci_name": "system_ROM_fValues_0_4",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ROM_fValues",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk_i": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "address_0": {
                "direction": "I",
                "left": "6",
                "right": "0"
              },
              "address_1": {
                "direction": "I",
                "left": "6",
                "right": "0"
              },
              "address_2": {
                "direction": "I",
                "left": "6",
                "right": "0"
              },
              "address_3": {
                "direction": "I",
                "left": "6",
                "right": "0"
              },
              "readOut_0": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "readOut_1": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "readOut_2": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "readOut_3": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "boxMullerMultiplier_0": {
            "vlnv": "xilinx.com:module_ref:boxMullerMultiplier:1.0",
            "xci_name": "system_boxMullerMultiplier_0_4",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "boxMullerMultiplier",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk_i": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "fValue": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "gValue": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "sign": {
                "direction": "I"
              },
              "output_o": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "boxMullerMultiplier_1": {
            "vlnv": "xilinx.com:module_ref:boxMullerMultiplier:1.0",
            "xci_name": "system_boxMullerMultiplier_0_5",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "boxMullerMultiplier",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk_i": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "fValue": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "gValue": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "sign": {
                "direction": "I"
              },
              "output_o": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "boxMullerMultiplier_2": {
            "vlnv": "xilinx.com:module_ref:boxMullerMultiplier:1.0",
            "xci_name": "system_boxMullerMultiplier_1_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "boxMullerMultiplier",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk_i": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "fValue": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "gValue": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "sign": {
                "direction": "I"
              },
              "output_o": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "boxMullerMultiplier_3": {
            "vlnv": "xilinx.com:module_ref:boxMullerMultiplier:1.0",
            "xci_name": "system_boxMullerMultiplier_2_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "boxMullerMultiplier",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk_i": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "fValue": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "gValue": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "sign": {
                "direction": "I"
              },
              "output_o": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "boxMullerAdder_0": {
            "vlnv": "xilinx.com:module_ref:boxMullerAdder:1.0",
            "xci_name": "system_boxMullerAdder_0_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "boxMullerAdder",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk_i": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "input_0": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "input_1": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "input_2": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "input_3": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "output_o": {
                "direction": "O",
                "left": "36",
                "right": "0"
              }
            }
          },
          "gainWhite": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_gainBrown_1",
            "parameters": {
              "DIN_FROM": {
                "value": "223"
              },
              "DIN_TO": {
                "value": "192"
              },
              "DIN_WIDTH": {
                "value": "1024"
              },
              "DOUT_WIDTH": {
                "value": "32"
              }
            }
          },
          "reset_AWGN": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "system_xlconstant_0_3",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "gainWhite_0": {
            "vlnv": "xilinx.com:module_ref:gainWhite:1.0",
            "xci_name": "system_gainWhite_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "gainWhite",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk_i": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "whiteInput": {
                "direction": "I",
                "left": "36",
                "right": "0"
              },
              "gain": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "output_o": {
                "direction": "O",
                "left": "68",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "clk_i_1": {
            "ports": [
              "clk_i",
              "addressSelector/clk_i",
              "ROM_gValues_0/clk_i",
              "addressSelector_1/clk_i",
              "addressSelector_2/clk_i",
              "addressSelector_3/clk_i",
              "ROM_fValues_0/clk_i",
              "boxMullerMultiplier_0/clk_i",
              "boxMullerMultiplier_1/clk_i",
              "boxMullerMultiplier_2/clk_i",
              "boxMullerMultiplier_3/clk_i",
              "boxMullerAdder_0/clk_i",
              "gainWhite_0/clk_i"
            ]
          },
          "addressSelector_address_o": {
            "ports": [
              "addressSelector/address_o",
              "ROM_fValues_0/address_0"
            ]
          },
          "addressSelector_randomNumber": {
            "ports": [
              "addressSelector/randomNumber",
              "ROM_gValues_0/address_0"
            ]
          },
          "ROM_fValues_0_readOut_0": {
            "ports": [
              "ROM_fValues_0/readOut_0",
              "boxMullerMultiplier_0/fValue"
            ]
          },
          "ROM_gValues_0_readOut_0": {
            "ports": [
              "ROM_gValues_0/readOut_0",
              "boxMullerMultiplier_0/gValue"
            ]
          },
          "addressSelector_randomNumber1": {
            "ports": [
              "addressSelector/randomNumber1",
              "boxMullerMultiplier_0/sign"
            ]
          },
          "addressSelector_1_address_o": {
            "ports": [
              "addressSelector_1/address_o",
              "ROM_fValues_0/address_1"
            ]
          },
          "addressSelector_1_randomNumber": {
            "ports": [
              "addressSelector_1/randomNumber",
              "ROM_gValues_0/address_1"
            ]
          },
          "addressSelector_1_randomNumber1": {
            "ports": [
              "addressSelector_1/randomNumber1",
              "boxMullerMultiplier_1/sign"
            ]
          },
          "ROM_fValues_0_readOut_1": {
            "ports": [
              "ROM_fValues_0/readOut_1",
              "boxMullerMultiplier_1/fValue"
            ]
          },
          "ROM_gValues_0_readOut_1": {
            "ports": [
              "ROM_gValues_0/readOut_1",
              "boxMullerMultiplier_1/gValue"
            ]
          },
          "addressSelector_2_address_o": {
            "ports": [
              "addressSelector_2/address_o",
              "ROM_fValues_0/address_2"
            ]
          },
          "addressSelector_2_randomNumber": {
            "ports": [
              "addressSelector_2/randomNumber",
              "ROM_gValues_0/address_2"
            ]
          },
          "addressSelector_2_randomNumber1": {
            "ports": [
              "addressSelector_2/randomNumber1",
              "boxMullerMultiplier_2/sign"
            ]
          },
          "ROM_gValues_0_readOut_2": {
            "ports": [
              "ROM_gValues_0/readOut_2",
              "boxMullerMultiplier_2/gValue"
            ]
          },
          "ROM_fValues_0_readOut_2": {
            "ports": [
              "ROM_fValues_0/readOut_2",
              "boxMullerMultiplier_2/fValue"
            ]
          },
          "addressSelector_3_address_o": {
            "ports": [
              "addressSelector_3/address_o",
              "ROM_fValues_0/address_3"
            ]
          },
          "addressSelector_3_randomNumber": {
            "ports": [
              "addressSelector_3/randomNumber",
              "ROM_gValues_0/address_3"
            ]
          },
          "addressSelector_3_randomNumber1": {
            "ports": [
              "addressSelector_3/randomNumber1",
              "boxMullerMultiplier_3/sign"
            ]
          },
          "ROM_fValues_0_readOut_3": {
            "ports": [
              "ROM_fValues_0/readOut_3",
              "boxMullerMultiplier_3/fValue"
            ]
          },
          "ROM_gValues_0_readOut_3": {
            "ports": [
              "ROM_gValues_0/readOut_3",
              "boxMullerMultiplier_3/gValue"
            ]
          },
          "boxMullerMultiplier_0_output_o": {
            "ports": [
              "boxMullerMultiplier_0/output_o",
              "boxMullerAdder_0/input_0"
            ]
          },
          "boxMullerMultiplier_2_output_o": {
            "ports": [
              "boxMullerMultiplier_2/output_o",
              "boxMullerAdder_0/input_1"
            ]
          },
          "boxMullerMultiplier_1_output_o": {
            "ports": [
              "boxMullerMultiplier_1/output_o",
              "boxMullerAdder_0/input_2"
            ]
          },
          "boxMullerMultiplier_3_output_o": {
            "ports": [
              "boxMullerMultiplier_3/output_o",
              "boxMullerAdder_0/input_3"
            ]
          },
          "xlconstant_1_dout": {
            "ports": [
              "reset_AWGN/dout",
              "addressSelector/reset",
              "addressSelector_3/reset",
              "addressSelector_2/reset",
              "addressSelector_1/reset"
            ]
          },
          "boxMullerAdder_0_output_o": {
            "ports": [
              "boxMullerAdder_0/output_o",
              "gainWhite_0/whiteInput"
            ]
          },
          "Din_1": {
            "ports": [
              "gain",
              "gainWhite/Din"
            ]
          },
          "gainWhite_Dout": {
            "ports": [
              "gainWhite/Dout",
              "gainWhite_0/gain"
            ]
          },
          "gainWhite_0_output_o": {
            "ports": [
              "gainWhite_0/output_o",
              "output_o"
            ]
          }
        }
      },
      "necessaryStuff": {
        "ports": {
          "daisy_p_i": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "daisy_n_i": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "daisy_p_o": {
            "type": "clk",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "daisy_n_o": {
            "type": "clk",
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        },
        "components": {
          "util_ds_buf_1": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
            "xci_name": "system_util_ds_buf_1_0",
            "parameters": {
              "C_SIZE": {
                "value": "2"
              }
            }
          },
          "util_ds_buf_2": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
            "xci_name": "system_util_ds_buf_2_0",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "OBUFDS"
              },
              "C_SIZE": {
                "value": "2"
              }
            }
          }
        },
        "nets": {
          "util_ds_buf_1_IBUF_OUT": {
            "ports": [
              "util_ds_buf_1/IBUF_OUT",
              "util_ds_buf_2/OBUF_IN"
            ]
          },
          "daisy_p_i_1": {
            "ports": [
              "daisy_p_i",
              "util_ds_buf_1/IBUF_DS_P"
            ]
          },
          "daisy_n_i_1": {
            "ports": [
              "daisy_n_i",
              "util_ds_buf_1/IBUF_DS_N"
            ]
          },
          "util_ds_buf_2_OBUF_DS_P": {
            "ports": [
              "util_ds_buf_2/OBUF_DS_P",
              "daisy_p_o"
            ]
          },
          "util_ds_buf_2_OBUF_DS_N": {
            "ports": [
              "util_ds_buf_2/OBUF_DS_N",
              "daisy_n_o"
            ]
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "system_xlconstant_0_4",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "14"
          }
        }
      },
      "biquadFilter": {
        "ports": {
          "clk_i": {
            "direction": "I"
          },
          "output_o": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "constants": {
            "direction": "I",
            "left": "1023",
            "right": "0"
          },
          "input_i": {
            "direction": "I",
            "left": "68",
            "right": "0"
          }
        },
        "components": {
          "decimator_0": {
            "vlnv": "xilinx.com:module_ref:decimator:1.0",
            "xci_name": "system_decimator_0_0",
            "parameters": {
              "clock_size": {
                "value": "3"
              },
              "input_size": {
                "value": "69"
              },
              "output_size": {
                "value": "69"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "decimator",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk_i": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "input_i": {
                "direction": "I",
                "left": "68",
                "right": "0"
              },
              "output_o": {
                "direction": "O",
                "left": "68",
                "right": "0"
              },
              "enable": {
                "direction": "O"
              },
              "clk_e": {
                "direction": "O"
              }
            }
          },
          "extract_constants": {
            "ports": {
              "constants": {
                "direction": "I",
                "left": "1023",
                "right": "0"
              },
              "Dout": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "Dout1": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "Dout2": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "Dout3": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "Dout4": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "Dout5": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "gain_a2": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_xlslice_0_7",
                "parameters": {
                  "DIN_FROM": {
                    "value": "95"
                  },
                  "DIN_TO": {
                    "value": "64"
                  },
                  "DIN_WIDTH": {
                    "value": "1024"
                  },
                  "DOUT_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "gain_b0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_xlslice_0_8",
                "parameters": {
                  "DIN_FROM": {
                    "value": "127"
                  },
                  "DIN_TO": {
                    "value": "96"
                  },
                  "DIN_WIDTH": {
                    "value": "1024"
                  },
                  "DOUT_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "gain_b1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_xlslice_0_9",
                "parameters": {
                  "DIN_FROM": {
                    "value": "159"
                  },
                  "DIN_TO": {
                    "value": "128"
                  },
                  "DIN_WIDTH": {
                    "value": "1024"
                  },
                  "DOUT_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "gain_b2": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_xlslice_0_10",
                "parameters": {
                  "DIN_FROM": {
                    "value": "191"
                  },
                  "DIN_TO": {
                    "value": "160"
                  },
                  "DIN_WIDTH": {
                    "value": "1024"
                  },
                  "DOUT_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "gain_a1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_xlslice_0_11",
                "parameters": {
                  "DIN_FROM": {
                    "value": "63"
                  },
                  "DIN_TO": {
                    "value": "32"
                  },
                  "DIN_WIDTH": {
                    "value": "1024"
                  },
                  "DOUT_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "enable": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "system_xlslice_0_12",
                "parameters": {
                  "DIN_WIDTH": {
                    "value": "1024"
                  }
                }
              }
            },
            "nets": {
              "Din_1": {
                "ports": [
                  "constants",
                  "gain_b2/Din",
                  "enable/Din",
                  "gain_a1/Din",
                  "gain_b1/Din",
                  "gain_b0/Din",
                  "gain_a2/Din"
                ]
              },
              "xlslice_0_Dout": {
                "ports": [
                  "gain_a2/Dout",
                  "Dout"
                ]
              },
              "xlslice_1_Dout": {
                "ports": [
                  "gain_b0/Dout",
                  "Dout1"
                ]
              },
              "xlslice_2_Dout": {
                "ports": [
                  "gain_b1/Dout",
                  "Dout2"
                ]
              },
              "xlslice_3_Dout": {
                "ports": [
                  "gain_b2/Dout",
                  "Dout3"
                ]
              },
              "xlslice_4_Dout": {
                "ports": [
                  "gain_a1/Dout",
                  "Dout4"
                ]
              },
              "xlslice_5_Dout": {
                "ports": [
                  "enable/Dout",
                  "Dout5"
                ]
              }
            }
          },
          "biquadFilter_0": {
            "vlnv": "xilinx.com:module_ref:biquadFilter:1.0",
            "xci_name": "system_biquadFilter_0_0",
            "parameters": {
              "in_left_radix": {
                "value": "24"
              },
              "in_right_radix": {
                "value": "45"
              },
              "out_left_radix": {
                "value": "1"
              },
              "out_right_radix": {
                "value": "13"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "biquadFilter",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk_i": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "PHASE": {
                    "value": "0.000",
                    "value_src": "default_prop"
                  }
                }
              },
              "enable": {
                "direction": "I"
              },
              "clkEnable": {
                "direction": "I"
              },
              "input_i": {
                "direction": "I",
                "left": "68",
                "right": "0"
              },
              "gain_a1": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "gain_a2": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "gain_b0": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "gain_b1": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "gain_b2": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "enable_out": {
                "direction": "O"
              },
              "output_o": {
                "direction": "O",
                "left": "13",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "decimator_0_enable": {
            "ports": [
              "decimator_0/enable",
              "biquadFilter_0/clkEnable"
            ]
          },
          "axis_red_pitaya_adc_0_adc_clk": {
            "ports": [
              "clk_i",
              "decimator_0/clk_i",
              "biquadFilter_0/clk_i"
            ]
          },
          "biquadFilter_0_output_o": {
            "ports": [
              "biquadFilter_0/output_o",
              "output_o"
            ]
          },
          "Din_1": {
            "ports": [
              "constants",
              "extract_constants/constants"
            ]
          },
          "xlslice_4_Dout": {
            "ports": [
              "extract_constants/Dout4",
              "biquadFilter_0/gain_a1"
            ]
          },
          "decimator_0_output_o": {
            "ports": [
              "decimator_0/output_o",
              "biquadFilter_0/input_i"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "extract_constants/Dout",
              "biquadFilter_0/gain_a2"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "extract_constants/Dout1",
              "biquadFilter_0/gain_b0"
            ]
          },
          "xlslice_2_Dout": {
            "ports": [
              "extract_constants/Dout2",
              "biquadFilter_0/gain_b1"
            ]
          },
          "xlslice_3_Dout": {
            "ports": [
              "extract_constants/Dout3",
              "biquadFilter_0/gain_b2"
            ]
          },
          "xlslice_5_Dout": {
            "ports": [
              "extract_constants/Dout5",
              "biquadFilter_0/enable"
            ]
          },
          "input_i_1": {
            "ports": [
              "input_i",
              "decimator_0/input_i"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "PS7/FIXED_IO"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "PS7/DDR"
        ]
      }
    },
    "nets": {
      "daisy_p_i_1": {
        "ports": [
          "daisy_p_i",
          "necessaryStuff/daisy_p_i"
        ]
      },
      "daisy_n_i_1": {
        "ports": [
          "daisy_n_i",
          "necessaryStuff/daisy_n_i"
        ]
      },
      "util_ds_buf_2_OBUF_DS_P": {
        "ports": [
          "necessaryStuff/daisy_p_o",
          "daisy_p_o"
        ]
      },
      "util_ds_buf_2_OBUF_DS_N": {
        "ports": [
          "necessaryStuff/daisy_n_o",
          "daisy_n_o"
        ]
      },
      "adc_clk_p_i_1": {
        "ports": [
          "adc_clk_p_i",
          "DataAcquisition/adc_clk_p_i"
        ]
      },
      "adc_clk_n_i_1": {
        "ports": [
          "adc_clk_n_i",
          "DataAcquisition/adc_clk_n_i"
        ]
      },
      "adc_dat_a_i_1": {
        "ports": [
          "adc_dat_a_i",
          "DataAcquisition/adc_dat_a_i"
        ]
      },
      "adc_dat_b_i_1": {
        "ports": [
          "adc_dat_b_i",
          "DataAcquisition/adc_dat_b_i"
        ]
      },
      "axis_red_pitaya_adc_0_adc_csn": {
        "ports": [
          "DataAcquisition/adc_csn_o",
          "adc_csn_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_clk": {
        "ports": [
          "SignalGenerator/dac_clk_o",
          "dac_clk_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_rst": {
        "ports": [
          "SignalGenerator/dac_rst_o",
          "dac_rst_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_sel": {
        "ports": [
          "SignalGenerator/dac_sel_o",
          "dac_sel_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_wrt": {
        "ports": [
          "SignalGenerator/dac_wrt_o",
          "dac_wrt_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_dat": {
        "ports": [
          "SignalGenerator/dac_dat_o",
          "dac_dat_o"
        ]
      },
      "DataAcquisition_M_AXIS_PORT1_tvalid": {
        "ports": [
          "DataAcquisition/M_AXIS_PORT1_tvalid",
          "SignalGenerator/s_axis_tvalid"
        ]
      },
      "axis_red_pitaya_adc_0_adc_clk": {
        "ports": [
          "DataAcquisition/adc_clk",
          "SignalGenerator/clk_in1",
          "AWGN/clk_i",
          "biquadFilter/clk_i"
        ]
      },
      "axi_cfg_register_0_cfg_data": {
        "ports": [
          "PS7/cfg_data",
          "AWGN/gain",
          "biquadFilter/constants",
          "SignalGenerator/Din"
        ]
      },
      "xlconstant_0_dout1": {
        "ports": [
          "xlconstant_0/dout",
          "SignalGenerator/output_CHB"
        ]
      },
      "biquadFilter_0_output_o": {
        "ports": [
          "biquadFilter/output_o",
          "SignalGenerator/output_CHA"
        ]
      },
      "AWGN_output_o": {
        "ports": [
          "AWGN/output_o",
          "biquadFilter/input_i"
        ]
      }
    },
    "addressing": {
      "/PS7/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_cfg_register_0_reg0": {
                "address_block": "/PS7/axi_cfg_register_0/s_axi/reg0",
                "offset": "0x40000000",
                "range": "2K"
              }
            }
          }
        }
      }
    }
  }
}