module \$paramod\SDP_Y_IDX_mgc_out_stdreg_wait_v1\rscid=12\width=324 (ld, vd, d, lz, vz, z);
  input [323:0] d;
  input ld;
  output lz;
  output vd;
  input vz;
  output [323:0] z;
  assign lz = ld;
  assign vd = vz;
  assign z = d;
endmodule
