<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<title>Adwait Jog's homepage</title>
<META name="keywords" content="Adwait Jog, Penn State">
<link rel="stylesheet" href="jemdoc.css" type="text/css" />
<link rel="stylesheet" href="bootstrap/css/bootstrap.css" type="text/css" />
<title></title>
</head>
<body>
<div id="layout-content">
    <div class="navbar navbar-inverse navbar-fixed-top" role="navigation">
      <div class="container">
        <div class="collapse navbar-collapse">
          <ul class="nav navbar-nav">
            <li class="active"><a href="#">Home</a></li>
            <li class="active"><a href="#Research">Research</a></li>
            <li class="active"><a href="#Publications">Publications</a></li>
            <li class="active"><a href="#Talks">Talks</a></li>
            <li class="active"><a href="#Teaching">Teaching</a></li>
            <li class="active"><a href="#Software">Software</a></li>
            <li class="active"><a href="#Service">Service</a></li>
            <li class="active"><a href="phdfootprint.html">News</a></li>
          </ul>
        </div><!--/.nav-collapse -->
      </div>
    </div>
<p><br />
<br />
<br /></p>
<h2>Welcome to Adwait's Homepage </h2>
<table class="imgtable"><tr><td>
<img src="adwait-new.JPG" alt="Adwait Jog" width="195px" height="225px" />&nbsp;</td>
<td align="left"><h4>Adwait Jog </h4>
<h4>Ph.D. Candidate, Penn State University</h4>
<p><br /></p>
<h4><i>Contact:</i></h4>
<p>adwait@cse.psu.edu <br /> 
111 N IST Building, <a href="http://www.cse.psu.edu">Department of Computer Science and Engineering</a> <br />
<a href="http://www.psu.edu">Penn State University, University Park</a>, PA, 16802 <br />
<a href="http://scholar.google.com/citations?hl=en&amp;user=9RgqL8gAAAAJ">Google Scholar Profile</a>, <a href="https://www.linkedin.com/in/adwaitjog">LinkedIn Profile</a> </p>
</td></tr></table>
<div class="infoblock">
<div class="blockcontent">
<h2>News</h2>
<ul>
<li><p>Paper accepted in <a href="http://www.microarch.org/micro47/">MICRO-2014</a> </p>
</li>
<li><p>Graduate Research Assistant Award, <a href="https://www.cse.psu.edu/news/2014/20140422-1">CSE Department News</a> </p>
</li>
<li><p>Paper accepted in <a href="http://www.ece.neu.edu/groups/nucar/GPGPU/GPGPU7/">GPGPU 2014</a>, co-located with <a href="http://www.cs.utah.edu/asplos14/index.html">ASPLOS 2014</a></p>
</li>
<li><p>Papers accepted in <a href="http://isca2013.eew.technion.ac.il/">ISCA 2013</a>, <a href="http://asplos13.rice.edu/">ASPLOS 2013</a>, and <a href="http://www.pactconf.org/">PACT 2013</a> </p>
</li>
<li><p><a href="phdfootprint.html">&hellip;More News</a></p>
</li>
</ul>
</div></div>
<p><a name="About"></a> </p>
<h2>About Me</h2>
<p>I am a member of <a href="http://www.cse.psu.edu/hpcl">High Performance Computing Lab</a> at Penn State, where I work 
with my advisor <a href="http://www.cse.psu.edu/people/das">Chita Das</a>.
I also collaborate with <a href="http://www.cse.psu.edu/~kandemir">Mahmut Kandemir</a>, <a href="http://www.cse.psu.edu/~vijay">Vijaykrishnan Narayanan</a>, 
and <a href="http://www.cse.psu.edu/~yuanxie">Yuan Xie</a> at Penn State, 
<a href="http://www.intel.com/content/www/us/en/research/people/intel-labs-bio-ravishankor-iyer.html">Ravishankar Iyer</a> 
at Intel Labs, and <a href="http://www.ece.cmu.edu/~omutlu">Onur Mutlu</a> at CMU. 
I was associated as an intern with NVIDIA Research in the summer of 2013, 
Intel Labs in the summer of 2012, and Intel Corp. in the summer of 2011. 
Before joining Penn State in Fall 2009, I completed my undergraduate studies from 
<a href="http://en.wikipedia.org/wiki/National_Institute_of_Technology,_Rourkela">NIT Rourkela, India</a>. <br /></p>
<p><a name="Research"></a> </p>
<h2>Research</h2>
<p>My research interests lie broadly in the area of computer architecture. Primarily,
I work in the area of Graphics Processing Units (GPUs). I am also interested in 
CPU+GPU heterogeneous architectures, emerging memory technologies, and their 
applicability in future computing systems. <i>Local</i> copies of my publications 
and other material related to my research is available on this webpage. </p>
<p><i>Proposed Thesis:</i> <br />
<i>Design and Analysis of Thread and Memory Scheduling Techniques for Throughput Processors.</i><br />
Committee Members: <a href="http://www.cse.psu.edu/~das">Chita Das (Penn State)</a>, <a href="http://www.cse.psu.edu/~kandemir">Mahmut Kandemir (Penn State)</a>, <a href="http://www.cse.psu.edu/~yuanxie">Yuan Xie (Penn State)</a>, <a href="http://www.ee.psu.edu/directory/FacultyInfo/Jenkins/JenkinsProfilePage.aspx">Ken Jenkins (Penn State)</a>, <a href="http://www.ece.cmu.edu/~omutlu">Onur Mutlu (CMU)</a>, <a href="http://www.intel.com/content/www/us/en/research/people/intel-labs-bio-ravishankor-iyer.html">Ravi Iyer (Intel Labs)</a> <br /></p>
<p><a name="Publications"></a> </p>
<h2>Publications </h2>
<p><b><span style="color: forestgreen">(MICRO 2014, to appear)</span></b> 
<br />
Onur Kayiran, Nachiappan CN, <b>Adwait Jog</b>, Rachata Ausavarungnirun, Mahmut Kandemir, Gabriel Loh, Onur Mutlu, Chita Das <br /> 
<i>Managing Concurrency in Heterogeneous Architectures</i>, <br />
In the Proceedings of 47th International Symposium on Micro Architecture (MICRO), Cambridge, UK, December 2014 <br /></p>
<p><b><span style="color: forestgreen">(PACT 2014)</span></b> 
[<a href="docs/TradeCM-PACT-2014.pdf">PDF</a>] 
[<a href="docs/TradeCM-PACT-2014-bib.txt">BibTeX</a>] <br /> 
Wei Ding, Mahmut Kandemir, Diana Guttman, <b>Adwait Jog</b>, Chita Das, Praveen Yedlapalli, <br />
<a href="docs/TradeCM-PACT-2014.pdf"><i>Trading Cache Hit Rate for Memory Performance</i></a>, <br />
In the Proceedings of 23rd International Conference on Parallel Architectures and Compilation Techniques (PACT), Edmonton, Alberta, Canada, August 2014 <br /></p>
<p><b><span style="color: forestgreen">(GPGPU@ASPLOS 2014)</span></b> 
[<a href="docs/app-aware-memory-GPGPU7-2014.pdf">PDF</a>]
[<a href="docs/app-aware-memory-GPGPU7-2014.pptx">Talk (PPTX)</a>]
[<a href="docs/app-aware-memory-GPGPU7-2014-bib.txt">BibTeX</a>]  
[<a href="http://dl.acm.org/citation.cfm?doid=2576779.2576780">ACM DOI</a>] <br /> 
<b>Adwait Jog</b>, Evgeny Bolotin, Zvika Guz, Mike Parker, Stephen W. Keckler, Mahmut Kandemir, Chita Das, <br />
<a href="docs/app-aware-memory-GPGPU7-2014.pdf"><i>Application-aware Memory System for Fair and Efficient Execution of Concurrent GPGPU Applications</i></a>,<br />
In the Proceedings of 7th Workshop on General Purpose Computing using GPUs (GPGPU7), co-located with 19th International Conference on 
Architectural Support for Programming Languages and Operating Systems (ASPLOS), Salt Lake City, UT, March 2014 <br /></p>
<p><b><span style="color: forestgreen">(PACT 2013)</span></b>
[<a href="docs/NMNL-PACT-2013.pdf">PDF</a>]
[<a href="docs/NMNL-PACT-2013-Slides.pptx">Talk (PPTX)</a>]
[<a href="docs/NMNL-PACT-2013-bib.txt">BibTeX</a>] <br /> 
<b><span style="color: red">Best Paper Nomination:</span></b> <i>One of the four papers nominated for the Best Paper Award.</i><br />
Onur Kayiran, <b>Adwait Jog</b>, Mahmut T. Kandemir, Chita R. Das, <br />
<a href="docs/NMNL-PACT-2013.pdf"><i>Neither More Nor Less: Optimizing Thread-level Parallelism for GPGPUs</i></a>, <br />
In the Proceedings of 22nd International Conference on Parallel Architectures and Compilation Techniques (PACT), Edinburgh, Scotland, September 2013 <br /></p>
<p><b><span style="color: forestgreen">(ISCA 2013)</span></b> 
[<a href="docs/OSP-ISCA-2013.pdf">PDF</a>]
[<a href="docs/OSP-ISCA-2013-Slides.pptx">Talk (PPTX)</a>]
[<a href="docs/OSP-ISCA-2013-bib.txt">BibTeX</a>] <br /> 
<b>Adwait Jog</b>, Onur Kayiran, Asit K. Mishra, Mahmut T. Kandemir, Onur Mutlu, Ravi Iyer, Chita R. Das, <br /> 
<a href="docs/OSP-ISCA-2013.pdf"><i>Orchestrated Scheduling and Prefetching for GPGPUs</i></a>, <br />
In the Proceedings of 40th International Symposium on Computer Architecture (ISCA), Tel Aviv, Israel, June 2013 <br /> </p>
<p><b><span style="color: forestgreen">(ASPLOS 2013)</span></b> 
[<a href="docs/OWL-ASPLOS-2013.pdf">PDF</a>]  
[<a href="docs/OWL-ASPLOS-2013-Summary.pdf">2-page-summary (PDF)</a>]  
[<a href="docs/OWL-ASPLOS-2013-Slides.pptx">Talk (PPTX)</a>] 
[<a href="docs/OWL-ASPLOS-2013-bib.txt">BibTeX</a>] <br /> 
<b>Adwait Jog</b>, Onur Kayiran, Nachiappan CN, Asit K. Mishra, Mahmut T. Kandemir, Onur Mutlu, Ravishankar Iyer, Chita R. Das,  
<a href="docs/OWL-ASPLOS-2013.pdf"><i>OWL: Cooperative Thread Array Aware Scheduling Techniques for Improving GPGPU performance</i></a>, 
In the Proceedings of 18th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), Houston, TX, March 2013 <br /> </p>
<p><b><span style="color: forestgreen">(DAC 2012)</span></b> 
[<a href="http://dl.acm.org/authorize?6778674">PDF</a>]
[<a href="docs/Revive-DAC-2012-Slides.pptx">Talk (PPTX)</a>]
[<a href="docs/Revive-DAC-Poster-2012.pdf">Poster</a>]
[<a href="docs/Revive-DAC-2012-bib.txt">BibTeX</a>]<br />
<b>Adwait Jog</b>, Asit K. Mishra, Cong Xu, Yuan Xie, N. Vijaykrishnan, Ravishankar Iyer, Chita R. Das, <br />
<a href="http://dl.acm.org/authorize?6778674"><i>Cache Revive: Architecting Volatile STT-RAM Caches for Enhanced Performance in CMPs</i></a>, <br /> 
In the Proceedings of 49th Design Automation Conference (DAC), San Francisco, CA, June 2012 <br /></p>
<p><a name="Talks"></a> </p>
<h2>Talks and Poster Sessions</h2>
<p><a href="http://www.ece.neu.edu/groups/nucar/GPGPU/GPGPU7/">(GPGPU@ASPLOS 2014)</a>, Salt Lake City, UT 
[<a href="docs/app-aware-memory-GPGPU7-2014.pptx">Talk (PPTX)</a>] <br />
<i>Application-aware Memory System for Fair and Efficient Execution of Concurrent GPGPU Applications</i></p>
<p><a href="http://isca2013.eew.technion.ac.il/">(ISCA 2013)</a>, Tel Aviv, Israel 
[<a href="docs/OSP-ISCA-2013-Slides.pptx">Talk (PPTX)</a>] <br />
<i>Orchestrated Scheduling and Prefetching for GPGPUs</i> </p>
<p><a href="http://asplos13.rice.edu/">(ASPLOS 2013)</a>, Houston, TX 
[<a href="docs/OWL-ASPLOS-2013-Slides.pptx">Talk (PPTX)</a>] <br /> 
<i>OWL: Cooperative Thread Array Aware Scheduling Techniques for Improving GPGPU performance</i></p>
<p>(<a href="http://www.dac.com/dac+2012.aspx">DAC 2012</a>, San Francisco, CA) and (<a href="http://nexyscenter.org/index.html">IUCRC NEXYS Workshop</a>, Pittsburgh, PA) 
[<a href="docs/Revive-DAC-2012-Slides.pptx">Talk (PPTX)</a>] 
[<a href="docs/Revive-DAC-Poster-2012.pdf">Poster</a>] <br />
<i>Cache Revive: Architecting Volatile STT-RAM Caches for Enhanced Performance in CMPs</i></p>
<p><a name="Teaching"></a> </p>
<h2>Teaching</h2>
<p>Co-Instructor, Computer Organization and Design (Fall 2014, CMPEN 331) <br />
Co-Instructor, Computer Organization and Design (Spring 2014, CMPEN 331) <br />
Teaching Assistant, Introduction to Computer Architecture (Spring 2010, CMPEN 431) <br />
Teaching Assistant, <a href="http://www.cse.psu.edu/~kyusun/class/cse471/09f/syllabus.html">Logic Design of Digital Systems</a> (Fall 2009, CMPEN 471)</p>
<p><a name="Software"></a> </p>
<h2>Software and Downloads</h2>
<p><b>Mars on GPGPU-Sim</b><br />
<a href="http://www.cse.ust.hk/gpuqp/Mars.html">Mars</a> is a MapReduce framework on GPUs. This package contains MapReduce implementations of some
applications that can take advantage of CUDA enabled GPU. More details can be viewed <a href="http://www.cse.ust.hk/catalac/papers/mars_pact08.pdf">here</a>. 
I decided to run these applications on <a href="http://www.gpgpu-sim.org/">GPGPU-Sim</a>, a publicly available GPU Simulator.
The tarball to help you get started can be found <a href="software/Mars_GPGPUSim.tar.gz">here</a>. Some of these applications
are used to evaluate the proposed schemes in our ASPLOS-2013 paper. If you find this tarball useful, please cite our
ASPLOS-2013 paper (<a href="docs/OWL-ASPLOS-2013-bib.txt">BibTeX</a>) and <a href="http://www.cse.ust.hk/gpuqp/Mars.html">Mars</a>. <br /></p>
<p><a name="TR"></a> </p>
<h2>Technical Reports</h2>
<p>Onur Kayiran, <b>Adwait Jog</b>, Mahmut T. Kandemir, Chita R. Das, <br />
<a href="http://www.cse.psu.edu/research/publications/tech-reports/2012/CSE_Tech_Report-12_006.pdf"><i>Neither More Nor Less: Optimizing Thread-level Parallelism for GPGPUs</i></a>, <br /> 
TR-CSE-2012-006, CSE-Penn State Tech Report, Sept 2012 <br /></p>
<p><b>Adwait Jog</b>, Asit K. Mishra, Cong Xu, Yuan Xie, N. Vijaykrishnan, Ravishankar Iyer, Chita R. Das, <br />
<a href="http://www.cse.psu.edu/research/publications/tech-reports/2011/CSE-11-010.pdf"><i>Cache Revive: Architecting Volatile STT-RAM Caches for Enhanced Performance in CMPs</i></a>, <br /> 
TR-CSE-2011-010, CSE-Penn State Tech Report, June 2011 <br /></p>
<p><a name="Service"></a> </p>
<h2>Service and Memberships</h2>
<ul>
<li><p>Reviewer, Computer Architecture Letters (CAL), 2014, 2012</p>
</li>
<li><p>Reviewer, Transcations on Computers (TC), 2013</p>
</li>
<li><p>Reviewer, Transactions on Embedded Computing (TECS), 2013</p>
</li>
<li><p>Reviewer, Transactions on Design Automation of Electronic Systems (TODAES), 2013</p>
</li>
<li><p>Expert Reviewer, DAC 2013</p>
</li>
<li><p>External Review Committee, HPCA 2013</p>
</li>
<li><p>External Review Committee, ICCD 2014, 2013</p>
</li>
<li><p>External Review Committee, MICRO 2012</p>
</li>
</ul>
<p><i>On-Behalf Reviewer</i>:</p>
<ul>
<li><p><b>2014</b> (ASPLOS, ISCA, HPCA, MICRO, DATE, DAC, PACT, SBAC-PAD)</p>
</li>
<li><p><b>2013</b> (ISCA, PACT, ICCAD) </p>
</li>
<li><p><b>2012</b> (ISCA, HPCA, DAC, TACO)</p>
</li>
</ul>
<p><i>Student Member of ACM, IEEE, ACM SIGARCH</i></p>
<p><a name="Misc"></a> </p>
<h2>Links</h2>
<p><a href="http://scholar.google.com/citations?hl=en&amp;user=9RgqL8gAAAAJ">Google Scholar Profile</a> <br />
<a href="https://www.linkedin.com/in/adwaitjog">LinkedIn Profile</a> <br />
<a href="http://www.informatik.uni-trier.de/~ley/db/indices/a-tree/j/Jog:Adwait.html">DBLP Entry</a> <br />
<a href="http://docs.notur.no/uit/stallo_documentation/faq/how-can-i-kill-all-my-jobs">PBS Useful Tricks</a> <br />
<a href="http://nachi.quora.com/How-to-delete-a-range-subset-of-PBS-jobs-from-queue">More PBS Tricks</a> (Credits: <a href="http://www.cse.psu.edu/~oik5019">Onur</a> and <a href="http://www.cse.psu.edu/~nzc5047">Nachi</a>) <br /></p>
<div id="footer">
<div id="footer-text">
Best Viewed in Mozilla Firefox (version 31 or above), Last Updated 2014-09-27 20:47:07 EDT, by <a href="http://jemdoc.jaboc.net/">jemdoc</a>.
</div>
</div>
</div>
<script type="text/javascript">
var sc_project=8753633;
var sc_invisible=1;
var sc_security="7cd2232e";
var scJsHost = (("https:" == document.location.protocol) ?
"https://secure." : "http://www.");
document.write("<sc"+"ript type='text/javascript' src='" +
scJsHost+
"statcounter.com/counter/counter.js'></"+"script>");
</script>
<noscript><div class="statcounter"><a title="free web stats"
href="http://statcounter.com/free-web-stats/"
target="_blank"><img class="statcounter"
src="http://c.statcounter.com/8753633/0/7cd2232e/1/"
alt="free web stats"></a></div></noscript>
<script type="text/javascript">
  var _gaq = _gaq || [];
  _gaq.push(['_setAccount', 'UA-16135085-1']);
  _gaq.push(['_trackPageview']);
  (function() {
    var ga = document.createElement('script'); ga.type = 'text/javascript'; ga.async = true;
    ga.src = ('https:' == document.location.protocol ? 'https://ssl' : 'http://www') + '.google-analytics.com/ga.js';
    var s = document.getElementsByTagName('script')[0]; s.parentNode.insertBefore(ga, s);
  })();
</script>
</body>
</html>
