{
  "Top": "mmult",
  "RtlTop": "mmult",
  "RtlPrefix": "",
  "RtlSubPrefix": "mmult_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu9p",
    "Package": "-flgb2104",
    "Speed": "-2-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "Input_1": {
      "index": "0",
      "direction": "inout",
      "srcType": "float const *",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_aximm1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "Input_1_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "Input_1_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "Input_2": {
      "index": "1",
      "direction": "in",
      "srcType": "float const *",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_aximm2",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "Input_2_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "Input_2_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "Output": {
      "index": "2",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_aximm1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "Output_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "Output_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -clock_enable=0",
      "config_interface -default_slave_interface=s_axilite",
      "config_interface -m_axi_addr64=1",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_auto_max_ports=0",
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -m_axi_offset=off",
      "config_interface -register_io=off",
      "config_interface -s_axilite_data64=0",
      "config_interface -default_interface=kernel",
      "config_rtl -kernel_profile=0",
      "config_rtl -m_axi_conservative_mode=0",
      "config_rtl -module_auto_prefix=1",
      "config_rtl -mult_keep_attribute=0",
      "config_rtl -register_reset_num=3",
      "config_rtl -reset=control",
      "config_rtl -reset_async=0",
      "config_rtl -reset_level=high",
      "config_compile -dump_cfg=0",
      "config_compile -name_max_length=80",
      "config_compile -no_signed_zeros=0",
      "config_compile -pipeline_loops=0",
      "config_compile -pipeline_style=stp",
      "config_compile -pragma_strict_mode=0",
      "config_compile -unsafe_math_optimizations=0"
    ],
    "DirectiveTcl": [
      "set_directive_top mmult -name mmult",
      "set_directive_top mmult -name mmult"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "mmult"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "8",
    "Uncertainty": "2.16",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "19240"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 8.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mmult",
    "Version": "1.0",
    "DisplayName": "Mmult",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_mmult_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/hls\/MatrixMultiplication.cpp"],
    "Vhdl": [
      "impl\/vhdl\/mmult_aximm1_m_axi.vhd",
      "impl\/vhdl\/mmult_aximm2_m_axi.vhd",
      "impl\/vhdl\/mmult_Buffer_1.vhd",
      "impl\/vhdl\/mmult_Buffer_2.vhd",
      "impl\/vhdl\/mmult_control_s_axi.vhd",
      "impl\/vhdl\/mmult_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/mmult_fmul_32ns_32ns_32_2_max_dsp_1.vhd",
      "impl\/vhdl\/mmult_mul_8ns_6ns_13_1_1.vhd",
      "impl\/vhdl\/mmult_mul_8ns_10ns_17_1_1.vhd",
      "impl\/vhdl\/mmult_mul_10ns_8ns_17_1_1.vhd",
      "impl\/vhdl\/mmult_urem_6ns_5ns_6_10_seq_1.vhd",
      "impl\/vhdl\/mmult.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/mmult_aximm1_m_axi.v",
      "impl\/verilog\/mmult_aximm2_m_axi.v",
      "impl\/verilog\/mmult_Buffer_1.v",
      "impl\/verilog\/mmult_Buffer_2.v",
      "impl\/verilog\/mmult_control_s_axi.v",
      "impl\/verilog\/mmult_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/mmult_fmul_32ns_32ns_32_2_max_dsp_1.v",
      "impl\/verilog\/mmult_mul_8ns_6ns_13_1_1.v",
      "impl\/verilog\/mmult_mul_8ns_10ns_17_1_1.v",
      "impl\/verilog\/mmult_mul_10ns_8ns_17_1_1.v",
      "impl\/verilog\/mmult_urem_6ns_5ns_6_10_seq_1.v",
      "impl\/verilog\/mmult.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/mmult_v1_0\/data\/mmult.mdd",
      "impl\/misc\/drivers\/mmult_v1_0\/data\/mmult.tcl",
      "impl\/misc\/drivers\/mmult_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/mmult_v1_0\/src\/xmmult.c",
      "impl\/misc\/drivers\/mmult_v1_0\/src\/xmmult.h",
      "impl\/misc\/drivers\/mmult_v1_0\/src\/xmmult_hw.h",
      "impl\/misc\/drivers\/mmult_v1_0\/src\/xmmult_linux.c",
      "impl\/misc\/drivers\/mmult_v1_0\/src\/xmmult_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/mmult_ap_fadd_2_full_dsp_32_ip.tcl",
      "impl\/misc\/mmult_ap_fmul_0_max_dsp_32_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/mmult.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/centos\/ESE532_Projects\/hw5\/hw5_project\/solution1\/.debug\/mmult.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "mmult_ap_fadd_2_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name mmult_ap_fadd_2_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "mmult_ap_fmul_0_max_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name mmult_ap_fmul_0_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_aximm1:m_axi_aximm2",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_aximm1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_aximm1_",
      "paramPrefix": "C_M_AXI_AXIMM1_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_aximm1_ARADDR",
        "m_axi_aximm1_ARBURST",
        "m_axi_aximm1_ARCACHE",
        "m_axi_aximm1_ARID",
        "m_axi_aximm1_ARLEN",
        "m_axi_aximm1_ARLOCK",
        "m_axi_aximm1_ARPROT",
        "m_axi_aximm1_ARQOS",
        "m_axi_aximm1_ARREADY",
        "m_axi_aximm1_ARREGION",
        "m_axi_aximm1_ARSIZE",
        "m_axi_aximm1_ARUSER",
        "m_axi_aximm1_ARVALID",
        "m_axi_aximm1_AWADDR",
        "m_axi_aximm1_AWBURST",
        "m_axi_aximm1_AWCACHE",
        "m_axi_aximm1_AWID",
        "m_axi_aximm1_AWLEN",
        "m_axi_aximm1_AWLOCK",
        "m_axi_aximm1_AWPROT",
        "m_axi_aximm1_AWQOS",
        "m_axi_aximm1_AWREADY",
        "m_axi_aximm1_AWREGION",
        "m_axi_aximm1_AWSIZE",
        "m_axi_aximm1_AWUSER",
        "m_axi_aximm1_AWVALID",
        "m_axi_aximm1_BID",
        "m_axi_aximm1_BREADY",
        "m_axi_aximm1_BRESP",
        "m_axi_aximm1_BUSER",
        "m_axi_aximm1_BVALID",
        "m_axi_aximm1_RDATA",
        "m_axi_aximm1_RID",
        "m_axi_aximm1_RLAST",
        "m_axi_aximm1_RREADY",
        "m_axi_aximm1_RRESP",
        "m_axi_aximm1_RUSER",
        "m_axi_aximm1_RVALID",
        "m_axi_aximm1_WDATA",
        "m_axi_aximm1_WID",
        "m_axi_aximm1_WLAST",
        "m_axi_aximm1_WREADY",
        "m_axi_aximm1_WSTRB",
        "m_axi_aximm1_WUSER",
        "m_axi_aximm1_WVALID"
      ]
    },
    "m_axi_aximm2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_aximm2_",
      "paramPrefix": "C_M_AXI_AXIMM2_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_aximm2_ARADDR",
        "m_axi_aximm2_ARBURST",
        "m_axi_aximm2_ARCACHE",
        "m_axi_aximm2_ARID",
        "m_axi_aximm2_ARLEN",
        "m_axi_aximm2_ARLOCK",
        "m_axi_aximm2_ARPROT",
        "m_axi_aximm2_ARQOS",
        "m_axi_aximm2_ARREADY",
        "m_axi_aximm2_ARREGION",
        "m_axi_aximm2_ARSIZE",
        "m_axi_aximm2_ARUSER",
        "m_axi_aximm2_ARVALID",
        "m_axi_aximm2_AWADDR",
        "m_axi_aximm2_AWBURST",
        "m_axi_aximm2_AWCACHE",
        "m_axi_aximm2_AWID",
        "m_axi_aximm2_AWLEN",
        "m_axi_aximm2_AWLOCK",
        "m_axi_aximm2_AWPROT",
        "m_axi_aximm2_AWQOS",
        "m_axi_aximm2_AWREADY",
        "m_axi_aximm2_AWREGION",
        "m_axi_aximm2_AWSIZE",
        "m_axi_aximm2_AWUSER",
        "m_axi_aximm2_AWVALID",
        "m_axi_aximm2_BID",
        "m_axi_aximm2_BREADY",
        "m_axi_aximm2_BRESP",
        "m_axi_aximm2_BUSER",
        "m_axi_aximm2_BVALID",
        "m_axi_aximm2_RDATA",
        "m_axi_aximm2_RID",
        "m_axi_aximm2_RLAST",
        "m_axi_aximm2_RREADY",
        "m_axi_aximm2_RRESP",
        "m_axi_aximm2_RUSER",
        "m_axi_aximm2_RVALID",
        "m_axi_aximm2_WDATA",
        "m_axi_aximm2_WID",
        "m_axi_aximm2_WLAST",
        "m_axi_aximm2_WREADY",
        "m_axi_aximm2_WSTRB",
        "m_axi_aximm2_WUSER",
        "m_axi_aximm2_WVALID"
      ]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "Input_1_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of Input_1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Input_1",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of Input_1"
            }]
        },
        {
          "offset": "0x14",
          "name": "Input_1_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of Input_1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Input_1",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of Input_1"
            }]
        },
        {
          "offset": "0x1c",
          "name": "Input_2_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of Input_2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Input_2",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of Input_2"
            }]
        },
        {
          "offset": "0x20",
          "name": "Input_2_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of Input_2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Input_2",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of Input_2"
            }]
        },
        {
          "offset": "0x28",
          "name": "Output_r_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of Output_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Output_r",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of Output_r"
            }]
        },
        {
          "offset": "0x2c",
          "name": "Output_r_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of Output_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Output_r",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of Output_r"
            }]
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_aximm1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_aximm1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_aximm1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_aximm1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_aximm1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_aximm1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_aximm1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_aximm1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_aximm1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_aximm1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_aximm1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_aximm1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_aximm1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_aximm1_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_aximm1_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_aximm1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_aximm1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_aximm1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_aximm1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_aximm1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_aximm1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_aximm1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_aximm1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_aximm1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_aximm1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_aximm1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_aximm1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_aximm1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_aximm1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_aximm1_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_aximm1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_aximm1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_aximm1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_aximm1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_aximm1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_aximm1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_aximm2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_aximm2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_aximm2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_aximm2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_aximm2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_aximm2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_aximm2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_aximm2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_aximm2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_aximm2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_aximm2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_aximm2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_aximm2_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_aximm2_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_aximm2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_aximm2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_aximm2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_aximm2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_aximm2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_aximm2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_aximm2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_aximm2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_aximm2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_aximm2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_aximm2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_aximm2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_aximm2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_aximm2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_aximm2_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_aximm2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_aximm2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_aximm2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_aximm2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_aximm2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_aximm2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_aximm2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "mmult"},
    "Info": {"mmult": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"mmult": {
        "Latency": {
          "LatencyBest": "19240",
          "LatencyAvg": "19240",
          "LatencyWorst": "19240",
          "PipelineII": "19241",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "5.840"
        },
        "Loops": [
          {
            "Name": "Init_loop_i",
            "TripCount": "64",
            "Latency": "6784",
            "PipelineII": "",
            "PipelineDepth": "106",
            "Loops": [{
                "Name": "Init_loop_j",
                "TripCount": "6",
                "Latency": "95",
                "PipelineII": "",
                "PipelineDepth": "15"
              }]
          },
          {
            "Name": "Main_loop_i_Main_loop_j",
            "TripCount": "4096",
            "Latency": "12315",
            "PipelineII": "3",
            "PipelineDepth": "31"
          }
        ],
        "Area": {
          "BRAM_18K": "104",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "2",
          "DSP": "108",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "1",
          "FF": "32907",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "1",
          "LUT": "90051",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "7",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-10-15 22:17:27 UTC",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
