IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.80        Core1: 46.66        
Core2: 36.67        Core3: 19.86        
Core4: 34.18        Core5: 34.65        
Core6: 71.92        Core7: 20.01        
Core8: 44.87        Core9: 40.98        
Core10: 74.56        Core11: 46.82        
Core12: 50.57        Core13: 24.86        
Core14: 37.04        Core15: 32.27        
Core16: 65.27        Core17: 19.57        
Core18: 20.07        Core19: 25.88        
Core20: 22.23        Core21: 51.38        
Core22: 76.76        Core23: 17.54        
Core24: 58.59        Core25: 16.74        
Core26: 48.68        Core27: 17.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 54.14
Socket1: 27.76
DDR read Latency(ns)
Socket0: 179.58
Socket1: 347.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.18        Core1: 46.28        
Core2: 42.72        Core3: 21.21        
Core4: 34.20        Core5: 34.20        
Core6: 71.36        Core7: 21.17        
Core8: 43.53        Core9: 42.12        
Core10: 75.23        Core11: 19.95        
Core12: 53.04        Core13: 24.81        
Core14: 34.66        Core15: 31.84        
Core16: 65.72        Core17: 19.84        
Core18: 20.65        Core19: 23.88        
Core20: 21.98        Core21: 55.90        
Core22: 79.03        Core23: 17.65        
Core24: 56.25        Core25: 17.16        
Core26: 47.37        Core27: 23.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 54.89
Socket1: 30.38
DDR read Latency(ns)
Socket0: 183.41
Socket1: 331.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.33        Core1: 47.49        
Core2: 38.67        Core3: 20.07        
Core4: 32.48        Core5: 30.74        
Core6: 67.79        Core7: 20.23        
Core8: 43.49        Core9: 41.13        
Core10: 74.54        Core11: 48.85        
Core12: 56.95        Core13: 24.46        
Core14: 35.54        Core15: 31.65        
Core16: 65.59        Core17: 19.31        
Core18: 19.59        Core19: 23.09        
Core20: 20.96        Core21: 39.31        
Core22: 76.39        Core23: 17.52        
Core24: 51.68        Core25: 16.52        
Core26: 45.05        Core27: 21.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 53.49
Socket1: 25.57
DDR read Latency(ns)
Socket0: 179.48
Socket1: 358.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.95        Core1: 45.23        
Core2: 35.68        Core3: 20.88        
Core4: 34.32        Core5: 35.94        
Core6: 68.06        Core7: 21.24        
Core8: 43.10        Core9: 42.73        
Core10: 74.63        Core11: 50.99        
Core12: 48.47        Core13: 24.55        
Core14: 34.81        Core15: 32.20        
Core16: 65.54        Core17: 20.17        
Core18: 20.25        Core19: 24.94        
Core20: 21.49        Core21: 52.38        
Core22: 78.28        Core23: 18.15        
Core24: 56.58        Core25: 16.98        
Core26: 44.68        Core27: 24.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 54.16
Socket1: 29.86
DDR read Latency(ns)
Socket0: 182.22
Socket1: 327.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.70        Core1: 47.03        
Core2: 34.94        Core3: 21.25        
Core4: 34.22        Core5: 34.24        
Core6: 70.78        Core7: 20.87        
Core8: 44.10        Core9: 43.69        
Core10: 75.09        Core11: 48.50        
Core12: 52.72        Core13: 24.82        
Core14: 35.93        Core15: 31.10        
Core16: 65.81        Core17: 20.22        
Core18: 20.70        Core19: 25.22        
Core20: 21.70        Core21: 53.89        
Core22: 78.88        Core23: 17.62        
Core24: 57.89        Core25: 17.06        
Core26: 40.85        Core27: 21.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 54.55
Socket1: 29.82
DDR read Latency(ns)
Socket0: 183.58
Socket1: 341.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.21        Core1: 47.55        
Core2: 41.94        Core3: 20.05        
Core4: 35.26        Core5: 33.30        
Core6: 52.76        Core7: 20.11        
Core8: 45.24        Core9: 39.37        
Core10: 75.50        Core11: 51.25        
Core12: 50.69        Core13: 24.89        
Core14: 33.99        Core15: 33.34        
Core16: 65.51        Core17: 19.03        
Core18: 20.47        Core19: 23.01        
Core20: 22.08        Core21: 49.53        
Core22: 78.95        Core23: 17.45        
Core24: 54.96        Core25: 16.59        
Core26: 44.88        Core27: 17.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 54.73
Socket1: 27.33
DDR read Latency(ns)
Socket0: 183.50
Socket1: 366.34
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.04        Core1: 43.46        
Core2: 90.16        Core3: 24.48        
Core4: 31.77        Core5: 28.42        
Core6: 71.49        Core7: 22.02        
Core8: 81.18        Core9: 28.14        
Core10: 75.64        Core11: 41.86        
Core12: 79.40        Core13: 44.05        
Core14: 53.44        Core15: 41.30        
Core16: 79.54        Core17: 21.84        
Core18: 25.41        Core19: 39.78        
Core20: 24.80        Core21: 37.90        
Core22: 70.57        Core23: 98.16        
Core24: 64.42        Core25: 22.09        
Core26: 53.98        Core27: 52.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.87
Socket1: 43.07
DDR read Latency(ns)
Socket0: 174.88
Socket1: 455.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.64        Core1: 44.80        
Core2: 83.81        Core3: 24.89        
Core4: 31.90        Core5: 30.25        
Core6: 70.61        Core7: 21.64        
Core8: 71.66        Core9: 28.52        
Core10: 75.39        Core11: 42.99        
Core12: 74.11        Core13: 44.38        
Core14: 51.16        Core15: 31.31        
Core16: 80.69        Core17: 21.62        
Core18: 25.07        Core19: 36.02        
Core20: 24.71        Core21: 37.55        
Core22: 70.51        Core23: 98.05        
Core24: 63.11        Core25: 21.86        
Core26: 53.68        Core27: 51.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.73
Socket1: 42.93
DDR read Latency(ns)
Socket0: 175.22
Socket1: 464.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.93        Core1: 41.88        
Core2: 87.81        Core3: 24.23        
Core4: 32.26        Core5: 30.80        
Core6: 60.81        Core7: 21.78        
Core8: 82.60        Core9: 28.82        
Core10: 76.13        Core11: 41.75        
Core12: 74.04        Core13: 45.99        
Core14: 53.29        Core15: 41.42        
Core16: 80.45        Core17: 21.80        
Core18: 25.47        Core19: 37.85        
Core20: 24.39        Core21: 37.34        
Core22: 70.84        Core23: 98.61        
Core24: 58.13        Core25: 22.18        
Core26: 36.38        Core27: 52.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.92
Socket1: 43.43
DDR read Latency(ns)
Socket0: 174.26
Socket1: 474.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.45        Core1: 51.05        
Core2: 95.23        Core3: 24.17        
Core4: 32.29        Core5: 30.60        
Core6: 73.94        Core7: 21.51        
Core8: 71.59        Core9: 28.19        
Core10: 75.82        Core11: 41.57        
Core12: 72.86        Core13: 44.68        
Core14: 53.66        Core15: 42.28        
Core16: 80.61        Core17: 21.52        
Core18: 25.53        Core19: 40.80        
Core20: 24.88        Core21: 36.84        
Core22: 71.60        Core23: 98.75        
Core24: 66.28        Core25: 21.58        
Core26: 53.77        Core27: 51.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 58.21
Socket1: 42.82
DDR read Latency(ns)
Socket0: 175.32
Socket1: 469.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.92        Core1: 49.43        
Core2: 86.40        Core3: 24.11        
Core4: 32.08        Core5: 24.85        
Core6: 81.45        Core7: 21.35        
Core8: 79.37        Core9: 28.69        
Core10: 75.44        Core11: 39.96        
Core12: 76.43        Core13: 45.63        
Core14: 53.74        Core15: 40.37        
Core16: 80.24        Core17: 21.42        
Core18: 25.20        Core19: 38.29        
Core20: 24.18        Core21: 37.43        
Core22: 70.56        Core23: 98.02        
Core24: 66.17        Core25: 21.70        
Core26: 58.16        Core27: 51.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.86
Socket1: 42.87
DDR read Latency(ns)
Socket0: 174.75
Socket1: 467.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.67        Core1: 47.69        
Core2: 82.26        Core3: 24.61        
Core4: 33.06        Core5: 30.72        
Core6: 27.73        Core7: 21.72        
Core8: 83.36        Core9: 28.07        
Core10: 76.27        Core11: 42.27        
Core12: 75.71        Core13: 46.18        
Core14: 54.74        Core15: 41.50        
Core16: 81.32        Core17: 21.87        
Core18: 25.98        Core19: 37.32        
Core20: 26.20        Core21: 37.69        
Core22: 71.21        Core23: 99.29        
Core24: 47.64        Core25: 21.89        
Core26: 49.95        Core27: 52.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 58.57
Socket1: 43.71
DDR read Latency(ns)
Socket0: 175.28
Socket1: 475.71
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.06        Core1: 46.77        
Core2: 59.94        Core3: 39.44        
Core4: 34.14        Core5: 47.26        
Core6: 49.60        Core7: 39.51        
Core8: 62.36        Core9: 52.89        
Core10: 68.58        Core11: 55.75        
Core12: 51.25        Core13: 22.31        
Core14: 34.02        Core15: 67.43        
Core16: 82.62        Core17: 36.64        
Core18: 24.76        Core19: 30.26        
Core20: 23.30        Core21: 63.36        
Core22: 80.19        Core23: 90.19        
Core24: 59.21        Core25: 28.27        
Core26: 37.18        Core27: 88.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 58.54
Socket1: 52.86
DDR read Latency(ns)
Socket0: 185.23
Socket1: 192.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.94        Core1: 46.97        
Core2: 70.24        Core3: 37.28        
Core4: 34.61        Core5: 45.43        
Core6: 47.52        Core7: 37.53        
Core8: 65.17        Core9: 22.86        
Core10: 64.49        Core11: 43.67        
Core12: 48.88        Core13: 20.67        
Core14: 32.13        Core15: 60.32        
Core16: 82.58        Core17: 37.14        
Core18: 24.00        Core19: 27.44        
Core20: 22.93        Core21: 60.88        
Core22: 81.14        Core23: 90.26        
Core24: 59.76        Core25: 27.55        
Core26: 36.97        Core27: 89.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 58.80
Socket1: 52.69
DDR read Latency(ns)
Socket0: 185.34
Socket1: 194.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.45        Core1: 47.92        
Core2: 64.59        Core3: 36.86        
Core4: 34.36        Core5: 45.85        
Core6: 48.10        Core7: 37.88        
Core8: 64.05        Core9: 49.87        
Core10: 64.66        Core11: 54.24        
Core12: 47.16        Core13: 20.52        
Core14: 32.33        Core15: 62.44        
Core16: 82.23        Core17: 36.30        
Core18: 24.86        Core19: 27.35        
Core20: 23.24        Core21: 62.11        
Core22: 80.64        Core23: 91.44        
Core24: 41.90        Core25: 27.71        
Core26: 36.89        Core27: 90.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 58.37
Socket1: 53.22
DDR read Latency(ns)
Socket0: 186.63
Socket1: 195.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.44        Core1: 47.91        
Core2: 59.64        Core3: 36.74        
Core4: 35.09        Core5: 46.08        
Core6: 49.65        Core7: 37.52        
Core8: 63.24        Core9: 51.28        
Core10: 63.97        Core11: 53.31        
Core12: 50.45        Core13: 20.90        
Core14: 31.76        Core15: 28.85        
Core16: 80.14        Core17: 35.67        
Core18: 24.57        Core19: 28.53        
Core20: 23.32        Core21: 62.63        
Core22: 80.47        Core23: 91.68        
Core24: 59.82        Core25: 26.68        
Core26: 36.97        Core27: 90.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.53
Socket1: 52.84
DDR read Latency(ns)
Socket0: 182.81
Socket1: 192.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.11        Core1: 49.25        
Core2: 63.49        Core3: 36.27        
Core4: 35.13        Core5: 46.48        
Core6: 49.58        Core7: 37.36        
Core8: 62.54        Core9: 56.68        
Core10: 62.55        Core11: 27.51        
Core12: 50.53        Core13: 20.37        
Core14: 31.45        Core15: 56.00        
Core16: 78.77        Core17: 36.24        
Core18: 24.68        Core19: 28.61        
Core20: 23.52        Core21: 62.94        
Core22: 81.59        Core23: 90.77        
Core24: 58.91        Core25: 26.55        
Core26: 34.15        Core27: 89.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.81
Socket1: 53.05
DDR read Latency(ns)
Socket0: 182.93
Socket1: 191.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.19        Core1: 47.19        
Core2: 69.22        Core3: 35.54        
Core4: 34.33        Core5: 45.65        
Core6: 46.97        Core7: 36.96        
Core8: 64.55        Core9: 59.61        
Core10: 64.22        Core11: 53.26        
Core12: 49.04        Core13: 20.54        
Core14: 31.99        Core15: 68.12        
Core16: 82.67        Core17: 36.84        
Core18: 23.72        Core19: 27.85        
Core20: 23.45        Core21: 60.45        
Core22: 81.25        Core23: 89.76        
Core24: 58.98        Core25: 26.91        
Core26: 36.55        Core27: 89.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 58.71
Socket1: 52.24
DDR read Latency(ns)
Socket0: 183.94
Socket1: 194.58
