module wideexpr_00088(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 1'sb0;
  assign y1 = (2'sb00)>>(s5);
  assign y2 = {3{-(($signed((u3)>=((u5)>(1'sb1))))>>({3{$signed({4{2'sb00}})}}))}};
  assign y3 = {$unsigned(6'sb011110)};
  assign y4 = ((((ctrl[7]?s1:-(s3)))<<(u7))<<((s4)>>(4'sb0110)))>>({3{(ctrl[6]?s7:((ctrl[0]?6'sb110110:5'sb00111))<<(s7))}});
  assign y5 = s3;
  assign y6 = (ctrl[0]?(s1)>>(s2):s2);
  assign y7 = $unsigned($unsigned((5'sb11111)>>>((ctrl[3]?(ctrl[7]?$signed((ctrl[0]?((s5)^~(2'sb11))>>>((5'sb10011)==(s4)):s6)):((s5)>>>(({s4,2'sb10,2'sb01,s7})|((ctrl[2]?s6:3'b101))))>>>(^(u7))):-($signed(($signed(-(s7)))<<((6'sb100110)+((s6)+(2'sb11)))))))));
endmodule
