{"vcs1":{"timestamp_begin":1739355319.437650388, "rt":0.26, "ut":0.12, "st":0.10}}
{"vcselab":{"timestamp_begin":1739355319.779045351, "rt":0.26, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1739355320.102577698, "rt":0.15, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739355319.212186003}
{"VCS_COMP_START_TIME": 1739355319.212186003}
{"VCS_COMP_END_TIME": 1739355320.317270552}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265552}}
{"vcselab": {"peak_mem": 150344}}
