# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk" \
"../../../../../../tb/tb.sv" \
"../../../../NEXYS4_DDR.sv" \

verilog xil_defaultlib  --include "../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk" \
"../../../../../../hw/udm.v" \
"../../../../../../hw/uart_rx.v" \
"../../../../../../hw/udm_controller.v" \
"../../../../../../hw/uart_tx.v" \
"../../../../../../../reset_sync/reset_sync.v" \
"../../../../../../../ram/ram_dual_memsplit.v" \
"../../../../../../../ram/ram.v" \
"../../../../../../../ram/ram_dual.v" \

sv xil_defaultlib  --include "../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk" \
"../../../../NEXYS4_DDR.srcs/sources_1/new/Combinational.sv" \
"../../../../NEXYS4_DDR.srcs/sources_1/new/Multi-cycle.sv" \
"../../../../NEXYS4_DDR.srcs/sources_1/new/Pipelined.sv" \

verilog xil_defaultlib  --include "../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk" \
"../../../../NEXYS4_DDR.ip_user_files/ip/sys_clk/sys_clk_clk_wiz.v" \
"../../../../NEXYS4_DDR.ip_user_files/ip/sys_clk/sys_clk.v" \

sv xil_defaultlib  --include "../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk" \
"../../../../NEXYS4_DDR.srcs/sources_1/new/lsb.sv" \
"../../../../NEXYS4_DDR.srcs/sim_1/new/msb_test.sv" \
"../../../../NEXYS4_DDR.srcs/sim_1/new/test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
