library ieee;
use ieee.std_logic_1164.all;

entity logic_mux is
port(
	logic_in0, logic_in1 : in std_logic_vector(3 downto 0);
	logicMux_select: in std_LOGIC_VECTOR(1 downto 0);
	logic_out: out std_logic_vector(3 downto 0)
);

end logic_mux;

architecture mux_logic of logic_mux is

begin 

	-- for the multiplexing of four hex input busses

	with logicMux_select (1 downto 0) select
	logic_out <= log_in0 AND log_in1 : when "00",
					log_in0 OR log_in1 : when "01",
					log_in0 XOR log_in1 : when "10",
					log_in0 XNOR log_in1 : when "11"
end mux_logic;