mime version server cern date tuesday jan gmt content type text html content length last modified friday nov gmt fpga architecture fpga architecture abstracts papers members group area listed please use email addresses end abstract get details kai zhu d f wong y w chang switch module design application two dimensional segmentation design proceedings ieee international conference computer aided design nov address problem designing switch modules fpgas fpics maximize routability area delay constraints switch module design problem closely related two dimensional segmentation design fpgas fpics study properties switch modules present algorithm switch module design also present algorithm analyze routability given switch module contact yaowen cs utexas edu shashidhar thakur d f wong designing ulm based fpga logic modules proceedings international symposium field programmable gate arrays february paper give method design fpga logic modules based extension classical work designing universal logic modules ulm specifically give technique design class logic modules specialize large number functions complementations permutations inputs bridging inputs assignment inputs thus lot functions implemented using single logic module significance work lies ability generate large set logic modules choice made set based design criteria demonstrate technique generating set input functions much higher coverage input cells employed actel fpgas functions specialize times number functions actel functions also show carefully optimizing functions one obtain multilevel implementations delays within delays actel modules demonstrate effectiveness modules mapping benchmark circuits observed reduction area reduction delay using logic modules instead actel circuits contact thakur cs utexas edu shashidhar thakur d f wong series parallel functions fpga logic module design acm transactions design automation electronic systems january need two way interaction logic synthesis fpga logic module design stressed recently logic module implement many functions good idea one also give synthesis strategy makes efficient use functionality traditionally technology mapping algorithms developed logic architecture designed follow dual approach focusing specific technology mapping algorithm namely structural tree based mapping algorithm designing logic module mapped efficiently algorithm known tree based mapping algorithm makes optimal use library functions represented tree gates series parallel sp functions show design sp function minimum number inputs implement possible sp functions specified number inputs instance demonstrate input sp function implement input sp functions mapping results show average number blocks function needed map benchmark circuits less actel act logic modules logic modules show improvement act block count scaled take account number transistors needed implement different logic modules contact thakur cs utexas edu