Running: /usr/local/Xilinx.ISE/13.4/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/testINS_isim_beh.exe -prj /home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/testINS_beh.prj work.testINS 
ISim O.87xd (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/MemIns.vhd" into library work
Parsing VHDL file "/home/jassoavi/Documents/Projet-Systeme-Informatique/processeur/Processor/testINS.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 97656 KB
Fuse CPU Usage: 920 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity MemIns [memins_default]
Compiling architecture behavior of entity testins
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
FATAL_ERROR:Simulator:Fuse.cpp:209:1.129 - Failed to compile one of the generated C files.

   Please recompile with -mt off -v 1 switch to identify which design unit failed.  Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
