#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Oct 28 16:09:11 2018
# Process ID: 8500
# Current directory: D:/Tsinghua/2018autumn/VivadoProject/project_3_port/project_3_port.runs/synth_1
# Command line: vivado.exe -log PortController.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PortController.tcl
# Log file: D:/Tsinghua/2018autumn/VivadoProject/project_3_port/project_3_port.runs/synth_1/PortController.vds
# Journal file: D:/Tsinghua/2018autumn/VivadoProject/project_3_port/project_3_port.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source PortController.tcl -notrace
Command: synth_design -top PortController -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12060 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 411.160 ; gain = 97.383
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PortController' [D:/Tsinghua/2018autumn/VivadoProject/project_3_port/project_3_port.srcs/sources_1/new/PortController.vhd:54]
INFO: [Synth 8-3491] module 'WriteStateMachine' declared at 'D:/Tsinghua/2018autumn/VivadoProject/project_3_port/project_3_port.srcs/sources_1/new/WriteStateMachine.vhd:34' bound to instance 'my_write_state_machine' of component 'WriteStateMachine' [D:/Tsinghua/2018autumn/VivadoProject/project_3_port/project_3_port.srcs/sources_1/new/PortController.vhd:81]
INFO: [Synth 8-638] synthesizing module 'WriteStateMachine' [D:/Tsinghua/2018autumn/VivadoProject/project_3_port/project_3_port.srcs/sources_1/new/WriteStateMachine.vhd:46]
WARNING: [Synth 8-614] signal 'rst_state' is read in the process but is not in the sensitivity list [D:/Tsinghua/2018autumn/VivadoProject/project_3_port/project_3_port.srcs/sources_1/new/WriteStateMachine.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'WriteStateMachine' (1#1) [D:/Tsinghua/2018autumn/VivadoProject/project_3_port/project_3_port.srcs/sources_1/new/WriteStateMachine.vhd:46]
WARNING: [Synth 8-614] signal 'rst_state' is read in the process but is not in the sensitivity list [D:/Tsinghua/2018autumn/VivadoProject/project_3_port/project_3_port.srcs/sources_1/new/PortController.vhd:103]
WARNING: [Synth 8-3848] Net light in module/entity PortController does not have driver. [D:/Tsinghua/2018autumn/VivadoProject/project_3_port/project_3_port.srcs/sources_1/new/PortController.vhd:39]
WARNING: [Synth 8-3848] Net rst_n in module/entity PortController does not have driver. [D:/Tsinghua/2018autumn/VivadoProject/project_3_port/project_3_port.srcs/sources_1/new/PortController.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'PortController' (2#1) [D:/Tsinghua/2018autumn/VivadoProject/project_3_port/project_3_port.srcs/sources_1/new/PortController.vhd:54]
WARNING: [Synth 8-3917] design PortController has port Ram1OE driven by constant 1
WARNING: [Synth 8-3917] design PortController has port Ram1WE driven by constant 1
WARNING: [Synth 8-3917] design PortController has port Ram1EN driven by constant 1
WARNING: [Synth 8-3917] design PortController has port rdn driven by constant 1
WARNING: [Synth 8-3331] design PortController has unconnected port light[7]
WARNING: [Synth 8-3331] design PortController has unconnected port light[6]
WARNING: [Synth 8-3331] design PortController has unconnected port light[5]
WARNING: [Synth 8-3331] design PortController has unconnected port light[4]
WARNING: [Synth 8-3331] design PortController has unconnected port light[3]
WARNING: [Synth 8-3331] design PortController has unconnected port light[2]
WARNING: [Synth 8-3331] design PortController has unconnected port light[1]
WARNING: [Synth 8-3331] design PortController has unconnected port light[0]
WARNING: [Synth 8-3331] design PortController has unconnected port rst
WARNING: [Synth 8-3331] design PortController has unconnected port data_ready
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 465.621 ; gain = 151.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 465.621 ; gain = 151.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 465.621 ; gain = 151.844
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'WriteStateMachine'
INFO: [Synth 8-5544] ROM "output_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'PortController'
INFO: [Synth 8-5544] ROM "write_rst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Ram1Data_reg0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        beforeinitialize |                              000 |                              000
              initialize |                              001 |                              001
               setoutput |                              010 |                              010
                  setwrn |                              011 |                              011
                waittbre |                              100 |                              100
                waittsre |                              101 |                              101
                afterend |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'WriteStateMachine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                              001 |                               00
                    read |                              010 |                               01
                   write |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'PortController'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 465.621 ; gain = 151.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PortController 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module WriteStateMachine 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
