// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Conv_0_squeeze_Relu_16_HH_
#define _Conv_0_squeeze_Relu_16_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "squeeze.h"

namespace ap_rtl {

struct Conv_0_squeeze_Relu_16 : public sc_module {
    // Port declarations 70
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<16> > in_0_V_V_dout;
    sc_in< sc_logic > in_0_V_V_empty_n;
    sc_out< sc_logic > in_0_V_V_read;
    sc_in< sc_lv<16> > in_1_V_V_dout;
    sc_in< sc_logic > in_1_V_V_empty_n;
    sc_out< sc_logic > in_1_V_V_read;
    sc_in< sc_lv<16> > in_2_V_V_dout;
    sc_in< sc_logic > in_2_V_V_empty_n;
    sc_out< sc_logic > in_2_V_V_read;
    sc_in< sc_lv<16> > in_3_V_V_dout;
    sc_in< sc_logic > in_3_V_V_empty_n;
    sc_out< sc_logic > in_3_V_V_read;
    sc_out< sc_lv<16> > out_0_V_V_din;
    sc_in< sc_logic > out_0_V_V_full_n;
    sc_out< sc_logic > out_0_V_V_write;
    sc_out< sc_lv<16> > out_1_V_V_din;
    sc_in< sc_logic > out_1_V_V_full_n;
    sc_out< sc_logic > out_1_V_V_write;
    sc_out< sc_lv<16> > out_2_V_V_din;
    sc_in< sc_logic > out_2_V_V_full_n;
    sc_out< sc_logic > out_2_V_V_write;
    sc_out< sc_lv<16> > out_3_V_V_din;
    sc_in< sc_logic > out_3_V_V_full_n;
    sc_out< sc_logic > out_3_V_V_write;
    sc_out< sc_lv<16> > out_4_V_V_din;
    sc_in< sc_logic > out_4_V_V_full_n;
    sc_out< sc_logic > out_4_V_V_write;
    sc_out< sc_lv<16> > out_5_V_V_din;
    sc_in< sc_logic > out_5_V_V_full_n;
    sc_out< sc_logic > out_5_V_V_write;
    sc_out< sc_lv<16> > out_6_V_V_din;
    sc_in< sc_logic > out_6_V_V_full_n;
    sc_out< sc_logic > out_6_V_V_write;
    sc_out< sc_lv<16> > out_7_V_V_din;
    sc_in< sc_logic > out_7_V_V_full_n;
    sc_out< sc_logic > out_7_V_V_write;
    sc_out< sc_lv<16> > out_8_V_V_din;
    sc_in< sc_logic > out_8_V_V_full_n;
    sc_out< sc_logic > out_8_V_V_write;
    sc_out< sc_lv<16> > out_9_V_V_din;
    sc_in< sc_logic > out_9_V_V_full_n;
    sc_out< sc_logic > out_9_V_V_write;
    sc_out< sc_lv<16> > out_10_V_V_din;
    sc_in< sc_logic > out_10_V_V_full_n;
    sc_out< sc_logic > out_10_V_V_write;
    sc_out< sc_lv<16> > out_11_V_V_din;
    sc_in< sc_logic > out_11_V_V_full_n;
    sc_out< sc_logic > out_11_V_V_write;
    sc_out< sc_lv<16> > out_12_V_V_din;
    sc_in< sc_logic > out_12_V_V_full_n;
    sc_out< sc_logic > out_12_V_V_write;
    sc_out< sc_lv<16> > out_13_V_V_din;
    sc_in< sc_logic > out_13_V_V_full_n;
    sc_out< sc_logic > out_13_V_V_write;
    sc_out< sc_lv<16> > out_14_V_V_din;
    sc_in< sc_logic > out_14_V_V_full_n;
    sc_out< sc_logic > out_14_V_V_write;
    sc_out< sc_lv<16> > out_15_V_V_din;
    sc_in< sc_logic > out_15_V_V_full_n;
    sc_out< sc_logic > out_15_V_V_write;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;


    // Module declarations
    Conv_0_squeeze_Relu_16(sc_module_name name);
    SC_HAS_PROCESS(Conv_0_squeeze_Relu_16);

    ~Conv_0_squeeze_Relu_16();

    sc_trace_file* mVcdFile;

    squeeze* squeeze_U0;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > squeeze_U0_in_0_V_V_read;
    sc_signal< sc_logic > squeeze_U0_in_1_V_V_read;
    sc_signal< sc_logic > squeeze_U0_in_2_V_V_read;
    sc_signal< sc_logic > squeeze_U0_in_3_V_V_read;
    sc_signal< sc_lv<16> > squeeze_U0_out_0_V_V_din;
    sc_signal< sc_logic > squeeze_U0_out_0_V_V_write;
    sc_signal< sc_lv<16> > squeeze_U0_out_1_V_V_din;
    sc_signal< sc_logic > squeeze_U0_out_1_V_V_write;
    sc_signal< sc_lv<16> > squeeze_U0_out_2_V_V_din;
    sc_signal< sc_logic > squeeze_U0_out_2_V_V_write;
    sc_signal< sc_lv<16> > squeeze_U0_out_3_V_V_din;
    sc_signal< sc_logic > squeeze_U0_out_3_V_V_write;
    sc_signal< sc_lv<16> > squeeze_U0_out_4_V_V_din;
    sc_signal< sc_logic > squeeze_U0_out_4_V_V_write;
    sc_signal< sc_lv<16> > squeeze_U0_out_5_V_V_din;
    sc_signal< sc_logic > squeeze_U0_out_5_V_V_write;
    sc_signal< sc_lv<16> > squeeze_U0_out_6_V_V_din;
    sc_signal< sc_logic > squeeze_U0_out_6_V_V_write;
    sc_signal< sc_lv<16> > squeeze_U0_out_7_V_V_din;
    sc_signal< sc_logic > squeeze_U0_out_7_V_V_write;
    sc_signal< sc_lv<16> > squeeze_U0_out_8_V_V_din;
    sc_signal< sc_logic > squeeze_U0_out_8_V_V_write;
    sc_signal< sc_lv<16> > squeeze_U0_out_9_V_V_din;
    sc_signal< sc_logic > squeeze_U0_out_9_V_V_write;
    sc_signal< sc_lv<16> > squeeze_U0_out_10_V_V_din;
    sc_signal< sc_logic > squeeze_U0_out_10_V_V_write;
    sc_signal< sc_lv<16> > squeeze_U0_out_11_V_V_din;
    sc_signal< sc_logic > squeeze_U0_out_11_V_V_write;
    sc_signal< sc_lv<16> > squeeze_U0_out_12_V_V_din;
    sc_signal< sc_logic > squeeze_U0_out_12_V_V_write;
    sc_signal< sc_lv<16> > squeeze_U0_out_13_V_V_din;
    sc_signal< sc_logic > squeeze_U0_out_13_V_V_write;
    sc_signal< sc_lv<16> > squeeze_U0_out_14_V_V_din;
    sc_signal< sc_logic > squeeze_U0_out_14_V_V_write;
    sc_signal< sc_lv<16> > squeeze_U0_out_15_V_V_din;
    sc_signal< sc_logic > squeeze_U0_out_15_V_V_write;
    sc_signal< sc_logic > squeeze_U0_ap_start;
    sc_signal< sc_logic > squeeze_U0_ap_done;
    sc_signal< sc_logic > squeeze_U0_ap_ready;
    sc_signal< sc_logic > squeeze_U0_ap_idle;
    sc_signal< sc_logic > squeeze_U0_ap_continue;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > squeeze_U0_start_full_n;
    sc_signal< sc_logic > squeeze_U0_start_write;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<16> ap_const_lv16_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_in_0_V_V_read();
    void thread_in_1_V_V_read();
    void thread_in_2_V_V_read();
    void thread_in_3_V_V_read();
    void thread_internal_ap_ready();
    void thread_out_0_V_V_din();
    void thread_out_0_V_V_write();
    void thread_out_10_V_V_din();
    void thread_out_10_V_V_write();
    void thread_out_11_V_V_din();
    void thread_out_11_V_V_write();
    void thread_out_12_V_V_din();
    void thread_out_12_V_V_write();
    void thread_out_13_V_V_din();
    void thread_out_13_V_V_write();
    void thread_out_14_V_V_din();
    void thread_out_14_V_V_write();
    void thread_out_15_V_V_din();
    void thread_out_15_V_V_write();
    void thread_out_1_V_V_din();
    void thread_out_1_V_V_write();
    void thread_out_2_V_V_din();
    void thread_out_2_V_V_write();
    void thread_out_3_V_V_din();
    void thread_out_3_V_V_write();
    void thread_out_4_V_V_din();
    void thread_out_4_V_V_write();
    void thread_out_5_V_V_din();
    void thread_out_5_V_V_write();
    void thread_out_6_V_V_din();
    void thread_out_6_V_V_write();
    void thread_out_7_V_V_din();
    void thread_out_7_V_V_write();
    void thread_out_8_V_V_din();
    void thread_out_8_V_V_write();
    void thread_out_9_V_V_din();
    void thread_out_9_V_V_write();
    void thread_real_start();
    void thread_squeeze_U0_ap_continue();
    void thread_squeeze_U0_ap_start();
    void thread_squeeze_U0_start_full_n();
    void thread_squeeze_U0_start_write();
    void thread_start_out();
    void thread_start_write();
};

}

using namespace ap_rtl;

#endif
