
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.109554                       # Number of seconds simulated
sim_ticks                                109553817162                       # Number of ticks simulated
final_tick                               636655880070                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 114867                       # Simulator instruction rate (inst/s)
host_op_rate                                   144099                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1419282                       # Simulator tick rate (ticks/s)
host_mem_usage                               67372496                       # Number of bytes of host memory used
host_seconds                                 77189.59                       # Real time elapsed on the host
sim_insts                                  8866566024                       # Number of instructions simulated
sim_ops                                   11122937998                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1801600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1111168                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      3628416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      3033984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1111552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      3045632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       826496                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       826880                       # Number of bytes read from this memory
system.physmem.bytes_read::total             15424256                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5001728                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5001728                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14075                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8681                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        28347                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        23703                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         8684                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        23794                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         6457                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         6460                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                120502                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           39076                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                39076                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        42062                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16444886                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46735                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10142668                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        47903                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     33119941                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        43230                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     27694005                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        47903                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     10146173                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        44398                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     27800328                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        39725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      7544201                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        39725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      7547706                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               140791589                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        42062                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46735                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        47903                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        43230                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        47903                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        44398                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        39725                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        39725                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             351681                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45655442                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45655442                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45655442                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        42062                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16444886                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46735                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10142668                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        47903                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     33119941                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        43230                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     27694005                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        47903                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     10146173                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        44398                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     27800328                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        39725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      7544201                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        39725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      7547706                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              186447032                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               262718987                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20698283                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16974318                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2024718                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8550420                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8090170                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2122937                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90564                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    197438837                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117639485                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20698283                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10213107                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25876937                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5751335                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      10573213                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12163563                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2010620                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    237583049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.605447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.951899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       211706112     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2803155      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3240592      1.36%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1782704      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2066667      0.87%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1128176      0.47%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          767724      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2005733      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12082186      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    237583049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078785                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.447777                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       195850881                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     12191652                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25670067                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       195264                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3675179                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3359556                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        18884                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143612868                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        93527                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3675179                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       196155646                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4422932                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      6905695                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25571940                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       851651                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143524627                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          232                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        227187                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       391969                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    199442780                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    668282331                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    668282331                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170291692                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        29151048                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37398                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20773                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2276230                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13702757                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7465155                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       197789                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1658674                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143303014                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37474                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135400037                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       189968                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17935873                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41545932                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4024                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    237583049                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.569906                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.260547                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    180527546     75.99%     75.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22953219      9.66%     85.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12322042      5.19%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8537610      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7463964      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3823429      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       915271      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       594467      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       445501      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    237583049                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          35428     12.16%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        124996     42.89%     55.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       130983     44.95%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113333902     83.70%     83.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2117957      1.56%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16584      0.01%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12520938      9.25%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7410656      5.47%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135400037                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.515380                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             291407                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002152                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    508864494                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161277619                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133160354                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     135691444                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       342143                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2419074                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          829                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1264                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       164483                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8290                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked         1317                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3675179                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3917422                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       150359                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143340616                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62003                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13702757                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7465155                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20764                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        104659                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1264                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1172168                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1137856                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2310024                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133413039                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11758909                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1986994                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  128                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19167660                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18667661                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7408751                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.507817                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133162300                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133160354                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79149010                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        207320522                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.506855                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381771                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122687896                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20653915                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33450                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2036285                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    233907870                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.524514                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.342788                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    183788149     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23242730      9.94%     88.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9739028      4.16%     92.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5854539      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4051851      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2616378      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1357565      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1092231      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2165399      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    233907870                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122687896                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18584355                       # Number of memory references committed
system.switch_cpus0.commit.loads             11283683                       # Number of loads committed
system.switch_cpus0.commit.membars              16688                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17558823                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110607967                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2496073                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2165399                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           375083606                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290358900                       # The number of ROB writes
system.switch_cpus0.timesIdled                3024315                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               25135938                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122687896                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.627190                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.627190                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.380635                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.380635                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       601809505                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184813041                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      134022917                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33420                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus1.numCycles               262718987                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21318963                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17444621                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2079839                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8769152                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8385395                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2202180                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94755                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    205181230                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             119242291                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21318963                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10587575                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24887398                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5684570                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5792872                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12552241                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2081438                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    239439153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.611477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.952998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       214551755     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1162531      0.49%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1844413      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2495437      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2566296      1.07%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2171517      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1212692      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1801120      0.75%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11633392      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    239439153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081147                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.453878                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       203072223                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7919931                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24841344                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        28374                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3577279                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3508569                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          374                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     146298455                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1963                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3577279                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       203631337                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1518812                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5111681                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24317175                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1282867                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     146243442                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          192                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        188615                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       551710                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    204076183                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    680360193                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    680360193                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176917913                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        27158269                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36260                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18866                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3808501                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13679261                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7418546                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        87057                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1710741                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         146059249                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36388                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        138696699                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19106                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16151681                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     38708910                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1312                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    239439153                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.579257                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270813                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    180791272     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24084229     10.06%     85.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12205027      5.10%     90.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9242326      3.86%     94.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7255380      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2928396      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1844071      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       960104      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       128348      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    239439153                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          26231     11.40%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         84415     36.69%     48.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       119435     51.91%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    116646476     84.10%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2072743      1.49%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17389      0.01%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12564938      9.06%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7395153      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     138696699                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.527928                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             230081                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001659                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    517081738                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    162247882                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    136618757                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     138926780                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       282734                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2185958                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           99                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          567                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       106929                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3577279                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1209657                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       125477                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    146095782                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        58279                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13679261                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7418546                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18871                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        105826                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          567                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1209619                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1170119                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2379738                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    136785726                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11823691                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1910973                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  145                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19218565                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19438735                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7394874                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.520654                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             136618998                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            136618757                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         78425938                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        211315832                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.520019                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371131                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103131660                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126902360                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19193437                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35076                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2106159                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    235861874                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.538037                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.387096                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    183834021     77.94%     77.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25771573     10.93%     88.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9750454      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4650318      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3895834      1.65%     96.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2246307      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1977621      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       887640      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2848106      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    235861874                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103131660                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126902360                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18804919                       # Number of memory references committed
system.switch_cpus1.commit.loads             11493303                       # Number of loads committed
system.switch_cpus1.commit.membars              17498                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18299577                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114337468                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2613197                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2848106                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           379108850                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          295768933                       # The number of ROB writes
system.switch_cpus1.timesIdled                3108457                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               23279834                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103131660                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126902360                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103131660                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.547414                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.547414                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.392555                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.392555                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       615640166                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190310599                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      135637750                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35046                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus2.numCycles               262718987                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        19499200                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17596416                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1030206                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8140713                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         6991546                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1079397                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        45728                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    207101783                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             122622201                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           19499200                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      8070943                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24260306                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        3220554                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles      13240865                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11890071                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1035461                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    246767370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.582969                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.900541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       222507064     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          867206      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1771031      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          748503      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         4034237      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3594007      1.46%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          707061      0.29%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1452444      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11085817      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    246767370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.074221                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.466743                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       205712960                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     14642450                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24171706                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        76344                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       2163905                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1709466                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          512                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     143789944                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2790                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       2163905                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       205938648                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       12814845                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1091574                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24040887                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       717504                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     143713685                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         1038                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        321030                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       251417                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents        12442                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    168739728                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    676908117                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    676908117                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    149746775                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        18992953                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        16691                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         8427                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1744460                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     33926444                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     17163577                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       156241                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       830204                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         143438782                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        16741                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        137992113                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        74902                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     10953352                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     26083071                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           87                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    246767370                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.559199                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.354290                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    197518730     80.04%     80.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     14874287      6.03%     86.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12130369      4.92%     90.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      5239806      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6591373      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      6344869      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3605322      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       285011      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       177603      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    246767370                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         348657     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       2695507     86.33%     97.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        78306      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     86570456     62.74%     62.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1203170      0.87%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         8262      0.01%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     33086959     23.98%     87.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     17123266     12.41%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     137992113                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.525246                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            3122470                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022628                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    525948968                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    154412469                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    136816707                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     141114583                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       248856                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1308735                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          569                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         3601                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       108656                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads        12196                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       2163905                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       12358562                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       205313                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    143455617                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1358                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     33926444                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     17163577                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         8427                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        136276                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          130                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         3601                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       606775                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       600806                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1207581                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    137025776                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     32976390                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       966337                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   94                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            50097671                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        17953036                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          17121281                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.521568                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             136820336                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            136816707                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         73899852                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        145678223                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.520772                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.507281                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    111148686                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    130618189                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     12852390                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        16654                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1053033                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    244603465                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.534000                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.356071                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    197170473     80.61%     80.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     17355976      7.10%     87.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8131037      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      8014800      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2194063      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      9272337      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       695943      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       508544      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1260292      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    244603465                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    111148686                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     130618189                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              49672630                       # Number of memory references committed
system.switch_cpus2.commit.loads             32617709                       # Number of loads committed
system.switch_cpus2.commit.membars               8314                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17248839                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        116151086                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1265251                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1260292                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           386813414                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          289105266                       # The number of ROB writes
system.switch_cpus2.timesIdled                4512043                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               15951617                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          111148686                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            130618189                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    111148686                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.363672                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.363672                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.423071                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.423071                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       677456058                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      158895663                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      171252277                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         16628                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus3.numCycles               262718987                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        20297192                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16599539                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1984995                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8498477                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8019474                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2090041                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        88250                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    197101615                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             115134796                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           20297192                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10109515                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             24138667                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5752371                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5430494                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12120056                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1998806                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    230394816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.610653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.959394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       206256149     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1310148      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2072847      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3292906      1.43%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1363115      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1528671      0.66%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1623339      0.70%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1060172      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11887469      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    230394816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.077258                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.438243                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       195289596                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7257210                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24064164                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        60269                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3723576                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3327845                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          465                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     140604067                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         3021                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3723576                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       195584932                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1855688                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4541019                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         23832863                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       856725                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     140519594                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        29282                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        239302                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       318503                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents        48939                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    195097180                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    653672701                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    653672701                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    166702999                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        28394166                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        35728                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        19607                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2557435                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13394195                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7197555                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       217017                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1633355                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         140329547                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        35835                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        132904276                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       165161                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     17607196                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     39178549                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         3324                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    230394816                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.576854                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.269069                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    174332770     75.67%     75.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22513839      9.77%     85.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12311964      5.34%     90.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8382948      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7833117      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2253689      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1758818      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       597524      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       410147      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    230394816                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          31084     12.67%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         94275     38.41%     51.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       120071     48.92%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111342422     83.78%     83.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2098703      1.58%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16119      0.01%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12284653      9.24%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7162379      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     132904276                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.505880                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             245430                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001847                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    496613959                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    157974039                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    130768539                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133149706                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       400744                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2391644                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          397                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1491                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       203123                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         8265                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3723576                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1187085                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       119615                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    140365523                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        57622                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13394195                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7197555                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        19597                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         88333                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           31                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1491                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1162474                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1130169                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2292643                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131010454                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11553894                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1893822                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  141                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18714646                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18443585                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7160752                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.498671                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             130769424                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            130768539                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76461568                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        199730593                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.497751                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.382824                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97920504                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    120025622                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     20340225                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32511                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2026874                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    226671240                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.529514                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.382569                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    177942463     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23598921     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9188678      4.05%     92.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4950162      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3705762      1.63%     96.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2070319      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1277127      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1141010      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2796798      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    226671240                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97920504                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     120025622                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17996976                       # Number of memory references committed
system.switch_cpus3.commit.loads             11002547                       # Number of loads committed
system.switch_cpus3.commit.membars              16220                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17229040                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108152221                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2438312                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2796798                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           364239639                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          284455511                       # The number of ROB writes
system.switch_cpus3.timesIdled                3183669                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               32324171                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97920504                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            120025622                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97920504                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.682982                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.682982                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.372720                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.372720                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       590800980                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181277834                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      131146697                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32482                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus4.numCycles               262718987                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        21327686                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     17451599                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2082110                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8766614                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8390850                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2203923                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        95111                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    205329655                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             119298861                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           21327686                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10594773                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             24901072                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5690073                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       5711311                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         12561741                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2083851                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    239522910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.611550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.953087                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       214621838     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1164914      0.49%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1846574      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         2495409      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2568789      1.07%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         2170871      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1212975      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1803720      0.75%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        11637820      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    239522910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081181                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.454093                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       203218898                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      7840270                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         24855099                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        28146                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3580495                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3509981                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          377                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     146366466                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1973                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3580495                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       203778589                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1512223                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      5037946                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         24330006                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles      1283649                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     146310968                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          187                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        188446                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       552078                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    204172750                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    680677078                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    680677078                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    177014587                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        27158163                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        36288                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        18885                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          3813886                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13684052                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7422243                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        87285                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1750990                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         146126773                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        36419                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        138765871                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        19048                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     16150192                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     38688372                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1324                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    239522910                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.579343                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.270680                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    180811349     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     24138966     10.08%     85.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     12222988      5.10%     90.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      9234556      3.86%     94.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7251148      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2927776      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1847388      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       960451      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       128288      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    239522910                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          26045     11.30%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         84449     36.64%     47.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       119964     52.05%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    116705350     84.10%     84.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2073910      1.49%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        17399      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12570039      9.06%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7399173      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     138765871                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.528191                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             230458                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001661                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    517304158                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    162313945                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    136688597                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     138996329                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       283153                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2184516                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           98                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          564                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       106643                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3580495                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1202078                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       125761                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    146163338                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        58290                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13684052                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7422243                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        18889                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        106203                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          564                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1211641                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1170212                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2381853                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    136854694                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11830155                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1911177                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  146                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            19229049                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        19447890                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7398894                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.520917                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             136688827                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            136688597                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         78464922                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        211420778                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.520284                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371132                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    103187943                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    126971563                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     19191789                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        35095                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2108443                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    235942415                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.538146                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.386754                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    183859789     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     25810384     10.94%     88.86% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9754418      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4652208      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3915070      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2248895      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1966816      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       888612      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2846223      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    235942415                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    103187943                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     126971563                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18815136                       # Number of memory references committed
system.switch_cpus4.commit.loads             11499536                       # Number of loads committed
system.switch_cpus4.commit.membars              17508                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          18309535                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        114399815                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2614612                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2846223                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           379258829                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          295907259                       # The number of ROB writes
system.switch_cpus4.timesIdled                3110943                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               23196077                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          103187943                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            126971563                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    103187943                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.546024                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.546024                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.392769                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.392769                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       615959402                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      190405599                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      135704232                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         35064                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus5.numCycles               262718987                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        20337411                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16632522                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1988780                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8533441                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8036646                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2094357                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        88461                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    197525216                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             115359463                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           20337411                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10131003                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24186525                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5762154                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       5330426                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12144972                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2002640                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    230772157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.610848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.959671                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       206585632     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1313352      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2076920      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3300224      1.43%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1363440      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1534485      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1625455      0.70%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1061330      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        11911319      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    230772157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077411                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.439098                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       195704395                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      7165667                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24112012                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        60551                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3729531                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3334263                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          460                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     140881567                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2975                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3729531                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       196001432                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1861264                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      4443460                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         23879317                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       857140                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     140797377                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents        23163                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        241171                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       319591                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents        44681                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    195484712                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    654965754                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    654965754                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    167062536                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        28422176                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        35804                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        19645                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2570860                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     13422867                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7212136                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       217649                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1633818                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         140607858                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        35899                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        133179610                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       165550                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     17624821                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     39202696                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         3321                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    230772157                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.577104                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.269290                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    174592893     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     22561992      9.78%     85.43% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     12339582      5.35%     90.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      8396984      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      7848732      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2259855      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1762311      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       599031      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       410777      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    230772157                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          31049     12.60%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         94869     38.51%     51.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       120434     48.89%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    111572490     83.78%     83.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2102661      1.58%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        16154      0.01%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     12311862      9.24%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7176443      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     133179610                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.506928                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             246352                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001850                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    497543279                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    158270032                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    131038066                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     133425962                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       401233                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2396641                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          386                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         1488                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       202665                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         8317                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3729531                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1203353                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       119558                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    140643893                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        57582                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     13422867                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7212136                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        19632                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         88105                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         1488                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1164339                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1131938                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2296277                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    131281806                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     11579570                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1897804                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  136                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            18754250                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        18481783                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7174680                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.499704                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             131039021                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            131038066                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         76622923                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        200145032                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.498777                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382837                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     98131569                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    120284369                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     20359865                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        32578                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2030710                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    227042626                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.529788                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.382868                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    178209178     78.49%     78.49% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     23649702     10.42%     88.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9207935      4.06%     92.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4959376      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      3715329      1.64%     96.78% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2076272      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1278500      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1143679      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2802655      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    227042626                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     98131569                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     120284369                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              18035697                       # Number of memory references committed
system.switch_cpus5.commit.loads             11026226                       # Number of loads committed
system.switch_cpus5.commit.membars              16254                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17266197                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        108385374                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2443577                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2802655                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           364883555                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          285018229                       # The number of ROB writes
system.switch_cpus5.timesIdled                3190667                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               31946830                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           98131569                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            120284369                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     98131569                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.677212                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.677212                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.373523                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.373523                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       592033281                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      181650662                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      131403916                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         32548                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  57                       # Number of system calls
system.switch_cpus6.numCycles               262718987                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        23553422                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     19610406                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2137944                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8996147                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         8620943                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2534697                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        99248                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    204878856                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             129183319                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           23553422                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     11155640                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             26932809                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5951194                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles      10194655                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12721139                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      2043790                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    245800186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.645939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.017633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       218867377     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1652316      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         2086446      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3314306      1.35%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1387969      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1788979      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         2081404      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          952474      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        13668915      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    245800186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.089653                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.491717                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       203675039                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     11514419                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         26804667                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        12816                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3793243                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3585465                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          623                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     157917553                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         3100                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3793243                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       203881102                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         657769                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles     10280174                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         26611601                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       576290                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     156945788                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          147                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         83200                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       402154                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    219204005                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    729850726                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    729850726                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    183513780                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        35690222                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        37950                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        19752                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2023852                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     14697907                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7686535                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        86830                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1740542                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         153247690                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        38090                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        147051350                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       145728                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     18535418                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     37681910                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         1383                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    245800186                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.598256                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.320158                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    183493181     74.65%     74.65% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     28410738     11.56%     86.21% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11627706      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      6510597      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      8821254      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2714740      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      2671840      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7      1437387      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       112743      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    245800186                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu        1012717     79.01%     79.01% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     79.01% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        137944     10.76%     89.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       131077     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    123887182     84.25%     84.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2010534      1.37%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        18198      0.01%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     13471750      9.16%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7663686      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     147051350                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.559729                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            1281738                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008716                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    541330352                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    171821891                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    143230756                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     148333088                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       110031                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2770391                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          696                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       107259                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3793243                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         500158                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        62741                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    153285789                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts       120905                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     14697907                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7686535                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        19752                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         54865                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           67                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          696                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1264359                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1203637                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2467996                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    144494276                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     13254498                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2557074                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            20917433                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        20437597                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7662935                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.549996                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             143231245                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            143230756                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         85824397                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        230543018                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.545186                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372271                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    106764440                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    131558780                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     21727662                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        36707                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2156200                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    242006943                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.543616                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.363692                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    186328172     76.99%     76.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     28216912     11.66%     88.65% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2     10242602      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5106523      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4669716      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      1959635      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1941521      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       923966      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2617896      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    242006943                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    106764440                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     131558780                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              19506792                       # Number of memory references committed
system.switch_cpus6.commit.loads             11927516                       # Number of loads committed
system.switch_cpus6.commit.membars              18312                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          19069393                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        118445482                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2716671                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2617896                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           392674748                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          310366149                       # The number of ROB writes
system.switch_cpus6.timesIdled                3105386                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               16918801                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          106764440                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            131558780                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    106764440                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.460735                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.460735                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.406383                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.406383                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       650161761                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      200139381                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      146049036                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         36676                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  57                       # Number of system calls
system.switch_cpus7.numCycles               262718987                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        23567480                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     19622519                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2139719                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      9014417                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8628358                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2535758                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        99496                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    205085212                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             129277099                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           23567480                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     11164116                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             26949388                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5950014                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       9959709                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.MiscStallCycles         1446                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines         12732314                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2045382                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    245786709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.646323                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.018168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       218837321     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1653385      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2091627      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3317491      1.35%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1385882      0.56%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1787404      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         2084488      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          951884      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        13677227      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    245786709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.089706                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.492074                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       203880004                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles     11282307                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         26821376                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        12731                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3790289                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3586889                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          624                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     158002789                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         3100                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3790289                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       204086304                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         658335                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles     10047151                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         26627961                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       576662                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     157030896                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          152                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         83011                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       402412                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    219347246                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    730254300                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    730254300                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    183693948                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        35653282                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        38127                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        19911                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2025653                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     14686596                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7691617                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        86653                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1741752                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         153336224                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        38266                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        147167572                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       145024                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     18498474                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     37545034                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1523                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    245786709                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.598761                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.320572                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    183422142     74.63%     74.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     28447018     11.57%     86.20% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11633401      4.73%     90.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      6515807      2.65%     93.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      8825810      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2716329      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      2674979      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7      1438212      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       113011      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    245786709                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu        1013873     79.12%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        136364     10.64%     89.76% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       131175     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    123985260     84.25%     84.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2012278      1.37%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        18216      0.01%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     13483321      9.16%     94.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7668497      5.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     147167572                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.560171                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt            1281412                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008707                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    541548286                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    171873659                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    143345393                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     148448984                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       109300                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2747408                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          698                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       104939                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3790289                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         500841                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        63518                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    153374499                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts       119762                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     14686596                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7691617                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        19911                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         55485                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           63                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          698                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1267774                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1201963                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2469737                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    144609095                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     13266452                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      2558474                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            20934206                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        20454405                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7667754                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.550433                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             143345867                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            143345393                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         85888737                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        230687137                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.545623                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372317                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    106869149                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    131687761                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     21687419                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        36743                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2157976                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    241996420                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.544172                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.364199                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    186259957     76.97%     76.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     28246248     11.67%     88.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2     10252953      4.24%     92.88% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      5113713      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4672938      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      1964455      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1941845      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       925117      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2619194      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    241996420                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    106869149                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     131687761                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              19525863                       # Number of memory references committed
system.switch_cpus7.commit.loads             11939185                       # Number of loads committed
system.switch_cpus7.commit.membars              18330                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          19088099                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        118561595                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2719332                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2619194                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           392751665                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          310540684                       # The number of ROB writes
system.switch_cpus7.timesIdled                3106154                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               16932278                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          106869149                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            131687761                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    106869149                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.458324                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.458324                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.406781                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.406781                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       650693594                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      200308029                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      146156643                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         36712                       # number of misc regfile writes
system.l20.replacements                         14113                       # number of replacements
system.l20.tagsinuse                      4095.462848                       # Cycle average of tags in use
system.l20.total_refs                          406246                       # Total number of references to valid blocks.
system.l20.sampled_refs                         18209                       # Sample count of references to valid blocks.
system.l20.avg_refs                         22.310176                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           83.540372                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.725170                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2797.445479                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1206.751827                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.020396                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001886                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.682970                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.294617                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999869                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        41954                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  41955                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           23763                       # number of Writeback hits
system.l20.Writeback_hits::total                23763                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          156                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  156                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        42110                       # number of demand (read+write) hits
system.l20.demand_hits::total                   42111                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        42110                       # number of overall hits
system.l20.overall_hits::total                  42111                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           36                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        14069                       # number of ReadReq misses
system.l20.ReadReq_misses::total                14105                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            6                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  6                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           36                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        14075                       # number of demand (read+write) misses
system.l20.demand_misses::total                 14111                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           36                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        14075                       # number of overall misses
system.l20.overall_misses::total                14111                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     29415690                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7106952674                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7136368364                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      3681891                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      3681891                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     29415690                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7110634565                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7140050255                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     29415690                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7110634565                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7140050255                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           37                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        56023                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              56060                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        23763                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            23763                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          162                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              162                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           37                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        56185                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               56222                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           37                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        56185                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              56222                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.251129                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.251605                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.037037                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.037037                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.250512                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.250987                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.250512                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.250987                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 817102.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 505149.809795                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 505946.002410                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 613648.500000                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 613648.500000                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 817102.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 505196.061456                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 505991.797534                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 817102.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 505196.061456                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 505991.797534                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                8515                       # number of writebacks
system.l20.writebacks::total                     8515                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        14069                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           14105                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            6                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             6                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        14075                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            14111                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        14075                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           14111                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     26829747                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   6096275541                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   6123105288                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      3251091                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      3251091                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     26829747                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   6099526632                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   6126356379                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     26829747                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   6099526632                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   6126356379                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.251129                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.251605                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.037037                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.250512                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.250987                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.250512                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.250987                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 745270.750000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 433312.640628                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 434108.847076                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 541848.500000                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 541848.500000                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 745270.750000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 433358.908135                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 434154.657997                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 745270.750000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 433358.908135                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 434154.657997                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8724                       # number of replacements
system.l21.tagsinuse                      4095.359174                       # Cycle average of tags in use
system.l21.total_refs                          305252                       # Total number of references to valid blocks.
system.l21.sampled_refs                         12818                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.814324                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           78.905597                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.941312                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2513.301600                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1491.210665                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.019264                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002915                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.613599                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.364065                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999844                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        33317                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  33319                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10336                       # number of Writeback hits
system.l21.Writeback_hits::total                10336                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          160                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  160                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        33477                       # number of demand (read+write) hits
system.l21.demand_hits::total                   33479                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        33477                       # number of overall hits
system.l21.overall_hits::total                  33479                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8681                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8721                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8681                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8721                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8681                       # number of overall misses
system.l21.overall_misses::total                 8721                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     37045599                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4119363344                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4156408943                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     37045599                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4119363344                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4156408943                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     37045599                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4119363344                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4156408943                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           42                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        41998                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              42040                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10336                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10336                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          160                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              160                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           42                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        42158                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               42200                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           42                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        42158                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              42200                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.206700                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.207445                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.205916                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.206659                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.205916                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.206659                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 926139.975000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 474526.361479                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 476597.746015                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 926139.975000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 474526.361479                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 476597.746015                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 926139.975000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 474526.361479                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 476597.746015                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4589                       # number of writebacks
system.l21.writebacks::total                     4589                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8681                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8721                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8681                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8721                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8681                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8721                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     34159893                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3495169361                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3529329254                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     34159893                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3495169361                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3529329254                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     34159893                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3495169361                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3529329254                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.206700                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.207445                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.205916                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.206659                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.205916                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.206659                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 853997.325000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 402622.896095                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 404693.183580                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 853997.325000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 402622.896095                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 404693.183580                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 853997.325000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 402622.896095                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 404693.183580                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         28388                       # number of replacements
system.l22.tagsinuse                      4095.909349                       # Cycle average of tags in use
system.l22.total_refs                          391665                       # Total number of references to valid blocks.
system.l22.sampled_refs                         32484                       # Sample count of references to valid blocks.
system.l22.avg_refs                         12.057167                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           10.098521                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     4.617293                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3345.032432                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           736.161104                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002465                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001127                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.816658                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.179727                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        51999                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  52000                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           21225                       # number of Writeback hits
system.l22.Writeback_hits::total                21225                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           79                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   79                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        52078                       # number of demand (read+write) hits
system.l22.demand_hits::total                   52079                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        52078                       # number of overall hits
system.l22.overall_hits::total                  52079                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           41                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        28347                       # number of ReadReq misses
system.l22.ReadReq_misses::total                28388                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           41                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        28347                       # number of demand (read+write) misses
system.l22.demand_misses::total                 28388                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           41                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        28347                       # number of overall misses
system.l22.overall_misses::total                28388                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     32707318                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data  14558934854                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total    14591642172                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     32707318                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data  14558934854                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total     14591642172                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     32707318                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data  14558934854                       # number of overall miss cycles
system.l22.overall_miss_latency::total    14591642172                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           42                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        80346                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              80388                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        21225                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            21225                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           79                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               79                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           42                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        80425                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               80467                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           42                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        80425                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              80467                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.976190                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.352812                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.353137                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.976190                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.352465                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.352791                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.976190                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.352465                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.352791                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 797739.463415                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 513597.024518                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 514007.403551                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 797739.463415                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 513597.024518                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 514007.403551                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 797739.463415                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 513597.024518                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 514007.403551                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5192                       # number of writebacks
system.l22.writebacks::total                     5192                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        28347                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           28388                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        28347                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            28388                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        28347                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           28388                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     29763518                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data  12523069260                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total  12552832778                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     29763518                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data  12523069260                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total  12552832778                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     29763518                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data  12523069260                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total  12552832778                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.352812                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.353137                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.976190                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.352465                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.352791                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.976190                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.352465                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.352791                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 725939.463415                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 441777.587046                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 442187.994152                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 725939.463415                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 441777.587046                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 442187.994152                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 725939.463415                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 441777.587046                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 442187.994152                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         23742                       # number of replacements
system.l23.tagsinuse                      4095.573434                       # Cycle average of tags in use
system.l23.total_refs                          380492                       # Total number of references to valid blocks.
system.l23.sampled_refs                         27838                       # Sample count of references to valid blocks.
system.l23.avg_refs                         13.668080                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           37.292106                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    10.426706                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2644.005911                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1403.848711                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.009105                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.002546                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.645509                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.342737                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999896                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        47568                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  47569                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           14326                       # number of Writeback hits
system.l23.Writeback_hits::total                14326                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          132                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  132                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        47700                       # number of demand (read+write) hits
system.l23.demand_hits::total                   47701                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        47700                       # number of overall hits
system.l23.overall_hits::total                  47701                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        23702                       # number of ReadReq misses
system.l23.ReadReq_misses::total                23739                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        23703                       # number of demand (read+write) misses
system.l23.demand_misses::total                 23740                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        23703                       # number of overall misses
system.l23.overall_misses::total                23740                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     27552905                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data  12442984086                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total    12470536991                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       772168                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       772168                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     27552905                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data  12443756254                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total     12471309159                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     27552905                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data  12443756254                       # number of overall miss cycles
system.l23.overall_miss_latency::total    12471309159                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           38                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        71270                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              71308                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        14326                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            14326                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          133                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              133                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           38                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        71403                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               71441                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           38                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        71403                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              71441                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.332566                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.332908                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.007519                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.007519                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.331961                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.332302                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.331961                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.332302                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 744673.108108                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 524976.123787                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 525318.547159                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       772168                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       772168                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 744673.108108                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 524986.552504                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 525328.945198                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 744673.108108                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 524986.552504                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 525328.945198                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4283                       # number of writebacks
system.l23.writebacks::total                     4283                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        23702                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           23739                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        23703                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            23740                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        23703                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           23740                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     24896055                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data  10740108683                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total  10765004738                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       700368                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       700368                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     24896055                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data  10740809051                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total  10765705106                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     24896055                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data  10740809051                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total  10765705106                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.332566                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.332908                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.007519                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.007519                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.331961                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.332302                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.331961                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.332302                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 672866.351351                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 453130.903848                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 453473.387169                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       700368                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       700368                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 672866.351351                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 453141.334472                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 453483.787110                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 672866.351351                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 453141.334472                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 453483.787110                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          8728                       # number of replacements
system.l24.tagsinuse                      4095.354607                       # Cycle average of tags in use
system.l24.total_refs                          305288                       # Total number of references to valid blocks.
system.l24.sampled_refs                         12823                       # Sample count of references to valid blocks.
system.l24.avg_refs                         23.807845                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           78.902737                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    12.454776                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2512.901917                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1491.095177                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.019263                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003041                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.613501                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.364037                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999842                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        33338                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  33340                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           10342                       # number of Writeback hits
system.l24.Writeback_hits::total                10342                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          160                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  160                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        33498                       # number of demand (read+write) hits
system.l24.demand_hits::total                   33500                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        33498                       # number of overall hits
system.l24.overall_hits::total                  33500                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           41                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         8684                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 8725                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           41                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         8684                       # number of demand (read+write) misses
system.l24.demand_misses::total                  8725                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           41                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         8684                       # number of overall misses
system.l24.overall_misses::total                 8725                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     39916767                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   4025306465                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     4065223232                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     39916767                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   4025306465                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      4065223232                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     39916767                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   4025306465                       # number of overall miss cycles
system.l24.overall_miss_latency::total     4065223232                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           43                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        42022                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              42065                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        10342                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            10342                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          160                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              160                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           43                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        42182                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               42225                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           43                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        42182                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              42225                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.206654                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.207417                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.205870                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.206631                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.205870                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.206631                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 973579.682927                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 463531.375518                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 465928.164126                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 973579.682927                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 463531.375518                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 465928.164126                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 973579.682927                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 463531.375518                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 465928.164126                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                4590                       # number of writebacks
system.l24.writebacks::total                     4590                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         8684                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            8725                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         8684                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             8725                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         8684                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            8725                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     36972967                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   3401484041                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   3438457008                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     36972967                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   3401484041                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   3438457008                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     36972967                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   3401484041                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   3438457008                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.206654                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.207417                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.205870                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.206631                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.205870                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.206631                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 901779.682927                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 391695.536734                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 394092.493754                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 901779.682927                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 391695.536734                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 394092.493754                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 901779.682927                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 391695.536734                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 394092.493754                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         23834                       # number of replacements
system.l25.tagsinuse                      4095.577438                       # Cycle average of tags in use
system.l25.total_refs                          380638                       # Total number of references to valid blocks.
system.l25.sampled_refs                         27930                       # Sample count of references to valid blocks.
system.l25.avg_refs                         13.628285                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           37.276979                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    10.667778                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2645.675014                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1401.957666                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.009101                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.002604                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.645917                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.342275                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999897                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        47686                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  47687                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           14353                       # number of Writeback hits
system.l25.Writeback_hits::total                14353                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          131                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  131                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        47817                       # number of demand (read+write) hits
system.l25.demand_hits::total                   47818                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        47817                       # number of overall hits
system.l25.overall_hits::total                  47818                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           38                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        23794                       # number of ReadReq misses
system.l25.ReadReq_misses::total                23832                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           38                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        23794                       # number of demand (read+write) misses
system.l25.demand_misses::total                 23832                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           38                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        23794                       # number of overall misses
system.l25.overall_misses::total                23832                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     27628861                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data  12158829533                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total    12186458394                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     27628861                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data  12158829533                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total     12186458394                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     27628861                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data  12158829533                       # number of overall miss cycles
system.l25.overall_miss_latency::total    12186458394                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           39                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        71480                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              71519                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        14353                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            14353                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          131                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              131                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           39                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        71611                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               71650                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           39                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        71611                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              71650                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.332876                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.333226                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.332267                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.332617                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.332267                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.332617                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 727075.289474                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 511004.015004                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 511348.539527                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 727075.289474                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 511004.015004                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 511348.539527                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 727075.289474                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 511004.015004                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 511348.539527                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                4301                       # number of writebacks
system.l25.writebacks::total                     4301                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        23794                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           23832                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        23794                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            23832                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        23794                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           23832                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     24900338                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data  10449802058                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total  10474702396                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     24900338                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data  10449802058                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total  10474702396                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     24900338                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data  10449802058                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total  10474702396                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.332876                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.333226                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.332267                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.332617                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.332267                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.332617                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 655272.052632                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 439178.030512                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 439522.591306                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 655272.052632                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 439178.030512                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 439522.591306                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 655272.052632                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 439178.030512                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 439522.591306                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          6491                       # number of replacements
system.l26.tagsinuse                      4095.186086                       # Cycle average of tags in use
system.l26.total_refs                          290284                       # Total number of references to valid blocks.
system.l26.sampled_refs                         10587                       # Sample count of references to valid blocks.
system.l26.avg_refs                         27.418910                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          121.090526                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    15.303142                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2267.963776                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1690.828642                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.029563                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.003736                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.553702                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.412800                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999801                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        30947                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  30949                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            9840                       # number of Writeback hits
system.l26.Writeback_hits::total                 9840                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          217                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  217                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        31164                       # number of demand (read+write) hits
system.l26.demand_hits::total                   31166                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        31164                       # number of overall hits
system.l26.overall_hits::total                  31166                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           34                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         6457                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 6491                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           34                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         6457                       # number of demand (read+write) misses
system.l26.demand_misses::total                  6491                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           34                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         6457                       # number of overall misses
system.l26.overall_misses::total                 6491                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     45771231                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   2991201242                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     3036972473                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     45771231                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   2991201242                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      3036972473                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     45771231                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   2991201242                       # number of overall miss cycles
system.l26.overall_miss_latency::total     3036972473                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           36                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        37404                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              37440                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         9840                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             9840                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          217                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              217                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           36                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        37621                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               37657                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           36                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        37621                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              37657                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.944444                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.172629                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.173371                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.944444                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.171633                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.172372                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.944444                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.171633                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.172372                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1346212.676471                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 463249.379278                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 467874.360345                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1346212.676471                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 463249.379278                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 467874.360345                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1346212.676471                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 463249.379278                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 467874.360345                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                3802                       # number of writebacks
system.l26.writebacks::total                     3802                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           34                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         6457                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            6491                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           34                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         6457                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             6491                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           34                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         6457                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            6491                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     43329592                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   2527212620                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   2570542212                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     43329592                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   2527212620                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   2570542212                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     43329592                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   2527212620                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   2570542212                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.944444                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.172629                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.173371                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.944444                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.171633                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.172372                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.944444                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.171633                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.172372                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1274399.764706                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 391391.144494                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 396016.362964                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1274399.764706                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 391391.144494                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 396016.362964                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1274399.764706                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 391391.144494                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 396016.362964                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          6494                       # number of replacements
system.l27.tagsinuse                      4095.182657                       # Cycle average of tags in use
system.l27.total_refs                          290268                       # Total number of references to valid blocks.
system.l27.sampled_refs                         10590                       # Sample count of references to valid blocks.
system.l27.avg_refs                         27.409632                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          121.086916                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    15.294711                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2268.486435                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1690.314594                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.029562                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003734                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.553830                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.412674                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999800                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        30936                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  30938                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            9835                       # number of Writeback hits
system.l27.Writeback_hits::total                 9835                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          218                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  218                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        31154                       # number of demand (read+write) hits
system.l27.demand_hits::total                   31156                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        31154                       # number of overall hits
system.l27.overall_hits::total                  31156                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           34                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         6460                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 6494                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           34                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         6460                       # number of demand (read+write) misses
system.l27.demand_misses::total                  6494                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           34                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         6460                       # number of overall misses
system.l27.overall_misses::total                 6494                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     50074985                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   2885288634                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     2935363619                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     50074985                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   2885288634                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      2935363619                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     50074985                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   2885288634                       # number of overall miss cycles
system.l27.overall_miss_latency::total     2935363619                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           36                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        37396                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              37432                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         9835                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             9835                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          218                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              218                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           36                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        37614                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               37650                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           36                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        37614                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              37650                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.944444                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.172746                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.173488                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.944444                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.171745                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.172483                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.944444                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.171745                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.172483                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1472793.676471                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 446639.107430                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 452011.644441                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1472793.676471                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 446639.107430                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 452011.644441                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1472793.676471                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 446639.107430                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 452011.644441                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                3804                       # number of writebacks
system.l27.writebacks::total                     3804                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           34                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         6460                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            6494                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           34                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         6460                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             6494                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           34                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         6460                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            6494                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     47633024                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   2421339185                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   2468972209                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     47633024                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   2421339185                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   2468972209                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     47633024                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   2421339185                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   2468972209                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.944444                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.172746                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.173488                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.944444                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.171745                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.172483                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.944444                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.171745                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.172483                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1400971.294118                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 374820.307276                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 380192.825531                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1400971.294118                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 374820.307276                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 380192.825531                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1400971.294118                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 374820.307276                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 380192.825531                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               518.322487                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012171607                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1950234.310212                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    36.322487                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.058209                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.830645                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12163515                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12163515                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12163515                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12163515                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12163515                       # number of overall hits
system.cpu0.icache.overall_hits::total       12163515                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     35739358                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     35739358                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     35739358                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     35739358                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     35739358                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     35739358                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12163563                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12163563                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12163563                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12163563                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12163563                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12163563                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 744569.958333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 744569.958333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 744569.958333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 744569.958333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 744569.958333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 744569.958333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     29817511                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     29817511                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     29817511                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     29817511                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     29817511                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     29817511                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 805878.675676                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 805878.675676                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 805878.675676                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 805878.675676                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 805878.675676                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 805878.675676                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 56185                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172660613                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 56441                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3059.134548                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.815946                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.184054                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.913344                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.086656                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8582658                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8582658                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7259228                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7259228                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17757                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17757                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16710                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16710                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15841886                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15841886                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15841886                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15841886                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       191523                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       191523                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         5650                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         5650                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       197173                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        197173                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       197173                       # number of overall misses
system.cpu0.dcache.overall_misses::total       197173                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  45029396380                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  45029396380                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   2205207166                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2205207166                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  47234603546                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  47234603546                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  47234603546                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  47234603546                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8774181                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8774181                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7264878                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7264878                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16710                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16710                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16039059                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16039059                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16039059                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16039059                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021828                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021828                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000778                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000778                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012293                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012293                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012293                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012293                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 235112.213050                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 235112.213050                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 390302.153274                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 390302.153274                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 239559.186836                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 239559.186836                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 239559.186836                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 239559.186836                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets     15009050                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             84                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 178679.166667                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        23763                       # number of writebacks
system.cpu0.dcache.writebacks::total            23763                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       135500                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       135500                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         5488                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         5488                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       140988                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       140988                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       140988                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       140988                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        56023                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        56023                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          162                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          162                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        56185                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        56185                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        56185                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        56185                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9979124996                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9979124996                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     13877110                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     13877110                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9993002106                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9993002106                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9993002106                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9993002106                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006385                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006385                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003503                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003503                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003503                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003503                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 178125.501955                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 178125.501955                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 85661.172840                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 85661.172840                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 177858.896609                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 177858.896609                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 177858.896609                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 177858.896609                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               516.251411                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1011248021                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1955992.303675                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.251411                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.066108                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.827326                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12552186                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12552186                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12552186                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12552186                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12552186                       # number of overall hits
system.cpu1.icache.overall_hits::total       12552186                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     46499560                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     46499560                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     46499560                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     46499560                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     46499560                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     46499560                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12552241                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12552241                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12552241                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12552241                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12552241                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12552241                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 845446.545455                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 845446.545455                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 845446.545455                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 845446.545455                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 845446.545455                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 845446.545455                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     37536890                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     37536890                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     37536890                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     37536890                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     37536890                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     37536890                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 893735.476190                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 893735.476190                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 893735.476190                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 893735.476190                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 893735.476190                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 893735.476190                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 42158                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166854022                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 42414                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3933.937426                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.706951                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.293049                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912918                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087082                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8645128                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8645128                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7277007                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7277007                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18738                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18738                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17523                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17523                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15922135                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15922135                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15922135                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15922135                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       134992                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       134992                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          947                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          947                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       135939                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        135939                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       135939                       # number of overall misses
system.cpu1.dcache.overall_misses::total       135939                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  25497103028                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  25497103028                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     79821717                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     79821717                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  25576924745                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  25576924745                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  25576924745                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  25576924745                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8780120                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8780120                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7277954                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7277954                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17523                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17523                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16058074                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16058074                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16058074                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16058074                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015375                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015375                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000130                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000130                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008465                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008465                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008465                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008465                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 188878.622644                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 188878.622644                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 84289.035903                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 84289.035903                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 188150.013940                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 188150.013940                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 188150.013940                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 188150.013940                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10336                       # number of writebacks
system.cpu1.dcache.writebacks::total            10336                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        92994                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        92994                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          787                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          787                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        93781                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        93781                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        93781                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        93781                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        41998                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        41998                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          160                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          160                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        42158                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        42158                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        42158                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        42158                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6362647535                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6362647535                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     10311124                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     10311124                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6372958659                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6372958659                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6372958659                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6372958659                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002625                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002625                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 151498.822206                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 151498.822206                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 64444.525000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64444.525000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 151168.429693                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 151168.429693                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 151168.429693                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 151168.429693                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     3                       # number of replacements
system.cpu2.icache.tagsinuse               580.405425                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1041472792                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1780295.370940                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    40.273260                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   540.132166                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.064540                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865596                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.930137                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11890011                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11890011                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11890011                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11890011                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11890011                       # number of overall hits
system.cpu2.icache.overall_hits::total       11890011                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           60                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           60                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           60                       # number of overall misses
system.cpu2.icache.overall_misses::total           60                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     46876258                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     46876258                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     46876258                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     46876258                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     46876258                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     46876258                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11890071                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11890071                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11890071                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11890071                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11890071                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11890071                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 781270.966667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 781270.966667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 781270.966667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 781270.966667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 781270.966667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 781270.966667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           18                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           18                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     33147749                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     33147749                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     33147749                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     33147749                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     33147749                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     33147749                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 789232.119048                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 789232.119048                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 789232.119048                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 789232.119048                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 789232.119048                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 789232.119048                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 80425                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               449714542                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 80681                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5573.983243                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   111.907741                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   144.092259                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.437140                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.562860                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     31115877                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       31115877                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     17037775                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      17037775                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         8332                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         8332                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         8314                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         8314                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     48153652                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        48153652                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     48153652                       # number of overall hits
system.cpu2.dcache.overall_hits::total       48153652                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       288233                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       288233                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          275                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          275                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       288508                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        288508                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       288508                       # number of overall misses
system.cpu2.dcache.overall_misses::total       288508                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  71308236500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  71308236500                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     25944549                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     25944549                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  71334181049                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  71334181049                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  71334181049                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  71334181049                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     31404110                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     31404110                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     17038050                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     17038050                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         8332                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8332                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         8314                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         8314                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     48442160                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     48442160                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     48442160                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     48442160                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009178                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009178                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000016                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005956                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005956                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005956                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005956                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 247397.891636                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 247397.891636                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 94343.814545                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 94343.814545                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 247252.003580                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 247252.003580                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 247252.003580                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 247252.003580                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21225                       # number of writebacks
system.cpu2.dcache.writebacks::total            21225                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       207887                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       207887                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          196                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          196                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       208083                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       208083                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       208083                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       208083                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        80346                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        80346                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           79                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           79                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        80425                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        80425                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        80425                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        80425                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  18354544177                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  18354544177                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      5417848                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      5417848                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  18359962025                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  18359962025                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  18359962025                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  18359962025                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002558                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002558                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001660                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001660                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001660                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001660                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 228443.782852                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 228443.782852                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 68580.354430                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 68580.354430                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 228286.751943                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 228286.751943                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 228286.751943                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 228286.751943                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               526.950248                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1016578050                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1925337.215909                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    36.950248                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          490                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.059215                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.785256                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.844472                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12120005                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12120005                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12120005                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12120005                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12120005                       # number of overall hits
system.cpu3.icache.overall_hits::total       12120005                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           51                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           51                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           51                       # number of overall misses
system.cpu3.icache.overall_misses::total           51                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     34504232                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     34504232                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     34504232                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     34504232                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     34504232                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     34504232                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12120056                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12120056                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12120056                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12120056                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12120056                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12120056                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 676553.568627                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 676553.568627                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 676553.568627                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 676553.568627                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 676553.568627                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 676553.568627                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     27969526                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     27969526                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     27969526                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     27969526                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     27969526                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     27969526                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 736040.157895                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 736040.157895                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 736040.157895                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 736040.157895                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 736040.157895                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 736040.157895                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 71403                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               181057773                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 71659                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               2526.657824                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   234.164190                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    21.835810                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.914704                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.085296                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8401233                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8401233                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6960816                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6960816                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        19418                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        19418                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16241                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16241                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15362049                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15362049                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15362049                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15362049                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       183074                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       183074                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          803                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          803                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       183877                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        183877                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       183877                       # number of overall misses
system.cpu3.dcache.overall_misses::total       183877                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  42358123416                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  42358123416                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     74051035                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     74051035                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  42432174451                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  42432174451                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  42432174451                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  42432174451                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8584307                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8584307                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6961619                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6961619                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        19418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16241                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16241                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15545926                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15545926                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15545926                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15545926                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021327                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021327                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000115                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011828                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011828                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011828                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011828                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 231371.595180                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 231371.595180                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 92217.976339                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 92217.976339                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 230763.904409                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 230763.904409                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 230763.904409                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 230763.904409                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        14326                       # number of writebacks
system.cpu3.dcache.writebacks::total            14326                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       111804                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       111804                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          670                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          670                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       112474                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       112474                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       112474                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       112474                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        71270                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        71270                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          133                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        71403                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        71403                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        71403                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        71403                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  15765578731                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  15765578731                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      9381772                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      9381772                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  15774960503                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  15774960503                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  15774960503                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  15774960503                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.008302                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.008302                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.004593                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.004593                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.004593                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.004593                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 221209.186628                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 221209.186628                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 70539.639098                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 70539.639098                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 220928.539459                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 220928.539459                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 220928.539459                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 220928.539459                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               517.028190                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1011257518                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1952234.590734                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    42.028190                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.067353                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.828571                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12561683                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12561683                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12561683                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12561683                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12561683                       # number of overall hits
system.cpu4.icache.overall_hits::total       12561683                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           58                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           58                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           58                       # number of overall misses
system.cpu4.icache.overall_misses::total           58                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     50240330                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     50240330                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     50240330                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     50240330                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     50240330                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     50240330                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12561741                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12561741                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12561741                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12561741                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12561741                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12561741                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 866212.586207                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 866212.586207                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 866212.586207                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 866212.586207                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 866212.586207                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 866212.586207                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           15                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           15                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           15                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           43                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           43                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           43                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     40416804                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     40416804                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     40416804                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     40416804                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     40416804                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     40416804                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 939925.674419                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 939925.674419                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 939925.674419                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 939925.674419                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 939925.674419                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 939925.674419                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 42182                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               166862293                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 42438                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3931.907559                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.705349                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.294651                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.912912                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.087088                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8649411                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8649411                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7280973                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7280973                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        18751                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        18751                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        17532                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        17532                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     15930384                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        15930384                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     15930384                       # number of overall hits
system.cpu4.dcache.overall_hits::total       15930384                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       135262                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       135262                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          947                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          947                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       136209                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        136209                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       136209                       # number of overall misses
system.cpu4.dcache.overall_misses::total       136209                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  25286289861                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  25286289861                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     79918654                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     79918654                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  25366208515                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  25366208515                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  25366208515                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  25366208515                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8784673                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8784673                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7281920                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7281920                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        18751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        18751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        17532                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        17532                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     16066593                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     16066593                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     16066593                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     16066593                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015397                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015397                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000130                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000130                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008478                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008478                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008478                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008478                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 186943.042843                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 186943.042843                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 84391.398099                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 84391.398099                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 186230.047317                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 186230.047317                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 186230.047317                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 186230.047317                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        10342                       # number of writebacks
system.cpu4.dcache.writebacks::total            10342                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        93240                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        93240                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          787                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          787                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        94027                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        94027                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        94027                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        94027                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        42022                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        42022                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          160                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          160                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        42182                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        42182                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        42182                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        42182                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   6270052865                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   6270052865                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     10327941                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     10327941                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   6280380806                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   6280380806                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   6280380806                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   6280380806                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004784                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004784                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002625                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002625                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 149208.815977                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 149208.815977                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64549.631250                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64549.631250                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 148887.696316                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 148887.696316                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 148887.696316                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 148887.696316                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               527.655203                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1016602960                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1921744.725898                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    37.655203                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.060345                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.845601                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12144915                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12144915                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12144915                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12144915                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12144915                       # number of overall hits
system.cpu5.icache.overall_hits::total       12144915                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           57                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           57                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           57                       # number of overall misses
system.cpu5.icache.overall_misses::total           57                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     42300660                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     42300660                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     42300660                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     42300660                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     42300660                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     42300660                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12144972                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12144972                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12144972                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12144972                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12144972                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12144972                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 742116.842105                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 742116.842105                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 742116.842105                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 742116.842105                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 742116.842105                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 742116.842105                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           18                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           18                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           18                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     28027222                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     28027222                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     28027222                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     28027222                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     28027222                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     28027222                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 718646.717949                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 718646.717949                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 718646.717949                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 718646.717949                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 718646.717949                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 718646.717949                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 71611                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               181091663                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 71867                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               2519.816647                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   234.164236                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    21.835764                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.914704                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.085296                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      8420093                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        8420093                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      6975791                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6975791                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        19440                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        19440                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        16274                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        16274                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     15395884                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        15395884                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     15395884                       # number of overall hits
system.cpu5.dcache.overall_hits::total       15395884                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       183868                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       183868                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          803                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          803                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       184671                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        184671                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       184671                       # number of overall misses
system.cpu5.dcache.overall_misses::total       184671                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  41785397344                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  41785397344                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     68746554                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     68746554                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  41854143898                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  41854143898                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  41854143898                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  41854143898                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      8603961                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      8603961                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      6976594                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6976594                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        19440                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        19440                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        16274                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        16274                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     15580555                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     15580555                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     15580555                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     15580555                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021370                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021370                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000115                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011853                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011853                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011853                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011853                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 227257.583397                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 227257.583397                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 85612.146949                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 85612.146949                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 226641.670311                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 226641.670311                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 226641.670311                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 226641.670311                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        14353                       # number of writebacks
system.cpu5.dcache.writebacks::total            14353                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       112388                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       112388                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          672                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          672                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       113060                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       113060                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       113060                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       113060                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        71480                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        71480                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          131                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          131                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        71611                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        71611                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        71611                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        71611                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data  15489578507                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  15489578507                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      8512070                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      8512070                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data  15498090577                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  15498090577                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data  15498090577                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  15498090577                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008308                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008308                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004596                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004596                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004596                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004596                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 216698.076483                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 216698.076483                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 64977.633588                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 64977.633588                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 216420.530044                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 216420.530044                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 216420.530044                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 216420.530044                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               489.666212                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1014510050                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2066211.914460                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    34.666212                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.055555                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.784721                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12721092                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12721092                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12721092                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12721092                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12721092                       # number of overall hits
system.cpu6.icache.overall_hits::total       12721092                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           47                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           47                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           47                       # number of overall misses
system.cpu6.icache.overall_misses::total           47                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     67757171                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     67757171                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     67757171                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     67757171                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     67757171                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     67757171                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12721139                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12721139                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12721139                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12721139                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12721139                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12721139                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1441641.936170                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1441641.936170                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1441641.936170                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1441641.936170                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1441641.936170                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1441641.936170                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           11                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           11                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     46212688                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     46212688                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     46212688                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     46212688                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     46212688                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     46212688                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1283685.777778                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1283685.777778                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1283685.777778                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1283685.777778                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1283685.777778                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1283685.777778                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 37621                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               164762695                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 37877                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4349.940465                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.508099                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.491901                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.912141                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.087859                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     10147901                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       10147901                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7540039                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7540039                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        19459                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        19459                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        18338                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        18338                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     17687940                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        17687940                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     17687940                       # number of overall hits
system.cpu6.dcache.overall_hits::total       17687940                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        96909                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        96909                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         2188                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         2188                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        99097                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         99097                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        99097                       # number of overall misses
system.cpu6.dcache.overall_misses::total        99097                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  13308766160                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  13308766160                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    141260978                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    141260978                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  13450027138                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  13450027138                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  13450027138                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  13450027138                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     10244810                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     10244810                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7542227                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7542227                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        19459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        19459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        18338                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        18338                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     17787037                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     17787037                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     17787037                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     17787037                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009459                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009459                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000290                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000290                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005571                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005571                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005571                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005571                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 137332.612657                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 137332.612657                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 64561.690128                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 64561.690128                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 135725.876041                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 135725.876041                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 135725.876041                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 135725.876041                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         9840                       # number of writebacks
system.cpu6.dcache.writebacks::total             9840                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        59505                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        59505                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         1971                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         1971                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        61476                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        61476                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        61476                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        61476                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        37404                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        37404                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          217                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          217                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        37621                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        37621                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        37621                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        37621                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   5058632169                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   5058632169                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     15831404                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     15831404                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   5074463573                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   5074463573                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   5074463573                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   5074463573                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003651                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003651                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002115                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002115                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002115                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002115                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 135243.080125                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 135243.080125                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 72955.778802                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 72955.778802                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 134883.803541                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 134883.803541                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 134883.803541                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 134883.803541                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               489.666783                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1014521223                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2066234.670061                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    34.666783                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.055556                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.784722                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12732265                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12732265                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12732265                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12732265                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12732265                       # number of overall hits
system.cpu7.icache.overall_hits::total       12732265                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           47                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           47                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           47                       # number of overall misses
system.cpu7.icache.overall_misses::total           47                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     76411086                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     76411086                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     76411086                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     76411086                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     76411086                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     76411086                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12732312                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12732312                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12732312                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12732312                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12732312                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12732312                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1625767.787234                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1625767.787234                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1625767.787234                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1625767.787234                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1625767.787234                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1625767.787234                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs       662202                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs       331101                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     50501492                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     50501492                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     50501492                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     50501492                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     50501492                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     50501492                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1402819.222222                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1402819.222222                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1402819.222222                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1402819.222222                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1402819.222222                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1402819.222222                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 37614                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               164779938                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 37870                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4351.199842                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.504790                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.495210                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.912128                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.087872                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     10157619                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       10157619                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7547387                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7547387                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        19618                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        19618                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        18356                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        18356                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     17705006                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        17705006                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     17705006                       # number of overall hits
system.cpu7.dcache.overall_hits::total       17705006                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        96888                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        96888                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         2206                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         2206                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        99094                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         99094                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        99094                       # number of overall misses
system.cpu7.dcache.overall_misses::total        99094                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  13065548730                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  13065548730                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    142116521                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    142116521                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  13207665251                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  13207665251                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  13207665251                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  13207665251                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     10254507                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     10254507                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7549593                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7549593                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        19618                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        19618                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        18356                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        18356                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     17804100                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     17804100                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     17804100                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     17804100                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009448                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009448                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000292                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000292                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005566                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005566                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005566                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005566                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 134852.084159                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 134852.084159                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 64422.720308                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 64422.720308                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 133284.207429                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 133284.207429                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 133284.207429                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 133284.207429                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         9835                       # number of writebacks
system.cpu7.dcache.writebacks::total             9835                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        59492                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        59492                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data         1988                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         1988                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        61480                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        61480                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        61480                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        61480                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        37396                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        37396                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          218                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          218                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        37614                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        37614                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        37614                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        37614                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   4952044504                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   4952044504                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     15921397                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     15921397                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   4967965901                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   4967965901                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   4967965901                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   4967965901                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003647                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003647                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002113                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002113                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002113                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002113                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 132421.769815                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 132421.769815                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 73033.931193                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 73033.931193                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 132077.574866                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 132077.574866                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 132077.574866                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 132077.574866                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
