$date
	Tue Jul  1 02:50:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module half_adder_tb $end
$var wire 1 ! s $end
$var wire 1 " c $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module u0_DUT $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " c $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#50
1!
1$
#100
0!
1"
1#
#150
1!
0"
0$
#200
