<module name="CONTROLSS_INTXBAR_CONTROLSS_INTXBAR" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="CONTROLSS_INTXBAR_PID" acronym="CONTROLSS_INTXBAR_PID" offset="0x0" width="32" description="">
		<bitfield id="PID_MSB16" width="16" begin="31" end="16" resetval="0x24960" description="Not Defined" range="31 - 16" rwaccess="RO"/> 
		<bitfield id="PID_MISC" width="5" begin="15" end="11" resetval="0x0" description="Not Defined" range="15 - 11" rwaccess="RO"/> 
		<bitfield id="PID_MAJOR" width="3" begin="10" end="8" resetval="0x2" description="Not Defined" range="10 - 8" rwaccess="RO"/> 
		<bitfield id="PID_CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Not Defined" range="7 - 6" rwaccess="RO"/> 
		<bitfield id="PID_MINOR" width="6" begin="5" end="0" resetval="0x20" description="Not Defined" range="5 - 0" rwaccess="RO"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR0_G0" acronym="CONTROLSS_INTXBAR_INTXBAR0_G0" offset="0x100" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM INT interrupt to corresponding xbar1: PWMx.INT is selected0: PWMx.INT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR0_G1" acronym="CONTROLSS_INTXBAR_INTXBAR0_G1" offset="0x104" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM TZINT interrupt to corresponding xbar1: PWMx.TZINT is selected0: PWMx.TZINT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR0_G2" acronym="CONTROLSS_INTXBAR_INTXBAR0_G2" offset="0x108" width="24" description="">
		<bitfield id="SEL" width="25" begin="24" end="0" resetval="0x0" description="Corresponding INT XBar G2 Input Select0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="24 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR0_G3" acronym="CONTROLSS_INTXBAR_INTXBAR0_G3" offset="0x10C" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="Corresponding INT XBar G3 Input Select0: FSIRX0.INT1N1: FSIRX0.INT2N2: FSIRX1.INT1N3: FSIRX1.INT2N4: FSIRX2.INT1N5: FSIRX2.INT2N6: FSIRX3.INT1N7: FSIRX3.INT2N8: FSITX0.INT1N9: FSITX0.INT2N10: FSITX1.INT1N11: FSITX1.INT2N12: FSITX2.INT1N13: FSITX2.INT2N14: FSITX3.INT1N15: FSITX3.INT2N" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR0_G4" acronym="CONTROLSS_INTXBAR_INTXBAR0_G4" offset="0x110" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G4 Input Select0: SD0.ERR1: SD0.FILT1.DRINT2: SD0.FILT2.DRINT3: SD0.FILT3.DRINT4: SD0.FILT4.DRINT5: SD1.ERR6: SD1.FILT1.DRINT7: SD1.FILT2.DRINT8: SD1.FILT3.DRINT9: SD1.FILT4.DRINT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR0_G5" acronym="CONTROLSS_INTXBAR_INTXBAR0_G5" offset="0x114" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G5 Input Select0: ECAP0.INT1: ECAP1.INT2: ECAP2.INT3: ECAP3.INT4: ECAP4.INT5: ECAP5.INT6: ECAP6.INT7: ECAP7.INT8: ECAP8.INT9: ECAP9.INT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR0_G6" acronym="CONTROLSS_INTXBAR_INTXBAR0_G6" offset="0x118" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="Corresponding INT XBar G6 Input Select0: EQEP0.INT1: EQEP1.INT2: EQEP2.INT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR1_G0" acronym="CONTROLSS_INTXBAR_INTXBAR1_G0" offset="0x140" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM INT interrupt to corresponding xbar1: PWMx.INT is selected0: PWMx.INT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR1_G1" acronym="CONTROLSS_INTXBAR_INTXBAR1_G1" offset="0x144" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM TZINT interrupt to corresponding xbar1: PWMx.TZINT is selected0: PWMx.TZINT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR1_G2" acronym="CONTROLSS_INTXBAR_INTXBAR1_G2" offset="0x148" width="24" description="">
		<bitfield id="SEL" width="25" begin="24" end="0" resetval="0x0" description="Corresponding INT XBar G2 Input Select0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="24 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR1_G3" acronym="CONTROLSS_INTXBAR_INTXBAR1_G3" offset="0x14C" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="Corresponding INT XBar G3 Input Select0: FSIRX0.INT1N1: FSIRX0.INT2N2: FSIRX1.INT1N3: FSIRX1.INT2N4: FSIRX2.INT1N5: FSIRX2.INT2N6: FSIRX3.INT1N7: FSIRX3.INT2N8: FSITX0.INT1N9: FSITX0.INT2N10: FSITX1.INT1N11: FSITX1.INT2N12: FSITX2.INT1N13: FSITX2.INT2N14: FSITX3.INT1N15: FSITX3.INT2N" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR1_G4" acronym="CONTROLSS_INTXBAR_INTXBAR1_G4" offset="0x150" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G4 Input Select0: SD0.ERR1: SD0.FILT1.DRINT2: SD0.FILT2.DRINT3: SD0.FILT3.DRINT4: SD0.FILT4.DRINT5: SD1.ERR6: SD1.FILT1.DRINT7: SD1.FILT2.DRINT8: SD1.FILT3.DRINT9: SD1.FILT4.DRINT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR1_G5" acronym="CONTROLSS_INTXBAR_INTXBAR1_G5" offset="0x154" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G5 Input Select0: ECAP0.INT1: ECAP1.INT2: ECAP2.INT3: ECAP3.INT4: ECAP4.INT5: ECAP5.INT6: ECAP6.INT7: ECAP7.INT8: ECAP8.INT9: ECAP9.INT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR1_G6" acronym="CONTROLSS_INTXBAR_INTXBAR1_G6" offset="0x158" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="Corresponding INT XBar G6 Input Select0: EQEP0.INT1: EQEP1.INT2: EQEP2.INT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR2_G0" acronym="CONTROLSS_INTXBAR_INTXBAR2_G0" offset="0x180" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM INT interrupt to corresponding xbar1: PWMx.INT is selected0: PWMx.INT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR2_G1" acronym="CONTROLSS_INTXBAR_INTXBAR2_G1" offset="0x184" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM TZINT interrupt to corresponding xbar1: PWMx.TZINT is selected0: PWMx.TZINT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR2_G2" acronym="CONTROLSS_INTXBAR_INTXBAR2_G2" offset="0x188" width="24" description="">
		<bitfield id="SEL" width="25" begin="24" end="0" resetval="0x0" description="Corresponding INT XBar G2 Input Select0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="24 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR2_G3" acronym="CONTROLSS_INTXBAR_INTXBAR2_G3" offset="0x18C" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="Corresponding INT XBar G3 Input Select0: FSIRX0.INT1N1: FSIRX0.INT2N2: FSIRX1.INT1N3: FSIRX1.INT2N4: FSIRX2.INT1N5: FSIRX2.INT2N6: FSIRX3.INT1N7: FSIRX3.INT2N8: FSITX0.INT1N9: FSITX0.INT2N10: FSITX1.INT1N11: FSITX1.INT2N12: FSITX2.INT1N13: FSITX2.INT2N14: FSITX3.INT1N15: FSITX3.INT2N" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR2_G4" acronym="CONTROLSS_INTXBAR_INTXBAR2_G4" offset="0x190" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G4 Input Select0: SD0.ERR1: SD0.FILT1.DRINT2: SD0.FILT2.DRINT3: SD0.FILT3.DRINT4: SD0.FILT4.DRINT5: SD1.ERR6: SD1.FILT1.DRINT7: SD1.FILT2.DRINT8: SD1.FILT3.DRINT9: SD1.FILT4.DRINT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR2_G5" acronym="CONTROLSS_INTXBAR_INTXBAR2_G5" offset="0x194" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G5 Input Select0: ECAP0.INT1: ECAP1.INT2: ECAP2.INT3: ECAP3.INT4: ECAP4.INT5: ECAP5.INT6: ECAP6.INT7: ECAP7.INT8: ECAP8.INT9: ECAP9.INT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR2_G6" acronym="CONTROLSS_INTXBAR_INTXBAR2_G6" offset="0x198" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="Corresponding INT XBar G6 Input Select0: EQEP0.INT1: EQEP1.INT2: EQEP2.INT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR3_G0" acronym="CONTROLSS_INTXBAR_INTXBAR3_G0" offset="0x1C0" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM INT interrupt to corresponding xbar1: PWMx.INT is selected0: PWMx.INT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR3_G1" acronym="CONTROLSS_INTXBAR_INTXBAR3_G1" offset="0x1C4" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM TZINT interrupt to corresponding xbar1: PWMx.TZINT is selected0: PWMx.TZINT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR3_G2" acronym="CONTROLSS_INTXBAR_INTXBAR3_G2" offset="0x1C8" width="24" description="">
		<bitfield id="SEL" width="25" begin="24" end="0" resetval="0x0" description="Corresponding INT XBar G2 Input Select0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="24 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR3_G3" acronym="CONTROLSS_INTXBAR_INTXBAR3_G3" offset="0x1CC" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="Corresponding INT XBar G3 Input Select0: FSIRX0.INT1N1: FSIRX0.INT2N2: FSIRX1.INT1N3: FSIRX1.INT2N4: FSIRX2.INT1N5: FSIRX2.INT2N6: FSIRX3.INT1N7: FSIRX3.INT2N8: FSITX0.INT1N9: FSITX0.INT2N10: FSITX1.INT1N11: FSITX1.INT2N12: FSITX2.INT1N13: FSITX2.INT2N14: FSITX3.INT1N15: FSITX3.INT2N" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR3_G4" acronym="CONTROLSS_INTXBAR_INTXBAR3_G4" offset="0x1D0" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G4 Input Select0: SD0.ERR1: SD0.FILT1.DRINT2: SD0.FILT2.DRINT3: SD0.FILT3.DRINT4: SD0.FILT4.DRINT5: SD1.ERR6: SD1.FILT1.DRINT7: SD1.FILT2.DRINT8: SD1.FILT3.DRINT9: SD1.FILT4.DRINT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR3_G5" acronym="CONTROLSS_INTXBAR_INTXBAR3_G5" offset="0x1D4" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G5 Input Select0: ECAP0.INT1: ECAP1.INT2: ECAP2.INT3: ECAP3.INT4: ECAP4.INT5: ECAP5.INT6: ECAP6.INT7: ECAP7.INT8: ECAP8.INT9: ECAP9.INT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR3_G6" acronym="CONTROLSS_INTXBAR_INTXBAR3_G6" offset="0x1D8" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="Corresponding INT XBar G6 Input Select0: EQEP0.INT1: EQEP1.INT2: EQEP2.INT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR4_G0" acronym="CONTROLSS_INTXBAR_INTXBAR4_G0" offset="0x200" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM INT interrupt to corresponding xbar1: PWMx.INT is selected0: PWMx.INT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR4_G1" acronym="CONTROLSS_INTXBAR_INTXBAR4_G1" offset="0x204" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM TZINT interrupt to corresponding xbar1: PWMx.TZINT is selected0: PWMx.TZINT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR4_G2" acronym="CONTROLSS_INTXBAR_INTXBAR4_G2" offset="0x208" width="24" description="">
		<bitfield id="SEL" width="25" begin="24" end="0" resetval="0x0" description="Corresponding INT XBar G2 Input Select0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="24 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR4_G3" acronym="CONTROLSS_INTXBAR_INTXBAR4_G3" offset="0x20C" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="Corresponding INT XBar G3 Input Select0: FSIRX0.INT1N1: FSIRX0.INT2N2: FSIRX1.INT1N3: FSIRX1.INT2N4: FSIRX2.INT1N5: FSIRX2.INT2N6: FSIRX3.INT1N7: FSIRX3.INT2N8: FSITX0.INT1N9: FSITX0.INT2N10: FSITX1.INT1N11: FSITX1.INT2N12: FSITX2.INT1N13: FSITX2.INT2N14: FSITX3.INT1N15: FSITX3.INT2N" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR4_G4" acronym="CONTROLSS_INTXBAR_INTXBAR4_G4" offset="0x210" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G4 Input Select0: SD0.ERR1: SD0.FILT1.DRINT2: SD0.FILT2.DRINT3: SD0.FILT3.DRINT4: SD0.FILT4.DRINT5: SD1.ERR6: SD1.FILT1.DRINT7: SD1.FILT2.DRINT8: SD1.FILT3.DRINT9: SD1.FILT4.DRINT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR4_G5" acronym="CONTROLSS_INTXBAR_INTXBAR4_G5" offset="0x214" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G5 Input Select0: ECAP0.INT1: ECAP1.INT2: ECAP2.INT3: ECAP3.INT4: ECAP4.INT5: ECAP5.INT6: ECAP6.INT7: ECAP7.INT8: ECAP8.INT9: ECAP9.INT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR4_G6" acronym="CONTROLSS_INTXBAR_INTXBAR4_G6" offset="0x218" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="Corresponding INT XBar G6 Input Select0: EQEP0.INT1: EQEP1.INT2: EQEP2.INT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR5_G0" acronym="CONTROLSS_INTXBAR_INTXBAR5_G0" offset="0x240" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM INT interrupt to corresponding xbar1: PWMx.INT is selected0: PWMx.INT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR5_G1" acronym="CONTROLSS_INTXBAR_INTXBAR5_G1" offset="0x244" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM TZINT interrupt to corresponding xbar1: PWMx.TZINT is selected0: PWMx.TZINT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR5_G2" acronym="CONTROLSS_INTXBAR_INTXBAR5_G2" offset="0x248" width="24" description="">
		<bitfield id="SEL" width="25" begin="24" end="0" resetval="0x0" description="Corresponding INT XBar G2 Input Select0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="24 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR5_G3" acronym="CONTROLSS_INTXBAR_INTXBAR5_G3" offset="0x24C" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="Corresponding INT XBar G3 Input Select0: FSIRX0.INT1N1: FSIRX0.INT2N2: FSIRX1.INT1N3: FSIRX1.INT2N4: FSIRX2.INT1N5: FSIRX2.INT2N6: FSIRX3.INT1N7: FSIRX3.INT2N8: FSITX0.INT1N9: FSITX0.INT2N10: FSITX1.INT1N11: FSITX1.INT2N12: FSITX2.INT1N13: FSITX2.INT2N14: FSITX3.INT1N15: FSITX3.INT2N" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR5_G4" acronym="CONTROLSS_INTXBAR_INTXBAR5_G4" offset="0x250" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G4 Input Select0: SD0.ERR1: SD0.FILT1.DRINT2: SD0.FILT2.DRINT3: SD0.FILT3.DRINT4: SD0.FILT4.DRINT5: SD1.ERR6: SD1.FILT1.DRINT7: SD1.FILT2.DRINT8: SD1.FILT3.DRINT9: SD1.FILT4.DRINT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR5_G5" acronym="CONTROLSS_INTXBAR_INTXBAR5_G5" offset="0x254" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G5 Input Select0: ECAP0.INT1: ECAP1.INT2: ECAP2.INT3: ECAP3.INT4: ECAP4.INT5: ECAP5.INT6: ECAP6.INT7: ECAP7.INT8: ECAP8.INT9: ECAP9.INT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR5_G6" acronym="CONTROLSS_INTXBAR_INTXBAR5_G6" offset="0x258" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="Corresponding INT XBar G6 Input Select0: EQEP0.INT1: EQEP1.INT2: EQEP2.INT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR6_G0" acronym="CONTROLSS_INTXBAR_INTXBAR6_G0" offset="0x280" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM INT interrupt to corresponding xbar1: PWMx.INT is selected0: PWMx.INT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR6_G1" acronym="CONTROLSS_INTXBAR_INTXBAR6_G1" offset="0x284" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM TZINT interrupt to corresponding xbar1: PWMx.TZINT is selected0: PWMx.TZINT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR6_G2" acronym="CONTROLSS_INTXBAR_INTXBAR6_G2" offset="0x288" width="24" description="">
		<bitfield id="SEL" width="25" begin="24" end="0" resetval="0x0" description="Corresponding INT XBar G2 Input Select0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="24 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR6_G3" acronym="CONTROLSS_INTXBAR_INTXBAR6_G3" offset="0x28C" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="Corresponding INT XBar G3 Input Select0: FSIRX0.INT1N1: FSIRX0.INT2N2: FSIRX1.INT1N3: FSIRX1.INT2N4: FSIRX2.INT1N5: FSIRX2.INT2N6: FSIRX3.INT1N7: FSIRX3.INT2N8: FSITX0.INT1N9: FSITX0.INT2N10: FSITX1.INT1N11: FSITX1.INT2N12: FSITX2.INT1N13: FSITX2.INT2N14: FSITX3.INT1N15: FSITX3.INT2N" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR6_G4" acronym="CONTROLSS_INTXBAR_INTXBAR6_G4" offset="0x290" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G4 Input Select0: SD0.ERR1: SD0.FILT1.DRINT2: SD0.FILT2.DRINT3: SD0.FILT3.DRINT4: SD0.FILT4.DRINT5: SD1.ERR6: SD1.FILT1.DRINT7: SD1.FILT2.DRINT8: SD1.FILT3.DRINT9: SD1.FILT4.DRINT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR6_G5" acronym="CONTROLSS_INTXBAR_INTXBAR6_G5" offset="0x294" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G5 Input Select0: ECAP0.INT1: ECAP1.INT2: ECAP2.INT3: ECAP3.INT4: ECAP4.INT5: ECAP5.INT6: ECAP6.INT7: ECAP7.INT8: ECAP8.INT9: ECAP9.INT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR6_G6" acronym="CONTROLSS_INTXBAR_INTXBAR6_G6" offset="0x298" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="Corresponding INT XBar G6 Input Select0: EQEP0.INT1: EQEP1.INT2: EQEP2.INT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR7_G0" acronym="CONTROLSS_INTXBAR_INTXBAR7_G0" offset="0x2C0" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM INT interrupt to corresponding xbar1: PWMx.INT is selected0: PWMx.INT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR7_G1" acronym="CONTROLSS_INTXBAR_INTXBAR7_G1" offset="0x2C4" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM TZINT interrupt to corresponding xbar1: PWMx.TZINT is selected0: PWMx.TZINT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR7_G2" acronym="CONTROLSS_INTXBAR_INTXBAR7_G2" offset="0x2C8" width="24" description="">
		<bitfield id="SEL" width="25" begin="24" end="0" resetval="0x0" description="Corresponding INT XBar G2 Input Select0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="24 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR7_G3" acronym="CONTROLSS_INTXBAR_INTXBAR7_G3" offset="0x2CC" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="Corresponding INT XBar G3 Input Select0: FSIRX0.INT1N1: FSIRX0.INT2N2: FSIRX1.INT1N3: FSIRX1.INT2N4: FSIRX2.INT1N5: FSIRX2.INT2N6: FSIRX3.INT1N7: FSIRX3.INT2N8: FSITX0.INT1N9: FSITX0.INT2N10: FSITX1.INT1N11: FSITX1.INT2N12: FSITX2.INT1N13: FSITX2.INT2N14: FSITX3.INT1N15: FSITX3.INT2N" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR7_G4" acronym="CONTROLSS_INTXBAR_INTXBAR7_G4" offset="0x2D0" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G4 Input Select0: SD0.ERR1: SD0.FILT1.DRINT2: SD0.FILT2.DRINT3: SD0.FILT3.DRINT4: SD0.FILT4.DRINT5: SD1.ERR6: SD1.FILT1.DRINT7: SD1.FILT2.DRINT8: SD1.FILT3.DRINT9: SD1.FILT4.DRINT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR7_G5" acronym="CONTROLSS_INTXBAR_INTXBAR7_G5" offset="0x2D4" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G5 Input Select0: ECAP0.INT1: ECAP1.INT2: ECAP2.INT3: ECAP3.INT4: ECAP4.INT5: ECAP5.INT6: ECAP6.INT7: ECAP7.INT8: ECAP8.INT9: ECAP9.INT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR7_G6" acronym="CONTROLSS_INTXBAR_INTXBAR7_G6" offset="0x2D8" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="Corresponding INT XBar G6 Input Select0: EQEP0.INT1: EQEP1.INT2: EQEP2.INT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR8_G0" acronym="CONTROLSS_INTXBAR_INTXBAR8_G0" offset="0x300" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM INT interrupt to corresponding xbar1: PWMx.INT is selected0: PWMx.INT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR8_G1" acronym="CONTROLSS_INTXBAR_INTXBAR8_G1" offset="0x304" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM TZINT interrupt to corresponding xbar1: PWMx.TZINT is selected0: PWMx.TZINT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR8_G2" acronym="CONTROLSS_INTXBAR_INTXBAR8_G2" offset="0x308" width="24" description="">
		<bitfield id="SEL" width="25" begin="24" end="0" resetval="0x0" description="Corresponding INT XBar G2 Input Select0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="24 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR8_G3" acronym="CONTROLSS_INTXBAR_INTXBAR8_G3" offset="0x30C" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="Corresponding INT XBar G3 Input Select0: FSIRX0.INT1N1: FSIRX0.INT2N2: FSIRX1.INT1N3: FSIRX1.INT2N4: FSIRX2.INT1N5: FSIRX2.INT2N6: FSIRX3.INT1N7: FSIRX3.INT2N8: FSITX0.INT1N9: FSITX0.INT2N10: FSITX1.INT1N11: FSITX1.INT2N12: FSITX2.INT1N13: FSITX2.INT2N14: FSITX3.INT1N15: FSITX3.INT2N" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR8_G4" acronym="CONTROLSS_INTXBAR_INTXBAR8_G4" offset="0x310" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G4 Input Select0: SD0.ERR1: SD0.FILT1.DRINT2: SD0.FILT2.DRINT3: SD0.FILT3.DRINT4: SD0.FILT4.DRINT5: SD1.ERR6: SD1.FILT1.DRINT7: SD1.FILT2.DRINT8: SD1.FILT3.DRINT9: SD1.FILT4.DRINT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR8_G5" acronym="CONTROLSS_INTXBAR_INTXBAR8_G5" offset="0x314" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G5 Input Select0: ECAP0.INT1: ECAP1.INT2: ECAP2.INT3: ECAP3.INT4: ECAP4.INT5: ECAP5.INT6: ECAP6.INT7: ECAP7.INT8: ECAP8.INT9: ECAP9.INT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR8_G6" acronym="CONTROLSS_INTXBAR_INTXBAR8_G6" offset="0x318" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="Corresponding INT XBar G6 Input Select0: EQEP0.INT1: EQEP1.INT2: EQEP2.INT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR9_G0" acronym="CONTROLSS_INTXBAR_INTXBAR9_G0" offset="0x340" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM INT interrupt to corresponding xbar1: PWMx.INT is selected0: PWMx.INT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR9_G1" acronym="CONTROLSS_INTXBAR_INTXBAR9_G1" offset="0x344" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM TZINT interrupt to corresponding xbar1: PWMx.TZINT is selected0: PWMx.TZINT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR9_G2" acronym="CONTROLSS_INTXBAR_INTXBAR9_G2" offset="0x348" width="24" description="">
		<bitfield id="SEL" width="25" begin="24" end="0" resetval="0x0" description="Corresponding INT XBar G2 Input Select0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="24 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR9_G3" acronym="CONTROLSS_INTXBAR_INTXBAR9_G3" offset="0x34C" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="Corresponding INT XBar G3 Input Select0: FSIRX0.INT1N1: FSIRX0.INT2N2: FSIRX1.INT1N3: FSIRX1.INT2N4: FSIRX2.INT1N5: FSIRX2.INT2N6: FSIRX3.INT1N7: FSIRX3.INT2N8: FSITX0.INT1N9: FSITX0.INT2N10: FSITX1.INT1N11: FSITX1.INT2N12: FSITX2.INT1N13: FSITX2.INT2N14: FSITX3.INT1N15: FSITX3.INT2N" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR9_G4" acronym="CONTROLSS_INTXBAR_INTXBAR9_G4" offset="0x350" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G4 Input Select0: SD0.ERR1: SD0.FILT1.DRINT2: SD0.FILT2.DRINT3: SD0.FILT3.DRINT4: SD0.FILT4.DRINT5: SD1.ERR6: SD1.FILT1.DRINT7: SD1.FILT2.DRINT8: SD1.FILT3.DRINT9: SD1.FILT4.DRINT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR9_G5" acronym="CONTROLSS_INTXBAR_INTXBAR9_G5" offset="0x354" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G5 Input Select0: ECAP0.INT1: ECAP1.INT2: ECAP2.INT3: ECAP3.INT4: ECAP4.INT5: ECAP5.INT6: ECAP6.INT7: ECAP7.INT8: ECAP8.INT9: ECAP9.INT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR9_G6" acronym="CONTROLSS_INTXBAR_INTXBAR9_G6" offset="0x358" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="Corresponding INT XBar G6 Input Select0: EQEP0.INT1: EQEP1.INT2: EQEP2.INT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR10_G0" acronym="CONTROLSS_INTXBAR_INTXBAR10_G0" offset="0x380" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM INT interrupt to corresponding xbar1: PWMx.INT is selected0: PWMx.INT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR10_G1" acronym="CONTROLSS_INTXBAR_INTXBAR10_G1" offset="0x384" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM TZINT interrupt to corresponding xbar1: PWMx.TZINT is selected0: PWMx.TZINT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR10_G2" acronym="CONTROLSS_INTXBAR_INTXBAR10_G2" offset="0x388" width="24" description="">
		<bitfield id="SEL" width="25" begin="24" end="0" resetval="0x0" description="Corresponding INT XBar G2 Input Select0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="24 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR10_G3" acronym="CONTROLSS_INTXBAR_INTXBAR10_G3" offset="0x38C" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="Corresponding INT XBar G3 Input Select0: FSIRX0.INT1N1: FSIRX0.INT2N2: FSIRX1.INT1N3: FSIRX1.INT2N4: FSIRX2.INT1N5: FSIRX2.INT2N6: FSIRX3.INT1N7: FSIRX3.INT2N8: FSITX0.INT1N9: FSITX0.INT2N10: FSITX1.INT1N11: FSITX1.INT2N12: FSITX2.INT1N13: FSITX2.INT2N14: FSITX3.INT1N15: FSITX3.INT2N" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR10_G4" acronym="CONTROLSS_INTXBAR_INTXBAR10_G4" offset="0x390" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G4 Input Select0: SD0.ERR1: SD0.FILT1.DRINT2: SD0.FILT2.DRINT3: SD0.FILT3.DRINT4: SD0.FILT4.DRINT5: SD1.ERR6: SD1.FILT1.DRINT7: SD1.FILT2.DRINT8: SD1.FILT3.DRINT9: SD1.FILT4.DRINT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR10_G5" acronym="CONTROLSS_INTXBAR_INTXBAR10_G5" offset="0x394" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G5 Input Select0: ECAP0.INT1: ECAP1.INT2: ECAP2.INT3: ECAP3.INT4: ECAP4.INT5: ECAP5.INT6: ECAP6.INT7: ECAP7.INT8: ECAP8.INT9: ECAP9.INT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR10_G6" acronym="CONTROLSS_INTXBAR_INTXBAR10_G6" offset="0x398" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="Corresponding INT XBar G6 Input Select0: EQEP0.INT1: EQEP1.INT2: EQEP2.INT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR11_G0" acronym="CONTROLSS_INTXBAR_INTXBAR11_G0" offset="0x3C0" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM INT interrupt to corresponding xbar1: PWMx.INT is selected0: PWMx.INT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR11_G1" acronym="CONTROLSS_INTXBAR_INTXBAR11_G1" offset="0x3C4" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM TZINT interrupt to corresponding xbar1: PWMx.TZINT is selected0: PWMx.TZINT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR11_G2" acronym="CONTROLSS_INTXBAR_INTXBAR11_G2" offset="0x3C8" width="24" description="">
		<bitfield id="SEL" width="25" begin="24" end="0" resetval="0x0" description="Corresponding INT XBar G2 Input Select0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="24 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR11_G3" acronym="CONTROLSS_INTXBAR_INTXBAR11_G3" offset="0x3CC" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="Corresponding INT XBar G3 Input Select0: FSIRX0.INT1N1: FSIRX0.INT2N2: FSIRX1.INT1N3: FSIRX1.INT2N4: FSIRX2.INT1N5: FSIRX2.INT2N6: FSIRX3.INT1N7: FSIRX3.INT2N8: FSITX0.INT1N9: FSITX0.INT2N10: FSITX1.INT1N11: FSITX1.INT2N12: FSITX2.INT1N13: FSITX2.INT2N14: FSITX3.INT1N15: FSITX3.INT2N" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR11_G4" acronym="CONTROLSS_INTXBAR_INTXBAR11_G4" offset="0x3D0" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G4 Input Select0: SD0.ERR1: SD0.FILT1.DRINT2: SD0.FILT2.DRINT3: SD0.FILT3.DRINT4: SD0.FILT4.DRINT5: SD1.ERR6: SD1.FILT1.DRINT7: SD1.FILT2.DRINT8: SD1.FILT3.DRINT9: SD1.FILT4.DRINT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR11_G5" acronym="CONTROLSS_INTXBAR_INTXBAR11_G5" offset="0x3D4" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G5 Input Select0: ECAP0.INT1: ECAP1.INT2: ECAP2.INT3: ECAP3.INT4: ECAP4.INT5: ECAP5.INT6: ECAP6.INT7: ECAP7.INT8: ECAP8.INT9: ECAP9.INT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR11_G6" acronym="CONTROLSS_INTXBAR_INTXBAR11_G6" offset="0x3D8" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="Corresponding INT XBar G6 Input Select0: EQEP0.INT1: EQEP1.INT2: EQEP2.INT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR12_G0" acronym="CONTROLSS_INTXBAR_INTXBAR12_G0" offset="0x400" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM INT interrupt to corresponding xbar1: PWMx.INT is selected0: PWMx.INT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR12_G1" acronym="CONTROLSS_INTXBAR_INTXBAR12_G1" offset="0x404" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM TZINT interrupt to corresponding xbar1: PWMx.TZINT is selected0: PWMx.TZINT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR12_G2" acronym="CONTROLSS_INTXBAR_INTXBAR12_G2" offset="0x408" width="24" description="">
		<bitfield id="SEL" width="25" begin="24" end="0" resetval="0x0" description="Corresponding INT XBar G2 Input Select0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="24 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR12_G3" acronym="CONTROLSS_INTXBAR_INTXBAR12_G3" offset="0x40C" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="Corresponding INT XBar G3 Input Select0: FSIRX0.INT1N1: FSIRX0.INT2N2: FSIRX1.INT1N3: FSIRX1.INT2N4: FSIRX2.INT1N5: FSIRX2.INT2N6: FSIRX3.INT1N7: FSIRX3.INT2N8: FSITX0.INT1N9: FSITX0.INT2N10: FSITX1.INT1N11: FSITX1.INT2N12: FSITX2.INT1N13: FSITX2.INT2N14: FSITX3.INT1N15: FSITX3.INT2N" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR12_G4" acronym="CONTROLSS_INTXBAR_INTXBAR12_G4" offset="0x410" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G4 Input Select0: SD0.ERR1: SD0.FILT1.DRINT2: SD0.FILT2.DRINT3: SD0.FILT3.DRINT4: SD0.FILT4.DRINT5: SD1.ERR6: SD1.FILT1.DRINT7: SD1.FILT2.DRINT8: SD1.FILT3.DRINT9: SD1.FILT4.DRINT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR12_G5" acronym="CONTROLSS_INTXBAR_INTXBAR12_G5" offset="0x414" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G5 Input Select0: ECAP0.INT1: ECAP1.INT2: ECAP2.INT3: ECAP3.INT4: ECAP4.INT5: ECAP5.INT6: ECAP6.INT7: ECAP7.INT8: ECAP8.INT9: ECAP9.INT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR12_G6" acronym="CONTROLSS_INTXBAR_INTXBAR12_G6" offset="0x418" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="Corresponding INT XBar G6 Input Select0: EQEP0.INT1: EQEP1.INT2: EQEP2.INT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR13_G0" acronym="CONTROLSS_INTXBAR_INTXBAR13_G0" offset="0x440" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM INT interrupt to corresponding xbar1: PWMx.INT is selected0: PWMx.INT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR13_G1" acronym="CONTROLSS_INTXBAR_INTXBAR13_G1" offset="0x444" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM TZINT interrupt to corresponding xbar1: PWMx.TZINT is selected0: PWMx.TZINT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR13_G2" acronym="CONTROLSS_INTXBAR_INTXBAR13_G2" offset="0x448" width="24" description="">
		<bitfield id="SEL" width="25" begin="24" end="0" resetval="0x0" description="Corresponding INT XBar G2 Input Select0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="24 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR13_G3" acronym="CONTROLSS_INTXBAR_INTXBAR13_G3" offset="0x44C" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="Corresponding INT XBar G3 Input Select0: FSIRX0.INT1N1: FSIRX0.INT2N2: FSIRX1.INT1N3: FSIRX1.INT2N4: FSIRX2.INT1N5: FSIRX2.INT2N6: FSIRX3.INT1N7: FSIRX3.INT2N8: FSITX0.INT1N9: FSITX0.INT2N10: FSITX1.INT1N11: FSITX1.INT2N12: FSITX2.INT1N13: FSITX2.INT2N14: FSITX3.INT1N15: FSITX3.INT2N" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR13_G4" acronym="CONTROLSS_INTXBAR_INTXBAR13_G4" offset="0x450" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G4 Input Select0: SD0.ERR1: SD0.FILT1.DRINT2: SD0.FILT2.DRINT3: SD0.FILT3.DRINT4: SD0.FILT4.DRINT5: SD1.ERR6: SD1.FILT1.DRINT7: SD1.FILT2.DRINT8: SD1.FILT3.DRINT9: SD1.FILT4.DRINT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR13_G5" acronym="CONTROLSS_INTXBAR_INTXBAR13_G5" offset="0x454" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G5 Input Select0: ECAP0.INT1: ECAP1.INT2: ECAP2.INT3: ECAP3.INT4: ECAP4.INT5: ECAP5.INT6: ECAP6.INT7: ECAP7.INT8: ECAP8.INT9: ECAP9.INT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR13_G6" acronym="CONTROLSS_INTXBAR_INTXBAR13_G6" offset="0x458" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="Corresponding INT XBar G6 Input Select0: EQEP0.INT1: EQEP1.INT2: EQEP2.INT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR14_G0" acronym="CONTROLSS_INTXBAR_INTXBAR14_G0" offset="0x480" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM INT interrupt to corresponding xbar1: PWMx.INT is selected0: PWMx.INT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR14_G1" acronym="CONTROLSS_INTXBAR_INTXBAR14_G1" offset="0x484" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM TZINT interrupt to corresponding xbar1: PWMx.TZINT is selected0: PWMx.TZINT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR14_G2" acronym="CONTROLSS_INTXBAR_INTXBAR14_G2" offset="0x488" width="24" description="">
		<bitfield id="SEL" width="25" begin="24" end="0" resetval="0x0" description="Corresponding INT XBar G2 Input Select0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="24 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR14_G3" acronym="CONTROLSS_INTXBAR_INTXBAR14_G3" offset="0x48C" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="Corresponding INT XBar G3 Input Select0: FSIRX0.INT1N1: FSIRX0.INT2N2: FSIRX1.INT1N3: FSIRX1.INT2N4: FSIRX2.INT1N5: FSIRX2.INT2N6: FSIRX3.INT1N7: FSIRX3.INT2N8: FSITX0.INT1N9: FSITX0.INT2N10: FSITX1.INT1N11: FSITX1.INT2N12: FSITX2.INT1N13: FSITX2.INT2N14: FSITX3.INT1N15: FSITX3.INT2N" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR14_G4" acronym="CONTROLSS_INTXBAR_INTXBAR14_G4" offset="0x490" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G4 Input Select0: SD0.ERR1: SD0.FILT1.DRINT2: SD0.FILT2.DRINT3: SD0.FILT3.DRINT4: SD0.FILT4.DRINT5: SD1.ERR6: SD1.FILT1.DRINT7: SD1.FILT2.DRINT8: SD1.FILT3.DRINT9: SD1.FILT4.DRINT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR14_G5" acronym="CONTROLSS_INTXBAR_INTXBAR14_G5" offset="0x494" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G5 Input Select0: ECAP0.INT1: ECAP1.INT2: ECAP2.INT3: ECAP3.INT4: ECAP4.INT5: ECAP5.INT6: ECAP6.INT7: ECAP7.INT8: ECAP8.INT9: ECAP9.INT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR14_G6" acronym="CONTROLSS_INTXBAR_INTXBAR14_G6" offset="0x498" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="Corresponding INT XBar G6 Input Select0: EQEP0.INT1: EQEP1.INT2: EQEP2.INT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR15_G0" acronym="CONTROLSS_INTXBAR_INTXBAR15_G0" offset="0x4C0" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM INT interrupt to corresponding xbar1: PWMx.INT is selected0: PWMx.INT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR15_G1" acronym="CONTROLSS_INTXBAR_INTXBAR15_G1" offset="0x4C4" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM TZINT interrupt to corresponding xbar1: PWMx.TZINT is selected0: PWMx.TZINT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR15_G2" acronym="CONTROLSS_INTXBAR_INTXBAR15_G2" offset="0x4C8" width="24" description="">
		<bitfield id="SEL" width="25" begin="24" end="0" resetval="0x0" description="Corresponding INT XBar G2 Input Select0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="24 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR15_G3" acronym="CONTROLSS_INTXBAR_INTXBAR15_G3" offset="0x4CC" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="Corresponding INT XBar G3 Input Select0: FSIRX0.INT1N1: FSIRX0.INT2N2: FSIRX1.INT1N3: FSIRX1.INT2N4: FSIRX2.INT1N5: FSIRX2.INT2N6: FSIRX3.INT1N7: FSIRX3.INT2N8: FSITX0.INT1N9: FSITX0.INT2N10: FSITX1.INT1N11: FSITX1.INT2N12: FSITX2.INT1N13: FSITX2.INT2N14: FSITX3.INT1N15: FSITX3.INT2N" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR15_G4" acronym="CONTROLSS_INTXBAR_INTXBAR15_G4" offset="0x4D0" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G4 Input Select0: SD0.ERR1: SD0.FILT1.DRINT2: SD0.FILT2.DRINT3: SD0.FILT3.DRINT4: SD0.FILT4.DRINT5: SD1.ERR6: SD1.FILT1.DRINT7: SD1.FILT2.DRINT8: SD1.FILT3.DRINT9: SD1.FILT4.DRINT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR15_G5" acronym="CONTROLSS_INTXBAR_INTXBAR15_G5" offset="0x4D4" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G5 Input Select0: ECAP0.INT1: ECAP1.INT2: ECAP2.INT3: ECAP3.INT4: ECAP4.INT5: ECAP5.INT6: ECAP6.INT7: ECAP7.INT8: ECAP8.INT9: ECAP9.INT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR15_G6" acronym="CONTROLSS_INTXBAR_INTXBAR15_G6" offset="0x4D8" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="Corresponding INT XBar G6 Input Select0: EQEP0.INT1: EQEP1.INT2: EQEP2.INT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR16_G0" acronym="CONTROLSS_INTXBAR_INTXBAR16_G0" offset="0x500" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM INT interrupt to corresponding xbar1: PWMx.INT is selected0: PWMx.INT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR16_G1" acronym="CONTROLSS_INTXBAR_INTXBAR16_G1" offset="0x504" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM TZINT interrupt to corresponding xbar1: PWMx.TZINT is selected0: PWMx.TZINT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR16_G2" acronym="CONTROLSS_INTXBAR_INTXBAR16_G2" offset="0x508" width="24" description="">
		<bitfield id="SEL" width="25" begin="24" end="0" resetval="0x0" description="Corresponding INT XBar G2 Input Select0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="24 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR16_G3" acronym="CONTROLSS_INTXBAR_INTXBAR16_G3" offset="0x50C" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="Corresponding INT XBar G3 Input Select0: FSIRX0.INT1N1: FSIRX0.INT2N2: FSIRX1.INT1N3: FSIRX1.INT2N4: FSIRX2.INT1N5: FSIRX2.INT2N6: FSIRX3.INT1N7: FSIRX3.INT2N8: FSITX0.INT1N9: FSITX0.INT2N10: FSITX1.INT1N11: FSITX1.INT2N12: FSITX2.INT1N13: FSITX2.INT2N14: FSITX3.INT1N15: FSITX3.INT2N" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR16_G4" acronym="CONTROLSS_INTXBAR_INTXBAR16_G4" offset="0x510" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G4 Input Select0: SD0.ERR1: SD0.FILT1.DRINT2: SD0.FILT2.DRINT3: SD0.FILT3.DRINT4: SD0.FILT4.DRINT5: SD1.ERR6: SD1.FILT1.DRINT7: SD1.FILT2.DRINT8: SD1.FILT3.DRINT9: SD1.FILT4.DRINT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR16_G5" acronym="CONTROLSS_INTXBAR_INTXBAR16_G5" offset="0x514" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G5 Input Select0: ECAP0.INT1: ECAP1.INT2: ECAP2.INT3: ECAP3.INT4: ECAP4.INT5: ECAP5.INT6: ECAP6.INT7: ECAP7.INT8: ECAP8.INT9: ECAP9.INT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR16_G6" acronym="CONTROLSS_INTXBAR_INTXBAR16_G6" offset="0x518" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="Corresponding INT XBar G6 Input Select0: EQEP0.INT1: EQEP1.INT2: EQEP2.INT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR17_G0" acronym="CONTROLSS_INTXBAR_INTXBAR17_G0" offset="0x540" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM INT interrupt to corresponding xbar1: PWMx.INT is selected0: PWMx.INT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR17_G1" acronym="CONTROLSS_INTXBAR_INTXBAR17_G1" offset="0x544" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM TZINT interrupt to corresponding xbar1: PWMx.TZINT is selected0: PWMx.TZINT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR17_G2" acronym="CONTROLSS_INTXBAR_INTXBAR17_G2" offset="0x548" width="24" description="">
		<bitfield id="SEL" width="25" begin="24" end="0" resetval="0x0" description="Corresponding INT XBar G2 Input Select0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="24 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR17_G3" acronym="CONTROLSS_INTXBAR_INTXBAR17_G3" offset="0x54C" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="Corresponding INT XBar G3 Input Select0: FSIRX0.INT1N1: FSIRX0.INT2N2: FSIRX1.INT1N3: FSIRX1.INT2N4: FSIRX2.INT1N5: FSIRX2.INT2N6: FSIRX3.INT1N7: FSIRX3.INT2N8: FSITX0.INT1N9: FSITX0.INT2N10: FSITX1.INT1N11: FSITX1.INT2N12: FSITX2.INT1N13: FSITX2.INT2N14: FSITX3.INT1N15: FSITX3.INT2N" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR17_G4" acronym="CONTROLSS_INTXBAR_INTXBAR17_G4" offset="0x550" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G4 Input Select0: SD0.ERR1: SD0.FILT1.DRINT2: SD0.FILT2.DRINT3: SD0.FILT3.DRINT4: SD0.FILT4.DRINT5: SD1.ERR6: SD1.FILT1.DRINT7: SD1.FILT2.DRINT8: SD1.FILT3.DRINT9: SD1.FILT4.DRINT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR17_G5" acronym="CONTROLSS_INTXBAR_INTXBAR17_G5" offset="0x554" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G5 Input Select0: ECAP0.INT1: ECAP1.INT2: ECAP2.INT3: ECAP3.INT4: ECAP4.INT5: ECAP5.INT6: ECAP6.INT7: ECAP7.INT8: ECAP8.INT9: ECAP9.INT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR17_G6" acronym="CONTROLSS_INTXBAR_INTXBAR17_G6" offset="0x558" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="Corresponding INT XBar G6 Input Select0: EQEP0.INT1: EQEP1.INT2: EQEP2.INT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR18_G0" acronym="CONTROLSS_INTXBAR_INTXBAR18_G0" offset="0x580" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM INT interrupt to corresponding xbar1: PWMx.INT is selected0: PWMx.INT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR18_G1" acronym="CONTROLSS_INTXBAR_INTXBAR18_G1" offset="0x584" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM TZINT interrupt to corresponding xbar1: PWMx.TZINT is selected0: PWMx.TZINT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR18_G2" acronym="CONTROLSS_INTXBAR_INTXBAR18_G2" offset="0x588" width="24" description="">
		<bitfield id="SEL" width="25" begin="24" end="0" resetval="0x0" description="Corresponding INT XBar G2 Input Select0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="24 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR18_G3" acronym="CONTROLSS_INTXBAR_INTXBAR18_G3" offset="0x58C" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="Corresponding INT XBar G3 Input Select0: FSIRX0.INT1N1: FSIRX0.INT2N2: FSIRX1.INT1N3: FSIRX1.INT2N4: FSIRX2.INT1N5: FSIRX2.INT2N6: FSIRX3.INT1N7: FSIRX3.INT2N8: FSITX0.INT1N9: FSITX0.INT2N10: FSITX1.INT1N11: FSITX1.INT2N12: FSITX2.INT1N13: FSITX2.INT2N14: FSITX3.INT1N15: FSITX3.INT2N" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR18_G4" acronym="CONTROLSS_INTXBAR_INTXBAR18_G4" offset="0x590" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G4 Input Select0: SD0.ERR1: SD0.FILT1.DRINT2: SD0.FILT2.DRINT3: SD0.FILT3.DRINT4: SD0.FILT4.DRINT5: SD1.ERR6: SD1.FILT1.DRINT7: SD1.FILT2.DRINT8: SD1.FILT3.DRINT9: SD1.FILT4.DRINT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR18_G5" acronym="CONTROLSS_INTXBAR_INTXBAR18_G5" offset="0x594" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G5 Input Select0: ECAP0.INT1: ECAP1.INT2: ECAP2.INT3: ECAP3.INT4: ECAP4.INT5: ECAP5.INT6: ECAP6.INT7: ECAP7.INT8: ECAP8.INT9: ECAP9.INT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR18_G6" acronym="CONTROLSS_INTXBAR_INTXBAR18_G6" offset="0x598" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="Corresponding INT XBar G6 Input Select0: EQEP0.INT1: EQEP1.INT2: EQEP2.INT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR19_G0" acronym="CONTROLSS_INTXBAR_INTXBAR19_G0" offset="0x5C0" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM INT interrupt to corresponding xbar1: PWMx.INT is selected0: PWMx.INT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR19_G1" acronym="CONTROLSS_INTXBAR_INTXBAR19_G1" offset="0x5C4" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM TZINT interrupt to corresponding xbar1: PWMx.TZINT is selected0: PWMx.TZINT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR19_G2" acronym="CONTROLSS_INTXBAR_INTXBAR19_G2" offset="0x5C8" width="24" description="">
		<bitfield id="SEL" width="25" begin="24" end="0" resetval="0x0" description="Corresponding INT XBar G2 Input Select0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="24 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR19_G3" acronym="CONTROLSS_INTXBAR_INTXBAR19_G3" offset="0x5CC" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="Corresponding INT XBar G3 Input Select0: FSIRX0.INT1N1: FSIRX0.INT2N2: FSIRX1.INT1N3: FSIRX1.INT2N4: FSIRX2.INT1N5: FSIRX2.INT2N6: FSIRX3.INT1N7: FSIRX3.INT2N8: FSITX0.INT1N9: FSITX0.INT2N10: FSITX1.INT1N11: FSITX1.INT2N12: FSITX2.INT1N13: FSITX2.INT2N14: FSITX3.INT1N15: FSITX3.INT2N" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR19_G4" acronym="CONTROLSS_INTXBAR_INTXBAR19_G4" offset="0x5D0" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G4 Input Select0: SD0.ERR1: SD0.FILT1.DRINT2: SD0.FILT2.DRINT3: SD0.FILT3.DRINT4: SD0.FILT4.DRINT5: SD1.ERR6: SD1.FILT1.DRINT7: SD1.FILT2.DRINT8: SD1.FILT3.DRINT9: SD1.FILT4.DRINT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR19_G5" acronym="CONTROLSS_INTXBAR_INTXBAR19_G5" offset="0x5D4" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G5 Input Select0: ECAP0.INT1: ECAP1.INT2: ECAP2.INT3: ECAP3.INT4: ECAP4.INT5: ECAP5.INT6: ECAP6.INT7: ECAP7.INT8: ECAP8.INT9: ECAP9.INT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR19_G6" acronym="CONTROLSS_INTXBAR_INTXBAR19_G6" offset="0x5D8" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="Corresponding INT XBar G6 Input Select0: EQEP0.INT1: EQEP1.INT2: EQEP2.INT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR20_G0" acronym="CONTROLSS_INTXBAR_INTXBAR20_G0" offset="0x600" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM INT interrupt to corresponding xbar1: PWMx.INT is selected0: PWMx.INT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR20_G1" acronym="CONTROLSS_INTXBAR_INTXBAR20_G1" offset="0x604" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM TZINT interrupt to corresponding xbar1: PWMx.TZINT is selected0: PWMx.TZINT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR20_G2" acronym="CONTROLSS_INTXBAR_INTXBAR20_G2" offset="0x608" width="24" description="">
		<bitfield id="SEL" width="25" begin="24" end="0" resetval="0x0" description="Corresponding INT XBar G2 Input Select0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="24 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR20_G3" acronym="CONTROLSS_INTXBAR_INTXBAR20_G3" offset="0x60C" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="Corresponding INT XBar G3 Input Select0: FSIRX0.INT1N1: FSIRX0.INT2N2: FSIRX1.INT1N3: FSIRX1.INT2N4: FSIRX2.INT1N5: FSIRX2.INT2N6: FSIRX3.INT1N7: FSIRX3.INT2N8: FSITX0.INT1N9: FSITX0.INT2N10: FSITX1.INT1N11: FSITX1.INT2N12: FSITX2.INT1N13: FSITX2.INT2N14: FSITX3.INT1N15: FSITX3.INT2N" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR20_G4" acronym="CONTROLSS_INTXBAR_INTXBAR20_G4" offset="0x610" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G4 Input Select0: SD0.ERR1: SD0.FILT1.DRINT2: SD0.FILT2.DRINT3: SD0.FILT3.DRINT4: SD0.FILT4.DRINT5: SD1.ERR6: SD1.FILT1.DRINT7: SD1.FILT2.DRINT8: SD1.FILT3.DRINT9: SD1.FILT4.DRINT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR20_G5" acronym="CONTROLSS_INTXBAR_INTXBAR20_G5" offset="0x614" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G5 Input Select0: ECAP0.INT1: ECAP1.INT2: ECAP2.INT3: ECAP3.INT4: ECAP4.INT5: ECAP5.INT6: ECAP6.INT7: ECAP7.INT8: ECAP8.INT9: ECAP9.INT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR20_G6" acronym="CONTROLSS_INTXBAR_INTXBAR20_G6" offset="0x618" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="Corresponding INT XBar G6 Input Select0: EQEP0.INT1: EQEP1.INT2: EQEP2.INT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR21_G0" acronym="CONTROLSS_INTXBAR_INTXBAR21_G0" offset="0x640" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM INT interrupt to corresponding xbar1: PWMx.INT is selected0: PWMx.INT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR21_G1" acronym="CONTROLSS_INTXBAR_INTXBAR21_G1" offset="0x644" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM TZINT interrupt to corresponding xbar1: PWMx.TZINT is selected0: PWMx.TZINT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR21_G2" acronym="CONTROLSS_INTXBAR_INTXBAR21_G2" offset="0x648" width="24" description="">
		<bitfield id="SEL" width="25" begin="24" end="0" resetval="0x0" description="Corresponding INT XBar G2 Input Select0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="24 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR21_G3" acronym="CONTROLSS_INTXBAR_INTXBAR21_G3" offset="0x64C" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="Corresponding INT XBar G3 Input Select0: FSIRX0.INT1N1: FSIRX0.INT2N2: FSIRX1.INT1N3: FSIRX1.INT2N4: FSIRX2.INT1N5: FSIRX2.INT2N6: FSIRX3.INT1N7: FSIRX3.INT2N8: FSITX0.INT1N9: FSITX0.INT2N10: FSITX1.INT1N11: FSITX1.INT2N12: FSITX2.INT1N13: FSITX2.INT2N14: FSITX3.INT1N15: FSITX3.INT2N" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR21_G4" acronym="CONTROLSS_INTXBAR_INTXBAR21_G4" offset="0x650" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G4 Input Select0: SD0.ERR1: SD0.FILT1.DRINT2: SD0.FILT2.DRINT3: SD0.FILT3.DRINT4: SD0.FILT4.DRINT5: SD1.ERR6: SD1.FILT1.DRINT7: SD1.FILT2.DRINT8: SD1.FILT3.DRINT9: SD1.FILT4.DRINT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR21_G5" acronym="CONTROLSS_INTXBAR_INTXBAR21_G5" offset="0x654" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G5 Input Select0: ECAP0.INT1: ECAP1.INT2: ECAP2.INT3: ECAP3.INT4: ECAP4.INT5: ECAP5.INT6: ECAP6.INT7: ECAP7.INT8: ECAP8.INT9: ECAP9.INT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR21_G6" acronym="CONTROLSS_INTXBAR_INTXBAR21_G6" offset="0x658" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="Corresponding INT XBar G6 Input Select0: EQEP0.INT1: EQEP1.INT2: EQEP2.INT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR22_G0" acronym="CONTROLSS_INTXBAR_INTXBAR22_G0" offset="0x680" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM INT interrupt to corresponding xbar1: PWMx.INT is selected0: PWMx.INT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR22_G1" acronym="CONTROLSS_INTXBAR_INTXBAR22_G1" offset="0x684" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM TZINT interrupt to corresponding xbar1: PWMx.TZINT is selected0: PWMx.TZINT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR22_G2" acronym="CONTROLSS_INTXBAR_INTXBAR22_G2" offset="0x688" width="24" description="">
		<bitfield id="SEL" width="25" begin="24" end="0" resetval="0x0" description="Corresponding INT XBar G2 Input Select0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="24 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR22_G3" acronym="CONTROLSS_INTXBAR_INTXBAR22_G3" offset="0x68C" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="Corresponding INT XBar G3 Input Select0: FSIRX0.INT1N1: FSIRX0.INT2N2: FSIRX1.INT1N3: FSIRX1.INT2N4: FSIRX2.INT1N5: FSIRX2.INT2N6: FSIRX3.INT1N7: FSIRX3.INT2N8: FSITX0.INT1N9: FSITX0.INT2N10: FSITX1.INT1N11: FSITX1.INT2N12: FSITX2.INT1N13: FSITX2.INT2N14: FSITX3.INT1N15: FSITX3.INT2N" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR22_G4" acronym="CONTROLSS_INTXBAR_INTXBAR22_G4" offset="0x690" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G4 Input Select0: SD0.ERR1: SD0.FILT1.DRINT2: SD0.FILT2.DRINT3: SD0.FILT3.DRINT4: SD0.FILT4.DRINT5: SD1.ERR6: SD1.FILT1.DRINT7: SD1.FILT2.DRINT8: SD1.FILT3.DRINT9: SD1.FILT4.DRINT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR22_G5" acronym="CONTROLSS_INTXBAR_INTXBAR22_G5" offset="0x694" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G5 Input Select0: ECAP0.INT1: ECAP1.INT2: ECAP2.INT3: ECAP3.INT4: ECAP4.INT5: ECAP5.INT6: ECAP6.INT7: ECAP7.INT8: ECAP8.INT9: ECAP9.INT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR22_G6" acronym="CONTROLSS_INTXBAR_INTXBAR22_G6" offset="0x698" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="Corresponding INT XBar G6 Input Select0: EQEP0.INT1: EQEP1.INT2: EQEP2.INT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR23_G0" acronym="CONTROLSS_INTXBAR_INTXBAR23_G0" offset="0x6C0" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM INT interrupt to corresponding xbar1: PWMx.INT is selected0: PWMx.INT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR23_G1" acronym="CONTROLSS_INTXBAR_INTXBAR23_G1" offset="0x6C4" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM TZINT interrupt to corresponding xbar1: PWMx.TZINT is selected0: PWMx.TZINT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR23_G2" acronym="CONTROLSS_INTXBAR_INTXBAR23_G2" offset="0x6C8" width="24" description="">
		<bitfield id="SEL" width="25" begin="24" end="0" resetval="0x0" description="Corresponding INT XBar G2 Input Select0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="24 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR23_G3" acronym="CONTROLSS_INTXBAR_INTXBAR23_G3" offset="0x6CC" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="Corresponding INT XBar G3 Input Select0: FSIRX0.INT1N1: FSIRX0.INT2N2: FSIRX1.INT1N3: FSIRX1.INT2N4: FSIRX2.INT1N5: FSIRX2.INT2N6: FSIRX3.INT1N7: FSIRX3.INT2N8: FSITX0.INT1N9: FSITX0.INT2N10: FSITX1.INT1N11: FSITX1.INT2N12: FSITX2.INT1N13: FSITX2.INT2N14: FSITX3.INT1N15: FSITX3.INT2N" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR23_G4" acronym="CONTROLSS_INTXBAR_INTXBAR23_G4" offset="0x6D0" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G4 Input Select0: SD0.ERR1: SD0.FILT1.DRINT2: SD0.FILT2.DRINT3: SD0.FILT3.DRINT4: SD0.FILT4.DRINT5: SD1.ERR6: SD1.FILT1.DRINT7: SD1.FILT2.DRINT8: SD1.FILT3.DRINT9: SD1.FILT4.DRINT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR23_G5" acronym="CONTROLSS_INTXBAR_INTXBAR23_G5" offset="0x6D4" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G5 Input Select0: ECAP0.INT1: ECAP1.INT2: ECAP2.INT3: ECAP3.INT4: ECAP4.INT5: ECAP5.INT6: ECAP6.INT7: ECAP7.INT8: ECAP8.INT9: ECAP9.INT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR23_G6" acronym="CONTROLSS_INTXBAR_INTXBAR23_G6" offset="0x6D8" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="Corresponding INT XBar G6 Input Select0: EQEP0.INT1: EQEP1.INT2: EQEP2.INT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR24_G0" acronym="CONTROLSS_INTXBAR_INTXBAR24_G0" offset="0x700" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM INT interrupt to corresponding xbar1: PWMx.INT is selected0: PWMx.INT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR24_G1" acronym="CONTROLSS_INTXBAR_INTXBAR24_G1" offset="0x704" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM TZINT interrupt to corresponding xbar1: PWMx.TZINT is selected0: PWMx.TZINT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR24_G2" acronym="CONTROLSS_INTXBAR_INTXBAR24_G2" offset="0x708" width="24" description="">
		<bitfield id="SEL" width="25" begin="24" end="0" resetval="0x0" description="Corresponding INT XBar G2 Input Select0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="24 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR24_G3" acronym="CONTROLSS_INTXBAR_INTXBAR24_G3" offset="0x70C" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="Corresponding INT XBar G3 Input Select0: FSIRX0.INT1N1: FSIRX0.INT2N2: FSIRX1.INT1N3: FSIRX1.INT2N4: FSIRX2.INT1N5: FSIRX2.INT2N6: FSIRX3.INT1N7: FSIRX3.INT2N8: FSITX0.INT1N9: FSITX0.INT2N10: FSITX1.INT1N11: FSITX1.INT2N12: FSITX2.INT1N13: FSITX2.INT2N14: FSITX3.INT1N15: FSITX3.INT2N" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR24_G4" acronym="CONTROLSS_INTXBAR_INTXBAR24_G4" offset="0x710" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G4 Input Select0: SD0.ERR1: SD0.FILT1.DRINT2: SD0.FILT2.DRINT3: SD0.FILT3.DRINT4: SD0.FILT4.DRINT5: SD1.ERR6: SD1.FILT1.DRINT7: SD1.FILT2.DRINT8: SD1.FILT3.DRINT9: SD1.FILT4.DRINT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR24_G5" acronym="CONTROLSS_INTXBAR_INTXBAR24_G5" offset="0x714" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G5 Input Select0: ECAP0.INT1: ECAP1.INT2: ECAP2.INT3: ECAP3.INT4: ECAP4.INT5: ECAP5.INT6: ECAP6.INT7: ECAP7.INT8: ECAP8.INT9: ECAP9.INT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR24_G6" acronym="CONTROLSS_INTXBAR_INTXBAR24_G6" offset="0x718" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="Corresponding INT XBar G6 Input Select0: EQEP0.INT1: EQEP1.INT2: EQEP2.INT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR25_G0" acronym="CONTROLSS_INTXBAR_INTXBAR25_G0" offset="0x740" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM INT interrupt to corresponding xbar1: PWMx.INT is selected0: PWMx.INT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR25_G1" acronym="CONTROLSS_INTXBAR_INTXBAR25_G1" offset="0x744" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM TZINT interrupt to corresponding xbar1: PWMx.TZINT is selected0: PWMx.TZINT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR25_G2" acronym="CONTROLSS_INTXBAR_INTXBAR25_G2" offset="0x748" width="24" description="">
		<bitfield id="SEL" width="25" begin="24" end="0" resetval="0x0" description="Corresponding INT XBar G2 Input Select0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="24 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR25_G3" acronym="CONTROLSS_INTXBAR_INTXBAR25_G3" offset="0x74C" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="Corresponding INT XBar G3 Input Select0: FSIRX0.INT1N1: FSIRX0.INT2N2: FSIRX1.INT1N3: FSIRX1.INT2N4: FSIRX2.INT1N5: FSIRX2.INT2N6: FSIRX3.INT1N7: FSIRX3.INT2N8: FSITX0.INT1N9: FSITX0.INT2N10: FSITX1.INT1N11: FSITX1.INT2N12: FSITX2.INT1N13: FSITX2.INT2N14: FSITX3.INT1N15: FSITX3.INT2N" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR25_G4" acronym="CONTROLSS_INTXBAR_INTXBAR25_G4" offset="0x750" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G4 Input Select0: SD0.ERR1: SD0.FILT1.DRINT2: SD0.FILT2.DRINT3: SD0.FILT3.DRINT4: SD0.FILT4.DRINT5: SD1.ERR6: SD1.FILT1.DRINT7: SD1.FILT2.DRINT8: SD1.FILT3.DRINT9: SD1.FILT4.DRINT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR25_G5" acronym="CONTROLSS_INTXBAR_INTXBAR25_G5" offset="0x754" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G5 Input Select0: ECAP0.INT1: ECAP1.INT2: ECAP2.INT3: ECAP3.INT4: ECAP4.INT5: ECAP5.INT6: ECAP6.INT7: ECAP7.INT8: ECAP8.INT9: ECAP9.INT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR25_G6" acronym="CONTROLSS_INTXBAR_INTXBAR25_G6" offset="0x758" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="Corresponding INT XBar G6 Input Select0: EQEP0.INT1: EQEP1.INT2: EQEP2.INT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR26_G0" acronym="CONTROLSS_INTXBAR_INTXBAR26_G0" offset="0x780" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM INT interrupt to corresponding xbar1: PWMx.INT is selected0: PWMx.INT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR26_G1" acronym="CONTROLSS_INTXBAR_INTXBAR26_G1" offset="0x784" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM TZINT interrupt to corresponding xbar1: PWMx.TZINT is selected0: PWMx.TZINT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR26_G2" acronym="CONTROLSS_INTXBAR_INTXBAR26_G2" offset="0x788" width="24" description="">
		<bitfield id="SEL" width="25" begin="24" end="0" resetval="0x0" description="Corresponding INT XBar G2 Input Select0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="24 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR26_G3" acronym="CONTROLSS_INTXBAR_INTXBAR26_G3" offset="0x78C" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="Corresponding INT XBar G3 Input Select0: FSIRX0.INT1N1: FSIRX0.INT2N2: FSIRX1.INT1N3: FSIRX1.INT2N4: FSIRX2.INT1N5: FSIRX2.INT2N6: FSIRX3.INT1N7: FSIRX3.INT2N8: FSITX0.INT1N9: FSITX0.INT2N10: FSITX1.INT1N11: FSITX1.INT2N12: FSITX2.INT1N13: FSITX2.INT2N14: FSITX3.INT1N15: FSITX3.INT2N" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR26_G4" acronym="CONTROLSS_INTXBAR_INTXBAR26_G4" offset="0x790" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G4 Input Select0: SD0.ERR1: SD0.FILT1.DRINT2: SD0.FILT2.DRINT3: SD0.FILT3.DRINT4: SD0.FILT4.DRINT5: SD1.ERR6: SD1.FILT1.DRINT7: SD1.FILT2.DRINT8: SD1.FILT3.DRINT9: SD1.FILT4.DRINT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR26_G5" acronym="CONTROLSS_INTXBAR_INTXBAR26_G5" offset="0x794" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G5 Input Select0: ECAP0.INT1: ECAP1.INT2: ECAP2.INT3: ECAP3.INT4: ECAP4.INT5: ECAP5.INT6: ECAP6.INT7: ECAP7.INT8: ECAP8.INT9: ECAP9.INT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR26_G6" acronym="CONTROLSS_INTXBAR_INTXBAR26_G6" offset="0x798" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="Corresponding INT XBar G6 Input Select0: EQEP0.INT1: EQEP1.INT2: EQEP2.INT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR27_G0" acronym="CONTROLSS_INTXBAR_INTXBAR27_G0" offset="0x7C0" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM INT interrupt to corresponding xbar1: PWMx.INT is selected0: PWMx.INT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR27_G1" acronym="CONTROLSS_INTXBAR_INTXBAR27_G1" offset="0x7C4" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM TZINT interrupt to corresponding xbar1: PWMx.TZINT is selected0: PWMx.TZINT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR27_G2" acronym="CONTROLSS_INTXBAR_INTXBAR27_G2" offset="0x7C8" width="24" description="">
		<bitfield id="SEL" width="25" begin="24" end="0" resetval="0x0" description="Corresponding INT XBar G2 Input Select0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="24 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR27_G3" acronym="CONTROLSS_INTXBAR_INTXBAR27_G3" offset="0x7CC" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="Corresponding INT XBar G3 Input Select0: FSIRX0.INT1N1: FSIRX0.INT2N2: FSIRX1.INT1N3: FSIRX1.INT2N4: FSIRX2.INT1N5: FSIRX2.INT2N6: FSIRX3.INT1N7: FSIRX3.INT2N8: FSITX0.INT1N9: FSITX0.INT2N10: FSITX1.INT1N11: FSITX1.INT2N12: FSITX2.INT1N13: FSITX2.INT2N14: FSITX3.INT1N15: FSITX3.INT2N" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR27_G4" acronym="CONTROLSS_INTXBAR_INTXBAR27_G4" offset="0x7D0" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G4 Input Select0: SD0.ERR1: SD0.FILT1.DRINT2: SD0.FILT2.DRINT3: SD0.FILT3.DRINT4: SD0.FILT4.DRINT5: SD1.ERR6: SD1.FILT1.DRINT7: SD1.FILT2.DRINT8: SD1.FILT3.DRINT9: SD1.FILT4.DRINT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR27_G5" acronym="CONTROLSS_INTXBAR_INTXBAR27_G5" offset="0x7D4" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G5 Input Select0: ECAP0.INT1: ECAP1.INT2: ECAP2.INT3: ECAP3.INT4: ECAP4.INT5: ECAP5.INT6: ECAP6.INT7: ECAP7.INT8: ECAP8.INT9: ECAP9.INT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR27_G6" acronym="CONTROLSS_INTXBAR_INTXBAR27_G6" offset="0x7D8" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="Corresponding INT XBar G6 Input Select0: EQEP0.INT1: EQEP1.INT2: EQEP2.INT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR28_G0" acronym="CONTROLSS_INTXBAR_INTXBAR28_G0" offset="0x800" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM INT interrupt to corresponding xbar1: PWMx.INT is selected0: PWMx.INT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR28_G1" acronym="CONTROLSS_INTXBAR_INTXBAR28_G1" offset="0x804" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM TZINT interrupt to corresponding xbar1: PWMx.TZINT is selected0: PWMx.TZINT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR28_G2" acronym="CONTROLSS_INTXBAR_INTXBAR28_G2" offset="0x808" width="24" description="">
		<bitfield id="SEL" width="25" begin="24" end="0" resetval="0x0" description="Corresponding INT XBar G2 Input Select0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="24 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR28_G3" acronym="CONTROLSS_INTXBAR_INTXBAR28_G3" offset="0x80C" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="Corresponding INT XBar G3 Input Select0: FSIRX0.INT1N1: FSIRX0.INT2N2: FSIRX1.INT1N3: FSIRX1.INT2N4: FSIRX2.INT1N5: FSIRX2.INT2N6: FSIRX3.INT1N7: FSIRX3.INT2N8: FSITX0.INT1N9: FSITX0.INT2N10: FSITX1.INT1N11: FSITX1.INT2N12: FSITX2.INT1N13: FSITX2.INT2N14: FSITX3.INT1N15: FSITX3.INT2N" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR28_G4" acronym="CONTROLSS_INTXBAR_INTXBAR28_G4" offset="0x810" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G4 Input Select0: SD0.ERR1: SD0.FILT1.DRINT2: SD0.FILT2.DRINT3: SD0.FILT3.DRINT4: SD0.FILT4.DRINT5: SD1.ERR6: SD1.FILT1.DRINT7: SD1.FILT2.DRINT8: SD1.FILT3.DRINT9: SD1.FILT4.DRINT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR28_G5" acronym="CONTROLSS_INTXBAR_INTXBAR28_G5" offset="0x814" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G5 Input Select0: ECAP0.INT1: ECAP1.INT2: ECAP2.INT3: ECAP3.INT4: ECAP4.INT5: ECAP5.INT6: ECAP6.INT7: ECAP7.INT8: ECAP8.INT9: ECAP9.INT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR28_G6" acronym="CONTROLSS_INTXBAR_INTXBAR28_G6" offset="0x818" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="Corresponding INT XBar G6 Input Select0: EQEP0.INT1: EQEP1.INT2: EQEP2.INT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR29_G0" acronym="CONTROLSS_INTXBAR_INTXBAR29_G0" offset="0x840" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM INT interrupt to corresponding xbar1: PWMx.INT is selected0: PWMx.INT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR29_G1" acronym="CONTROLSS_INTXBAR_INTXBAR29_G1" offset="0x844" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM TZINT interrupt to corresponding xbar1: PWMx.TZINT is selected0: PWMx.TZINT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR29_G2" acronym="CONTROLSS_INTXBAR_INTXBAR29_G2" offset="0x848" width="24" description="">
		<bitfield id="SEL" width="25" begin="24" end="0" resetval="0x0" description="Corresponding INT XBar G2 Input Select0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="24 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR29_G3" acronym="CONTROLSS_INTXBAR_INTXBAR29_G3" offset="0x84C" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="Corresponding INT XBar G3 Input Select0: FSIRX0.INT1N1: FSIRX0.INT2N2: FSIRX1.INT1N3: FSIRX1.INT2N4: FSIRX2.INT1N5: FSIRX2.INT2N6: FSIRX3.INT1N7: FSIRX3.INT2N8: FSITX0.INT1N9: FSITX0.INT2N10: FSITX1.INT1N11: FSITX1.INT2N12: FSITX2.INT1N13: FSITX2.INT2N14: FSITX3.INT1N15: FSITX3.INT2N" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR29_G4" acronym="CONTROLSS_INTXBAR_INTXBAR29_G4" offset="0x850" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G4 Input Select0: SD0.ERR1: SD0.FILT1.DRINT2: SD0.FILT2.DRINT3: SD0.FILT3.DRINT4: SD0.FILT4.DRINT5: SD1.ERR6: SD1.FILT1.DRINT7: SD1.FILT2.DRINT8: SD1.FILT3.DRINT9: SD1.FILT4.DRINT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR29_G5" acronym="CONTROLSS_INTXBAR_INTXBAR29_G5" offset="0x854" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G5 Input Select0: ECAP0.INT1: ECAP1.INT2: ECAP2.INT3: ECAP3.INT4: ECAP4.INT5: ECAP5.INT6: ECAP6.INT7: ECAP7.INT8: ECAP8.INT9: ECAP9.INT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR29_G6" acronym="CONTROLSS_INTXBAR_INTXBAR29_G6" offset="0x858" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="Corresponding INT XBar G6 Input Select0: EQEP0.INT1: EQEP1.INT2: EQEP2.INT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR30_G0" acronym="CONTROLSS_INTXBAR_INTXBAR30_G0" offset="0x880" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM INT interrupt to corresponding xbar1: PWMx.INT is selected0: PWMx.INT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR30_G1" acronym="CONTROLSS_INTXBAR_INTXBAR30_G1" offset="0x884" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM TZINT interrupt to corresponding xbar1: PWMx.TZINT is selected0: PWMx.TZINT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR30_G2" acronym="CONTROLSS_INTXBAR_INTXBAR30_G2" offset="0x888" width="24" description="">
		<bitfield id="SEL" width="25" begin="24" end="0" resetval="0x0" description="Corresponding INT XBar G2 Input Select0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="24 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR30_G3" acronym="CONTROLSS_INTXBAR_INTXBAR30_G3" offset="0x88C" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="Corresponding INT XBar G3 Input Select0: FSIRX0.INT1N1: FSIRX0.INT2N2: FSIRX1.INT1N3: FSIRX1.INT2N4: FSIRX2.INT1N5: FSIRX2.INT2N6: FSIRX3.INT1N7: FSIRX3.INT2N8: FSITX0.INT1N9: FSITX0.INT2N10: FSITX1.INT1N11: FSITX1.INT2N12: FSITX2.INT1N13: FSITX2.INT2N14: FSITX3.INT1N15: FSITX3.INT2N" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR30_G4" acronym="CONTROLSS_INTXBAR_INTXBAR30_G4" offset="0x890" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G4 Input Select0: SD0.ERR1: SD0.FILT1.DRINT2: SD0.FILT2.DRINT3: SD0.FILT3.DRINT4: SD0.FILT4.DRINT5: SD1.ERR6: SD1.FILT1.DRINT7: SD1.FILT2.DRINT8: SD1.FILT3.DRINT9: SD1.FILT4.DRINT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR30_G5" acronym="CONTROLSS_INTXBAR_INTXBAR30_G5" offset="0x894" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G5 Input Select0: ECAP0.INT1: ECAP1.INT2: ECAP2.INT3: ECAP3.INT4: ECAP4.INT5: ECAP5.INT6: ECAP6.INT7: ECAP7.INT8: ECAP8.INT9: ECAP9.INT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR30_G6" acronym="CONTROLSS_INTXBAR_INTXBAR30_G6" offset="0x898" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="Corresponding INT XBar G6 Input Select0: EQEP0.INT1: EQEP1.INT2: EQEP2.INT" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR31_G0" acronym="CONTROLSS_INTXBAR_INTXBAR31_G0" offset="0x8C0" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM INT interrupt to corresponding xbar1: PWMx.INT is selected0: PWMx.INT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR31_G1" acronym="CONTROLSS_INTXBAR_INTXBAR31_G1" offset="0x8C4" width="32" description="">
		<bitfield id="SEL" width="32" begin="31" end="0" resetval="0x0" description="ETPWM TZINT interrupt to corresponding xbar1: PWMx.TZINT is selected0: PWMx.TZINT is de-selected" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR31_G2" acronym="CONTROLSS_INTXBAR_INTXBAR31_G2" offset="0x8C8" width="24" description="">
		<bitfield id="SEL" width="25" begin="24" end="0" resetval="0x0" description="Corresponding INT XBar G2 Input Select0: ADC0.INT11: ADC0.INT22: ADC0.INT33: ADC0.INT44: ADC0.EVTINT5: ADC1.INT16: ADC1.INT27: ADC1.INT38: ADC1.INT49: ADC1.EVTINT10: ADC2.INT111: ADC2.INT212: ADC2.INT313: ADC2.INT414: ADC2.EVTINT15: ADC3.INT116: ADC3.INT217: ADC3.INT318: ADC3.INT419: ADC3.EVTINT20: ADC4.INT121: ADC4.INT222: ADC4.INT323: ADC4.INT424: ADC4.EVTINT" range="24 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR31_G3" acronym="CONTROLSS_INTXBAR_INTXBAR31_G3" offset="0x8CC" width="16" description="">
		<bitfield id="SEL" width="16" begin="15" end="0" resetval="0x0" description="Corresponding INT XBar G3 Input Select0: FSIRX0.INT1N1: FSIRX0.INT2N2: FSIRX1.INT1N3: FSIRX1.INT2N4: FSIRX2.INT1N5: FSIRX2.INT2N6: FSIRX3.INT1N7: FSIRX3.INT2N8: FSITX0.INT1N9: FSITX0.INT2N10: FSITX1.INT1N11: FSITX1.INT2N12: FSITX2.INT1N13: FSITX2.INT2N14: FSITX3.INT1N15: FSITX3.INT2N" range="15 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR31_G4" acronym="CONTROLSS_INTXBAR_INTXBAR31_G4" offset="0x8D0" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G4 Input Select0: SD0.ERR1: SD0.FILT1.DRINT2: SD0.FILT2.DRINT3: SD0.FILT3.DRINT4: SD0.FILT4.DRINT5: SD1.ERR6: SD1.FILT1.DRINT7: SD1.FILT2.DRINT8: SD1.FILT3.DRINT9: SD1.FILT4.DRINT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR31_G5" acronym="CONTROLSS_INTXBAR_INTXBAR31_G5" offset="0x8D4" width="16" description="">
		<bitfield id="SEL" width="10" begin="9" end="0" resetval="0x0" description="Corresponding INT XBar G5 Input Select0: ECAP0.INT1: ECAP1.INT2: ECAP2.INT3: ECAP3.INT4: ECAP4.INT5: ECAP5.INT6: ECAP6.INT7: ECAP7.INT8: ECAP8.INT9: ECAP9.INT" range="9 - 0" rwaccess="RW"/>
	</register>
	<register id="CONTROLSS_INTXBAR_INTXBAR31_G6" acronym="CONTROLSS_INTXBAR_INTXBAR31_G6" offset="0x8D8" width="8" description="">
		<bitfield id="SEL" width="3" begin="2" end="0" resetval="0x0" description="Corresponding INT XBar G6 Input Select0: EQEP0.INT1: EQEP1.INT2: EQEP2.INT" range="2 - 0" rwaccess="RW"/>
	</register>
</module>