
ECSE_444_FinalProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a2d0  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000454  0800a490  0800a490  0000b490  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a8e4  0800a8e4  0000c080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a8e4  0800a8e4  0000b8e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a8ec  0800a8ec  0000c080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a8ec  0800a8ec  0000b8ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a8f0  0800a8f0  0000b8f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0800a8f4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d98  20000080  0800a974  0000c080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000e18  0800a974  0000ce18  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fd7a  00000000  00000000  0000c0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b7a  00000000  00000000  0002be2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b48  00000000  00000000  0002f9a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001569  00000000  00000000  000314f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000066e5  00000000  00000000  00032a59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000205d3  00000000  00000000  0003913e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00118491  00000000  00000000  00059711  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00171ba2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008028  00000000  00000000  00171be8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  00179c10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000080 	.word	0x20000080
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800a478 	.word	0x0800a478

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000084 	.word	0x20000084
 80001fc:	0800a478 	.word	0x0800a478

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <ParseNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval integer value.
  */
static int32_t ParseNumber(const char *ptr, uint8_t *cnt)
{
 80005dc:	b480      	push	{r7}
 80005de:	b085      	sub	sp, #20
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
 80005e4:	6039      	str	r1, [r7, #0]
    uint8_t minus = 0;
 80005e6:	2300      	movs	r3, #0
 80005e8:	73fb      	strb	r3, [r7, #15]
    uint8_t done_count = 0;
 80005ea:	2300      	movs	r3, #0
 80005ec:	73bb      	strb	r3, [r7, #14]
    int32_t sum = 0;
 80005ee:	2300      	movs	r3, #0
 80005f0:	60bb      	str	r3, [r7, #8]

    if (*ptr == '-') {                                      /* Check for minus character */
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	781b      	ldrb	r3, [r3, #0]
 80005f6:	2b2d      	cmp	r3, #45	@ 0x2d
 80005f8:	d119      	bne.n	800062e <ParseNumber+0x52>
        minus = 1;
 80005fa:	2301      	movs	r3, #1
 80005fc:	73fb      	strb	r3, [r7, #15]
        ptr++;
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	3301      	adds	r3, #1
 8000602:	607b      	str	r3, [r7, #4]
        done_count++;
 8000604:	7bbb      	ldrb	r3, [r7, #14]
 8000606:	3301      	adds	r3, #1
 8000608:	73bb      	strb	r3, [r7, #14]
    }
    while (CHARISNUM(*ptr)) {                               /* Parse number */
 800060a:	e010      	b.n	800062e <ParseNumber+0x52>
        sum = 10 * sum + CHAR2NUM(*ptr);
 800060c:	68ba      	ldr	r2, [r7, #8]
 800060e:	4613      	mov	r3, r2
 8000610:	009b      	lsls	r3, r3, #2
 8000612:	4413      	add	r3, r2
 8000614:	005b      	lsls	r3, r3, #1
 8000616:	461a      	mov	r2, r3
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	3b30      	subs	r3, #48	@ 0x30
 800061e:	4413      	add	r3, r2
 8000620:	60bb      	str	r3, [r7, #8]
        ptr++;
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	3301      	adds	r3, #1
 8000626:	607b      	str	r3, [r7, #4]
        done_count++;
 8000628:	7bbb      	ldrb	r3, [r7, #14]
 800062a:	3301      	adds	r3, #1
 800062c:	73bb      	strb	r3, [r7, #14]
    while (CHARISNUM(*ptr)) {                               /* Parse number */
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	781b      	ldrb	r3, [r3, #0]
 8000632:	2b2f      	cmp	r3, #47	@ 0x2f
 8000634:	d903      	bls.n	800063e <ParseNumber+0x62>
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	781b      	ldrb	r3, [r3, #0]
 800063a:	2b39      	cmp	r3, #57	@ 0x39
 800063c:	d9e6      	bls.n	800060c <ParseNumber+0x30>
    }
    if (cnt != NULL) {                                      /* Save number of characters used for number */
 800063e:	683b      	ldr	r3, [r7, #0]
 8000640:	2b00      	cmp	r3, #0
 8000642:	d002      	beq.n	800064a <ParseNumber+0x6e>
        *cnt = done_count;
 8000644:	683b      	ldr	r3, [r7, #0]
 8000646:	7bba      	ldrb	r2, [r7, #14]
 8000648:	701a      	strb	r2, [r3, #0]
    }
    if (minus) {                                            /* Minus detected */
 800064a:	7bfb      	ldrb	r3, [r7, #15]
 800064c:	2b00      	cmp	r3, #0
 800064e:	d002      	beq.n	8000656 <ParseNumber+0x7a>
        return 0 - sum;
 8000650:	68bb      	ldr	r3, [r7, #8]
 8000652:	425b      	negs	r3, r3
 8000654:	e000      	b.n	8000658 <ParseNumber+0x7c>
    }
    return sum;                                             /* Return number */
 8000656:	68bb      	ldr	r3, [r7, #8]
}
 8000658:	4618      	mov	r0, r3
 800065a:	3714      	adds	r7, #20
 800065c:	46bd      	mov	sp, r7
 800065e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000662:	4770      	bx	lr

08000664 <AT_ParseInfo>:
  * @param  Obj: pointer to module handle
  * @param  pdata: A string from the WiFi device
  * @retval None.
  */
static void AT_ParseInfo(ES_WIFIObject_t *Obj, uint8_t *pdata)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b084      	sub	sp, #16
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
 800066c:	6039      	str	r1, [r7, #0]
  char *ptr;
  uint8_t num = 0;
 800066e:	2300      	movs	r3, #0
 8000670:	72fb      	strb	r3, [r7, #11]

  ptr = strtok((char *)pdata + 2, ",");
 8000672:	683b      	ldr	r3, [r7, #0]
 8000674:	3302      	adds	r3, #2
 8000676:	4940      	ldr	r1, [pc, #256]	@ (8000778 <AT_ParseInfo+0x114>)
 8000678:	4618      	mov	r0, r3
 800067a:	f008 fe45 	bl	8009308 <strtok>
 800067e:	60f8      	str	r0, [r7, #12]

  while (ptr != NULL){
 8000680:	e071      	b.n	8000766 <AT_ParseInfo+0x102>
    switch (num++) {
 8000682:	7afb      	ldrb	r3, [r7, #11]
 8000684:	1c5a      	adds	r2, r3, #1
 8000686:	72fa      	strb	r2, [r7, #11]
 8000688:	2b06      	cmp	r3, #6
 800068a:	d866      	bhi.n	800075a <AT_ParseInfo+0xf6>
 800068c:	a201      	add	r2, pc, #4	@ (adr r2, 8000694 <AT_ParseInfo+0x30>)
 800068e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000692:	bf00      	nop
 8000694:	080006b1 	.word	0x080006b1
 8000698:	080006c5 	.word	0x080006c5
 800069c:	080006dd 	.word	0x080006dd
 80006a0:	080006f5 	.word	0x080006f5
 80006a4:	0800070d 	.word	0x0800070d
 80006a8:	08000725 	.word	0x08000725
 80006ac:	08000739 	.word	0x08000739
    case 0:
      strncpy((char *)Obj->Product_ID, ptr, sizeof(Obj->Product_ID) - 1);
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	221f      	movs	r2, #31
 80006b4:	68f9      	ldr	r1, [r7, #12]
 80006b6:	4618      	mov	r0, r3
 80006b8:	f008 fe13 	bl	80092e2 <strncpy>
      Obj->Product_ID[sizeof(Obj->Product_ID) - 1] = '\0';
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	2200      	movs	r2, #0
 80006c0:	77da      	strb	r2, [r3, #31]
      break;
 80006c2:	e04b      	b.n	800075c <AT_ParseInfo+0xf8>

    case 1:
      strncpy((char *)Obj->FW_Rev, ptr, sizeof(Obj->FW_Rev) - 1);
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	3320      	adds	r3, #32
 80006c8:	2217      	movs	r2, #23
 80006ca:	68f9      	ldr	r1, [r7, #12]
 80006cc:	4618      	mov	r0, r3
 80006ce:	f008 fe08 	bl	80092e2 <strncpy>
      Obj->FW_Rev[sizeof(Obj->FW_Rev) - 1] = '\0';
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	2200      	movs	r2, #0
 80006d6:	f883 2037 	strb.w	r2, [r3, #55]	@ 0x37
      break;
 80006da:	e03f      	b.n	800075c <AT_ParseInfo+0xf8>

    case 2:
      strncpy((char *)Obj->API_Rev, ptr, sizeof(Obj->API_Rev) - 1);
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	3338      	adds	r3, #56	@ 0x38
 80006e0:	220f      	movs	r2, #15
 80006e2:	68f9      	ldr	r1, [r7, #12]
 80006e4:	4618      	mov	r0, r3
 80006e6:	f008 fdfc 	bl	80092e2 <strncpy>
      Obj->API_Rev[sizeof(Obj->API_Rev) - 1] = '\0';
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	2200      	movs	r2, #0
 80006ee:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
      break;
 80006f2:	e033      	b.n	800075c <AT_ParseInfo+0xf8>

    case 3:
      strncpy((char *)Obj->Stack_Rev, ptr, sizeof(Obj->Stack_Rev) - 1);
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	3348      	adds	r3, #72	@ 0x48
 80006f8:	220f      	movs	r2, #15
 80006fa:	68f9      	ldr	r1, [r7, #12]
 80006fc:	4618      	mov	r0, r3
 80006fe:	f008 fdf0 	bl	80092e2 <strncpy>
      Obj->Stack_Rev[sizeof(Obj->Stack_Rev) - 1] = '\0';
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	2200      	movs	r2, #0
 8000706:	f883 2057 	strb.w	r2, [r3, #87]	@ 0x57
      break;
 800070a:	e027      	b.n	800075c <AT_ParseInfo+0xf8>

    case 4:
      strncpy((char *)Obj->RTOS_Rev, ptr, sizeof(Obj->RTOS_Rev) - 1);
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	3358      	adds	r3, #88	@ 0x58
 8000710:	220f      	movs	r2, #15
 8000712:	68f9      	ldr	r1, [r7, #12]
 8000714:	4618      	mov	r0, r3
 8000716:	f008 fde4 	bl	80092e2 <strncpy>
      Obj->RTOS_Rev[sizeof(Obj->RTOS_Rev) - 1] = '\0';
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	2200      	movs	r2, #0
 800071e:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
      break;
 8000722:	e01b      	b.n	800075c <AT_ParseInfo+0xf8>

    case 5:
      Obj->CPU_Clock = (uint32_t)ParseNumber(ptr, NULL);
 8000724:	2100      	movs	r1, #0
 8000726:	68f8      	ldr	r0, [r7, #12]
 8000728:	f7ff ff58 	bl	80005dc <ParseNumber>
 800072c:	4603      	mov	r3, r0
 800072e:	461a      	mov	r2, r3
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      break;
 8000736:	e011      	b.n	800075c <AT_ParseInfo+0xf8>

    case 6:
      ptr = strtok(ptr, "\r");
 8000738:	4910      	ldr	r1, [pc, #64]	@ (800077c <AT_ParseInfo+0x118>)
 800073a:	68f8      	ldr	r0, [r7, #12]
 800073c:	f008 fde4 	bl	8009308 <strtok>
 8000740:	60f8      	str	r0, [r7, #12]
      strncpy((char *)Obj->Product_Name, ptr, sizeof(Obj->Product_Name) - 1);
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	3368      	adds	r3, #104	@ 0x68
 8000746:	221f      	movs	r2, #31
 8000748:	68f9      	ldr	r1, [r7, #12]
 800074a:	4618      	mov	r0, r3
 800074c:	f008 fdc9 	bl	80092e2 <strncpy>
      Obj->Product_Name[sizeof(Obj->Product_Name) - 1] = '\0';
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	2200      	movs	r2, #0
 8000754:	f883 2087 	strb.w	r2, [r3, #135]	@ 0x87
      break;
 8000758:	e000      	b.n	800075c <AT_ParseInfo+0xf8>

    default: break;
 800075a:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 800075c:	4906      	ldr	r1, [pc, #24]	@ (8000778 <AT_ParseInfo+0x114>)
 800075e:	2000      	movs	r0, #0
 8000760:	f008 fdd2 	bl	8009308 <strtok>
 8000764:	60f8      	str	r0, [r7, #12]
  while (ptr != NULL){
 8000766:	68fb      	ldr	r3, [r7, #12]
 8000768:	2b00      	cmp	r3, #0
 800076a:	d18a      	bne.n	8000682 <AT_ParseInfo+0x1e>
  }
}
 800076c:	bf00      	nop
 800076e:	bf00      	nop
 8000770:	3710      	adds	r7, #16
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	0800a4c0 	.word	0x0800a4c0
 800077c:	0800a4c4 	.word	0x0800a4c4

08000780 <AT_ExecuteCommand>:
  * @param  cmd: pointer to the command string
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_ExecuteCommand(ES_WIFIObject_t *Obj, const uint8_t *cmd, uint8_t *pdata)
{
 8000780:	b590      	push	{r4, r7, lr}
 8000782:	b087      	sub	sp, #28
 8000784:	af00      	add	r7, sp, #0
 8000786:	60f8      	str	r0, [r7, #12]
 8000788:	60b9      	str	r1, [r7, #8]
 800078a:	607a      	str	r2, [r7, #4]
  int ret = 0;
 800078c:	2300      	movs	r3, #0
 800078e:	613b      	str	r3, [r7, #16]
  int16_t recv_len = 0;
 8000790:	2300      	movs	r3, #0
 8000792:	82fb      	strh	r3, [r7, #22]

  DEBUGCMD("%s\n",cmd);

  if ((Obj->fops.IO_Send != NULL) && (Obj->fops.IO_Receive != NULL)) {
 8000794:	68fb      	ldr	r3, [r7, #12]
 8000796:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 800079a:	2b00      	cmp	r3, #0
 800079c:	d056      	beq.n	800084c <AT_ExecuteCommand+0xcc>
 800079e:	68fb      	ldr	r3, [r7, #12]
 80007a0:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d051      	beq.n	800084c <AT_ExecuteCommand+0xcc>

  ret = Obj->fops.IO_Send(cmd, strlen((const char *)cmd), Obj->Timeout);
 80007a8:	68fb      	ldr	r3, [r7, #12]
 80007aa:	f8d3 4120 	ldr.w	r4, [r3, #288]	@ 0x120
 80007ae:	68b8      	ldr	r0, [r7, #8]
 80007b0:	f7ff fd26 	bl	8000200 <strlen>
 80007b4:	4603      	mov	r3, r0
 80007b6:	b299      	uxth	r1, r3
 80007b8:	68fb      	ldr	r3, [r7, #12]
 80007ba:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	@ 0x8f8
 80007be:	461a      	mov	r2, r3
 80007c0:	68b8      	ldr	r0, [r7, #8]
 80007c2:	47a0      	blx	r4
 80007c4:	4603      	mov	r3, r0
 80007c6:	613b      	str	r3, [r7, #16]

  if( ret > 0)
 80007c8:	693b      	ldr	r3, [r7, #16]
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	dd3e      	ble.n	800084c <AT_ExecuteCommand+0xcc>
  {
    recv_len = Obj->fops.IO_Receive(pdata, ES_WIFI_DATA_SIZE, Obj->Timeout);
 80007ce:	68fb      	ldr	r3, [r7, #12]
 80007d0:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 80007d4:	68fa      	ldr	r2, [r7, #12]
 80007d6:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	@ 0x8f8
 80007da:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80007de:	6878      	ldr	r0, [r7, #4]
 80007e0:	4798      	blx	r3
 80007e2:	4603      	mov	r3, r0
 80007e4:	82fb      	strh	r3, [r7, #22]
    if ((recv_len > 0) && (recv_len <= ES_WIFI_DATA_SIZE))
 80007e6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	dd27      	ble.n	800083e <AT_ExecuteCommand+0xbe>
 80007ee:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80007f2:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80007f6:	dc22      	bgt.n	800083e <AT_ExecuteCommand+0xbe>
    {
      if (recv_len == ES_WIFI_DATA_SIZE)
 80007f8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80007fc:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000800:	d105      	bne.n	800080e <AT_ExecuteCommand+0x8e>
      {
        /* ES_WIFI_DATA_SIZE maybe too small !! */
        recv_len--;
 8000802:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000806:	b29b      	uxth	r3, r3
 8000808:	3b01      	subs	r3, #1
 800080a:	b29b      	uxth	r3, r3
 800080c:	82fb      	strh	r3, [r7, #22]
      }
      *(pdata + recv_len) = 0;
 800080e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000812:	687a      	ldr	r2, [r7, #4]
 8000814:	4413      	add	r3, r2
 8000816:	2200      	movs	r2, #0
 8000818:	701a      	strb	r2, [r3, #0]
      DEBUGCMD("%s\n",cmd);

      if (strstr((char *)pdata, AT_OK_STRING))
 800081a:	490f      	ldr	r1, [pc, #60]	@ (8000858 <AT_ExecuteCommand+0xd8>)
 800081c:	6878      	ldr	r0, [r7, #4]
 800081e:	f008 fdcf 	bl	80093c0 <strstr>
 8000822:	4603      	mov	r3, r0
 8000824:	2b00      	cmp	r3, #0
 8000826:	d001      	beq.n	800082c <AT_ExecuteCommand+0xac>
      {
        return ES_WIFI_STATUS_OK;
 8000828:	2300      	movs	r3, #0
 800082a:	e010      	b.n	800084e <AT_ExecuteCommand+0xce>
      }
      else if (strstr((char *)pdata, AT_ERROR_STRING))
 800082c:	490b      	ldr	r1, [pc, #44]	@ (800085c <AT_ExecuteCommand+0xdc>)
 800082e:	6878      	ldr	r0, [r7, #4]
 8000830:	f008 fdc6 	bl	80093c0 <strstr>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d001      	beq.n	800083e <AT_ExecuteCommand+0xbe>
      {
        return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 800083a:	2305      	movs	r3, #5
 800083c:	e007      	b.n	800084e <AT_ExecuteCommand+0xce>
      }
    }
    if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER)
 800083e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000842:	f113 0f04 	cmn.w	r3, #4
 8000846:	d101      	bne.n	800084c <AT_ExecuteCommand+0xcc>
    {
      return ES_WIFI_STATUS_MODULE_CRASH;
 8000848:	2306      	movs	r3, #6
 800084a:	e000      	b.n	800084e <AT_ExecuteCommand+0xce>
    }
   }
  }
  return ES_WIFI_STATUS_IO_ERROR;
 800084c:	2304      	movs	r3, #4
}
 800084e:	4618      	mov	r0, r3
 8000850:	371c      	adds	r7, #28
 8000852:	46bd      	mov	sp, r7
 8000854:	bd90      	pop	{r4, r7, pc}
 8000856:	bf00      	nop
 8000858:	0800a4d8 	.word	0x0800a4d8
 800085c:	0800a4e4 	.word	0x0800a4e4

08000860 <AT_RequestSendData>:
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_RequestSendData(ES_WIFIObject_t *Obj, uint8_t* cmd,
                                           const uint8_t *pcmd_data, uint16_t len, uint8_t *pdata)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b086      	sub	sp, #24
 8000864:	af00      	add	r7, sp, #0
 8000866:	60f8      	str	r0, [r7, #12]
 8000868:	60b9      	str	r1, [r7, #8]
 800086a:	607a      	str	r2, [r7, #4]
 800086c:	807b      	strh	r3, [r7, #2]
  int16_t send_len = 0;
 800086e:	2300      	movs	r3, #0
 8000870:	82fb      	strh	r3, [r7, #22]
  int16_t recv_len = 0;
 8000872:	2300      	movs	r3, #0
 8000874:	82bb      	strh	r3, [r7, #20]
  uint16_t cmd_len = 0;
 8000876:	2300      	movs	r3, #0
 8000878:	827b      	strh	r3, [r7, #18]
  uint16_t n;

  cmd_len = strlen((char*)cmd);
 800087a:	68b8      	ldr	r0, [r7, #8]
 800087c:	f7ff fcc0 	bl	8000200 <strlen>
 8000880:	4603      	mov	r3, r0
 8000882:	827b      	strh	r3, [r7, #18]

  /* Can send only even number of byte on first send. */
  if (cmd_len & 1) return ES_WIFI_STATUS_ERROR;
 8000884:	8a7b      	ldrh	r3, [r7, #18]
 8000886:	f003 0301 	and.w	r3, r3, #1
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <AT_RequestSendData+0x32>
 800088e:	2302      	movs	r3, #2
 8000890:	e05d      	b.n	800094e <AT_RequestSendData+0xee>

  if ((Obj->fops.IO_Send != NULL) && (Obj->fops.IO_Receive != NULL)) {
 8000892:	68fb      	ldr	r3, [r7, #12]
 8000894:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8000898:	2b00      	cmp	r3, #0
 800089a:	d057      	beq.n	800094c <AT_RequestSendData+0xec>
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d052      	beq.n	800094c <AT_RequestSendData+0xec>

  n = Obj->fops.IO_Send(cmd, cmd_len, Obj->Timeout);
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 80008ac:	68fa      	ldr	r2, [r7, #12]
 80008ae:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	@ 0x8f8
 80008b2:	8a79      	ldrh	r1, [r7, #18]
 80008b4:	68b8      	ldr	r0, [r7, #8]
 80008b6:	4798      	blx	r3
 80008b8:	4603      	mov	r3, r0
 80008ba:	823b      	strh	r3, [r7, #16]
  if (n == cmd_len)
 80008bc:	8a3a      	ldrh	r2, [r7, #16]
 80008be:	8a7b      	ldrh	r3, [r7, #18]
 80008c0:	429a      	cmp	r2, r3
 80008c2:	d143      	bne.n	800094c <AT_RequestSendData+0xec>
  {
    send_len = Obj->fops.IO_Send(pcmd_data, len, Obj->Timeout);
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 80008ca:	68fa      	ldr	r2, [r7, #12]
 80008cc:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	@ 0x8f8
 80008d0:	8879      	ldrh	r1, [r7, #2]
 80008d2:	6878      	ldr	r0, [r7, #4]
 80008d4:	4798      	blx	r3
 80008d6:	4603      	mov	r3, r0
 80008d8:	82fb      	strh	r3, [r7, #22]
    if (send_len == len)
 80008da:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80008de:	887b      	ldrh	r3, [r7, #2]
 80008e0:	429a      	cmp	r2, r3
 80008e2:	d131      	bne.n	8000948 <AT_RequestSendData+0xe8>
    {
      recv_len = Obj->fops.IO_Receive(pdata, 0, Obj->Timeout);
 80008e4:	68fb      	ldr	r3, [r7, #12]
 80008e6:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 80008ea:	68fa      	ldr	r2, [r7, #12]
 80008ec:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	@ 0x8f8
 80008f0:	2100      	movs	r1, #0
 80008f2:	6a38      	ldr	r0, [r7, #32]
 80008f4:	4798      	blx	r3
 80008f6:	4603      	mov	r3, r0
 80008f8:	82bb      	strh	r3, [r7, #20]
      if (recv_len > 0)
 80008fa:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80008fe:	2b00      	cmp	r3, #0
 8000900:	dd19      	ble.n	8000936 <AT_RequestSendData+0xd6>
      {
        *(pdata + recv_len) = 0;
 8000902:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000906:	6a3a      	ldr	r2, [r7, #32]
 8000908:	4413      	add	r3, r2
 800090a:	2200      	movs	r2, #0
 800090c:	701a      	strb	r2, [r3, #0]
        if(strstr((char *)pdata, AT_OK_STRING))
 800090e:	4912      	ldr	r1, [pc, #72]	@ (8000958 <AT_RequestSendData+0xf8>)
 8000910:	6a38      	ldr	r0, [r7, #32]
 8000912:	f008 fd55 	bl	80093c0 <strstr>
 8000916:	4603      	mov	r3, r0
 8000918:	2b00      	cmp	r3, #0
 800091a:	d001      	beq.n	8000920 <AT_RequestSendData+0xc0>
        {
          return ES_WIFI_STATUS_OK;
 800091c:	2300      	movs	r3, #0
 800091e:	e016      	b.n	800094e <AT_RequestSendData+0xee>
        }
        else if(strstr((char *)pdata, AT_ERROR_STRING))
 8000920:	490e      	ldr	r1, [pc, #56]	@ (800095c <AT_RequestSendData+0xfc>)
 8000922:	6a38      	ldr	r0, [r7, #32]
 8000924:	f008 fd4c 	bl	80093c0 <strstr>
 8000928:	4603      	mov	r3, r0
 800092a:	2b00      	cmp	r3, #0
 800092c:	d001      	beq.n	8000932 <AT_RequestSendData+0xd2>
        {
          return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 800092e:	2305      	movs	r3, #5
 8000930:	e00d      	b.n	800094e <AT_RequestSendData+0xee>
        }
        else
        {
          return ES_WIFI_STATUS_ERROR;
 8000932:	2302      	movs	r3, #2
 8000934:	e00b      	b.n	800094e <AT_RequestSendData+0xee>
        }
      }

      if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER)
 8000936:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800093a:	f113 0f04 	cmn.w	r3, #4
 800093e:	d101      	bne.n	8000944 <AT_RequestSendData+0xe4>
      {
        return ES_WIFI_STATUS_MODULE_CRASH;
 8000940:	2306      	movs	r3, #6
 8000942:	e004      	b.n	800094e <AT_RequestSendData+0xee>
      }
      return ES_WIFI_STATUS_ERROR;
 8000944:	2302      	movs	r3, #2
 8000946:	e002      	b.n	800094e <AT_RequestSendData+0xee>
    }
    else
    {
      return ES_WIFI_STATUS_ERROR;
 8000948:	2302      	movs	r3, #2
 800094a:	e000      	b.n	800094e <AT_RequestSendData+0xee>
    }
  }
 }
  return ES_WIFI_STATUS_IO_ERROR;
 800094c:	2304      	movs	r3, #4
}
 800094e:	4618      	mov	r0, r3
 8000950:	3718      	adds	r7, #24
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	0800a4d8 	.word	0x0800a4d8
 800095c:	0800a4e4 	.word	0x0800a4e4

08000960 <ES_WIFI_Init>:
  * @brief  Initialize the WIFI module.
  * @param  Obj: pointer to the module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Init(ES_WIFIObject_t *Obj)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b084      	sub	sp, #16
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8000968:	2302      	movs	r3, #2
 800096a:	73fb      	strb	r3, [r7, #15]

  Obj->Timeout = ES_WIFI_TIMEOUT;
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	f247 5230 	movw	r2, #30000	@ 0x7530
 8000972:	f8c3 28f8 	str.w	r2, [r3, #2296]	@ 0x8f8

  if (Obj->fops.IO_Init != NULL) {
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800097c:	2b00      	cmp	r3, #0
 800097e:	d01b      	beq.n	80009b8 <ES_WIFI_Init+0x58>

  if (Obj->fops.IO_Init(ES_WIFI_INIT) == 0)
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8000986:	2000      	movs	r0, #0
 8000988:	4798      	blx	r3
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d113      	bne.n	80009b8 <ES_WIFI_Init+0x58>
  {
    ret = AT_ExecuteCommand(Obj,(const uint8_t*)"I?\r\n", Obj->CmdData);
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8000996:	461a      	mov	r2, r3
 8000998:	490a      	ldr	r1, [pc, #40]	@ (80009c4 <ES_WIFI_Init+0x64>)
 800099a:	6878      	ldr	r0, [r7, #4]
 800099c:	f7ff fef0 	bl	8000780 <AT_ExecuteCommand>
 80009a0:	4603      	mov	r3, r0
 80009a2:	73fb      	strb	r3, [r7, #15]

    if(ret == ES_WIFI_STATUS_OK)
 80009a4:	7bfb      	ldrb	r3, [r7, #15]
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d106      	bne.n	80009b8 <ES_WIFI_Init+0x58>
    {
      AT_ParseInfo(Obj, Obj->CmdData);
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80009b0:	4619      	mov	r1, r3
 80009b2:	6878      	ldr	r0, [r7, #4]
 80009b4:	f7ff fe56 	bl	8000664 <AT_ParseInfo>
    }
   }
  }
  return ret;
 80009b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80009ba:	4618      	mov	r0, r3
 80009bc:	3710      	adds	r7, #16
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	0800a4f4 	.word	0x0800a4f4

080009c8 <ES_WIFI_Connect>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Connect(ES_WIFIObject_t *Obj, const char *SSID,
                                 const char *Password,
                                 ES_WIFI_SecurityType_t SecType)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b086      	sub	sp, #24
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	60f8      	str	r0, [r7, #12]
 80009d0:	60b9      	str	r1, [r7, #8]
 80009d2:	607a      	str	r2, [r7, #4]
 80009d4:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData, "C1=%s\r", SSID);
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80009dc:	68ba      	ldr	r2, [r7, #8]
 80009de:	4932      	ldr	r1, [pc, #200]	@ (8000aa8 <ES_WIFI_Connect+0xe0>)
 80009e0:	4618      	mov	r0, r3
 80009e2:	f008 fc11 	bl	8009208 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80009e6:	68fb      	ldr	r3, [r7, #12]
 80009e8:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80009f2:	461a      	mov	r2, r3
 80009f4:	68f8      	ldr	r0, [r7, #12]
 80009f6:	f7ff fec3 	bl	8000780 <AT_ExecuteCommand>
 80009fa:	4603      	mov	r3, r0
 80009fc:	75fb      	strb	r3, [r7, #23]
  if(ret == ES_WIFI_STATUS_OK)
 80009fe:	7dfb      	ldrb	r3, [r7, #23]
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d14b      	bne.n	8000a9c <ES_WIFI_Connect+0xd4>
  {
    sprintf((char *)Obj->CmdData, "C2=%s\r", Password);
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8000a0a:	687a      	ldr	r2, [r7, #4]
 8000a0c:	4927      	ldr	r1, [pc, #156]	@ (8000aac <ES_WIFI_Connect+0xe4>)
 8000a0e:	4618      	mov	r0, r3
 8000a10:	f008 fbfa 	bl	8009208 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8000a20:	461a      	mov	r2, r3
 8000a22:	68f8      	ldr	r0, [r7, #12]
 8000a24:	f7ff feac 	bl	8000780 <AT_ExecuteCommand>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	75fb      	strb	r3, [r7, #23]

    if(ret == ES_WIFI_STATUS_OK)
 8000a2c:	7dfb      	ldrb	r3, [r7, #23]
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d134      	bne.n	8000a9c <ES_WIFI_Connect+0xd4>
    {
      Obj->Security = SecType;
 8000a32:	68fb      	ldr	r3, [r7, #12]
 8000a34:	78fa      	ldrb	r2, [r7, #3]
 8000a36:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
      sprintf((char *)Obj->CmdData, "C3=%d\r", (uint8_t)SecType);
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8000a40:	78fa      	ldrb	r2, [r7, #3]
 8000a42:	491b      	ldr	r1, [pc, #108]	@ (8000ab0 <ES_WIFI_Connect+0xe8>)
 8000a44:	4618      	mov	r0, r3
 8000a46:	f008 fbdf 	bl	8009208 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8000a4a:	68fb      	ldr	r3, [r7, #12]
 8000a4c:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8000a56:	461a      	mov	r2, r3
 8000a58:	68f8      	ldr	r0, [r7, #12]
 8000a5a:	f7ff fe91 	bl	8000780 <AT_ExecuteCommand>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	75fb      	strb	r3, [r7, #23]

      if(ret == ES_WIFI_STATUS_OK)
 8000a62:	7dfb      	ldrb	r3, [r7, #23]
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d119      	bne.n	8000a9c <ES_WIFI_Connect+0xd4>
      {
        sprintf((char *)Obj->CmdData, "C0\r");
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8000a6e:	4911      	ldr	r1, [pc, #68]	@ (8000ab4 <ES_WIFI_Connect+0xec>)
 8000a70:	4618      	mov	r0, r3
 8000a72:	f008 fbc9 	bl	8009208 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8000a76:	68fb      	ldr	r3, [r7, #12]
 8000a78:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8000a82:	461a      	mov	r2, r3
 8000a84:	68f8      	ldr	r0, [r7, #12]
 8000a86:	f7ff fe7b 	bl	8000780 <AT_ExecuteCommand>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	75fb      	strb	r3, [r7, #23]
        if(ret == ES_WIFI_STATUS_OK)
 8000a8e:	7dfb      	ldrb	r3, [r7, #23]
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d103      	bne.n	8000a9c <ES_WIFI_Connect+0xd4>
        {
           Obj->NetSettings.IsConnected = 1;
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	2201      	movs	r2, #1
 8000a98:	f883 20d2 	strb.w	r2, [r3, #210]	@ 0xd2
        }
      }
    }
  }
  UNLOCK_WIFI();
  return ret;
 8000a9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	3718      	adds	r7, #24
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	0800a50c 	.word	0x0800a50c
 8000aac:	0800a514 	.word	0x0800a514
 8000ab0:	0800a51c 	.word	0x0800a51c
 8000ab4:	0800a524 	.word	0x0800a524

08000ab8 <ES_WIFI_StartClientConnection>:
  * @param  Obj: pointer to the module handle
  * @param  conn: pointer to the connection structure
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StartClientConnection(ES_WIFIObject_t *Obj, ES_WIFI_Conn_t *conn)
{
 8000ab8:	b590      	push	{r4, r7, lr}
 8000aba:	b087      	sub	sp, #28
 8000abc:	af02      	add	r7, sp, #8
 8000abe:	6078      	str	r0, [r7, #4]
 8000ac0:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_OK;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	73fb      	strb	r3, [r7, #15]

  if ( ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)) && (conn->RemotePort == 0) ) return ES_WIFI_STATUS_ERROR;
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	781b      	ldrb	r3, [r3, #0]
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d003      	beq.n	8000ad6 <ES_WIFI_StartClientConnection+0x1e>
 8000ace:	683b      	ldr	r3, [r7, #0]
 8000ad0:	781b      	ldrb	r3, [r3, #0]
 8000ad2:	2b03      	cmp	r3, #3
 8000ad4:	d105      	bne.n	8000ae2 <ES_WIFI_StartClientConnection+0x2a>
 8000ad6:	683b      	ldr	r3, [r7, #0]
 8000ad8:	889b      	ldrh	r3, [r3, #4]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d101      	bne.n	8000ae2 <ES_WIFI_StartClientConnection+0x2a>
 8000ade:	2302      	movs	r3, #2
 8000ae0:	e0c1      	b.n	8000c66 <ES_WIFI_StartClientConnection+0x1ae>

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8000ae8:	683b      	ldr	r3, [r7, #0]
 8000aea:	789b      	ldrb	r3, [r3, #2]
 8000aec:	461a      	mov	r2, r3
 8000aee:	4960      	ldr	r1, [pc, #384]	@ (8000c70 <ES_WIFI_StartClientConnection+0x1b8>)
 8000af0:	f008 fb8a 	bl	8009208 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8000b00:	461a      	mov	r2, r3
 8000b02:	6878      	ldr	r0, [r7, #4]
 8000b04:	f7ff fe3c 	bl	8000780 <AT_ExecuteCommand>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	73fb      	strb	r3, [r7, #15]

  if (ret == ES_WIFI_STATUS_OK)
 8000b0c:	7bfb      	ldrb	r3, [r7, #15]
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d114      	bne.n	8000b3c <ES_WIFI_StartClientConnection+0x84>
  {
    sprintf((char*)Obj->CmdData,"P1=%d\r", conn->Type);
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8000b18:	683b      	ldr	r3, [r7, #0]
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	461a      	mov	r2, r3
 8000b1e:	4955      	ldr	r1, [pc, #340]	@ (8000c74 <ES_WIFI_StartClientConnection+0x1bc>)
 8000b20:	f008 fb72 	bl	8009208 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8000b30:	461a      	mov	r2, r3
 8000b32:	6878      	ldr	r0, [r7, #4]
 8000b34:	f7ff fe24 	bl	8000780 <AT_ExecuteCommand>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 8000b3c:	7bfb      	ldrb	r3, [r7, #15]
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d114      	bne.n	8000b6c <ES_WIFI_StartClientConnection+0xb4>
  {
    sprintf((char*)Obj->CmdData,"P2=%d\r", conn->LocalPort);
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	88db      	ldrh	r3, [r3, #6]
 8000b4c:	461a      	mov	r2, r3
 8000b4e:	494a      	ldr	r1, [pc, #296]	@ (8000c78 <ES_WIFI_StartClientConnection+0x1c0>)
 8000b50:	f008 fb5a 	bl	8009208 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8000b60:	461a      	mov	r2, r3
 8000b62:	6878      	ldr	r0, [r7, #4]
 8000b64:	f7ff fe0c 	bl	8000780 <AT_ExecuteCommand>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK)&& ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 8000b6c:	7bfb      	ldrb	r3, [r7, #15]
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d11c      	bne.n	8000bac <ES_WIFI_StartClientConnection+0xf4>
 8000b72:	683b      	ldr	r3, [r7, #0]
 8000b74:	781b      	ldrb	r3, [r3, #0]
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d003      	beq.n	8000b82 <ES_WIFI_StartClientConnection+0xca>
 8000b7a:	683b      	ldr	r3, [r7, #0]
 8000b7c:	781b      	ldrb	r3, [r3, #0]
 8000b7e:	2b03      	cmp	r3, #3
 8000b80:	d114      	bne.n	8000bac <ES_WIFI_StartClientConnection+0xf4>
  {
    sprintf((char*)Obj->CmdData,"P4=%d\r", conn->RemotePort);
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	889b      	ldrh	r3, [r3, #4]
 8000b8c:	461a      	mov	r2, r3
 8000b8e:	493b      	ldr	r1, [pc, #236]	@ (8000c7c <ES_WIFI_StartClientConnection+0x1c4>)
 8000b90:	f008 fb3a 	bl	8009208 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8000ba0:	461a      	mov	r2, r3
 8000ba2:	6878      	ldr	r0, [r7, #4]
 8000ba4:	f7ff fdec 	bl	8000780 <AT_ExecuteCommand>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 8000bac:	7bfb      	ldrb	r3, [r7, #15]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d128      	bne.n	8000c04 <ES_WIFI_StartClientConnection+0x14c>
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d003      	beq.n	8000bc2 <ES_WIFI_StartClientConnection+0x10a>
 8000bba:	683b      	ldr	r3, [r7, #0]
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	2b03      	cmp	r3, #3
 8000bc0:	d120      	bne.n	8000c04 <ES_WIFI_StartClientConnection+0x14c>
  {
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8000bc8:	683b      	ldr	r3, [r7, #0]
 8000bca:	7a1b      	ldrb	r3, [r3, #8]
 8000bcc:	4619      	mov	r1, r3
 8000bce:	683b      	ldr	r3, [r7, #0]
 8000bd0:	7a5b      	ldrb	r3, [r3, #9]
 8000bd2:	461c      	mov	r4, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	7a9b      	ldrb	r3, [r3, #10]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 8000bd8:	461a      	mov	r2, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 8000bda:	683b      	ldr	r3, [r7, #0]
 8000bdc:	7adb      	ldrb	r3, [r3, #11]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 8000bde:	9301      	str	r3, [sp, #4]
 8000be0:	9200      	str	r2, [sp, #0]
 8000be2:	4623      	mov	r3, r4
 8000be4:	460a      	mov	r2, r1
 8000be6:	4926      	ldr	r1, [pc, #152]	@ (8000c80 <ES_WIFI_StartClientConnection+0x1c8>)
 8000be8:	f008 fb0e 	bl	8009208 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8000bf8:	461a      	mov	r2, r3
 8000bfa:	6878      	ldr	r0, [r7, #4]
 8000bfc:	f7ff fdc0 	bl	8000780 <AT_ExecuteCommand>
 8000c00:	4603      	mov	r3, r0
 8000c02:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && (conn->Type == ES_WIFI_TCP_SSL_CONNECTION))
 8000c04:	7bfb      	ldrb	r3, [r7, #15]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d116      	bne.n	8000c38 <ES_WIFI_StartClientConnection+0x180>
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	2b03      	cmp	r3, #3
 8000c10:	d112      	bne.n	8000c38 <ES_WIFI_StartClientConnection+0x180>
  {
    sprintf((char*)Obj->CmdData,"P9=2\r");
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8000c18:	491a      	ldr	r1, [pc, #104]	@ (8000c84 <ES_WIFI_StartClientConnection+0x1cc>)
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f008 faf4 	bl	8009208 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8000c2c:	461a      	mov	r2, r3
 8000c2e:	6878      	ldr	r0, [r7, #4]
 8000c30:	f7ff fda6 	bl	8000780 <AT_ExecuteCommand>
 8000c34:	4603      	mov	r3, r0
 8000c36:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 8000c38:	7bfb      	ldrb	r3, [r7, #15]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d112      	bne.n	8000c64 <ES_WIFI_StartClientConnection+0x1ac>
  {
    sprintf((char*)Obj->CmdData,"P6=1\r");
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8000c44:	4910      	ldr	r1, [pc, #64]	@ (8000c88 <ES_WIFI_StartClientConnection+0x1d0>)
 8000c46:	4618      	mov	r0, r3
 8000c48:	f008 fade 	bl	8009208 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8000c58:	461a      	mov	r2, r3
 8000c5a:	6878      	ldr	r0, [r7, #4]
 8000c5c:	f7ff fd90 	bl	8000780 <AT_ExecuteCommand>
 8000c60:	4603      	mov	r3, r0
 8000c62:	73fb      	strb	r3, [r7, #15]
  }

  UNLOCK_WIFI();
  return ret;
 8000c64:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c66:	4618      	mov	r0, r3
 8000c68:	3714      	adds	r7, #20
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd90      	pop	{r4, r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	0800a5e8 	.word	0x0800a5e8
 8000c74:	0800a5f0 	.word	0x0800a5f0
 8000c78:	0800a5f8 	.word	0x0800a5f8
 8000c7c:	0800a600 	.word	0x0800a600
 8000c80:	0800a608 	.word	0x0800a608
 8000c84:	0800a618 	.word	0x0800a618
 8000c88:	0800a620 	.word	0x0800a620

08000c8c <ES_WIFI_SendData>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_SendData(ES_WIFIObject_t *Obj, uint8_t Socket,
                                  const uint8_t *pdata, uint16_t Reqlen,
                                  uint16_t *SentLen, uint32_t Timeout)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b088      	sub	sp, #32
 8000c90:	af02      	add	r7, sp, #8
 8000c92:	60f8      	str	r0, [r7, #12]
 8000c94:	607a      	str	r2, [r7, #4]
 8000c96:	461a      	mov	r2, r3
 8000c98:	460b      	mov	r3, r1
 8000c9a:	72fb      	strb	r3, [r7, #11]
 8000c9c:	4613      	mov	r3, r2
 8000c9e:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8000ca0:	2302      	movs	r3, #2
 8000ca2:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 8000ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d102      	bne.n	8000cb0 <ES_WIFI_SendData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_WRITE_TIMEOUT;
 8000caa:	2301      	movs	r3, #1
 8000cac:	617b      	str	r3, [r7, #20]
 8000cae:	e001      	b.n	8000cb4 <ES_WIFI_SendData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 8000cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cb2:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();

  if (Reqlen >= ES_WIFI_PAYLOAD_SIZE)
 8000cb4:	893b      	ldrh	r3, [r7, #8]
 8000cb6:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 8000cba:	d302      	bcc.n	8000cc2 <ES_WIFI_SendData+0x36>
  {
    Reqlen = ES_WIFI_PAYLOAD_SIZE;
 8000cbc:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 8000cc0:	813b      	strh	r3, [r7, #8]
  }

  *SentLen = Reqlen;
 8000cc2:	6a3b      	ldr	r3, [r7, #32]
 8000cc4:	893a      	ldrh	r2, [r7, #8]
 8000cc6:	801a      	strh	r2, [r3, #0]
  sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8000cce:	7afa      	ldrb	r2, [r7, #11]
 8000cd0:	492d      	ldr	r1, [pc, #180]	@ (8000d88 <ES_WIFI_SendData+0xfc>)
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f008 fa98 	bl	8009208 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8000ce4:	461a      	mov	r2, r3
 8000ce6:	68f8      	ldr	r0, [r7, #12]
 8000ce8:	f7ff fd4a 	bl	8000780 <AT_ExecuteCommand>
 8000cec:	4603      	mov	r3, r0
 8000cee:	74fb      	strb	r3, [r7, #19]
  if (ret == ES_WIFI_STATUS_OK)
 8000cf0:	7cfb      	ldrb	r3, [r7, #19]
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d13c      	bne.n	8000d70 <ES_WIFI_SendData+0xe4>
  {
    sprintf((char*)Obj->CmdData,"S2=%lu\r",wkgTimeOut);
 8000cf6:	68fb      	ldr	r3, [r7, #12]
 8000cf8:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8000cfc:	697a      	ldr	r2, [r7, #20]
 8000cfe:	4923      	ldr	r1, [pc, #140]	@ (8000d8c <ES_WIFI_SendData+0x100>)
 8000d00:	4618      	mov	r0, r3
 8000d02:	f008 fa81 	bl	8009208 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8000d12:	461a      	mov	r2, r3
 8000d14:	68f8      	ldr	r0, [r7, #12]
 8000d16:	f7ff fd33 	bl	8000780 <AT_ExecuteCommand>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	74fb      	strb	r3, [r7, #19]

    if (ret == ES_WIFI_STATUS_OK)
 8000d1e:	7cfb      	ldrb	r3, [r7, #19]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d125      	bne.n	8000d70 <ES_WIFI_SendData+0xe4>
    {
      sprintf((char *)Obj->CmdData, "S3=%04d\r", Reqlen);
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8000d2a:	893a      	ldrh	r2, [r7, #8]
 8000d2c:	4918      	ldr	r1, [pc, #96]	@ (8000d90 <ES_WIFI_SendData+0x104>)
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f008 fa6a 	bl	8009208 <siprintf>
      ret = AT_RequestSendData(Obj, Obj->CmdData, pdata, Reqlen, Obj->CmdData);
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8000d40:	893a      	ldrh	r2, [r7, #8]
 8000d42:	9300      	str	r3, [sp, #0]
 8000d44:	4613      	mov	r3, r2
 8000d46:	687a      	ldr	r2, [r7, #4]
 8000d48:	68f8      	ldr	r0, [r7, #12]
 8000d4a:	f7ff fd89 	bl	8000860 <AT_RequestSendData>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	74fb      	strb	r3, [r7, #19]

      if (ret == ES_WIFI_STATUS_OK)
 8000d52:	7cfb      	ldrb	r3, [r7, #19]
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d10b      	bne.n	8000d70 <ES_WIFI_SendData+0xe4>
      {
        if (strstr((char *)Obj->CmdData, "-1\r\n"))
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8000d5e:	490d      	ldr	r1, [pc, #52]	@ (8000d94 <ES_WIFI_SendData+0x108>)
 8000d60:	4618      	mov	r0, r3
 8000d62:	f008 fb2d 	bl	80093c0 <strstr>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d001      	beq.n	8000d70 <ES_WIFI_SendData+0xe4>
        {
          DEBUG("Send Data detect error %s\n", (char *)Obj->CmdData);
          ret = ES_WIFI_STATUS_ERROR;
 8000d6c:	2302      	movs	r3, #2
 8000d6e:	74fb      	strb	r3, [r7, #19]
  else
  {
   DEBUG("P0 command failed\n");
  }

  if (ret == ES_WIFI_STATUS_ERROR)
 8000d70:	7cfb      	ldrb	r3, [r7, #19]
 8000d72:	2b02      	cmp	r3, #2
 8000d74:	d102      	bne.n	8000d7c <ES_WIFI_SendData+0xf0>
  {
    *SentLen = 0;
 8000d76:	6a3b      	ldr	r3, [r7, #32]
 8000d78:	2200      	movs	r2, #0
 8000d7a:	801a      	strh	r2, [r3, #0]
  }

  UNLOCK_WIFI();

  return ret;
 8000d7c:	7cfb      	ldrb	r3, [r7, #19]
}
 8000d7e:	4618      	mov	r0, r3
 8000d80:	3718      	adds	r7, #24
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	0800a5e8 	.word	0x0800a5e8
 8000d8c:	0800a6c4 	.word	0x0800a6c4
 8000d90:	0800a6cc 	.word	0x0800a6cc
 8000d94:	0800a6d8 	.word	0x0800a6d8

08000d98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d98:	b5b0      	push	{r4, r5, r7, lr}
 8000d9a:	b098      	sub	sp, #96	@ 0x60
 8000d9c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d9e:	f001 ff01 	bl	8002ba4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000da2:	f000 f95d 	bl	8001060 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000da6:	f000 fbc1 	bl	800152c <MX_GPIO_Init>
  MX_TIM3_Init();
 8000daa:	f000 fafb 	bl	80013a4 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000dae:	f000 fb71 	bl	8001494 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000db2:	f000 fa5d 	bl	8001270 <MX_TIM2_Init>
  MX_I2C2_Init();
 8000db6:	f000 f9a5 	bl	8001104 <MX_I2C2_Init>
  MX_OCTOSPI1_Init();
 8000dba:	f000 f9e3 	bl	8001184 <MX_OCTOSPI1_Init>
  MX_SPI3_Init();
 8000dbe:	f000 fa19 	bl	80011f4 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_1);
 8000dc2:	2100      	movs	r1, #0
 8000dc4:	4896      	ldr	r0, [pc, #600]	@ (8001020 <main+0x288>)
 8000dc6:	f005 fd95 	bl	80068f4 <HAL_TIM_IC_Start>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 8000dca:	2104      	movs	r1, #4
 8000dcc:	4894      	ldr	r0, [pc, #592]	@ (8001020 <main+0x288>)
 8000dce:	f005 fe8d 	bl	8006aec <HAL_TIM_IC_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000dd2:	2108      	movs	r1, #8
 8000dd4:	4893      	ldr	r0, [pc, #588]	@ (8001024 <main+0x28c>)
 8000dd6:	f005 fc25 	bl	8006624 <HAL_TIM_PWM_Start>

  BSP_TSENSOR_Init();
 8000dda:	f001 fa95 	bl	8002308 <BSP_TSENSOR_Init>
  BSP_QSPI_Init();
 8000dde:	f000 fe49 	bl	8001a74 <BSP_QSPI_Init>

  sprintf(output, "Initializing\r\n");
 8000de2:	4991      	ldr	r1, [pc, #580]	@ (8001028 <main+0x290>)
 8000de4:	4891      	ldr	r0, [pc, #580]	@ (800102c <main+0x294>)
 8000de6:	f008 fa0f 	bl	8009208 <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 8000dea:	4890      	ldr	r0, [pc, #576]	@ (800102c <main+0x294>)
 8000dec:	f7ff fa08 	bl	8000200 <strlen>
 8000df0:	4603      	mov	r3, r0
 8000df2:	b29a      	uxth	r2, r3
 8000df4:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000df8:	498c      	ldr	r1, [pc, #560]	@ (800102c <main+0x294>)
 8000dfa:	488d      	ldr	r0, [pc, #564]	@ (8001030 <main+0x298>)
 8000dfc:	f007 fa96 	bl	800832c <HAL_UART_Transmit>

  BSP_QSPI_Erase_Block(writeAddress); // Collecting baseline data for comparison
 8000e00:	4b8c      	ldr	r3, [pc, #560]	@ (8001034 <main+0x29c>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4618      	mov	r0, r3
 8000e06:	f000 ff8b 	bl	8001d20 <BSP_QSPI_Erase_Block>

  ScanPoint baselineData;
  for (int i = 0; i < sweepDegree; i += 2) {
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	657b      	str	r3, [r7, #84]	@ 0x54
 8000e0e:	e02d      	b.n	8000e6c <main+0xd4>

	  if(state == DISPLAY) {
 8000e10:	4b89      	ldr	r3, [pc, #548]	@ (8001038 <main+0x2a0>)
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	b2db      	uxtb	r3, r3
 8000e16:	2b01      	cmp	r3, #1
 8000e18:	d10c      	bne.n	8000e34 <main+0x9c>
		  uint16_t x_cm = micro_sec / 58;
 8000e1a:	4b88      	ldr	r3, [pc, #544]	@ (800103c <main+0x2a4>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	4a88      	ldr	r2, [pc, #544]	@ (8001040 <main+0x2a8>)
 8000e20:	fb82 1203 	smull	r1, r2, r2, r3
 8000e24:	441a      	add	r2, r3
 8000e26:	1152      	asrs	r2, r2, #5
 8000e28:	17db      	asrs	r3, r3, #31
 8000e2a:	1ad3      	subs	r3, r2, r3
 8000e2c:	877b      	strh	r3, [r7, #58]	@ 0x3a
		  baselineData.distance = x_cm;
 8000e2e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8000e30:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8000e32:	e002      	b.n	8000e3a <main+0xa2>
	  } else {
		  baselineData.distance = (uint16_t) 60000; // Not getting the correct distance
 8000e34:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8000e38:	86fb      	strh	r3, [r7, #54]	@ 0x36
	  }
	  baselineData.angle = (uint16_t) i;
 8000e3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000e3c:	b29b      	uxth	r3, r3
 8000e3e:	86bb      	strh	r3, [r7, #52]	@ 0x34

	  stepDeg(2);
 8000e40:	2002      	movs	r0, #2
 8000e42:	f000 fc99 	bl	8001778 <stepDeg>
	  HAL_Delay(10);
 8000e46:	200a      	movs	r0, #10
 8000e48:	f001 ff20 	bl	8002c8c <HAL_Delay>

	  BSP_QSPI_Write((uint8_t*)&baselineData, writeAddress, sizeof(baselineData)); // Write to FLASH
 8000e4c:	4b79      	ldr	r3, [pc, #484]	@ (8001034 <main+0x29c>)
 8000e4e:	6819      	ldr	r1, [r3, #0]
 8000e50:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000e54:	2204      	movs	r2, #4
 8000e56:	4618      	mov	r0, r3
 8000e58:	f000 fedc 	bl	8001c14 <BSP_QSPI_Write>
	  writeAddress += sizeof(baselineData);
 8000e5c:	4b75      	ldr	r3, [pc, #468]	@ (8001034 <main+0x29c>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	3304      	adds	r3, #4
 8000e62:	4a74      	ldr	r2, [pc, #464]	@ (8001034 <main+0x29c>)
 8000e64:	6013      	str	r3, [r2, #0]
  for (int i = 0; i < sweepDegree; i += 2) {
 8000e66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000e68:	3302      	adds	r3, #2
 8000e6a:	657b      	str	r3, [r7, #84]	@ 0x54
 8000e6c:	4b75      	ldr	r3, [pc, #468]	@ (8001044 <main+0x2ac>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8000e72:	429a      	cmp	r2, r3
 8000e74:	dbcc      	blt.n	8000e10 <main+0x78>
  }

  for (int i = 0; i < sweepDegree; i += 2) { // Returning to the origin
 8000e76:	2300      	movs	r3, #0
 8000e78:	653b      	str	r3, [r7, #80]	@ 0x50
 8000e7a:	e009      	b.n	8000e90 <main+0xf8>
	  stepDeg(-2);
 8000e7c:	f06f 0001 	mvn.w	r0, #1
 8000e80:	f000 fc7a 	bl	8001778 <stepDeg>
	  HAL_Delay(10);
 8000e84:	200a      	movs	r0, #10
 8000e86:	f001 ff01 	bl	8002c8c <HAL_Delay>
  for (int i = 0; i < sweepDegree; i += 2) { // Returning to the origin
 8000e8a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000e8c:	3302      	adds	r3, #2
 8000e8e:	653b      	str	r3, [r7, #80]	@ 0x50
 8000e90:	4b6c      	ldr	r3, [pc, #432]	@ (8001044 <main+0x2ac>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000e96:	429a      	cmp	r2, r3
 8000e98:	dbf0      	blt.n	8000e7c <main+0xe4>
  }

  ScanPoint readData; // Read the baseline data from flash
  for (uint32_t readAddress = 0x0; readAddress < writeAddress; readAddress += sizeof(readData)) {
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000e9e:	e009      	b.n	8000eb4 <main+0x11c>
	  BSP_QSPI_Read((uint8_t*)&readData, readAddress, sizeof(readData));
 8000ea0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000ea4:	2204      	movs	r2, #4
 8000ea6:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f000 fe61 	bl	8001b70 <BSP_QSPI_Read>
  for (uint32_t readAddress = 0x0; readAddress < writeAddress; readAddress += sizeof(readData)) {
 8000eae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000eb0:	3304      	adds	r3, #4
 8000eb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000eb4:	4b5f      	ldr	r3, [pc, #380]	@ (8001034 <main+0x29c>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000eba:	429a      	cmp	r2, r3
 8000ebc:	d3f0      	bcc.n	8000ea0 <main+0x108>
  }


  ES_WIFI_Init(&EsWifiObj);
 8000ebe:	4862      	ldr	r0, [pc, #392]	@ (8001048 <main+0x2b0>)
 8000ec0:	f7ff fd4e 	bl	8000960 <ES_WIFI_Init>

  ES_WIFI_Connect(&EsWifiObj, WIFI_SSID, WIFI_PASS, WIFI_SECURITY);
 8000ec4:	2303      	movs	r3, #3
 8000ec6:	4a61      	ldr	r2, [pc, #388]	@ (800104c <main+0x2b4>)
 8000ec8:	4961      	ldr	r1, [pc, #388]	@ (8001050 <main+0x2b8>)
 8000eca:	485f      	ldr	r0, [pc, #380]	@ (8001048 <main+0x2b0>)
 8000ecc:	f7ff fd7c 	bl	80009c8 <ES_WIFI_Connect>
  ES_WIFI_Conn_t conn;

  conn.Type = ES_WIFI_TCP_CONNECTION;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	773b      	strb	r3, [r7, #28]
  conn.Number = 0;                       // connection ID 0
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	77bb      	strb	r3, [r7, #30]
  conn.RemotePort = 5000;                // your laptop's server port
 8000ed8:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000edc:	843b      	strh	r3, [r7, #32]
  conn.RemoteIP[0] = 192;                // laptop IP, example: 192.168.1.10
 8000ede:	23c0      	movs	r3, #192	@ 0xc0
 8000ee0:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  conn.RemoteIP[1] = 168;
 8000ee4:	23a8      	movs	r3, #168	@ 0xa8
 8000ee6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  conn.RemoteIP[2] = 2;
 8000eea:	2302      	movs	r3, #2
 8000eec:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  conn.RemoteIP[3] = 12;
 8000ef0:	230c      	movs	r3, #12
 8000ef2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  ES_WIFI_StartClientConnection(&EsWifiObj, &conn);
 8000ef6:	f107 031c 	add.w	r3, r7, #28
 8000efa:	4619      	mov	r1, r3
 8000efc:	4852      	ldr	r0, [pc, #328]	@ (8001048 <main+0x2b0>)
 8000efe:	f7ff fddb 	bl	8000ab8 <ES_WIFI_StartClientConnection>
  uint8_t msg[] = "Hello from STM32!\n";
 8000f02:	4b54      	ldr	r3, [pc, #336]	@ (8001054 <main+0x2bc>)
 8000f04:	f107 0408 	add.w	r4, r7, #8
 8000f08:	461d      	mov	r5, r3
 8000f0a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f0c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f0e:	682b      	ldr	r3, [r5, #0]
 8000f10:	461a      	mov	r2, r3
 8000f12:	8022      	strh	r2, [r4, #0]
 8000f14:	3402      	adds	r4, #2
 8000f16:	0c1b      	lsrs	r3, r3, #16
 8000f18:	7023      	strb	r3, [r4, #0]
  uint16_t sentLen = 0;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	80fb      	strh	r3, [r7, #6]
  ES_WIFI_SendData(&EsWifiObj, 0, msg, sizeof(msg)-1, &sentLen, 10000);
 8000f1e:	f107 0208 	add.w	r2, r7, #8
 8000f22:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000f26:	9301      	str	r3, [sp, #4]
 8000f28:	1dbb      	adds	r3, r7, #6
 8000f2a:	9300      	str	r3, [sp, #0]
 8000f2c:	2312      	movs	r3, #18
 8000f2e:	2100      	movs	r1, #0
 8000f30:	4845      	ldr	r0, [pc, #276]	@ (8001048 <main+0x2b0>)
 8000f32:	f7ff feab 	bl	8000c8c <ES_WIFI_SendData>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (clockwise) {
 8000f36:	4b48      	ldr	r3, [pc, #288]	@ (8001058 <main+0x2c0>)
 8000f38:	781b      	ldrb	r3, [r3, #0]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d037      	beq.n	8000fae <main+0x216>
		  for (int i = 0; i < sweepDegree; i += 2) {
 8000f3e:	2300      	movs	r3, #0
 8000f40:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000f42:	e02b      	b.n	8000f9c <main+0x204>
			  if (state == DISPLAY) {
 8000f44:	4b3c      	ldr	r3, [pc, #240]	@ (8001038 <main+0x2a0>)
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	b2db      	uxtb	r3, r3
 8000f4a:	2b01      	cmp	r3, #1
 8000f4c:	d11d      	bne.n	8000f8a <main+0x1f2>
				  int x_cm = micro_sec / 58;
 8000f4e:	4b3b      	ldr	r3, [pc, #236]	@ (800103c <main+0x2a4>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	4a3b      	ldr	r2, [pc, #236]	@ (8001040 <main+0x2a8>)
 8000f54:	fb82 1203 	smull	r1, r2, r2, r3
 8000f58:	441a      	add	r2, r3
 8000f5a:	1152      	asrs	r2, r2, #5
 8000f5c:	17db      	asrs	r3, r3, #31
 8000f5e:	1ad3      	subs	r3, r2, r3
 8000f60:	63fb      	str	r3, [r7, #60]	@ 0x3c
				  sprintf(output, "Distance read at angle %d: %d cm\r\n", i, x_cm);
 8000f62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000f64:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000f66:	493d      	ldr	r1, [pc, #244]	@ (800105c <main+0x2c4>)
 8000f68:	4830      	ldr	r0, [pc, #192]	@ (800102c <main+0x294>)
 8000f6a:	f008 f94d 	bl	8009208 <siprintf>
				  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 8000f6e:	482f      	ldr	r0, [pc, #188]	@ (800102c <main+0x294>)
 8000f70:	f7ff f946 	bl	8000200 <strlen>
 8000f74:	4603      	mov	r3, r0
 8000f76:	b29a      	uxth	r2, r3
 8000f78:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000f7c:	492b      	ldr	r1, [pc, #172]	@ (800102c <main+0x294>)
 8000f7e:	482c      	ldr	r0, [pc, #176]	@ (8001030 <main+0x298>)
 8000f80:	f007 f9d4 	bl	800832c <HAL_UART_Transmit>
				  state = MEASURE;
 8000f84:	4b2c      	ldr	r3, [pc, #176]	@ (8001038 <main+0x2a0>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	701a      	strb	r2, [r3, #0]
			  }
			  stepDeg(2);
 8000f8a:	2002      	movs	r0, #2
 8000f8c:	f000 fbf4 	bl	8001778 <stepDeg>
			  HAL_Delay(10);
 8000f90:	200a      	movs	r0, #10
 8000f92:	f001 fe7b 	bl	8002c8c <HAL_Delay>
		  for (int i = 0; i < sweepDegree; i += 2) {
 8000f96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000f98:	3302      	adds	r3, #2
 8000f9a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000f9c:	4b29      	ldr	r3, [pc, #164]	@ (8001044 <main+0x2ac>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000fa2:	429a      	cmp	r2, r3
 8000fa4:	dbce      	blt.n	8000f44 <main+0x1ac>
		  }
		  clockwise = 0;
 8000fa6:	4b2c      	ldr	r3, [pc, #176]	@ (8001058 <main+0x2c0>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	701a      	strb	r2, [r3, #0]
 8000fac:	e7c3      	b.n	8000f36 <main+0x19e>
	  } else {
		  for (int i = sweepDegree; i > 0; i -= 2) {
 8000fae:	4b25      	ldr	r3, [pc, #148]	@ (8001044 <main+0x2ac>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	647b      	str	r3, [r7, #68]	@ 0x44
 8000fb4:	e02c      	b.n	8001010 <main+0x278>
			  if (state == DISPLAY) {
 8000fb6:	4b20      	ldr	r3, [pc, #128]	@ (8001038 <main+0x2a0>)
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	b2db      	uxtb	r3, r3
 8000fbc:	2b01      	cmp	r3, #1
 8000fbe:	d11d      	bne.n	8000ffc <main+0x264>
				  int x_cm = micro_sec/58;
 8000fc0:	4b1e      	ldr	r3, [pc, #120]	@ (800103c <main+0x2a4>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	4a1e      	ldr	r2, [pc, #120]	@ (8001040 <main+0x2a8>)
 8000fc6:	fb82 1203 	smull	r1, r2, r2, r3
 8000fca:	441a      	add	r2, r3
 8000fcc:	1152      	asrs	r2, r2, #5
 8000fce:	17db      	asrs	r3, r3, #31
 8000fd0:	1ad3      	subs	r3, r2, r3
 8000fd2:	643b      	str	r3, [r7, #64]	@ 0x40
				  sprintf(output, "Distance read at angle %d: %d cm\r\n", i, x_cm);
 8000fd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000fd6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000fd8:	4920      	ldr	r1, [pc, #128]	@ (800105c <main+0x2c4>)
 8000fda:	4814      	ldr	r0, [pc, #80]	@ (800102c <main+0x294>)
 8000fdc:	f008 f914 	bl	8009208 <siprintf>
				  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 8000fe0:	4812      	ldr	r0, [pc, #72]	@ (800102c <main+0x294>)
 8000fe2:	f7ff f90d 	bl	8000200 <strlen>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	b29a      	uxth	r2, r3
 8000fea:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000fee:	490f      	ldr	r1, [pc, #60]	@ (800102c <main+0x294>)
 8000ff0:	480f      	ldr	r0, [pc, #60]	@ (8001030 <main+0x298>)
 8000ff2:	f007 f99b 	bl	800832c <HAL_UART_Transmit>
				  state = MEASURE;
 8000ff6:	4b10      	ldr	r3, [pc, #64]	@ (8001038 <main+0x2a0>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	701a      	strb	r2, [r3, #0]
			  }
			  stepDeg(-2);
 8000ffc:	f06f 0001 	mvn.w	r0, #1
 8001000:	f000 fbba 	bl	8001778 <stepDeg>
			  HAL_Delay(10);
 8001004:	200a      	movs	r0, #10
 8001006:	f001 fe41 	bl	8002c8c <HAL_Delay>
		  for (int i = sweepDegree; i > 0; i -= 2) {
 800100a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800100c:	3b02      	subs	r3, #2
 800100e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001010:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001012:	2b00      	cmp	r3, #0
 8001014:	dccf      	bgt.n	8000fb6 <main+0x21e>
		  }
		  clockwise = 1;
 8001016:	4b10      	ldr	r3, [pc, #64]	@ (8001058 <main+0x2c0>)
 8001018:	2201      	movs	r2, #1
 800101a:	701a      	strb	r2, [r3, #0]
	  if (clockwise) {
 800101c:	e78b      	b.n	8000f36 <main+0x19e>
 800101e:	bf00      	nop
 8001020:	20000aa4 	.word	0x20000aa4
 8001024:	20000af0 	.word	0x20000af0
 8001028:	0800a730 	.word	0x0800a730
 800102c:	20000bd8 	.word	0x20000bd8
 8001030:	20000b3c 	.word	0x20000b3c
 8001034:	20000c18 	.word	0x20000c18
 8001038:	20000bd0 	.word	0x20000bd0
 800103c:	20000bd4 	.word	0x20000bd4
 8001040:	8d3dcb09 	.word	0x8d3dcb09
 8001044:	20000000 	.word	0x20000000
 8001048:	2000009c 	.word	0x2000009c
 800104c:	0800a740 	.word	0x0800a740
 8001050:	0800a750 	.word	0x0800a750
 8001054:	0800a780 	.word	0x0800a780
 8001058:	20000004 	.word	0x20000004
 800105c:	0800a75c 	.word	0x0800a75c

08001060 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b096      	sub	sp, #88	@ 0x58
 8001064:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001066:	f107 0314 	add.w	r3, r7, #20
 800106a:	2244      	movs	r2, #68	@ 0x44
 800106c:	2100      	movs	r1, #0
 800106e:	4618      	mov	r0, r3
 8001070:	f008 f92f 	bl	80092d2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001074:	463b      	mov	r3, r7
 8001076:	2200      	movs	r2, #0
 8001078:	601a      	str	r2, [r3, #0]
 800107a:	605a      	str	r2, [r3, #4]
 800107c:	609a      	str	r2, [r3, #8]
 800107e:	60da      	str	r2, [r3, #12]
 8001080:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8001082:	2000      	movs	r0, #0
 8001084:	f003 fcde 	bl	8004a44 <HAL_PWREx_ControlVoltageScaling>
 8001088:	4603      	mov	r3, r0
 800108a:	2b00      	cmp	r3, #0
 800108c:	d001      	beq.n	8001092 <SystemClock_Config+0x32>
  {
    Error_Handler();
 800108e:	f000 fadd 	bl	800164c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001092:	2310      	movs	r3, #16
 8001094:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001096:	2301      	movs	r3, #1
 8001098:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800109a:	2300      	movs	r3, #0
 800109c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800109e:	2360      	movs	r3, #96	@ 0x60
 80010a0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010a2:	2302      	movs	r3, #2
 80010a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80010a6:	2301      	movs	r3, #1
 80010a8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80010aa:	2301      	movs	r3, #1
 80010ac:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 80010ae:	233c      	movs	r3, #60	@ 0x3c
 80010b0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010b2:	2302      	movs	r3, #2
 80010b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80010b6:	2302      	movs	r3, #2
 80010b8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80010ba:	2302      	movs	r3, #2
 80010bc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010be:	f107 0314 	add.w	r3, r7, #20
 80010c2:	4618      	mov	r0, r3
 80010c4:	f003 fd62 	bl	8004b8c <HAL_RCC_OscConfig>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d001      	beq.n	80010d2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80010ce:	f000 fabd 	bl	800164c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010d2:	230f      	movs	r3, #15
 80010d4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010d6:	2303      	movs	r3, #3
 80010d8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010da:	2300      	movs	r3, #0
 80010dc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010de:	2300      	movs	r3, #0
 80010e0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010e2:	2300      	movs	r3, #0
 80010e4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80010e6:	463b      	mov	r3, r7
 80010e8:	2105      	movs	r1, #5
 80010ea:	4618      	mov	r0, r3
 80010ec:	f004 f968 	bl	80053c0 <HAL_RCC_ClockConfig>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80010f6:	f000 faa9 	bl	800164c <Error_Handler>
  }
}
 80010fa:	bf00      	nop
 80010fc:	3758      	adds	r7, #88	@ 0x58
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
	...

08001104 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001108:	4b1b      	ldr	r3, [pc, #108]	@ (8001178 <MX_I2C2_Init+0x74>)
 800110a:	4a1c      	ldr	r2, [pc, #112]	@ (800117c <MX_I2C2_Init+0x78>)
 800110c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x30A175AB;
 800110e:	4b1a      	ldr	r3, [pc, #104]	@ (8001178 <MX_I2C2_Init+0x74>)
 8001110:	4a1b      	ldr	r2, [pc, #108]	@ (8001180 <MX_I2C2_Init+0x7c>)
 8001112:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001114:	4b18      	ldr	r3, [pc, #96]	@ (8001178 <MX_I2C2_Init+0x74>)
 8001116:	2200      	movs	r2, #0
 8001118:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800111a:	4b17      	ldr	r3, [pc, #92]	@ (8001178 <MX_I2C2_Init+0x74>)
 800111c:	2201      	movs	r2, #1
 800111e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001120:	4b15      	ldr	r3, [pc, #84]	@ (8001178 <MX_I2C2_Init+0x74>)
 8001122:	2200      	movs	r2, #0
 8001124:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001126:	4b14      	ldr	r3, [pc, #80]	@ (8001178 <MX_I2C2_Init+0x74>)
 8001128:	2200      	movs	r2, #0
 800112a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800112c:	4b12      	ldr	r3, [pc, #72]	@ (8001178 <MX_I2C2_Init+0x74>)
 800112e:	2200      	movs	r2, #0
 8001130:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001132:	4b11      	ldr	r3, [pc, #68]	@ (8001178 <MX_I2C2_Init+0x74>)
 8001134:	2200      	movs	r2, #0
 8001136:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001138:	4b0f      	ldr	r3, [pc, #60]	@ (8001178 <MX_I2C2_Init+0x74>)
 800113a:	2200      	movs	r2, #0
 800113c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800113e:	480e      	ldr	r0, [pc, #56]	@ (8001178 <MX_I2C2_Init+0x74>)
 8001140:	f002 f976 	bl	8003430 <HAL_I2C_Init>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d001      	beq.n	800114e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800114a:	f000 fa7f 	bl	800164c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800114e:	2100      	movs	r1, #0
 8001150:	4809      	ldr	r0, [pc, #36]	@ (8001178 <MX_I2C2_Init+0x74>)
 8001152:	f002 ff27 	bl	8003fa4 <HAL_I2CEx_ConfigAnalogFilter>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 800115c:	f000 fa76 	bl	800164c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001160:	2100      	movs	r1, #0
 8001162:	4805      	ldr	r0, [pc, #20]	@ (8001178 <MX_I2C2_Init+0x74>)
 8001164:	f002 ff69 	bl	800403a <HAL_I2CEx_ConfigDigitalFilter>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800116e:	f000 fa6d 	bl	800164c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001172:	bf00      	nop
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	2000099c 	.word	0x2000099c
 800117c:	40005800 	.word	0x40005800
 8001180:	30a175ab 	.word	0x30a175ab

08001184 <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 8001188:	4b18      	ldr	r3, [pc, #96]	@ (80011ec <MX_OCTOSPI1_Init+0x68>)
 800118a:	4a19      	ldr	r2, [pc, #100]	@ (80011f0 <MX_OCTOSPI1_Init+0x6c>)
 800118c:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 800118e:	4b17      	ldr	r3, [pc, #92]	@ (80011ec <MX_OCTOSPI1_Init+0x68>)
 8001190:	2201      	movs	r2, #1
 8001192:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8001194:	4b15      	ldr	r3, [pc, #84]	@ (80011ec <MX_OCTOSPI1_Init+0x68>)
 8001196:	2200      	movs	r2, #0
 8001198:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
 800119a:	4b14      	ldr	r3, [pc, #80]	@ (80011ec <MX_OCTOSPI1_Init+0x68>)
 800119c:	2200      	movs	r2, #0
 800119e:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 80011a0:	4b12      	ldr	r3, [pc, #72]	@ (80011ec <MX_OCTOSPI1_Init+0x68>)
 80011a2:	2220      	movs	r2, #32
 80011a4:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 80011a6:	4b11      	ldr	r3, [pc, #68]	@ (80011ec <MX_OCTOSPI1_Init+0x68>)
 80011a8:	2201      	movs	r2, #1
 80011aa:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 80011ac:	4b0f      	ldr	r3, [pc, #60]	@ (80011ec <MX_OCTOSPI1_Init+0x68>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 80011b2:	4b0e      	ldr	r3, [pc, #56]	@ (80011ec <MX_OCTOSPI1_Init+0x68>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 1;
 80011b8:	4b0c      	ldr	r3, [pc, #48]	@ (80011ec <MX_OCTOSPI1_Init+0x68>)
 80011ba:	2201      	movs	r2, #1
 80011bc:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 80011be:	4b0b      	ldr	r3, [pc, #44]	@ (80011ec <MX_OCTOSPI1_Init+0x68>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 80011c4:	4b09      	ldr	r3, [pc, #36]	@ (80011ec <MX_OCTOSPI1_Init+0x68>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 80011ca:	4b08      	ldr	r3, [pc, #32]	@ (80011ec <MX_OCTOSPI1_Init+0x68>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 80011d0:	4b06      	ldr	r3, [pc, #24]	@ (80011ec <MX_OCTOSPI1_Init+0x68>)
 80011d2:	2208      	movs	r2, #8
 80011d4:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 80011d6:	4805      	ldr	r0, [pc, #20]	@ (80011ec <MX_OCTOSPI1_Init+0x68>)
 80011d8:	f002 ff7c 	bl	80040d4 <HAL_OSPI_Init>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d001      	beq.n	80011e6 <MX_OCTOSPI1_Init+0x62>
  {
    Error_Handler();
 80011e2:	f000 fa33 	bl	800164c <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 80011e6:	bf00      	nop
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	200009f0 	.word	0x200009f0
 80011f0:	a0001000 	.word	0xa0001000

080011f4 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80011f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001268 <MX_SPI3_Init+0x74>)
 80011fa:	4a1c      	ldr	r2, [pc, #112]	@ (800126c <MX_SPI3_Init+0x78>)
 80011fc:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80011fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001268 <MX_SPI3_Init+0x74>)
 8001200:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001204:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001206:	4b18      	ldr	r3, [pc, #96]	@ (8001268 <MX_SPI3_Init+0x74>)
 8001208:	2200      	movs	r2, #0
 800120a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;//SPI_DATASIZE_4BIT;
 800120c:	4b16      	ldr	r3, [pc, #88]	@ (8001268 <MX_SPI3_Init+0x74>)
 800120e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001212:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001214:	4b14      	ldr	r3, [pc, #80]	@ (8001268 <MX_SPI3_Init+0x74>)
 8001216:	2200      	movs	r2, #0
 8001218:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800121a:	4b13      	ldr	r3, [pc, #76]	@ (8001268 <MX_SPI3_Init+0x74>)
 800121c:	2200      	movs	r2, #0
 800121e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001220:	4b11      	ldr	r3, [pc, #68]	@ (8001268 <MX_SPI3_Init+0x74>)
 8001222:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001226:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001228:	4b0f      	ldr	r3, [pc, #60]	@ (8001268 <MX_SPI3_Init+0x74>)
 800122a:	2200      	movs	r2, #0
 800122c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800122e:	4b0e      	ldr	r3, [pc, #56]	@ (8001268 <MX_SPI3_Init+0x74>)
 8001230:	2200      	movs	r2, #0
 8001232:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001234:	4b0c      	ldr	r3, [pc, #48]	@ (8001268 <MX_SPI3_Init+0x74>)
 8001236:	2200      	movs	r2, #0
 8001238:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800123a:	4b0b      	ldr	r3, [pc, #44]	@ (8001268 <MX_SPI3_Init+0x74>)
 800123c:	2200      	movs	r2, #0
 800123e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001240:	4b09      	ldr	r3, [pc, #36]	@ (8001268 <MX_SPI3_Init+0x74>)
 8001242:	2207      	movs	r2, #7
 8001244:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001246:	4b08      	ldr	r3, [pc, #32]	@ (8001268 <MX_SPI3_Init+0x74>)
 8001248:	2200      	movs	r2, #0
 800124a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800124c:	4b06      	ldr	r3, [pc, #24]	@ (8001268 <MX_SPI3_Init+0x74>)
 800124e:	2208      	movs	r2, #8
 8001250:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001252:	4805      	ldr	r0, [pc, #20]	@ (8001268 <MX_SPI3_Init+0x74>)
 8001254:	f005 f88a 	bl	800636c <HAL_SPI_Init>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d001      	beq.n	8001262 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800125e:	f000 f9f5 	bl	800164c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001262:	bf00      	nop
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	20000a40 	.word	0x20000a40
 800126c:	40003c00 	.word	0x40003c00

08001270 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b090      	sub	sp, #64	@ 0x40
 8001274:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001276:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800127a:	2200      	movs	r2, #0
 800127c:	601a      	str	r2, [r3, #0]
 800127e:	605a      	str	r2, [r3, #4]
 8001280:	609a      	str	r2, [r3, #8]
 8001282:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001284:	f107 031c 	add.w	r3, r7, #28
 8001288:	2200      	movs	r2, #0
 800128a:	601a      	str	r2, [r3, #0]
 800128c:	605a      	str	r2, [r3, #4]
 800128e:	609a      	str	r2, [r3, #8]
 8001290:	60da      	str	r2, [r3, #12]
 8001292:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001294:	f107 0310 	add.w	r3, r7, #16
 8001298:	2200      	movs	r2, #0
 800129a:	601a      	str	r2, [r3, #0]
 800129c:	605a      	str	r2, [r3, #4]
 800129e:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80012a0:	463b      	mov	r3, r7
 80012a2:	2200      	movs	r2, #0
 80012a4:	601a      	str	r2, [r3, #0]
 80012a6:	605a      	str	r2, [r3, #4]
 80012a8:	609a      	str	r2, [r3, #8]
 80012aa:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012ac:	4b3c      	ldr	r3, [pc, #240]	@ (80013a0 <MX_TIM2_Init+0x130>)
 80012ae:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012b2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 119;
 80012b4:	4b3a      	ldr	r3, [pc, #232]	@ (80013a0 <MX_TIM2_Init+0x130>)
 80012b6:	2277      	movs	r2, #119	@ 0x77
 80012b8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012ba:	4b39      	ldr	r3, [pc, #228]	@ (80013a0 <MX_TIM2_Init+0x130>)
 80012bc:	2200      	movs	r2, #0
 80012be:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80012c0:	4b37      	ldr	r3, [pc, #220]	@ (80013a0 <MX_TIM2_Init+0x130>)
 80012c2:	f04f 32ff 	mov.w	r2, #4294967295
 80012c6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012c8:	4b35      	ldr	r3, [pc, #212]	@ (80013a0 <MX_TIM2_Init+0x130>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012ce:	4b34      	ldr	r3, [pc, #208]	@ (80013a0 <MX_TIM2_Init+0x130>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80012d4:	4832      	ldr	r0, [pc, #200]	@ (80013a0 <MX_TIM2_Init+0x130>)
 80012d6:	f005 f8ec 	bl	80064b2 <HAL_TIM_Base_Init>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d001      	beq.n	80012e4 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 80012e0:	f000 f9b4 	bl	800164c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012e8:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80012ea:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80012ee:	4619      	mov	r1, r3
 80012f0:	482b      	ldr	r0, [pc, #172]	@ (80013a0 <MX_TIM2_Init+0x130>)
 80012f2:	f005 fffd 	bl	80072f0 <HAL_TIM_ConfigClockSource>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d001      	beq.n	8001300 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 80012fc:	f000 f9a6 	bl	800164c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001300:	4827      	ldr	r0, [pc, #156]	@ (80013a0 <MX_TIM2_Init+0x130>)
 8001302:	f005 fa95 	bl	8006830 <HAL_TIM_IC_Init>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 800130c:	f000 f99e 	bl	800164c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001310:	2304      	movs	r3, #4
 8001312:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8001314:	2350      	movs	r3, #80	@ 0x50
 8001316:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001318:	2300      	movs	r3, #0
 800131a:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerFilter = 0;
 800131c:	2300      	movs	r3, #0
 800131e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8001320:	f107 031c 	add.w	r3, r7, #28
 8001324:	4619      	mov	r1, r3
 8001326:	481e      	ldr	r0, [pc, #120]	@ (80013a0 <MX_TIM2_Init+0x130>)
 8001328:	f006 f8ab 	bl	8007482 <HAL_TIM_SlaveConfigSynchro>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 8001332:	f000 f98b 	bl	800164c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001336:	2300      	movs	r3, #0
 8001338:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800133a:	2300      	movs	r3, #0
 800133c:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800133e:	f107 0310 	add.w	r3, r7, #16
 8001342:	4619      	mov	r1, r3
 8001344:	4816      	ldr	r0, [pc, #88]	@ (80013a0 <MX_TIM2_Init+0x130>)
 8001346:	f006 fefb 	bl	8008140 <HAL_TIMEx_MasterConfigSynchronization>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <MX_TIM2_Init+0xe4>
  {
    Error_Handler();
 8001350:	f000 f97c 	bl	800164c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001354:	2300      	movs	r3, #0
 8001356:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001358:	2301      	movs	r3, #1
 800135a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800135c:	2300      	movs	r3, #0
 800135e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001360:	2300      	movs	r3, #0
 8001362:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001364:	463b      	mov	r3, r7
 8001366:	2200      	movs	r2, #0
 8001368:	4619      	mov	r1, r3
 800136a:	480d      	ldr	r0, [pc, #52]	@ (80013a0 <MX_TIM2_Init+0x130>)
 800136c:	f005 fe0f 	bl	8006f8e <HAL_TIM_IC_ConfigChannel>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <MX_TIM2_Init+0x10a>
  {
    Error_Handler();
 8001376:	f000 f969 	bl	800164c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800137a:	2302      	movs	r3, #2
 800137c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800137e:	2302      	movs	r3, #2
 8001380:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001382:	463b      	mov	r3, r7
 8001384:	2204      	movs	r2, #4
 8001386:	4619      	mov	r1, r3
 8001388:	4805      	ldr	r0, [pc, #20]	@ (80013a0 <MX_TIM2_Init+0x130>)
 800138a:	f005 fe00 	bl	8006f8e <HAL_TIM_IC_ConfigChannel>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <MX_TIM2_Init+0x128>
  {
    Error_Handler();
 8001394:	f000 f95a 	bl	800164c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001398:	bf00      	nop
 800139a:	3740      	adds	r7, #64	@ 0x40
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	20000aa4 	.word	0x20000aa4

080013a4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b08e      	sub	sp, #56	@ 0x38
 80013a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013aa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80013ae:	2200      	movs	r2, #0
 80013b0:	601a      	str	r2, [r3, #0]
 80013b2:	605a      	str	r2, [r3, #4]
 80013b4:	609a      	str	r2, [r3, #8]
 80013b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013b8:	f107 031c 	add.w	r3, r7, #28
 80013bc:	2200      	movs	r2, #0
 80013be:	601a      	str	r2, [r3, #0]
 80013c0:	605a      	str	r2, [r3, #4]
 80013c2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013c4:	463b      	mov	r3, r7
 80013c6:	2200      	movs	r2, #0
 80013c8:	601a      	str	r2, [r3, #0]
 80013ca:	605a      	str	r2, [r3, #4]
 80013cc:	609a      	str	r2, [r3, #8]
 80013ce:	60da      	str	r2, [r3, #12]
 80013d0:	611a      	str	r2, [r3, #16]
 80013d2:	615a      	str	r2, [r3, #20]
 80013d4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80013d6:	4b2d      	ldr	r3, [pc, #180]	@ (800148c <MX_TIM3_Init+0xe8>)
 80013d8:	4a2d      	ldr	r2, [pc, #180]	@ (8001490 <MX_TIM3_Init+0xec>)
 80013da:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 239;
 80013dc:	4b2b      	ldr	r3, [pc, #172]	@ (800148c <MX_TIM3_Init+0xe8>)
 80013de:	22ef      	movs	r2, #239	@ 0xef
 80013e0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013e2:	4b2a      	ldr	r3, [pc, #168]	@ (800148c <MX_TIM3_Init+0xe8>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49999;
 80013e8:	4b28      	ldr	r3, [pc, #160]	@ (800148c <MX_TIM3_Init+0xe8>)
 80013ea:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 80013ee:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013f0:	4b26      	ldr	r3, [pc, #152]	@ (800148c <MX_TIM3_Init+0xe8>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80013f6:	4b25      	ldr	r3, [pc, #148]	@ (800148c <MX_TIM3_Init+0xe8>)
 80013f8:	2280      	movs	r2, #128	@ 0x80
 80013fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80013fc:	4823      	ldr	r0, [pc, #140]	@ (800148c <MX_TIM3_Init+0xe8>)
 80013fe:	f005 f858 	bl	80064b2 <HAL_TIM_Base_Init>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d001      	beq.n	800140c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001408:	f000 f920 	bl	800164c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800140c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001410:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001412:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001416:	4619      	mov	r1, r3
 8001418:	481c      	ldr	r0, [pc, #112]	@ (800148c <MX_TIM3_Init+0xe8>)
 800141a:	f005 ff69 	bl	80072f0 <HAL_TIM_ConfigClockSource>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001424:	f000 f912 	bl	800164c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001428:	4818      	ldr	r0, [pc, #96]	@ (800148c <MX_TIM3_Init+0xe8>)
 800142a:	f005 f899 	bl	8006560 <HAL_TIM_PWM_Init>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001434:	f000 f90a 	bl	800164c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001438:	2300      	movs	r3, #0
 800143a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800143c:	2300      	movs	r3, #0
 800143e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001440:	f107 031c 	add.w	r3, r7, #28
 8001444:	4619      	mov	r1, r3
 8001446:	4811      	ldr	r0, [pc, #68]	@ (800148c <MX_TIM3_Init+0xe8>)
 8001448:	f006 fe7a 	bl	8008140 <HAL_TIMEx_MasterConfigSynchronization>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001452:	f000 f8fb 	bl	800164c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001456:	2360      	movs	r3, #96	@ 0x60
 8001458:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 10;
 800145a:	230a      	movs	r3, #10
 800145c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800145e:	2300      	movs	r3, #0
 8001460:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001462:	2300      	movs	r3, #0
 8001464:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001466:	463b      	mov	r3, r7
 8001468:	2208      	movs	r2, #8
 800146a:	4619      	mov	r1, r3
 800146c:	4807      	ldr	r0, [pc, #28]	@ (800148c <MX_TIM3_Init+0xe8>)
 800146e:	f005 fe2b 	bl	80070c8 <HAL_TIM_PWM_ConfigChannel>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001478:	f000 f8e8 	bl	800164c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800147c:	4803      	ldr	r0, [pc, #12]	@ (800148c <MX_TIM3_Init+0xe8>)
 800147e:	f001 f907 	bl	8002690 <HAL_TIM_MspPostInit>

}
 8001482:	bf00      	nop
 8001484:	3738      	adds	r7, #56	@ 0x38
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	20000af0 	.word	0x20000af0
 8001490:	40000400 	.word	0x40000400

08001494 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001498:	4b22      	ldr	r3, [pc, #136]	@ (8001524 <MX_USART1_UART_Init+0x90>)
 800149a:	4a23      	ldr	r2, [pc, #140]	@ (8001528 <MX_USART1_UART_Init+0x94>)
 800149c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800149e:	4b21      	ldr	r3, [pc, #132]	@ (8001524 <MX_USART1_UART_Init+0x90>)
 80014a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014a6:	4b1f      	ldr	r3, [pc, #124]	@ (8001524 <MX_USART1_UART_Init+0x90>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80014ac:	4b1d      	ldr	r3, [pc, #116]	@ (8001524 <MX_USART1_UART_Init+0x90>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80014b2:	4b1c      	ldr	r3, [pc, #112]	@ (8001524 <MX_USART1_UART_Init+0x90>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80014b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001524 <MX_USART1_UART_Init+0x90>)
 80014ba:	220c      	movs	r2, #12
 80014bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014be:	4b19      	ldr	r3, [pc, #100]	@ (8001524 <MX_USART1_UART_Init+0x90>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80014c4:	4b17      	ldr	r3, [pc, #92]	@ (8001524 <MX_USART1_UART_Init+0x90>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014ca:	4b16      	ldr	r3, [pc, #88]	@ (8001524 <MX_USART1_UART_Init+0x90>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80014d0:	4b14      	ldr	r3, [pc, #80]	@ (8001524 <MX_USART1_UART_Init+0x90>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014d6:	4b13      	ldr	r3, [pc, #76]	@ (8001524 <MX_USART1_UART_Init+0x90>)
 80014d8:	2200      	movs	r2, #0
 80014da:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80014dc:	4811      	ldr	r0, [pc, #68]	@ (8001524 <MX_USART1_UART_Init+0x90>)
 80014de:	f006 fed5 	bl	800828c <HAL_UART_Init>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d001      	beq.n	80014ec <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80014e8:	f000 f8b0 	bl	800164c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014ec:	2100      	movs	r1, #0
 80014ee:	480d      	ldr	r0, [pc, #52]	@ (8001524 <MX_USART1_UART_Init+0x90>)
 80014f0:	f007 fcfe 	bl	8008ef0 <HAL_UARTEx_SetTxFifoThreshold>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80014fa:	f000 f8a7 	bl	800164c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014fe:	2100      	movs	r1, #0
 8001500:	4808      	ldr	r0, [pc, #32]	@ (8001524 <MX_USART1_UART_Init+0x90>)
 8001502:	f007 fd33 	bl	8008f6c <HAL_UARTEx_SetRxFifoThreshold>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d001      	beq.n	8001510 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800150c:	f000 f89e 	bl	800164c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001510:	4804      	ldr	r0, [pc, #16]	@ (8001524 <MX_USART1_UART_Init+0x90>)
 8001512:	f007 fcb4 	bl	8008e7e <HAL_UARTEx_DisableFifoMode>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800151c:	f000 f896 	bl	800164c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001520:	bf00      	nop
 8001522:	bd80      	pop	{r7, pc}
 8001524:	20000b3c 	.word	0x20000b3c
 8001528:	40013800 	.word	0x40013800

0800152c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b08a      	sub	sp, #40	@ 0x28
 8001530:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001532:	f107 0314 	add.w	r3, r7, #20
 8001536:	2200      	movs	r2, #0
 8001538:	601a      	str	r2, [r3, #0]
 800153a:	605a      	str	r2, [r3, #4]
 800153c:	609a      	str	r2, [r3, #8]
 800153e:	60da      	str	r2, [r3, #12]
 8001540:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001542:	4b2d      	ldr	r3, [pc, #180]	@ (80015f8 <MX_GPIO_Init+0xcc>)
 8001544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001546:	4a2c      	ldr	r2, [pc, #176]	@ (80015f8 <MX_GPIO_Init+0xcc>)
 8001548:	f043 0301 	orr.w	r3, r3, #1
 800154c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800154e:	4b2a      	ldr	r3, [pc, #168]	@ (80015f8 <MX_GPIO_Init+0xcc>)
 8001550:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001552:	f003 0301 	and.w	r3, r3, #1
 8001556:	613b      	str	r3, [r7, #16]
 8001558:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800155a:	4b27      	ldr	r3, [pc, #156]	@ (80015f8 <MX_GPIO_Init+0xcc>)
 800155c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800155e:	4a26      	ldr	r2, [pc, #152]	@ (80015f8 <MX_GPIO_Init+0xcc>)
 8001560:	f043 0302 	orr.w	r3, r3, #2
 8001564:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001566:	4b24      	ldr	r3, [pc, #144]	@ (80015f8 <MX_GPIO_Init+0xcc>)
 8001568:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800156a:	f003 0302 	and.w	r3, r3, #2
 800156e:	60fb      	str	r3, [r7, #12]
 8001570:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001572:	4b21      	ldr	r3, [pc, #132]	@ (80015f8 <MX_GPIO_Init+0xcc>)
 8001574:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001576:	4a20      	ldr	r2, [pc, #128]	@ (80015f8 <MX_GPIO_Init+0xcc>)
 8001578:	f043 0310 	orr.w	r3, r3, #16
 800157c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800157e:	4b1e      	ldr	r3, [pc, #120]	@ (80015f8 <MX_GPIO_Init+0xcc>)
 8001580:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001582:	f003 0310 	and.w	r3, r3, #16
 8001586:	60bb      	str	r3, [r7, #8]
 8001588:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800158a:	4b1b      	ldr	r3, [pc, #108]	@ (80015f8 <MX_GPIO_Init+0xcc>)
 800158c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800158e:	4a1a      	ldr	r2, [pc, #104]	@ (80015f8 <MX_GPIO_Init+0xcc>)
 8001590:	f043 0304 	orr.w	r3, r3, #4
 8001594:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001596:	4b18      	ldr	r3, [pc, #96]	@ (80015f8 <MX_GPIO_Init+0xcc>)
 8001598:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800159a:	f003 0304 	and.w	r3, r3, #4
 800159e:	607b      	str	r3, [r7, #4]
 80015a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IN1_Pin|IN2_Pin|IN3_Pin|IN4_Pin, GPIO_PIN_RESET);
 80015a2:	2200      	movs	r2, #0
 80015a4:	210f      	movs	r1, #15
 80015a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015aa:	f001 ff29 	bl	8003400 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : IN1_Pin IN2_Pin IN3_Pin IN4_Pin */
  GPIO_InitStruct.Pin = IN1_Pin|IN2_Pin|IN3_Pin|IN4_Pin;
 80015ae:	230f      	movs	r3, #15
 80015b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015b2:	2301      	movs	r3, #1
 80015b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b6:	2300      	movs	r3, #0
 80015b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ba:	2300      	movs	r3, #0
 80015bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015be:	f107 0314 	add.w	r3, r7, #20
 80015c2:	4619      	mov	r1, r3
 80015c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015c8:	f001 fc96 	bl	8002ef8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE10 PE11 PE12 PE13
                           PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 80015cc:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 80015d0:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015d2:	2302      	movs	r3, #2
 80015d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d6:	2300      	movs	r3, #0
 80015d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015da:	2303      	movs	r3, #3
 80015dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 80015de:	230a      	movs	r3, #10
 80015e0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015e2:	f107 0314 	add.w	r3, r7, #20
 80015e6:	4619      	mov	r1, r3
 80015e8:	4804      	ldr	r0, [pc, #16]	@ (80015fc <MX_GPIO_Init+0xd0>)
 80015ea:	f001 fc85 	bl	8002ef8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80015ee:	bf00      	nop
 80015f0:	3728      	adds	r7, #40	@ 0x28
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	40021000 	.word	0x40021000
 80015fc:	48001000 	.word	0x48001000

08001600 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8001600:	b480      	push	{r7}
 8001602:	b083      	sub	sp, #12
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
	if (htim->Channel!=HAL_TIM_ACTIVE_CHANNEL_2) {
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	7f1b      	ldrb	r3, [r3, #28]
 800160c:	2b02      	cmp	r3, #2
 800160e:	d112      	bne.n	8001636 <HAL_TIM_IC_CaptureCallback+0x36>
		return;
	}
	if ((htim->Instance == TIM2) && (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)) {
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001618:	d10e      	bne.n	8001638 <HAL_TIM_IC_CaptureCallback+0x38>
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	7f1b      	ldrb	r3, [r3, #28]
 800161e:	2b02      	cmp	r3, #2
 8001620:	d10a      	bne.n	8001638 <HAL_TIM_IC_CaptureCallback+0x38>
		micro_sec = TIM2->CCR2;
 8001622:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001626:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001628:	461a      	mov	r2, r3
 800162a:	4b06      	ldr	r3, [pc, #24]	@ (8001644 <HAL_TIM_IC_CaptureCallback+0x44>)
 800162c:	601a      	str	r2, [r3, #0]
		state = DISPLAY;
 800162e:	4b06      	ldr	r3, [pc, #24]	@ (8001648 <HAL_TIM_IC_CaptureCallback+0x48>)
 8001630:	2201      	movs	r2, #1
 8001632:	701a      	strb	r2, [r3, #0]
 8001634:	e000      	b.n	8001638 <HAL_TIM_IC_CaptureCallback+0x38>
		return;
 8001636:	bf00      	nop
	}
}
 8001638:	370c      	adds	r7, #12
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr
 8001642:	bf00      	nop
 8001644:	20000bd4 	.word	0x20000bd4
 8001648:	20000bd0 	.word	0x20000bd0

0800164c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001650:	b672      	cpsid	i
}
 8001652:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001654:	bf00      	nop
 8001656:	e7fd      	b.n	8001654 <Error_Handler+0x8>

08001658 <stepMotor>:
#include "motor.h"
#include "main.h"

const uint32_t seq_bit = 0b10011000110001000110001000110001;

void stepMotor(int step) {
 8001658:	b580      	push	{r7, lr}
 800165a:	b086      	sub	sp, #24
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
	uint32_t step_bit = (seq_bit >> step * 4) & 0b1111;
 8001660:	4a15      	ldr	r2, [pc, #84]	@ (80016b8 <stepMotor+0x60>)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	009b      	lsls	r3, r3, #2
 8001666:	fa22 f303 	lsr.w	r3, r2, r3
 800166a:	f003 030f 	and.w	r3, r3, #15
 800166e:	60fb      	str	r3, [r7, #12]
	uint8_t pin = 0b0001;
 8001670:	2301      	movs	r3, #1
 8001672:	75fb      	strb	r3, [r7, #23]
	for (uint32_t i = 0; i < 4; i++) {
 8001674:	2300      	movs	r3, #0
 8001676:	613b      	str	r3, [r7, #16]
 8001678:	e015      	b.n	80016a6 <stepMotor+0x4e>
		uint32_t pin_state = (step_bit >> i) & 0b1;
 800167a:	68fa      	ldr	r2, [r7, #12]
 800167c:	693b      	ldr	r3, [r7, #16]
 800167e:	fa22 f303 	lsr.w	r3, r2, r3
 8001682:	f003 0301 	and.w	r3, r3, #1
 8001686:	60bb      	str	r3, [r7, #8]
		HAL_GPIO_WritePin(GPIOA, pin, pin_state);
 8001688:	7dfb      	ldrb	r3, [r7, #23]
 800168a:	b29b      	uxth	r3, r3
 800168c:	68ba      	ldr	r2, [r7, #8]
 800168e:	b2d2      	uxtb	r2, r2
 8001690:	4619      	mov	r1, r3
 8001692:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001696:	f001 feb3 	bl	8003400 <HAL_GPIO_WritePin>
		pin = pin << 1;
 800169a:	7dfb      	ldrb	r3, [r7, #23]
 800169c:	005b      	lsls	r3, r3, #1
 800169e:	75fb      	strb	r3, [r7, #23]
	for (uint32_t i = 0; i < 4; i++) {
 80016a0:	693b      	ldr	r3, [r7, #16]
 80016a2:	3301      	adds	r3, #1
 80016a4:	613b      	str	r3, [r7, #16]
 80016a6:	693b      	ldr	r3, [r7, #16]
 80016a8:	2b03      	cmp	r3, #3
 80016aa:	d9e6      	bls.n	800167a <stepMotor+0x22>
	}
}
 80016ac:	bf00      	nop
 80016ae:	bf00      	nop
 80016b0:	3718      	adds	r7, #24
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	98c46231 	.word	0x98c46231

080016bc <stepForward>:

void stepForward(int steps) {
 80016bc:	b580      	push	{r7, lr}
 80016be:	b084      	sub	sp, #16
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  for (int i = 0; i < steps; i++) {
 80016c4:	2300      	movs	r3, #0
 80016c6:	60fb      	str	r3, [r7, #12]
 80016c8:	e010      	b.n	80016ec <stepForward+0x30>
    stepMotor(i % 8);
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	425a      	negs	r2, r3
 80016ce:	f003 0307 	and.w	r3, r3, #7
 80016d2:	f002 0207 	and.w	r2, r2, #7
 80016d6:	bf58      	it	pl
 80016d8:	4253      	negpl	r3, r2
 80016da:	4618      	mov	r0, r3
 80016dc:	f7ff ffbc 	bl	8001658 <stepMotor>
    HAL_Delay(2);
 80016e0:	2002      	movs	r0, #2
 80016e2:	f001 fad3 	bl	8002c8c <HAL_Delay>
  for (int i = 0; i < steps; i++) {
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	3301      	adds	r3, #1
 80016ea:	60fb      	str	r3, [r7, #12]
 80016ec:	68fa      	ldr	r2, [r7, #12]
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	429a      	cmp	r2, r3
 80016f2:	dbea      	blt.n	80016ca <stepForward+0xe>
  }
}
 80016f4:	bf00      	nop
 80016f6:	bf00      	nop
 80016f8:	3710      	adds	r7, #16
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}

080016fe <stepBackward>:

void stepBackward(int steps) {
 80016fe:	b580      	push	{r7, lr}
 8001700:	b084      	sub	sp, #16
 8001702:	af00      	add	r7, sp, #0
 8001704:	6078      	str	r0, [r7, #4]
  for (int i = 0; i < steps; i++) {
 8001706:	2300      	movs	r3, #0
 8001708:	60fb      	str	r3, [r7, #12]
 800170a:	e012      	b.n	8001732 <stepBackward+0x34>
    stepMotor(7 - (i % 8));
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	425a      	negs	r2, r3
 8001710:	f003 0307 	and.w	r3, r3, #7
 8001714:	f002 0207 	and.w	r2, r2, #7
 8001718:	bf58      	it	pl
 800171a:	4253      	negpl	r3, r2
 800171c:	f1c3 0307 	rsb	r3, r3, #7
 8001720:	4618      	mov	r0, r3
 8001722:	f7ff ff99 	bl	8001658 <stepMotor>
    HAL_Delay(2);
 8001726:	2002      	movs	r0, #2
 8001728:	f001 fab0 	bl	8002c8c <HAL_Delay>
  for (int i = 0; i < steps; i++) {
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	3301      	adds	r3, #1
 8001730:	60fb      	str	r3, [r7, #12]
 8001732:	68fa      	ldr	r2, [r7, #12]
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	429a      	cmp	r2, r3
 8001738:	dbe8      	blt.n	800170c <stepBackward+0xe>
  }
}
 800173a:	bf00      	nop
 800173c:	bf00      	nop
 800173e:	3710      	adds	r7, #16
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}

08001744 <absoluteValue>:

float absoluteValue(float x) {
 8001744:	b480      	push	{r7}
 8001746:	b083      	sub	sp, #12
 8001748:	af00      	add	r7, sp, #0
 800174a:	ed87 0a01 	vstr	s0, [r7, #4]
	if (x > 0) return x;
 800174e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001752:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800175a:	dd02      	ble.n	8001762 <absoluteValue+0x1e>
 800175c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001760:	e003      	b.n	800176a <absoluteValue+0x26>
	else return -x;
 8001762:	edd7 7a01 	vldr	s15, [r7, #4]
 8001766:	eef1 7a67 	vneg.f32	s15, s15
}
 800176a:	eeb0 0a67 	vmov.f32	s0, s15
 800176e:	370c      	adds	r7, #12
 8001770:	46bd      	mov	sp, r7
 8001772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001776:	4770      	bx	lr

08001778 <stepDeg>:

void stepDeg(int deg) {
 8001778:	b580      	push	{r7, lr}
 800177a:	b084      	sub	sp, #16
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
	int steps = (int)(absoluteValue(deg) / 360 * 4096);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	ee07 3a90 	vmov	s15, r3
 8001786:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800178a:	eeb0 0a67 	vmov.f32	s0, s15
 800178e:	f7ff ffd9 	bl	8001744 <absoluteValue>
 8001792:	eeb0 7a40 	vmov.f32	s14, s0
 8001796:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 80017cc <stepDeg+0x54>
 800179a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800179e:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80017d0 <stepDeg+0x58>
 80017a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017aa:	ee17 3a90 	vmov	r3, s15
 80017ae:	60fb      	str	r3, [r7, #12]
	if (deg > 0) {
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	dd03      	ble.n	80017be <stepDeg+0x46>
		stepForward(steps);
 80017b6:	68f8      	ldr	r0, [r7, #12]
 80017b8:	f7ff ff80 	bl	80016bc <stepForward>
	} else {
		stepBackward(steps);
	}
}
 80017bc:	e002      	b.n	80017c4 <stepDeg+0x4c>
		stepBackward(steps);
 80017be:	68f8      	ldr	r0, [r7, #12]
 80017c0:	f7ff ff9d 	bl	80016fe <stepBackward>
}
 80017c4:	bf00      	nop
 80017c6:	3710      	adds	r7, #16
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	43b40000 	.word	0x43b40000
 80017d0:	45800000 	.word	0x45800000

080017d4 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b08a      	sub	sp, #40	@ 0x28
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80017dc:	4b27      	ldr	r3, [pc, #156]	@ (800187c <I2Cx_MspInit+0xa8>)
 80017de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017e0:	4a26      	ldr	r2, [pc, #152]	@ (800187c <I2Cx_MspInit+0xa8>)
 80017e2:	f043 0302 	orr.w	r3, r3, #2
 80017e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017e8:	4b24      	ldr	r3, [pc, #144]	@ (800187c <I2Cx_MspInit+0xa8>)
 80017ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ec:	f003 0302 	and.w	r3, r3, #2
 80017f0:	613b      	str	r3, [r7, #16]
 80017f2:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 80017f4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80017f8:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80017fa:	2312      	movs	r3, #18
 80017fc:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80017fe:	2301      	movs	r3, #1
 8001800:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001802:	2303      	movs	r3, #3
 8001804:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8001806:	2304      	movs	r3, #4
 8001808:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800180a:	f107 0314 	add.w	r3, r7, #20
 800180e:	4619      	mov	r1, r3
 8001810:	481b      	ldr	r0, [pc, #108]	@ (8001880 <I2Cx_MspInit+0xac>)
 8001812:	f001 fb71 	bl	8002ef8 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001816:	f107 0314 	add.w	r3, r7, #20
 800181a:	4619      	mov	r1, r3
 800181c:	4818      	ldr	r0, [pc, #96]	@ (8001880 <I2Cx_MspInit+0xac>)
 800181e:	f001 fb6b 	bl	8002ef8 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8001822:	4b16      	ldr	r3, [pc, #88]	@ (800187c <I2Cx_MspInit+0xa8>)
 8001824:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001826:	4a15      	ldr	r2, [pc, #84]	@ (800187c <I2Cx_MspInit+0xa8>)
 8001828:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800182c:	6593      	str	r3, [r2, #88]	@ 0x58
 800182e:	4b13      	ldr	r3, [pc, #76]	@ (800187c <I2Cx_MspInit+0xa8>)
 8001830:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001832:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001836:	60fb      	str	r3, [r7, #12]
 8001838:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 800183a:	4b10      	ldr	r3, [pc, #64]	@ (800187c <I2Cx_MspInit+0xa8>)
 800183c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800183e:	4a0f      	ldr	r2, [pc, #60]	@ (800187c <I2Cx_MspInit+0xa8>)
 8001840:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001844:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8001846:	4b0d      	ldr	r3, [pc, #52]	@ (800187c <I2Cx_MspInit+0xa8>)
 8001848:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800184a:	4a0c      	ldr	r2, [pc, #48]	@ (800187c <I2Cx_MspInit+0xa8>)
 800184c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001850:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8001852:	2200      	movs	r2, #0
 8001854:	210f      	movs	r1, #15
 8001856:	2021      	movs	r0, #33	@ 0x21
 8001858:	f001 fb17 	bl	8002e8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 800185c:	2021      	movs	r0, #33	@ 0x21
 800185e:	f001 fb30 	bl	8002ec2 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8001862:	2200      	movs	r2, #0
 8001864:	210f      	movs	r1, #15
 8001866:	2022      	movs	r0, #34	@ 0x22
 8001868:	f001 fb0f 	bl	8002e8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 800186c:	2022      	movs	r0, #34	@ 0x22
 800186e:	f001 fb28 	bl	8002ec2 <HAL_NVIC_EnableIRQ>
}
 8001872:	bf00      	nop
 8001874:	3728      	adds	r7, #40	@ 0x28
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	40021000 	.word	0x40021000
 8001880:	48000400 	.word	0x48000400

08001884 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	4a12      	ldr	r2, [pc, #72]	@ (80018d8 <I2Cx_Init+0x54>)
 8001890:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	4a11      	ldr	r2, [pc, #68]	@ (80018dc <I2Cx_Init+0x58>)
 8001896:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2200      	movs	r2, #0
 800189c:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	2201      	movs	r2, #1
 80018a2:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2200      	movs	r2, #0
 80018a8:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	2200      	movs	r2, #0
 80018ae:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2200      	movs	r2, #0
 80018b4:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2200      	movs	r2, #0
 80018ba:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 80018bc:	6878      	ldr	r0, [r7, #4]
 80018be:	f7ff ff89 	bl	80017d4 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 80018c2:	6878      	ldr	r0, [r7, #4]
 80018c4:	f001 fdb4 	bl	8003430 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 80018c8:	2100      	movs	r1, #0
 80018ca:	6878      	ldr	r0, [r7, #4]
 80018cc:	f002 fb6a 	bl	8003fa4 <HAL_I2CEx_ConfigAnalogFilter>
}
 80018d0:	bf00      	nop
 80018d2:	3708      	adds	r7, #8
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	40005800 	.word	0x40005800
 80018dc:	00702681 	.word	0x00702681

080018e0 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b08a      	sub	sp, #40	@ 0x28
 80018e4:	af04      	add	r7, sp, #16
 80018e6:	60f8      	str	r0, [r7, #12]
 80018e8:	4608      	mov	r0, r1
 80018ea:	4611      	mov	r1, r2
 80018ec:	461a      	mov	r2, r3
 80018ee:	4603      	mov	r3, r0
 80018f0:	72fb      	strb	r3, [r7, #11]
 80018f2:	460b      	mov	r3, r1
 80018f4:	813b      	strh	r3, [r7, #8]
 80018f6:	4613      	mov	r3, r2
 80018f8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80018fa:	2300      	movs	r3, #0
 80018fc:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80018fe:	7afb      	ldrb	r3, [r7, #11]
 8001900:	b299      	uxth	r1, r3
 8001902:	88f8      	ldrh	r0, [r7, #6]
 8001904:	893a      	ldrh	r2, [r7, #8]
 8001906:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800190a:	9302      	str	r3, [sp, #8]
 800190c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800190e:	9301      	str	r3, [sp, #4]
 8001910:	6a3b      	ldr	r3, [r7, #32]
 8001912:	9300      	str	r3, [sp, #0]
 8001914:	4603      	mov	r3, r0
 8001916:	68f8      	ldr	r0, [r7, #12]
 8001918:	f001 ff68 	bl	80037ec <HAL_I2C_Mem_Read>
 800191c:	4603      	mov	r3, r0
 800191e:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001920:	7dfb      	ldrb	r3, [r7, #23]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d004      	beq.n	8001930 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8001926:	7afb      	ldrb	r3, [r7, #11]
 8001928:	4619      	mov	r1, r3
 800192a:	68f8      	ldr	r0, [r7, #12]
 800192c:	f000 f832 	bl	8001994 <I2Cx_Error>
  }
  return status;
 8001930:	7dfb      	ldrb	r3, [r7, #23]
}
 8001932:	4618      	mov	r0, r3
 8001934:	3718      	adds	r7, #24
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}

0800193a <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 800193a:	b580      	push	{r7, lr}
 800193c:	b08a      	sub	sp, #40	@ 0x28
 800193e:	af04      	add	r7, sp, #16
 8001940:	60f8      	str	r0, [r7, #12]
 8001942:	4608      	mov	r0, r1
 8001944:	4611      	mov	r1, r2
 8001946:	461a      	mov	r2, r3
 8001948:	4603      	mov	r3, r0
 800194a:	72fb      	strb	r3, [r7, #11]
 800194c:	460b      	mov	r3, r1
 800194e:	813b      	strh	r3, [r7, #8]
 8001950:	4613      	mov	r3, r2
 8001952:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001954:	2300      	movs	r3, #0
 8001956:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001958:	7afb      	ldrb	r3, [r7, #11]
 800195a:	b299      	uxth	r1, r3
 800195c:	88f8      	ldrh	r0, [r7, #6]
 800195e:	893a      	ldrh	r2, [r7, #8]
 8001960:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001964:	9302      	str	r3, [sp, #8]
 8001966:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001968:	9301      	str	r3, [sp, #4]
 800196a:	6a3b      	ldr	r3, [r7, #32]
 800196c:	9300      	str	r3, [sp, #0]
 800196e:	4603      	mov	r3, r0
 8001970:	68f8      	ldr	r0, [r7, #12]
 8001972:	f001 fe27 	bl	80035c4 <HAL_I2C_Mem_Write>
 8001976:	4603      	mov	r3, r0
 8001978:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800197a:	7dfb      	ldrb	r3, [r7, #23]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d004      	beq.n	800198a <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8001980:	7afb      	ldrb	r3, [r7, #11]
 8001982:	4619      	mov	r1, r3
 8001984:	68f8      	ldr	r0, [r7, #12]
 8001986:	f000 f805 	bl	8001994 <I2Cx_Error>
  }
  return status;
 800198a:	7dfb      	ldrb	r3, [r7, #23]
}
 800198c:	4618      	mov	r0, r3
 800198e:	3718      	adds	r7, #24
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}

08001994 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
 800199c:	460b      	mov	r3, r1
 800199e:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 80019a0:	6878      	ldr	r0, [r7, #4]
 80019a2:	f001 fde0 	bl	8003566 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 80019a6:	6878      	ldr	r0, [r7, #4]
 80019a8:	f7ff ff6c 	bl	8001884 <I2Cx_Init>
}
 80019ac:	bf00      	nop
 80019ae:	3708      	adds	r7, #8
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}

080019b4 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 80019b8:	4802      	ldr	r0, [pc, #8]	@ (80019c4 <SENSOR_IO_Init+0x10>)
 80019ba:	f7ff ff63 	bl	8001884 <I2Cx_Init>
}
 80019be:	bf00      	nop
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	20000c1c 	.word	0x20000c1c

080019c8 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b084      	sub	sp, #16
 80019cc:	af02      	add	r7, sp, #8
 80019ce:	4603      	mov	r3, r0
 80019d0:	71fb      	strb	r3, [r7, #7]
 80019d2:	460b      	mov	r3, r1
 80019d4:	71bb      	strb	r3, [r7, #6]
 80019d6:	4613      	mov	r3, r2
 80019d8:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 80019da:	79bb      	ldrb	r3, [r7, #6]
 80019dc:	b29a      	uxth	r2, r3
 80019de:	79f9      	ldrb	r1, [r7, #7]
 80019e0:	2301      	movs	r3, #1
 80019e2:	9301      	str	r3, [sp, #4]
 80019e4:	1d7b      	adds	r3, r7, #5
 80019e6:	9300      	str	r3, [sp, #0]
 80019e8:	2301      	movs	r3, #1
 80019ea:	4803      	ldr	r0, [pc, #12]	@ (80019f8 <SENSOR_IO_Write+0x30>)
 80019ec:	f7ff ffa5 	bl	800193a <I2Cx_WriteMultiple>
}
 80019f0:	bf00      	nop
 80019f2:	3708      	adds	r7, #8
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	20000c1c 	.word	0x20000c1c

080019fc <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b086      	sub	sp, #24
 8001a00:	af02      	add	r7, sp, #8
 8001a02:	4603      	mov	r3, r0
 8001a04:	460a      	mov	r2, r1
 8001a06:	71fb      	strb	r3, [r7, #7]
 8001a08:	4613      	mov	r3, r2
 8001a0a:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8001a10:	79bb      	ldrb	r3, [r7, #6]
 8001a12:	b29a      	uxth	r2, r3
 8001a14:	79f9      	ldrb	r1, [r7, #7]
 8001a16:	2301      	movs	r3, #1
 8001a18:	9301      	str	r3, [sp, #4]
 8001a1a:	f107 030f 	add.w	r3, r7, #15
 8001a1e:	9300      	str	r3, [sp, #0]
 8001a20:	2301      	movs	r3, #1
 8001a22:	4804      	ldr	r0, [pc, #16]	@ (8001a34 <SENSOR_IO_Read+0x38>)
 8001a24:	f7ff ff5c 	bl	80018e0 <I2Cx_ReadMultiple>

  return read_value;
 8001a28:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	3710      	adds	r7, #16
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	20000c1c 	.word	0x20000c1c

08001a38 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b084      	sub	sp, #16
 8001a3c:	af02      	add	r7, sp, #8
 8001a3e:	603a      	str	r2, [r7, #0]
 8001a40:	461a      	mov	r2, r3
 8001a42:	4603      	mov	r3, r0
 8001a44:	71fb      	strb	r3, [r7, #7]
 8001a46:	460b      	mov	r3, r1
 8001a48:	71bb      	strb	r3, [r7, #6]
 8001a4a:	4613      	mov	r3, r2
 8001a4c:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8001a4e:	79bb      	ldrb	r3, [r7, #6]
 8001a50:	b29a      	uxth	r2, r3
 8001a52:	79f9      	ldrb	r1, [r7, #7]
 8001a54:	88bb      	ldrh	r3, [r7, #4]
 8001a56:	9301      	str	r3, [sp, #4]
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	9300      	str	r3, [sp, #0]
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	4804      	ldr	r0, [pc, #16]	@ (8001a70 <SENSOR_IO_ReadMultiple+0x38>)
 8001a60:	f7ff ff3e 	bl	80018e0 <I2Cx_ReadMultiple>
 8001a64:	4603      	mov	r3, r0
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3708      	adds	r7, #8
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	20000c1c 	.word	0x20000c1c

08001a74 <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{ 
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b084      	sub	sp, #16
 8001a78:	af00      	add	r7, sp, #0
  OSPIHandle.Instance = OCTOSPI1;
 8001a7a:	4b3b      	ldr	r3, [pc, #236]	@ (8001b68 <BSP_QSPI_Init+0xf4>)
 8001a7c:	4a3b      	ldr	r2, [pc, #236]	@ (8001b6c <BSP_QSPI_Init+0xf8>)
 8001a7e:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_OSPI_DeInit(&OSPIHandle) != HAL_OK)
 8001a80:	4839      	ldr	r0, [pc, #228]	@ (8001b68 <BSP_QSPI_Init+0xf4>)
 8001a82:	f002 fbd1 	bl	8004228 <HAL_OSPI_DeInit>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d001      	beq.n	8001a90 <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	e067      	b.n	8001b60 <BSP_QSPI_Init+0xec>
  }
        
  /* System level initialization */
  BSP_QSPI_MspInit();
 8001a90:	f000 f990 	bl	8001db4 <BSP_QSPI_MspInit>
  
  /* QSPI initialization */
  OSPIHandle.Init.FifoThreshold         = 4;
 8001a94:	4b34      	ldr	r3, [pc, #208]	@ (8001b68 <BSP_QSPI_Init+0xf4>)
 8001a96:	2204      	movs	r2, #4
 8001a98:	605a      	str	r2, [r3, #4]
  OSPIHandle.Init.DualQuad              = HAL_OSPI_DUALQUAD_DISABLE;
 8001a9a:	4b33      	ldr	r3, [pc, #204]	@ (8001b68 <BSP_QSPI_Init+0xf4>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	609a      	str	r2, [r3, #8]
  OSPIHandle.Init.MemoryType            = HAL_OSPI_MEMTYPE_MACRONIX;
 8001aa0:	4b31      	ldr	r3, [pc, #196]	@ (8001b68 <BSP_QSPI_Init+0xf4>)
 8001aa2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001aa6:	60da      	str	r2, [r3, #12]
 8001aa8:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8001aac:	60bb      	str	r3, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aae:	68bb      	ldr	r3, [r7, #8]
 8001ab0:	fa93 f3a3 	rbit	r3, r3
 8001ab4:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	60fb      	str	r3, [r7, #12]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d101      	bne.n	8001ac4 <BSP_QSPI_Init+0x50>
  {
    return 32U;
 8001ac0:	2320      	movs	r3, #32
 8001ac2:	e003      	b.n	8001acc <BSP_QSPI_Init+0x58>
  }
  return __builtin_clz(value);
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	fab3 f383 	clz	r3, r3
 8001aca:	b2db      	uxtb	r3, r3
  OSPIHandle.Init.DeviceSize            = POSITION_VAL(MX25R6435F_FLASH_SIZE);
 8001acc:	461a      	mov	r2, r3
 8001ace:	4b26      	ldr	r3, [pc, #152]	@ (8001b68 <BSP_QSPI_Init+0xf4>)
 8001ad0:	611a      	str	r2, [r3, #16]
  OSPIHandle.Init.ChipSelectHighTime    = 1;
 8001ad2:	4b25      	ldr	r3, [pc, #148]	@ (8001b68 <BSP_QSPI_Init+0xf4>)
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	615a      	str	r2, [r3, #20]
  OSPIHandle.Init.FreeRunningClock      = HAL_OSPI_FREERUNCLK_DISABLE;
 8001ad8:	4b23      	ldr	r3, [pc, #140]	@ (8001b68 <BSP_QSPI_Init+0xf4>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	619a      	str	r2, [r3, #24]
  OSPIHandle.Init.ClockMode             = HAL_OSPI_CLOCK_MODE_0;
 8001ade:	4b22      	ldr	r3, [pc, #136]	@ (8001b68 <BSP_QSPI_Init+0xf4>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	61da      	str	r2, [r3, #28]
  OSPIHandle.Init.ClockPrescaler        = 4; /* QSPI clock = 110MHz / ClockPrescaler = 27.5 MHz */
 8001ae4:	4b20      	ldr	r3, [pc, #128]	@ (8001b68 <BSP_QSPI_Init+0xf4>)
 8001ae6:	2204      	movs	r2, #4
 8001ae8:	621a      	str	r2, [r3, #32]
  OSPIHandle.Init.SampleShifting        = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8001aea:	4b1f      	ldr	r3, [pc, #124]	@ (8001b68 <BSP_QSPI_Init+0xf4>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	625a      	str	r2, [r3, #36]	@ 0x24
  OSPIHandle.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;
 8001af0:	4b1d      	ldr	r3, [pc, #116]	@ (8001b68 <BSP_QSPI_Init+0xf4>)
 8001af2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001af6:	629a      	str	r2, [r3, #40]	@ 0x28
  OSPIHandle.Init.ChipSelectBoundary    = 0;
 8001af8:	4b1b      	ldr	r3, [pc, #108]	@ (8001b68 <BSP_QSPI_Init+0xf4>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	62da      	str	r2, [r3, #44]	@ 0x2c
  OSPIHandle.Init.DelayBlockBypass      = HAL_OSPI_DELAY_BLOCK_USED;
 8001afe:	4b1a      	ldr	r3, [pc, #104]	@ (8001b68 <BSP_QSPI_Init+0xf4>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	631a      	str	r2, [r3, #48]	@ 0x30

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 8001b04:	4818      	ldr	r0, [pc, #96]	@ (8001b68 <BSP_QSPI_Init+0xf4>)
 8001b06:	f002 fae5 	bl	80040d4 <HAL_OSPI_Init>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d001      	beq.n	8001b14 <BSP_QSPI_Init+0xa0>
  {
    return QSPI_ERROR;
 8001b10:	2301      	movs	r3, #1
 8001b12:	e025      	b.n	8001b60 <BSP_QSPI_Init+0xec>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&OSPIHandle) != QSPI_OK)
 8001b14:	4814      	ldr	r0, [pc, #80]	@ (8001b68 <BSP_QSPI_Init+0xf4>)
 8001b16:	f000 f98d 	bl	8001e34 <QSPI_ResetMemory>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d001      	beq.n	8001b24 <BSP_QSPI_Init+0xb0>
  {
    return QSPI_NOT_SUPPORTED;
 8001b20:	2304      	movs	r3, #4
 8001b22:	e01d      	b.n	8001b60 <BSP_QSPI_Init+0xec>
  }
 
  /* QSPI quad enable */
  if (QSPI_QuadMode(&OSPIHandle, QSPI_QUAD_ENABLE) != QSPI_OK)
 8001b24:	2101      	movs	r1, #1
 8001b26:	4810      	ldr	r0, [pc, #64]	@ (8001b68 <BSP_QSPI_Init+0xf4>)
 8001b28:	f000 fa72 	bl	8002010 <QSPI_QuadMode>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d001      	beq.n	8001b36 <BSP_QSPI_Init+0xc2>
  {
    return QSPI_ERROR;
 8001b32:	2301      	movs	r3, #1
 8001b34:	e014      	b.n	8001b60 <BSP_QSPI_Init+0xec>
  }
 
  /* High performance mode enable */
  if (QSPI_HighPerfMode(&OSPIHandle, QSPI_HIGH_PERF_ENABLE) != QSPI_OK)
 8001b36:	2101      	movs	r1, #1
 8001b38:	480b      	ldr	r0, [pc, #44]	@ (8001b68 <BSP_QSPI_Init+0xf4>)
 8001b3a:	f000 fb15 	bl	8002168 <QSPI_HighPerfMode>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d001      	beq.n	8001b48 <BSP_QSPI_Init+0xd4>
  {
    return QSPI_ERROR;
 8001b44:	2301      	movs	r3, #1
 8001b46:	e00b      	b.n	8001b60 <BSP_QSPI_Init+0xec>
  }
  
  /* Re-configure the clock for the high performance mode */
  OSPIHandle.Init.ClockPrescaler = 2; /* QSPI clock = 110MHz / ClockPrescaler = 55 MHz */
 8001b48:	4b07      	ldr	r3, [pc, #28]	@ (8001b68 <BSP_QSPI_Init+0xf4>)
 8001b4a:	2202      	movs	r2, #2
 8001b4c:	621a      	str	r2, [r3, #32]

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 8001b4e:	4806      	ldr	r0, [pc, #24]	@ (8001b68 <BSP_QSPI_Init+0xf4>)
 8001b50:	f002 fac0 	bl	80040d4 <HAL_OSPI_Init>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d001      	beq.n	8001b5e <BSP_QSPI_Init+0xea>
  {
    return QSPI_ERROR;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	e000      	b.n	8001b60 <BSP_QSPI_Init+0xec>
  }

  return QSPI_OK;
 8001b5e:	2300      	movs	r3, #0
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	3710      	adds	r7, #16
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	20000c70 	.word	0x20000c70
 8001b6c:	a0001000 	.word	0xa0001000

08001b70 <BSP_QSPI_Read>:
  * @param  ReadAddr : Read start address
  * @param  Size     : Size of data to read    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Read(uint8_t* pData, uint32_t ReadAddr, uint32_t Size)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b098      	sub	sp, #96	@ 0x60
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	60f8      	str	r0, [r7, #12]
 8001b78:	60b9      	str	r1, [r7, #8]
 8001b7a:	607a      	str	r2, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the read command */
  sCommand.OperationType         = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	613b      	str	r3, [r7, #16]
  sCommand.FlashId               = HAL_OSPI_FLASH_ID_1;
 8001b80:	2300      	movs	r3, #0
 8001b82:	617b      	str	r3, [r7, #20]
  sCommand.Instruction           = QUAD_INOUT_READ_CMD;
 8001b84:	23eb      	movs	r3, #235	@ 0xeb
 8001b86:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode       = HAL_OSPI_INSTRUCTION_1_LINE;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize       = HAL_OSPI_INSTRUCTION_8_BITS;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode    = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001b90:	2300      	movs	r3, #0
 8001b92:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Address               = ReadAddr;
 8001b94:	68bb      	ldr	r3, [r7, #8]
 8001b96:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressMode           = HAL_OSPI_ADDRESS_4_LINES;
 8001b98:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001b9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AddressSize           = HAL_OSPI_ADDRESS_24_BITS;
 8001b9e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ba2:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.AddressDtrMode        = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AlternateBytes        = MX25R6435F_ALT_BYTES_NO_PE_MODE;
 8001ba8:	23aa      	movs	r3, #170	@ 0xaa
 8001baa:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.AlternateBytesMode    = HAL_OSPI_ALTERNATE_BYTES_4_LINES;
 8001bac:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8001bb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesSize    = HAL_OSPI_ALTERNATE_BYTES_8_BITS;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.AlternateBytesDtrMode = HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	647b      	str	r3, [r7, #68]	@ 0x44
  sCommand.DataMode              = HAL_OSPI_DATA_4_LINES;
 8001bba:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8001bbe:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.NbData                = Size;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataDtrMode           = HAL_OSPI_DATA_DTR_DISABLE;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles           = MX25R6435F_DUMMY_CYCLES_READ_QUAD;
 8001bc8:	2304      	movs	r3, #4
 8001bca:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.DQSMode               = HAL_OSPI_DQS_DISABLE;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode              = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
  /* Configure the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001bd4:	f107 0310 	add.w	r3, r7, #16
 8001bd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bdc:	4619      	mov	r1, r3
 8001bde:	480c      	ldr	r0, [pc, #48]	@ (8001c10 <BSP_QSPI_Read+0xa0>)
 8001be0:	f002 fb49 	bl	8004276 <HAL_OSPI_Command>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d001      	beq.n	8001bee <BSP_QSPI_Read+0x7e>
  {
    return QSPI_ERROR;
 8001bea:	2301      	movs	r3, #1
 8001bec:	e00b      	b.n	8001c06 <BSP_QSPI_Read+0x96>
  }
  
  /* Reception of the data */
  if (HAL_OSPI_Receive(&OSPIHandle, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001bee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bf2:	68f9      	ldr	r1, [r7, #12]
 8001bf4:	4806      	ldr	r0, [pc, #24]	@ (8001c10 <BSP_QSPI_Read+0xa0>)
 8001bf6:	f002 fc32 	bl	800445e <HAL_OSPI_Receive>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d001      	beq.n	8001c04 <BSP_QSPI_Read+0x94>
  {
    return QSPI_ERROR;
 8001c00:	2301      	movs	r3, #1
 8001c02:	e000      	b.n	8001c06 <BSP_QSPI_Read+0x96>
  }

  return QSPI_OK;
 8001c04:	2300      	movs	r3, #0
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3760      	adds	r7, #96	@ 0x60
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	20000c70 	.word	0x20000c70

08001c14 <BSP_QSPI_Write>:
  * @param  WriteAddr : Write start address
  * @param  Size      : Size of data to write    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Write(uint8_t* pData, uint32_t WriteAddr, uint32_t Size)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b09c      	sub	sp, #112	@ 0x70
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	60f8      	str	r0, [r7, #12]
 8001c1c:	60b9      	str	r1, [r7, #8]
 8001c1e:	607a      	str	r2, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  uint32_t end_addr, current_size, current_addr;

  /* Calculation of the size between the write address and the end of the page */
  current_size = MX25R6435F_PAGE_SIZE - (WriteAddr % MX25R6435F_PAGE_SIZE);
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	b2db      	uxtb	r3, r3
 8001c24:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8001c28:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 8001c2a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	429a      	cmp	r2, r3
 8001c30:	d901      	bls.n	8001c36 <BSP_QSPI_Write+0x22>
  {
    current_size = Size;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	66fb      	str	r3, [r7, #108]	@ 0x6c
  }

  /* Initialize the address variables */
  current_addr = WriteAddr;
 8001c36:	68bb      	ldr	r3, [r7, #8]
 8001c38:	66bb      	str	r3, [r7, #104]	@ 0x68
  end_addr = WriteAddr + Size;
 8001c3a:	68ba      	ldr	r2, [r7, #8]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	4413      	add	r3, r2
 8001c40:	667b      	str	r3, [r7, #100]	@ 0x64

  /* Initialize the program command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001c42:	2300      	movs	r3, #0
 8001c44:	617b      	str	r3, [r7, #20]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001c46:	2300      	movs	r3, #0
 8001c48:	61bb      	str	r3, [r7, #24]
  sCommand.Instruction        = QUAD_PAGE_PROG_CMD;
 8001c4a:	2338      	movs	r3, #56	@ 0x38
 8001c4c:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	623b      	str	r3, [r7, #32]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001c52:	2300      	movs	r3, #0
 8001c54:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001c56:	2300      	movs	r3, #0
 8001c58:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_4_LINES;
 8001c5a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001c5e:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 8001c60:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c64:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8001c66:	2300      	movs	r3, #0
 8001c68:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DataMode           = HAL_OSPI_DATA_4_LINES;
 8001c6e:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8001c72:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8001c74:	2300      	movs	r3, #0
 8001c76:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.DummyCycles        = 0;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001c80:	2300      	movs	r3, #0
 8001c82:	663b      	str	r3, [r7, #96]	@ 0x60
  
  /* Perform the write page by page */
  do
  {
    sCommand.Address = current_addr;
 8001c84:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001c86:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.NbData  = current_size;
 8001c88:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001c8a:	653b      	str	r3, [r7, #80]	@ 0x50

    /* Enable write operations */
    if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 8001c8c:	4823      	ldr	r0, [pc, #140]	@ (8001d1c <BSP_QSPI_Write+0x108>)
 8001c8e:	f000 f918 	bl	8001ec2 <QSPI_WriteEnable>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d001      	beq.n	8001c9c <BSP_QSPI_Write+0x88>
    {
      return QSPI_ERROR;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	e03b      	b.n	8001d14 <BSP_QSPI_Write+0x100>
    }
    
    /* Configure the command */
    if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001c9c:	f107 0314 	add.w	r3, r7, #20
 8001ca0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	481d      	ldr	r0, [pc, #116]	@ (8001d1c <BSP_QSPI_Write+0x108>)
 8001ca8:	f002 fae5 	bl	8004276 <HAL_OSPI_Command>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d001      	beq.n	8001cb6 <BSP_QSPI_Write+0xa2>
    {
      return QSPI_ERROR;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e02e      	b.n	8001d14 <BSP_QSPI_Write+0x100>
    }
    
    /* Transmission of the data */
    if (HAL_OSPI_Transmit(&OSPIHandle, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001cb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cba:	68f9      	ldr	r1, [r7, #12]
 8001cbc:	4817      	ldr	r0, [pc, #92]	@ (8001d1c <BSP_QSPI_Write+0x108>)
 8001cbe:	f002 fb5b 	bl	8004378 <HAL_OSPI_Transmit>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d001      	beq.n	8001ccc <BSP_QSPI_Write+0xb8>
    {
      return QSPI_ERROR;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	e023      	b.n	8001d14 <BSP_QSPI_Write+0x100>
    }
    
    /* Configure automatic polling mode to wait for end of program */  
    if (QSPI_AutoPollingMemReady(&OSPIHandle, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001ccc:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001cd0:	4812      	ldr	r0, [pc, #72]	@ (8001d1c <BSP_QSPI_Write+0x108>)
 8001cd2:	f000 f952 	bl	8001f7a <QSPI_AutoPollingMemReady>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d001      	beq.n	8001ce0 <BSP_QSPI_Write+0xcc>
    {
      return QSPI_ERROR;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	e019      	b.n	8001d14 <BSP_QSPI_Write+0x100>
    }
    
    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 8001ce0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8001ce2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001ce4:	4413      	add	r3, r2
 8001ce6:	66bb      	str	r3, [r7, #104]	@ 0x68
    pData += current_size;
 8001ce8:	68fa      	ldr	r2, [r7, #12]
 8001cea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001cec:	4413      	add	r3, r2
 8001cee:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + MX25R6435F_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : MX25R6435F_PAGE_SIZE;
 8001cf0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001cf2:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001cf6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001cf8:	429a      	cmp	r2, r3
 8001cfa:	d203      	bcs.n	8001d04 <BSP_QSPI_Write+0xf0>
 8001cfc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001cfe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	e001      	b.n	8001d08 <BSP_QSPI_Write+0xf4>
 8001d04:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d08:	66fb      	str	r3, [r7, #108]	@ 0x6c
  } while (current_addr < end_addr);
 8001d0a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8001d0c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001d0e:	429a      	cmp	r2, r3
 8001d10:	d3b8      	bcc.n	8001c84 <BSP_QSPI_Write+0x70>
  
  return QSPI_OK;
 8001d12:	2300      	movs	r3, #0
}
 8001d14:	4618      	mov	r0, r3
 8001d16:	3770      	adds	r7, #112	@ 0x70
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	20000c70 	.word	0x20000c70

08001d20 <BSP_QSPI_Erase_Block>:
  * @brief  Erases the specified block of the QSPI memory. 
  * @param  BlockAddress : Block address to erase  
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Erase_Block(uint32_t BlockAddress)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b096      	sub	sp, #88	@ 0x58
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the erase command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = BLOCK_ERASE_CMD;
 8001d30:	23d8      	movs	r3, #216	@ 0xd8
 8001d32:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001d34:	2301      	movs	r3, #1
 8001d36:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	61fb      	str	r3, [r7, #28]
  sCommand.Address            = BlockAddress;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_1_LINE;
 8001d44:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d48:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 8001d4a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8001d50:	2300      	movs	r3, #0
 8001d52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001d54:	2300      	movs	r3, #0
 8001d56:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DummyCycles        = 0;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001d60:	2300      	movs	r3, #0
 8001d62:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001d64:	2300      	movs	r3, #0
 8001d66:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Enable write operations */
  if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 8001d68:	4811      	ldr	r0, [pc, #68]	@ (8001db0 <BSP_QSPI_Erase_Block+0x90>)
 8001d6a:	f000 f8aa 	bl	8001ec2 <QSPI_WriteEnable>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d001      	beq.n	8001d78 <BSP_QSPI_Erase_Block+0x58>
  {
    return QSPI_ERROR;
 8001d74:	2301      	movs	r3, #1
 8001d76:	e017      	b.n	8001da8 <BSP_QSPI_Erase_Block+0x88>
  }

  /* Send the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001d78:	f107 0308 	add.w	r3, r7, #8
 8001d7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d80:	4619      	mov	r1, r3
 8001d82:	480b      	ldr	r0, [pc, #44]	@ (8001db0 <BSP_QSPI_Erase_Block+0x90>)
 8001d84:	f002 fa77 	bl	8004276 <HAL_OSPI_Command>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d001      	beq.n	8001d92 <BSP_QSPI_Erase_Block+0x72>
  {
    return QSPI_ERROR;
 8001d8e:	2301      	movs	r3, #1
 8001d90:	e00a      	b.n	8001da8 <BSP_QSPI_Erase_Block+0x88>
  }
  
  /* Configure automatic polling mode to wait for end of erase */  
  if (QSPI_AutoPollingMemReady(&OSPIHandle, MX25R6435F_BLOCK_ERASE_MAX_TIME) != QSPI_OK)
 8001d92:	f640 51ac 	movw	r1, #3500	@ 0xdac
 8001d96:	4806      	ldr	r0, [pc, #24]	@ (8001db0 <BSP_QSPI_Erase_Block+0x90>)
 8001d98:	f000 f8ef 	bl	8001f7a <QSPI_AutoPollingMemReady>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d001      	beq.n	8001da6 <BSP_QSPI_Erase_Block+0x86>
  {
    return QSPI_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	e000      	b.n	8001da8 <BSP_QSPI_Erase_Block+0x88>
  }

  return QSPI_OK;
 8001da6:	2300      	movs	r3, #0
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	3758      	adds	r7, #88	@ 0x58
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	20000c70 	.word	0x20000c70

08001db4 <BSP_QSPI_MspInit>:
/**
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
__weak void BSP_QSPI_MspInit(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b088      	sub	sp, #32
 8001db8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_OSPI1_CLK_ENABLE();
 8001dba:	4b1c      	ldr	r3, [pc, #112]	@ (8001e2c <BSP_QSPI_MspInit+0x78>)
 8001dbc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001dbe:	4a1b      	ldr	r2, [pc, #108]	@ (8001e2c <BSP_QSPI_MspInit+0x78>)
 8001dc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dc4:	6513      	str	r3, [r2, #80]	@ 0x50
 8001dc6:	4b19      	ldr	r3, [pc, #100]	@ (8001e2c <BSP_QSPI_MspInit+0x78>)
 8001dc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001dca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dce:	60bb      	str	r3, [r7, #8]
 8001dd0:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_OSPI1_FORCE_RESET();
 8001dd2:	4b16      	ldr	r3, [pc, #88]	@ (8001e2c <BSP_QSPI_MspInit+0x78>)
 8001dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd6:	4a15      	ldr	r2, [pc, #84]	@ (8001e2c <BSP_QSPI_MspInit+0x78>)
 8001dd8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ddc:	6313      	str	r3, [r2, #48]	@ 0x30
  __HAL_RCC_OSPI1_RELEASE_RESET();
 8001dde:	4b13      	ldr	r3, [pc, #76]	@ (8001e2c <BSP_QSPI_MspInit+0x78>)
 8001de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001de2:	4a12      	ldr	r2, [pc, #72]	@ (8001e2c <BSP_QSPI_MspInit+0x78>)
 8001de4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001de8:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001dea:	4b10      	ldr	r3, [pc, #64]	@ (8001e2c <BSP_QSPI_MspInit+0x78>)
 8001dec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dee:	4a0f      	ldr	r2, [pc, #60]	@ (8001e2c <BSP_QSPI_MspInit+0x78>)
 8001df0:	f043 0310 	orr.w	r3, r3, #16
 8001df4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001df6:	4b0d      	ldr	r3, [pc, #52]	@ (8001e2c <BSP_QSPI_MspInit+0x78>)
 8001df8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dfa:	f003 0310 	and.w	r3, r3, #16
 8001dfe:	607b      	str	r3, [r7, #4]
 8001e00:	687b      	ldr	r3, [r7, #4]

  /* QSPI CLK, CS, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 |\
 8001e02:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 8001e06:	60fb      	str	r3, [r7, #12]
                              GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8001e08:	2302      	movs	r3, #2
 8001e0a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e10:	2303      	movs	r3, #3
 8001e12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8001e14:	230a      	movs	r3, #10
 8001e16:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e18:	f107 030c 	add.w	r3, r7, #12
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	4804      	ldr	r0, [pc, #16]	@ (8001e30 <BSP_QSPI_MspInit+0x7c>)
 8001e20:	f001 f86a 	bl	8002ef8 <HAL_GPIO_Init>
}
 8001e24:	bf00      	nop
 8001e26:	3720      	adds	r7, #32
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	40021000 	.word	0x40021000
 8001e30:	48001000 	.word	0x48001000

08001e34 <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(OSPI_HandleTypeDef *hospi)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b096      	sub	sp, #88	@ 0x58
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001e40:	2300      	movs	r3, #0
 8001e42:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = RESET_ENABLE_CMD;
 8001e44:	2366      	movs	r3, #102	@ 0x66
 8001e46:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001e50:	2300      	movs	r3, #0
 8001e52:	61fb      	str	r3, [r7, #28]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001e54:	2300      	movs	r3, #0
 8001e56:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DummyCycles        = 0;
 8001e60:	2300      	movs	r3, #0
 8001e62:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001e64:	2300      	movs	r3, #0
 8001e66:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Send the command */
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001e6c:	f107 0308 	add.w	r3, r7, #8
 8001e70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e74:	4619      	mov	r1, r3
 8001e76:	6878      	ldr	r0, [r7, #4]
 8001e78:	f002 f9fd 	bl	8004276 <HAL_OSPI_Command>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <QSPI_ResetMemory+0x52>
  {
    return QSPI_ERROR;
 8001e82:	2301      	movs	r3, #1
 8001e84:	e019      	b.n	8001eba <QSPI_ResetMemory+0x86>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 8001e86:	2399      	movs	r3, #153	@ 0x99
 8001e88:	613b      	str	r3, [r7, #16]
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001e8a:	f107 0308 	add.w	r3, r7, #8
 8001e8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e92:	4619      	mov	r1, r3
 8001e94:	6878      	ldr	r0, [r7, #4]
 8001e96:	f002 f9ee 	bl	8004276 <HAL_OSPI_Command>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d001      	beq.n	8001ea4 <QSPI_ResetMemory+0x70>
  {
    return QSPI_ERROR;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	e00a      	b.n	8001eba <QSPI_ResetMemory+0x86>
  }

  /* Configure automatic polling mode to wait the memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001ea4:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001ea8:	6878      	ldr	r0, [r7, #4]
 8001eaa:	f000 f866 	bl	8001f7a <QSPI_AutoPollingMemReady>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d001      	beq.n	8001eb8 <QSPI_ResetMemory+0x84>
  {
    return QSPI_ERROR;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	e000      	b.n	8001eba <QSPI_ResetMemory+0x86>
  }

  return QSPI_OK;
 8001eb8:	2300      	movs	r3, #0
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3758      	adds	r7, #88	@ 0x58
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}

08001ec2 <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(OSPI_HandleTypeDef *hospi)
{
 8001ec2:	b580      	push	{r7, lr}
 8001ec4:	b09c      	sub	sp, #112	@ 0x70
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Instruction        = WRITE_ENABLE_CMD;
 8001ed2:	2306      	movs	r3, #6
 8001ed4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001eda:	2300      	movs	r3, #0
 8001edc:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8001eea:	2300      	movs	r3, #0
 8001eec:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.DummyCycles        = 0;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	667b      	str	r3, [r7, #100]	@ 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	66bb      	str	r3, [r7, #104]	@ 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001efa:	f107 0320 	add.w	r3, r7, #32
 8001efe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f02:	4619      	mov	r1, r3
 8001f04:	6878      	ldr	r0, [r7, #4]
 8001f06:	f002 f9b6 	bl	8004276 <HAL_OSPI_Command>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d001      	beq.n	8001f14 <QSPI_WriteEnable+0x52>
  {
    return QSPI_ERROR;
 8001f10:	2301      	movs	r3, #1
 8001f12:	e02e      	b.n	8001f72 <QSPI_WriteEnable+0xb0>
  }
  
  /* Configure automatic polling mode to wait for write enabling */  
  sConfig.Match         = MX25R6435F_SR_WEL;
 8001f14:	2302      	movs	r3, #2
 8001f16:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WEL;
 8001f18:	2302      	movs	r3, #2
 8001f1a:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 8001f20:	2310      	movs	r3, #16
 8001f22:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 8001f24:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001f28:	61bb      	str	r3, [r7, #24]

  sCommand.Instruction  = READ_STATUS_REG_CMD;
 8001f2a:	2305      	movs	r3, #5
 8001f2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.DataMode     = HAL_OSPI_DATA_1_LINE;
 8001f2e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001f32:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.NbData       = 1;
 8001f34:	2301      	movs	r3, #1
 8001f36:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DataDtrMode  = HAL_OSPI_DATA_DTR_DISABLE;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	663b      	str	r3, [r7, #96]	@ 0x60

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001f3c:	f107 0320 	add.w	r3, r7, #32
 8001f40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f44:	4619      	mov	r1, r3
 8001f46:	6878      	ldr	r0, [r7, #4]
 8001f48:	f002 f995 	bl	8004276 <HAL_OSPI_Command>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d001      	beq.n	8001f56 <QSPI_WriteEnable+0x94>
  {
    return QSPI_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	e00d      	b.n	8001f72 <QSPI_WriteEnable+0xb0>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001f56:	f107 030c 	add.w	r3, r7, #12
 8001f5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f5e:	4619      	mov	r1, r3
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	f002 fb1f 	bl	80045a4 <HAL_OSPI_AutoPolling>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d001      	beq.n	8001f70 <QSPI_WriteEnable+0xae>
  {
    return QSPI_ERROR;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	e000      	b.n	8001f72 <QSPI_WriteEnable+0xb0>
  }

  return QSPI_OK;
 8001f70:	2300      	movs	r3, #0
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	3770      	adds	r7, #112	@ 0x70
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}

08001f7a <QSPI_AutoPollingMemReady>:
  * @param  hospi   : QSPI handle
  * @param  Timeout : Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8001f7a:	b580      	push	{r7, lr}
 8001f7c:	b09c      	sub	sp, #112	@ 0x70
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	6078      	str	r0, [r7, #4]
 8001f82:	6039      	str	r1, [r7, #0]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */  
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001f84:	2300      	movs	r3, #0
 8001f86:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8001f8c:	2305      	movs	r3, #5
 8001f8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001f90:	2301      	movs	r3, #1
 8001f92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001f94:	2300      	movs	r3, #0
 8001f96:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8001fa4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001fa8:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.NbData             = 1;
 8001faa:	2301      	movs	r3, #1
 8001fac:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	663b      	str	r3, [r7, #96]	@ 0x60
  sCommand.DummyCycles        = 0;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	667b      	str	r3, [r7, #100]	@ 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	66bb      	str	r3, [r7, #104]	@ 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	66fb      	str	r3, [r7, #108]	@ 0x6c

  sConfig.Match         = 0;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WIP;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 8001fca:	2310      	movs	r3, #16
 8001fcc:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 8001fce:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001fd2:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001fd4:	f107 0320 	add.w	r3, r7, #32
 8001fd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fdc:	4619      	mov	r1, r3
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	f002 f949 	bl	8004276 <HAL_OSPI_Command>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d001      	beq.n	8001fee <QSPI_AutoPollingMemReady+0x74>
  {
    return QSPI_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	e00c      	b.n	8002008 <QSPI_AutoPollingMemReady+0x8e>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, Timeout) != HAL_OK)
 8001fee:	f107 030c 	add.w	r3, r7, #12
 8001ff2:	683a      	ldr	r2, [r7, #0]
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	6878      	ldr	r0, [r7, #4]
 8001ff8:	f002 fad4 	bl	80045a4 <HAL_OSPI_AutoPolling>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d001      	beq.n	8002006 <QSPI_AutoPollingMemReady+0x8c>
  {
    return QSPI_ERROR;
 8002002:	2301      	movs	r3, #1
 8002004:	e000      	b.n	8002008 <QSPI_AutoPollingMemReady+0x8e>
  }

  return QSPI_OK;
 8002006:	2300      	movs	r3, #0
}
 8002008:	4618      	mov	r0, r3
 800200a:	3770      	adds	r7, #112	@ 0x70
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}

08002010 <QSPI_QuadMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_QUAD_ENABLE or QSPI_QUAD_DISABLE mode  
  * @retval None
  */
static uint8_t QSPI_QuadMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b098      	sub	sp, #96	@ 0x60
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
 8002018:	460b      	mov	r3, r1
 800201a:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg;

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 800201c:	2300      	movs	r3, #0
 800201e:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8002020:	2300      	movs	r3, #0
 8002022:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8002024:	2305      	movs	r3, #5
 8002026:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8002028:	2301      	movs	r3, #1
 800202a:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 800202c:	2300      	movs	r3, #0
 800202e:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8002030:	2300      	movs	r3, #0
 8002032:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8002034:	2300      	movs	r3, #0
 8002036:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8002038:	2300      	movs	r3, #0
 800203a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 800203c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002040:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8002042:	2300      	movs	r3, #0
 8002044:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles        = 0;
 8002046:	2300      	movs	r3, #0
 8002048:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.NbData             = 1;
 800204a:	2301      	movs	r3, #1
 800204c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 800204e:	2300      	movs	r3, #0
 8002050:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8002052:	2300      	movs	r3, #0
 8002054:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002056:	f107 0310 	add.w	r3, r7, #16
 800205a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800205e:	4619      	mov	r1, r3
 8002060:	6878      	ldr	r0, [r7, #4]
 8002062:	f002 f908 	bl	8004276 <HAL_OSPI_Command>
 8002066:	4603      	mov	r3, r0
 8002068:	2b00      	cmp	r3, #0
 800206a:	d001      	beq.n	8002070 <QSPI_QuadMode+0x60>
  {
    return QSPI_ERROR;
 800206c:	2301      	movs	r3, #1
 800206e:	e077      	b.n	8002160 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002070:	f107 030f 	add.w	r3, r7, #15
 8002074:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002078:	4619      	mov	r1, r3
 800207a:	6878      	ldr	r0, [r7, #4]
 800207c:	f002 f9ef 	bl	800445e <HAL_OSPI_Receive>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d001      	beq.n	800208a <QSPI_QuadMode+0x7a>
  {
    return QSPI_ERROR;
 8002086:	2301      	movs	r3, #1
 8002088:	e06a      	b.n	8002160 <QSPI_QuadMode+0x150>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 800208a:	6878      	ldr	r0, [r7, #4]
 800208c:	f7ff ff19 	bl	8001ec2 <QSPI_WriteEnable>
 8002090:	4603      	mov	r3, r0
 8002092:	2b00      	cmp	r3, #0
 8002094:	d001      	beq.n	800209a <QSPI_QuadMode+0x8a>
  {
    return QSPI_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	e062      	b.n	8002160 <QSPI_QuadMode+0x150>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_QUAD_ENABLE)
 800209a:	78fb      	ldrb	r3, [r7, #3]
 800209c:	2b01      	cmp	r3, #1
 800209e:	d105      	bne.n	80020ac <QSPI_QuadMode+0x9c>
  {
    SET_BIT(reg, MX25R6435F_SR_QE);
 80020a0:	7bfb      	ldrb	r3, [r7, #15]
 80020a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80020a6:	b2db      	uxtb	r3, r3
 80020a8:	73fb      	strb	r3, [r7, #15]
 80020aa:	e004      	b.n	80020b6 <QSPI_QuadMode+0xa6>
  }
  else
  {
    CLEAR_BIT(reg, MX25R6435F_SR_QE);
 80020ac:	7bfb      	ldrb	r3, [r7, #15]
 80020ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	73fb      	strb	r3, [r7, #15]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 80020b6:	2301      	movs	r3, #1
 80020b8:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80020ba:	f107 0310 	add.w	r3, r7, #16
 80020be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020c2:	4619      	mov	r1, r3
 80020c4:	6878      	ldr	r0, [r7, #4]
 80020c6:	f002 f8d6 	bl	8004276 <HAL_OSPI_Command>
 80020ca:	4603      	mov	r3, r0
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d001      	beq.n	80020d4 <QSPI_QuadMode+0xc4>
  {
    return QSPI_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	e045      	b.n	8002160 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Transmit(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80020d4:	f107 030f 	add.w	r3, r7, #15
 80020d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020dc:	4619      	mov	r1, r3
 80020de:	6878      	ldr	r0, [r7, #4]
 80020e0:	f002 f94a 	bl	8004378 <HAL_OSPI_Transmit>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d001      	beq.n	80020ee <QSPI_QuadMode+0xde>
  {
    return QSPI_ERROR;
 80020ea:	2301      	movs	r3, #1
 80020ec:	e038      	b.n	8002160 <QSPI_QuadMode+0x150>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 80020ee:	f241 3188 	movw	r1, #5000	@ 0x1388
 80020f2:	6878      	ldr	r0, [r7, #4]
 80020f4:	f7ff ff41 	bl	8001f7a <QSPI_AutoPollingMemReady>
 80020f8:	4603      	mov	r3, r0
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d001      	beq.n	8002102 <QSPI_QuadMode+0xf2>
  {
    return QSPI_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	e02e      	b.n	8002160 <QSPI_QuadMode+0x150>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_STATUS_REG_CMD;
 8002102:	2305      	movs	r3, #5
 8002104:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002106:	f107 0310 	add.w	r3, r7, #16
 800210a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800210e:	4619      	mov	r1, r3
 8002110:	6878      	ldr	r0, [r7, #4]
 8002112:	f002 f8b0 	bl	8004276 <HAL_OSPI_Command>
 8002116:	4603      	mov	r3, r0
 8002118:	2b00      	cmp	r3, #0
 800211a:	d001      	beq.n	8002120 <QSPI_QuadMode+0x110>
  {
    return QSPI_ERROR;
 800211c:	2301      	movs	r3, #1
 800211e:	e01f      	b.n	8002160 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002120:	f107 030f 	add.w	r3, r7, #15
 8002124:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002128:	4619      	mov	r1, r3
 800212a:	6878      	ldr	r0, [r7, #4]
 800212c:	f002 f997 	bl	800445e <HAL_OSPI_Receive>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d001      	beq.n	800213a <QSPI_QuadMode+0x12a>
  {
    return QSPI_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	e012      	b.n	8002160 <QSPI_QuadMode+0x150>
  }
  
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 800213a:	7bfb      	ldrb	r3, [r7, #15]
 800213c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002140:	2b00      	cmp	r3, #0
 8002142:	d102      	bne.n	800214a <QSPI_QuadMode+0x13a>
 8002144:	78fb      	ldrb	r3, [r7, #3]
 8002146:	2b01      	cmp	r3, #1
 8002148:	d007      	beq.n	800215a <QSPI_QuadMode+0x14a>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 800214a:	7bfb      	ldrb	r3, [r7, #15]
 800214c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 8002150:	2b00      	cmp	r3, #0
 8002152:	d004      	beq.n	800215e <QSPI_QuadMode+0x14e>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 8002154:	78fb      	ldrb	r3, [r7, #3]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d101      	bne.n	800215e <QSPI_QuadMode+0x14e>
  {
    return QSPI_ERROR;
 800215a:	2301      	movs	r3, #1
 800215c:	e000      	b.n	8002160 <QSPI_QuadMode+0x150>
  }

  return QSPI_OK;
 800215e:	2300      	movs	r3, #0
}
 8002160:	4618      	mov	r0, r3
 8002162:	3760      	adds	r7, #96	@ 0x60
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}

08002168 <QSPI_HighPerfMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_HIGH_PERF_ENABLE or QSPI_HIGH_PERF_DISABLE high performance mode    
  * @retval None
  */
static uint8_t QSPI_HighPerfMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b098      	sub	sp, #96	@ 0x60
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
 8002170:	460b      	mov	r3, r1
 8002172:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg[3];

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8002174:	2300      	movs	r3, #0
 8002176:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8002178:	2300      	movs	r3, #0
 800217a:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 800217c:	2305      	movs	r3, #5
 800217e:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8002180:	2301      	movs	r3, #1
 8002182:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8002184:	2300      	movs	r3, #0
 8002186:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8002188:	2300      	movs	r3, #0
 800218a:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 800218c:	2300      	movs	r3, #0
 800218e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8002190:	2300      	movs	r3, #0
 8002192:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8002194:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002198:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 800219a:	2300      	movs	r3, #0
 800219c:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles        = 0;
 800219e:	2300      	movs	r3, #0
 80021a0:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.NbData             = 1;
 80021a2:	2301      	movs	r3, #1
 80021a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 80021a6:	2300      	movs	r3, #0
 80021a8:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80021aa:	2300      	movs	r3, #0
 80021ac:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80021ae:	f107 0310 	add.w	r3, r7, #16
 80021b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021b6:	4619      	mov	r1, r3
 80021b8:	6878      	ldr	r0, [r7, #4]
 80021ba:	f002 f85c 	bl	8004276 <HAL_OSPI_Command>
 80021be:	4603      	mov	r3, r0
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d001      	beq.n	80021c8 <QSPI_HighPerfMode+0x60>
  {
    return QSPI_ERROR;
 80021c4:	2301      	movs	r3, #1
 80021c6:	e09a      	b.n	80022fe <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80021c8:	f107 030c 	add.w	r3, r7, #12
 80021cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021d0:	4619      	mov	r1, r3
 80021d2:	6878      	ldr	r0, [r7, #4]
 80021d4:	f002 f943 	bl	800445e <HAL_OSPI_Receive>
 80021d8:	4603      	mov	r3, r0
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d001      	beq.n	80021e2 <QSPI_HighPerfMode+0x7a>
  {
    return QSPI_ERROR;
 80021de:	2301      	movs	r3, #1
 80021e0:	e08d      	b.n	80022fe <QSPI_HighPerfMode+0x196>
  }

  /* Read configuration registers */
  sCommand.Instruction = READ_CFG_REG_CMD;
 80021e2:	2315      	movs	r3, #21
 80021e4:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 80021e6:	2302      	movs	r3, #2
 80021e8:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80021ea:	f107 0310 	add.w	r3, r7, #16
 80021ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021f2:	4619      	mov	r1, r3
 80021f4:	6878      	ldr	r0, [r7, #4]
 80021f6:	f002 f83e 	bl	8004276 <HAL_OSPI_Command>
 80021fa:	4603      	mov	r3, r0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d001      	beq.n	8002204 <QSPI_HighPerfMode+0x9c>
  {
    return QSPI_ERROR;
 8002200:	2301      	movs	r3, #1
 8002202:	e07c      	b.n	80022fe <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[1]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002204:	f107 030c 	add.w	r3, r7, #12
 8002208:	3301      	adds	r3, #1
 800220a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800220e:	4619      	mov	r1, r3
 8002210:	6878      	ldr	r0, [r7, #4]
 8002212:	f002 f924 	bl	800445e <HAL_OSPI_Receive>
 8002216:	4603      	mov	r3, r0
 8002218:	2b00      	cmp	r3, #0
 800221a:	d001      	beq.n	8002220 <QSPI_HighPerfMode+0xb8>
  {
    return QSPI_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	e06e      	b.n	80022fe <QSPI_HighPerfMode+0x196>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 8002220:	6878      	ldr	r0, [r7, #4]
 8002222:	f7ff fe4e 	bl	8001ec2 <QSPI_WriteEnable>
 8002226:	4603      	mov	r3, r0
 8002228:	2b00      	cmp	r3, #0
 800222a:	d001      	beq.n	8002230 <QSPI_HighPerfMode+0xc8>
  {
    return QSPI_ERROR;
 800222c:	2301      	movs	r3, #1
 800222e:	e066      	b.n	80022fe <QSPI_HighPerfMode+0x196>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_HIGH_PERF_ENABLE)
 8002230:	78fb      	ldrb	r3, [r7, #3]
 8002232:	2b01      	cmp	r3, #1
 8002234:	d105      	bne.n	8002242 <QSPI_HighPerfMode+0xda>
  {
    SET_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 8002236:	7bbb      	ldrb	r3, [r7, #14]
 8002238:	f043 0302 	orr.w	r3, r3, #2
 800223c:	b2db      	uxtb	r3, r3
 800223e:	73bb      	strb	r3, [r7, #14]
 8002240:	e004      	b.n	800224c <QSPI_HighPerfMode+0xe4>
  }
  else
  {
    CLEAR_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 8002242:	7bbb      	ldrb	r3, [r7, #14]
 8002244:	f023 0302 	bic.w	r3, r3, #2
 8002248:	b2db      	uxtb	r3, r3
 800224a:	73bb      	strb	r3, [r7, #14]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 800224c:	2301      	movs	r3, #1
 800224e:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 3;
 8002250:	2303      	movs	r3, #3
 8002252:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002254:	f107 0310 	add.w	r3, r7, #16
 8002258:	f241 3288 	movw	r2, #5000	@ 0x1388
 800225c:	4619      	mov	r1, r3
 800225e:	6878      	ldr	r0, [r7, #4]
 8002260:	f002 f809 	bl	8004276 <HAL_OSPI_Command>
 8002264:	4603      	mov	r3, r0
 8002266:	2b00      	cmp	r3, #0
 8002268:	d001      	beq.n	800226e <QSPI_HighPerfMode+0x106>
  {
    return QSPI_ERROR;
 800226a:	2301      	movs	r3, #1
 800226c:	e047      	b.n	80022fe <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Transmit(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800226e:	f107 030c 	add.w	r3, r7, #12
 8002272:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002276:	4619      	mov	r1, r3
 8002278:	6878      	ldr	r0, [r7, #4]
 800227a:	f002 f87d 	bl	8004378 <HAL_OSPI_Transmit>
 800227e:	4603      	mov	r3, r0
 8002280:	2b00      	cmp	r3, #0
 8002282:	d001      	beq.n	8002288 <QSPI_HighPerfMode+0x120>
  {
    return QSPI_ERROR;
 8002284:	2301      	movs	r3, #1
 8002286:	e03a      	b.n	80022fe <QSPI_HighPerfMode+0x196>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8002288:	f241 3188 	movw	r1, #5000	@ 0x1388
 800228c:	6878      	ldr	r0, [r7, #4]
 800228e:	f7ff fe74 	bl	8001f7a <QSPI_AutoPollingMemReady>
 8002292:	4603      	mov	r3, r0
 8002294:	2b00      	cmp	r3, #0
 8002296:	d001      	beq.n	800229c <QSPI_HighPerfMode+0x134>
  {
    return QSPI_ERROR;
 8002298:	2301      	movs	r3, #1
 800229a:	e030      	b.n	80022fe <QSPI_HighPerfMode+0x196>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_CFG_REG_CMD;
 800229c:	2315      	movs	r3, #21
 800229e:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 80022a0:	2302      	movs	r3, #2
 80022a2:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80022a4:	f107 0310 	add.w	r3, r7, #16
 80022a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022ac:	4619      	mov	r1, r3
 80022ae:	6878      	ldr	r0, [r7, #4]
 80022b0:	f001 ffe1 	bl	8004276 <HAL_OSPI_Command>
 80022b4:	4603      	mov	r3, r0
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d001      	beq.n	80022be <QSPI_HighPerfMode+0x156>
  {
    return QSPI_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	e01f      	b.n	80022fe <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80022be:	f107 030c 	add.w	r3, r7, #12
 80022c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022c6:	4619      	mov	r1, r3
 80022c8:	6878      	ldr	r0, [r7, #4]
 80022ca:	f002 f8c8 	bl	800445e <HAL_OSPI_Receive>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d001      	beq.n	80022d8 <QSPI_HighPerfMode+0x170>
  {
    return QSPI_ERROR;
 80022d4:	2301      	movs	r3, #1
 80022d6:	e012      	b.n	80022fe <QSPI_HighPerfMode+0x196>
  }
  
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 80022d8:	7b7b      	ldrb	r3, [r7, #13]
 80022da:	f003 0302 	and.w	r3, r3, #2
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d102      	bne.n	80022e8 <QSPI_HighPerfMode+0x180>
 80022e2:	78fb      	ldrb	r3, [r7, #3]
 80022e4:	2b01      	cmp	r3, #1
 80022e6:	d007      	beq.n	80022f8 <QSPI_HighPerfMode+0x190>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 80022e8:	7b7b      	ldrb	r3, [r7, #13]
 80022ea:	f003 0302 	and.w	r3, r3, #2
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d004      	beq.n	80022fc <QSPI_HighPerfMode+0x194>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 80022f2:	78fb      	ldrb	r3, [r7, #3]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d101      	bne.n	80022fc <QSPI_HighPerfMode+0x194>
  {
    return QSPI_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	e000      	b.n	80022fe <QSPI_HighPerfMode+0x196>
  }

  return QSPI_OK;
 80022fc:	2300      	movs	r3, #0
}
 80022fe:	4618      	mov	r0, r3
 8002300:	3760      	adds	r7, #96	@ 0x60
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
	...

08002308 <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 8002308:	b580      	push	{r7, lr}
 800230a:	b082      	sub	sp, #8
 800230c:	af00      	add	r7, sp, #0
  uint8_t ret = TSENSOR_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	71fb      	strb	r3, [r7, #7]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 8002312:	4b09      	ldr	r3, [pc, #36]	@ (8002338 <BSP_TSENSOR_Init+0x30>)
 8002314:	4a09      	ldr	r2, [pc, #36]	@ (800233c <BSP_TSENSOR_Init+0x34>)
 8002316:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 8002318:	f7ff fb4c 	bl	80019b4 <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 800231c:	4b06      	ldr	r3, [pc, #24]	@ (8002338 <BSP_TSENSOR_Init+0x30>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	2100      	movs	r1, #0
 8002324:	20be      	movs	r0, #190	@ 0xbe
 8002326:	4798      	blx	r3

  ret = TSENSOR_OK;
 8002328:	2300      	movs	r3, #0
 800232a:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 800232c:	79fb      	ldrb	r3, [r7, #7]
}
 800232e:	4618      	mov	r0, r3
 8002330:	3708      	adds	r7, #8
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	20000cc0 	.word	0x20000cc0
 800233c:	2000000c 	.word	0x2000000c

08002340 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002340:	b480      	push	{r7}
 8002342:	b083      	sub	sp, #12
 8002344:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002346:	4b0f      	ldr	r3, [pc, #60]	@ (8002384 <HAL_MspInit+0x44>)
 8002348:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800234a:	4a0e      	ldr	r2, [pc, #56]	@ (8002384 <HAL_MspInit+0x44>)
 800234c:	f043 0301 	orr.w	r3, r3, #1
 8002350:	6613      	str	r3, [r2, #96]	@ 0x60
 8002352:	4b0c      	ldr	r3, [pc, #48]	@ (8002384 <HAL_MspInit+0x44>)
 8002354:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002356:	f003 0301 	and.w	r3, r3, #1
 800235a:	607b      	str	r3, [r7, #4]
 800235c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800235e:	4b09      	ldr	r3, [pc, #36]	@ (8002384 <HAL_MspInit+0x44>)
 8002360:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002362:	4a08      	ldr	r2, [pc, #32]	@ (8002384 <HAL_MspInit+0x44>)
 8002364:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002368:	6593      	str	r3, [r2, #88]	@ 0x58
 800236a:	4b06      	ldr	r3, [pc, #24]	@ (8002384 <HAL_MspInit+0x44>)
 800236c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800236e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002372:	603b      	str	r3, [r7, #0]
 8002374:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002376:	bf00      	nop
 8002378:	370c      	adds	r7, #12
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr
 8002382:	bf00      	nop
 8002384:	40021000 	.word	0x40021000

08002388 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b0ae      	sub	sp, #184	@ 0xb8
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002390:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002394:	2200      	movs	r2, #0
 8002396:	601a      	str	r2, [r3, #0]
 8002398:	605a      	str	r2, [r3, #4]
 800239a:	609a      	str	r2, [r3, #8]
 800239c:	60da      	str	r2, [r3, #12]
 800239e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80023a0:	f107 0310 	add.w	r3, r7, #16
 80023a4:	2294      	movs	r2, #148	@ 0x94
 80023a6:	2100      	movs	r1, #0
 80023a8:	4618      	mov	r0, r3
 80023aa:	f006 ff92 	bl	80092d2 <memset>
  if(hi2c->Instance==I2C2)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a21      	ldr	r2, [pc, #132]	@ (8002438 <HAL_I2C_MspInit+0xb0>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d13b      	bne.n	8002430 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80023b8:	2380      	movs	r3, #128	@ 0x80
 80023ba:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80023bc:	2300      	movs	r3, #0
 80023be:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80023c0:	f107 0310 	add.w	r3, r7, #16
 80023c4:	4618      	mov	r0, r3
 80023c6:	f003 fab9 	bl	800593c <HAL_RCCEx_PeriphCLKConfig>
 80023ca:	4603      	mov	r3, r0
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d001      	beq.n	80023d4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80023d0:	f7ff f93c 	bl	800164c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023d4:	4b19      	ldr	r3, [pc, #100]	@ (800243c <HAL_I2C_MspInit+0xb4>)
 80023d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023d8:	4a18      	ldr	r2, [pc, #96]	@ (800243c <HAL_I2C_MspInit+0xb4>)
 80023da:	f043 0302 	orr.w	r3, r3, #2
 80023de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023e0:	4b16      	ldr	r3, [pc, #88]	@ (800243c <HAL_I2C_MspInit+0xb4>)
 80023e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023e4:	f003 0302 	and.w	r3, r3, #2
 80023e8:	60fb      	str	r3, [r7, #12]
 80023ea:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80023ec:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80023f0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80023f4:	2312      	movs	r3, #18
 80023f6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023fa:	2300      	movs	r3, #0
 80023fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002400:	2303      	movs	r3, #3
 8002402:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002406:	2304      	movs	r3, #4
 8002408:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800240c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002410:	4619      	mov	r1, r3
 8002412:	480b      	ldr	r0, [pc, #44]	@ (8002440 <HAL_I2C_MspInit+0xb8>)
 8002414:	f000 fd70 	bl	8002ef8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002418:	4b08      	ldr	r3, [pc, #32]	@ (800243c <HAL_I2C_MspInit+0xb4>)
 800241a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800241c:	4a07      	ldr	r2, [pc, #28]	@ (800243c <HAL_I2C_MspInit+0xb4>)
 800241e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002422:	6593      	str	r3, [r2, #88]	@ 0x58
 8002424:	4b05      	ldr	r3, [pc, #20]	@ (800243c <HAL_I2C_MspInit+0xb4>)
 8002426:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002428:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800242c:	60bb      	str	r3, [r7, #8]
 800242e:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8002430:	bf00      	nop
 8002432:	37b8      	adds	r7, #184	@ 0xb8
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}
 8002438:	40005800 	.word	0x40005800
 800243c:	40021000 	.word	0x40021000
 8002440:	48000400 	.word	0x48000400

08002444 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b082      	sub	sp, #8
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a0b      	ldr	r2, [pc, #44]	@ (8002480 <HAL_I2C_MspDeInit+0x3c>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d10f      	bne.n	8002476 <HAL_I2C_MspDeInit+0x32>
  {
    /* USER CODE BEGIN I2C2_MspDeInit 0 */

    /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8002456:	4b0b      	ldr	r3, [pc, #44]	@ (8002484 <HAL_I2C_MspDeInit+0x40>)
 8002458:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800245a:	4a0a      	ldr	r2, [pc, #40]	@ (8002484 <HAL_I2C_MspDeInit+0x40>)
 800245c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8002460:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8002462:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002466:	4808      	ldr	r0, [pc, #32]	@ (8002488 <HAL_I2C_MspDeInit+0x44>)
 8002468:	f000 fed8 	bl	800321c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 800246c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002470:	4805      	ldr	r0, [pc, #20]	@ (8002488 <HAL_I2C_MspDeInit+0x44>)
 8002472:	f000 fed3 	bl	800321c <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C2_MspDeInit 1 */

    /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8002476:	bf00      	nop
 8002478:	3708      	adds	r7, #8
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	40005800 	.word	0x40005800
 8002484:	40021000 	.word	0x40021000
 8002488:	48000400 	.word	0x48000400

0800248c <HAL_OSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b0aa      	sub	sp, #168	@ 0xa8
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002494:	f107 0314 	add.w	r3, r7, #20
 8002498:	2294      	movs	r2, #148	@ 0x94
 800249a:	2100      	movs	r1, #0
 800249c:	4618      	mov	r0, r3
 800249e:	f006 ff18 	bl	80092d2 <memset>
  if(hospi->Instance==OCTOSPI1)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	4a17      	ldr	r2, [pc, #92]	@ (8002504 <HAL_OSPI_MspInit+0x78>)
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d127      	bne.n	80024fc <HAL_OSPI_MspInit+0x70>

    /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 80024ac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80024b0:	617b      	str	r3, [r7, #20]
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 80024b2:	2300      	movs	r3, #0
 80024b4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80024b8:	f107 0314 	add.w	r3, r7, #20
 80024bc:	4618      	mov	r0, r3
 80024be:	f003 fa3d 	bl	800593c <HAL_RCCEx_PeriphCLKConfig>
 80024c2:	4603      	mov	r3, r0
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d001      	beq.n	80024cc <HAL_OSPI_MspInit+0x40>
    {
      Error_Handler();
 80024c8:	f7ff f8c0 	bl	800164c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 80024cc:	4b0e      	ldr	r3, [pc, #56]	@ (8002508 <HAL_OSPI_MspInit+0x7c>)
 80024ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024d0:	4a0d      	ldr	r2, [pc, #52]	@ (8002508 <HAL_OSPI_MspInit+0x7c>)
 80024d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80024d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80024d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002508 <HAL_OSPI_MspInit+0x7c>)
 80024da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024dc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024e0:	613b      	str	r3, [r7, #16]
 80024e2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 80024e4:	4b08      	ldr	r3, [pc, #32]	@ (8002508 <HAL_OSPI_MspInit+0x7c>)
 80024e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80024e8:	4a07      	ldr	r2, [pc, #28]	@ (8002508 <HAL_OSPI_MspInit+0x7c>)
 80024ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024ee:	6513      	str	r3, [r2, #80]	@ 0x50
 80024f0:	4b05      	ldr	r3, [pc, #20]	@ (8002508 <HAL_OSPI_MspInit+0x7c>)
 80024f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80024f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024f8:	60fb      	str	r3, [r7, #12]
 80024fa:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END OCTOSPI1_MspInit 1 */

  }

}
 80024fc:	bf00      	nop
 80024fe:	37a8      	adds	r7, #168	@ 0xa8
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}
 8002504:	a0001000 	.word	0xa0001000
 8002508:	40021000 	.word	0x40021000

0800250c <HAL_OSPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspDeInit(OSPI_HandleTypeDef* hospi)
{
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  if(hospi->Instance==OCTOSPI1)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a0a      	ldr	r2, [pc, #40]	@ (8002544 <HAL_OSPI_MspDeInit+0x38>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d10b      	bne.n	8002536 <HAL_OSPI_MspDeInit+0x2a>
  {
    /* USER CODE BEGIN OCTOSPI1_MspDeInit 0 */

    /* USER CODE END OCTOSPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_OSPIM_CLK_DISABLE();
 800251e:	4b0a      	ldr	r3, [pc, #40]	@ (8002548 <HAL_OSPI_MspDeInit+0x3c>)
 8002520:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002522:	4a09      	ldr	r2, [pc, #36]	@ (8002548 <HAL_OSPI_MspDeInit+0x3c>)
 8002524:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002528:	64d3      	str	r3, [r2, #76]	@ 0x4c
    __HAL_RCC_OSPI1_CLK_DISABLE();
 800252a:	4b07      	ldr	r3, [pc, #28]	@ (8002548 <HAL_OSPI_MspDeInit+0x3c>)
 800252c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800252e:	4a06      	ldr	r2, [pc, #24]	@ (8002548 <HAL_OSPI_MspDeInit+0x3c>)
 8002530:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002534:	6513      	str	r3, [r2, #80]	@ 0x50
    /* USER CODE BEGIN OCTOSPI1_MspDeInit 1 */

    /* USER CODE END OCTOSPI1_MspDeInit 1 */
  }

}
 8002536:	bf00      	nop
 8002538:	370c      	adds	r7, #12
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop
 8002544:	a0001000 	.word	0xa0001000
 8002548:	40021000 	.word	0x40021000

0800254c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b08a      	sub	sp, #40	@ 0x28
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002554:	f107 0314 	add.w	r3, r7, #20
 8002558:	2200      	movs	r2, #0
 800255a:	601a      	str	r2, [r3, #0]
 800255c:	605a      	str	r2, [r3, #4]
 800255e:	609a      	str	r2, [r3, #8]
 8002560:	60da      	str	r2, [r3, #12]
 8002562:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a17      	ldr	r2, [pc, #92]	@ (80025c8 <HAL_SPI_MspInit+0x7c>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d128      	bne.n	80025c0 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800256e:	4b17      	ldr	r3, [pc, #92]	@ (80025cc <HAL_SPI_MspInit+0x80>)
 8002570:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002572:	4a16      	ldr	r2, [pc, #88]	@ (80025cc <HAL_SPI_MspInit+0x80>)
 8002574:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002578:	6593      	str	r3, [r2, #88]	@ 0x58
 800257a:	4b14      	ldr	r3, [pc, #80]	@ (80025cc <HAL_SPI_MspInit+0x80>)
 800257c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800257e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002582:	613b      	str	r3, [r7, #16]
 8002584:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002586:	4b11      	ldr	r3, [pc, #68]	@ (80025cc <HAL_SPI_MspInit+0x80>)
 8002588:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800258a:	4a10      	ldr	r2, [pc, #64]	@ (80025cc <HAL_SPI_MspInit+0x80>)
 800258c:	f043 0304 	orr.w	r3, r3, #4
 8002590:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002592:	4b0e      	ldr	r3, [pc, #56]	@ (80025cc <HAL_SPI_MspInit+0x80>)
 8002594:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002596:	f003 0304 	and.w	r3, r3, #4
 800259a:	60fb      	str	r3, [r7, #12]
 800259c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800259e:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80025a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025a4:	2302      	movs	r3, #2
 80025a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a8:	2300      	movs	r3, #0
 80025aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025ac:	2303      	movs	r3, #3
 80025ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80025b0:	2306      	movs	r3, #6
 80025b2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025b4:	f107 0314 	add.w	r3, r7, #20
 80025b8:	4619      	mov	r1, r3
 80025ba:	4805      	ldr	r0, [pc, #20]	@ (80025d0 <HAL_SPI_MspInit+0x84>)
 80025bc:	f000 fc9c 	bl	8002ef8 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 80025c0:	bf00      	nop
 80025c2:	3728      	adds	r7, #40	@ 0x28
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	40003c00 	.word	0x40003c00
 80025cc:	40021000 	.word	0x40021000
 80025d0:	48000800 	.word	0x48000800

080025d4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b08a      	sub	sp, #40	@ 0x28
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025dc:	f107 0314 	add.w	r3, r7, #20
 80025e0:	2200      	movs	r2, #0
 80025e2:	601a      	str	r2, [r3, #0]
 80025e4:	605a      	str	r2, [r3, #4]
 80025e6:	609a      	str	r2, [r3, #8]
 80025e8:	60da      	str	r2, [r3, #12]
 80025ea:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025f4:	d132      	bne.n	800265c <HAL_TIM_Base_MspInit+0x88>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80025f6:	4b24      	ldr	r3, [pc, #144]	@ (8002688 <HAL_TIM_Base_MspInit+0xb4>)
 80025f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025fa:	4a23      	ldr	r2, [pc, #140]	@ (8002688 <HAL_TIM_Base_MspInit+0xb4>)
 80025fc:	f043 0301 	orr.w	r3, r3, #1
 8002600:	6593      	str	r3, [r2, #88]	@ 0x58
 8002602:	4b21      	ldr	r3, [pc, #132]	@ (8002688 <HAL_TIM_Base_MspInit+0xb4>)
 8002604:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002606:	f003 0301 	and.w	r3, r3, #1
 800260a:	613b      	str	r3, [r7, #16]
 800260c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800260e:	4b1e      	ldr	r3, [pc, #120]	@ (8002688 <HAL_TIM_Base_MspInit+0xb4>)
 8002610:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002612:	4a1d      	ldr	r2, [pc, #116]	@ (8002688 <HAL_TIM_Base_MspInit+0xb4>)
 8002614:	f043 0301 	orr.w	r3, r3, #1
 8002618:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800261a:	4b1b      	ldr	r3, [pc, #108]	@ (8002688 <HAL_TIM_Base_MspInit+0xb4>)
 800261c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800261e:	f003 0301 	and.w	r3, r3, #1
 8002622:	60fb      	str	r3, [r7, #12]
 8002624:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15 (JTDI)     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002626:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800262a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800262c:	2302      	movs	r3, #2
 800262e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002630:	2300      	movs	r3, #0
 8002632:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002634:	2300      	movs	r3, #0
 8002636:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002638:	2301      	movs	r3, #1
 800263a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800263c:	f107 0314 	add.w	r3, r7, #20
 8002640:	4619      	mov	r1, r3
 8002642:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002646:	f000 fc57 	bl	8002ef8 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800264a:	2200      	movs	r2, #0
 800264c:	2100      	movs	r1, #0
 800264e:	201c      	movs	r0, #28
 8002650:	f000 fc1b 	bl	8002e8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002654:	201c      	movs	r0, #28
 8002656:	f000 fc34 	bl	8002ec2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 800265a:	e010      	b.n	800267e <HAL_TIM_Base_MspInit+0xaa>
  else if(htim_base->Instance==TIM3)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a0a      	ldr	r2, [pc, #40]	@ (800268c <HAL_TIM_Base_MspInit+0xb8>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d10b      	bne.n	800267e <HAL_TIM_Base_MspInit+0xaa>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002666:	4b08      	ldr	r3, [pc, #32]	@ (8002688 <HAL_TIM_Base_MspInit+0xb4>)
 8002668:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800266a:	4a07      	ldr	r2, [pc, #28]	@ (8002688 <HAL_TIM_Base_MspInit+0xb4>)
 800266c:	f043 0302 	orr.w	r3, r3, #2
 8002670:	6593      	str	r3, [r2, #88]	@ 0x58
 8002672:	4b05      	ldr	r3, [pc, #20]	@ (8002688 <HAL_TIM_Base_MspInit+0xb4>)
 8002674:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002676:	f003 0302 	and.w	r3, r3, #2
 800267a:	60bb      	str	r3, [r7, #8]
 800267c:	68bb      	ldr	r3, [r7, #8]
}
 800267e:	bf00      	nop
 8002680:	3728      	adds	r7, #40	@ 0x28
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}
 8002686:	bf00      	nop
 8002688:	40021000 	.word	0x40021000
 800268c:	40000400 	.word	0x40000400

08002690 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b088      	sub	sp, #32
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002698:	f107 030c 	add.w	r3, r7, #12
 800269c:	2200      	movs	r2, #0
 800269e:	601a      	str	r2, [r3, #0]
 80026a0:	605a      	str	r2, [r3, #4]
 80026a2:	609a      	str	r2, [r3, #8]
 80026a4:	60da      	str	r2, [r3, #12]
 80026a6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a11      	ldr	r2, [pc, #68]	@ (80026f4 <HAL_TIM_MspPostInit+0x64>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d11b      	bne.n	80026ea <HAL_TIM_MspPostInit+0x5a>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026b2:	4b11      	ldr	r3, [pc, #68]	@ (80026f8 <HAL_TIM_MspPostInit+0x68>)
 80026b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026b6:	4a10      	ldr	r2, [pc, #64]	@ (80026f8 <HAL_TIM_MspPostInit+0x68>)
 80026b8:	f043 0302 	orr.w	r3, r3, #2
 80026bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026be:	4b0e      	ldr	r3, [pc, #56]	@ (80026f8 <HAL_TIM_MspPostInit+0x68>)
 80026c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026c2:	f003 0302 	and.w	r3, r3, #2
 80026c6:	60bb      	str	r3, [r7, #8]
 80026c8:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80026ca:	2301      	movs	r3, #1
 80026cc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ce:	2302      	movs	r3, #2
 80026d0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d2:	2300      	movs	r3, #0
 80026d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026d6:	2300      	movs	r3, #0
 80026d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80026da:	2302      	movs	r3, #2
 80026dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026de:	f107 030c 	add.w	r3, r7, #12
 80026e2:	4619      	mov	r1, r3
 80026e4:	4805      	ldr	r0, [pc, #20]	@ (80026fc <HAL_TIM_MspPostInit+0x6c>)
 80026e6:	f000 fc07 	bl	8002ef8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80026ea:	bf00      	nop
 80026ec:	3720      	adds	r7, #32
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	bf00      	nop
 80026f4:	40000400 	.word	0x40000400
 80026f8:	40021000 	.word	0x40021000
 80026fc:	48000400 	.word	0x48000400

08002700 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b0ae      	sub	sp, #184	@ 0xb8
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002708:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800270c:	2200      	movs	r2, #0
 800270e:	601a      	str	r2, [r3, #0]
 8002710:	605a      	str	r2, [r3, #4]
 8002712:	609a      	str	r2, [r3, #8]
 8002714:	60da      	str	r2, [r3, #12]
 8002716:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002718:	f107 0310 	add.w	r3, r7, #16
 800271c:	2294      	movs	r2, #148	@ 0x94
 800271e:	2100      	movs	r1, #0
 8002720:	4618      	mov	r0, r3
 8002722:	f006 fdd6 	bl	80092d2 <memset>
  if(huart->Instance==USART1)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a21      	ldr	r2, [pc, #132]	@ (80027b0 <HAL_UART_MspInit+0xb0>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d13a      	bne.n	80027a6 <HAL_UART_MspInit+0xa6>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002730:	2301      	movs	r3, #1
 8002732:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002734:	2300      	movs	r3, #0
 8002736:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002738:	f107 0310 	add.w	r3, r7, #16
 800273c:	4618      	mov	r0, r3
 800273e:	f003 f8fd 	bl	800593c <HAL_RCCEx_PeriphCLKConfig>
 8002742:	4603      	mov	r3, r0
 8002744:	2b00      	cmp	r3, #0
 8002746:	d001      	beq.n	800274c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002748:	f7fe ff80 	bl	800164c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800274c:	4b19      	ldr	r3, [pc, #100]	@ (80027b4 <HAL_UART_MspInit+0xb4>)
 800274e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002750:	4a18      	ldr	r2, [pc, #96]	@ (80027b4 <HAL_UART_MspInit+0xb4>)
 8002752:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002756:	6613      	str	r3, [r2, #96]	@ 0x60
 8002758:	4b16      	ldr	r3, [pc, #88]	@ (80027b4 <HAL_UART_MspInit+0xb4>)
 800275a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800275c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002760:	60fb      	str	r3, [r7, #12]
 8002762:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002764:	4b13      	ldr	r3, [pc, #76]	@ (80027b4 <HAL_UART_MspInit+0xb4>)
 8002766:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002768:	4a12      	ldr	r2, [pc, #72]	@ (80027b4 <HAL_UART_MspInit+0xb4>)
 800276a:	f043 0302 	orr.w	r3, r3, #2
 800276e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002770:	4b10      	ldr	r3, [pc, #64]	@ (80027b4 <HAL_UART_MspInit+0xb4>)
 8002772:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002774:	f003 0302 	and.w	r3, r3, #2
 8002778:	60bb      	str	r3, [r7, #8]
 800277a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800277c:	23c0      	movs	r3, #192	@ 0xc0
 800277e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002782:	2302      	movs	r3, #2
 8002784:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002788:	2300      	movs	r3, #0
 800278a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800278e:	2303      	movs	r3, #3
 8002790:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002794:	2307      	movs	r3, #7
 8002796:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800279a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800279e:	4619      	mov	r1, r3
 80027a0:	4805      	ldr	r0, [pc, #20]	@ (80027b8 <HAL_UART_MspInit+0xb8>)
 80027a2:	f000 fba9 	bl	8002ef8 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80027a6:	bf00      	nop
 80027a8:	37b8      	adds	r7, #184	@ 0xb8
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	40013800 	.word	0x40013800
 80027b4:	40021000 	.word	0x40021000
 80027b8:	48000400 	.word	0x48000400

080027bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80027bc:	b480      	push	{r7}
 80027be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80027c0:	bf00      	nop
 80027c2:	e7fd      	b.n	80027c0 <NMI_Handler+0x4>

080027c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80027c4:	b480      	push	{r7}
 80027c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80027c8:	bf00      	nop
 80027ca:	e7fd      	b.n	80027c8 <HardFault_Handler+0x4>

080027cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80027cc:	b480      	push	{r7}
 80027ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80027d0:	bf00      	nop
 80027d2:	e7fd      	b.n	80027d0 <MemManage_Handler+0x4>

080027d4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80027d4:	b480      	push	{r7}
 80027d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80027d8:	bf00      	nop
 80027da:	e7fd      	b.n	80027d8 <BusFault_Handler+0x4>

080027dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027dc:	b480      	push	{r7}
 80027de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80027e0:	bf00      	nop
 80027e2:	e7fd      	b.n	80027e0 <UsageFault_Handler+0x4>

080027e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80027e4:	b480      	push	{r7}
 80027e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80027e8:	bf00      	nop
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr

080027f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027f2:	b480      	push	{r7}
 80027f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027f6:	bf00      	nop
 80027f8:	46bd      	mov	sp, r7
 80027fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fe:	4770      	bx	lr

08002800 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002800:	b480      	push	{r7}
 8002802:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002804:	bf00      	nop
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr

0800280e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800280e:	b580      	push	{r7, lr}
 8002810:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002812:	f000 fa1b 	bl	8002c4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002816:	bf00      	nop
 8002818:	bd80      	pop	{r7, pc}
	...

0800281c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002820:	4802      	ldr	r0, [pc, #8]	@ (800282c <TIM2_IRQHandler+0x10>)
 8002822:	f004 faad 	bl	8006d80 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002826:	bf00      	nop
 8002828:	bd80      	pop	{r7, pc}
 800282a:	bf00      	nop
 800282c:	20000aa4 	.word	0x20000aa4

08002830 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002830:	b480      	push	{r7}
 8002832:	af00      	add	r7, sp, #0
  return 1;
 8002834:	2301      	movs	r3, #1
}
 8002836:	4618      	mov	r0, r3
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr

08002840 <_kill>:

int _kill(int pid, int sig)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b082      	sub	sp, #8
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
 8002848:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800284a:	f006 fe15 	bl	8009478 <__errno>
 800284e:	4603      	mov	r3, r0
 8002850:	2216      	movs	r2, #22
 8002852:	601a      	str	r2, [r3, #0]
  return -1;
 8002854:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002858:	4618      	mov	r0, r3
 800285a:	3708      	adds	r7, #8
 800285c:	46bd      	mov	sp, r7
 800285e:	bd80      	pop	{r7, pc}

08002860 <_exit>:

void _exit (int status)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b082      	sub	sp, #8
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002868:	f04f 31ff 	mov.w	r1, #4294967295
 800286c:	6878      	ldr	r0, [r7, #4]
 800286e:	f7ff ffe7 	bl	8002840 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002872:	bf00      	nop
 8002874:	e7fd      	b.n	8002872 <_exit+0x12>

08002876 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002876:	b580      	push	{r7, lr}
 8002878:	b086      	sub	sp, #24
 800287a:	af00      	add	r7, sp, #0
 800287c:	60f8      	str	r0, [r7, #12]
 800287e:	60b9      	str	r1, [r7, #8]
 8002880:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002882:	2300      	movs	r3, #0
 8002884:	617b      	str	r3, [r7, #20]
 8002886:	e00a      	b.n	800289e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002888:	f3af 8000 	nop.w
 800288c:	4601      	mov	r1, r0
 800288e:	68bb      	ldr	r3, [r7, #8]
 8002890:	1c5a      	adds	r2, r3, #1
 8002892:	60ba      	str	r2, [r7, #8]
 8002894:	b2ca      	uxtb	r2, r1
 8002896:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002898:	697b      	ldr	r3, [r7, #20]
 800289a:	3301      	adds	r3, #1
 800289c:	617b      	str	r3, [r7, #20]
 800289e:	697a      	ldr	r2, [r7, #20]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	429a      	cmp	r2, r3
 80028a4:	dbf0      	blt.n	8002888 <_read+0x12>
  }

  return len;
 80028a6:	687b      	ldr	r3, [r7, #4]
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	3718      	adds	r7, #24
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}

080028b0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b086      	sub	sp, #24
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	60f8      	str	r0, [r7, #12]
 80028b8:	60b9      	str	r1, [r7, #8]
 80028ba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028bc:	2300      	movs	r3, #0
 80028be:	617b      	str	r3, [r7, #20]
 80028c0:	e009      	b.n	80028d6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	1c5a      	adds	r2, r3, #1
 80028c6:	60ba      	str	r2, [r7, #8]
 80028c8:	781b      	ldrb	r3, [r3, #0]
 80028ca:	4618      	mov	r0, r3
 80028cc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	3301      	adds	r3, #1
 80028d4:	617b      	str	r3, [r7, #20]
 80028d6:	697a      	ldr	r2, [r7, #20]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	429a      	cmp	r2, r3
 80028dc:	dbf1      	blt.n	80028c2 <_write+0x12>
  }
  return len;
 80028de:	687b      	ldr	r3, [r7, #4]
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	3718      	adds	r7, #24
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}

080028e8 <_close>:

int _close(int file)
{
 80028e8:	b480      	push	{r7}
 80028ea:	b083      	sub	sp, #12
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80028f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	370c      	adds	r7, #12
 80028f8:	46bd      	mov	sp, r7
 80028fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fe:	4770      	bx	lr

08002900 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002900:	b480      	push	{r7}
 8002902:	b083      	sub	sp, #12
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
 8002908:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002910:	605a      	str	r2, [r3, #4]
  return 0;
 8002912:	2300      	movs	r3, #0
}
 8002914:	4618      	mov	r0, r3
 8002916:	370c      	adds	r7, #12
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr

08002920 <_isatty>:

int _isatty(int file)
{
 8002920:	b480      	push	{r7}
 8002922:	b083      	sub	sp, #12
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002928:	2301      	movs	r3, #1
}
 800292a:	4618      	mov	r0, r3
 800292c:	370c      	adds	r7, #12
 800292e:	46bd      	mov	sp, r7
 8002930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002934:	4770      	bx	lr

08002936 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002936:	b480      	push	{r7}
 8002938:	b085      	sub	sp, #20
 800293a:	af00      	add	r7, sp, #0
 800293c:	60f8      	str	r0, [r7, #12]
 800293e:	60b9      	str	r1, [r7, #8]
 8002940:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002942:	2300      	movs	r3, #0
}
 8002944:	4618      	mov	r0, r3
 8002946:	3714      	adds	r7, #20
 8002948:	46bd      	mov	sp, r7
 800294a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294e:	4770      	bx	lr

08002950 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b086      	sub	sp, #24
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002958:	4a14      	ldr	r2, [pc, #80]	@ (80029ac <_sbrk+0x5c>)
 800295a:	4b15      	ldr	r3, [pc, #84]	@ (80029b0 <_sbrk+0x60>)
 800295c:	1ad3      	subs	r3, r2, r3
 800295e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002964:	4b13      	ldr	r3, [pc, #76]	@ (80029b4 <_sbrk+0x64>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d102      	bne.n	8002972 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800296c:	4b11      	ldr	r3, [pc, #68]	@ (80029b4 <_sbrk+0x64>)
 800296e:	4a12      	ldr	r2, [pc, #72]	@ (80029b8 <_sbrk+0x68>)
 8002970:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002972:	4b10      	ldr	r3, [pc, #64]	@ (80029b4 <_sbrk+0x64>)
 8002974:	681a      	ldr	r2, [r3, #0]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	4413      	add	r3, r2
 800297a:	693a      	ldr	r2, [r7, #16]
 800297c:	429a      	cmp	r2, r3
 800297e:	d207      	bcs.n	8002990 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002980:	f006 fd7a 	bl	8009478 <__errno>
 8002984:	4603      	mov	r3, r0
 8002986:	220c      	movs	r2, #12
 8002988:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800298a:	f04f 33ff 	mov.w	r3, #4294967295
 800298e:	e009      	b.n	80029a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002990:	4b08      	ldr	r3, [pc, #32]	@ (80029b4 <_sbrk+0x64>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002996:	4b07      	ldr	r3, [pc, #28]	@ (80029b4 <_sbrk+0x64>)
 8002998:	681a      	ldr	r2, [r3, #0]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	4413      	add	r3, r2
 800299e:	4a05      	ldr	r2, [pc, #20]	@ (80029b4 <_sbrk+0x64>)
 80029a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80029a2:	68fb      	ldr	r3, [r7, #12]
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	3718      	adds	r7, #24
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}
 80029ac:	200a0000 	.word	0x200a0000
 80029b0:	00000400 	.word	0x00000400
 80029b4:	20000cc4 	.word	0x20000cc4
 80029b8:	20000e18 	.word	0x20000e18

080029bc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80029bc:	b480      	push	{r7}
 80029be:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80029c0:	4b06      	ldr	r3, [pc, #24]	@ (80029dc <SystemInit+0x20>)
 80029c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029c6:	4a05      	ldr	r2, [pc, #20]	@ (80029dc <SystemInit+0x20>)
 80029c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80029cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80029d0:	bf00      	nop
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr
 80029da:	bf00      	nop
 80029dc:	e000ed00 	.word	0xe000ed00

080029e0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80029e0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002a18 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80029e4:	f7ff ffea 	bl	80029bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80029e8:	480c      	ldr	r0, [pc, #48]	@ (8002a1c <LoopForever+0x6>)
  ldr r1, =_edata
 80029ea:	490d      	ldr	r1, [pc, #52]	@ (8002a20 <LoopForever+0xa>)
  ldr r2, =_sidata
 80029ec:	4a0d      	ldr	r2, [pc, #52]	@ (8002a24 <LoopForever+0xe>)
  movs r3, #0
 80029ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029f0:	e002      	b.n	80029f8 <LoopCopyDataInit>

080029f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029f6:	3304      	adds	r3, #4

080029f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80029f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80029fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80029fc:	d3f9      	bcc.n	80029f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80029fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002a28 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002a00:	4c0a      	ldr	r4, [pc, #40]	@ (8002a2c <LoopForever+0x16>)
  movs r3, #0
 8002a02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a04:	e001      	b.n	8002a0a <LoopFillZerobss>

08002a06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a08:	3204      	adds	r2, #4

08002a0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a0c:	d3fb      	bcc.n	8002a06 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002a0e:	f006 fd39 	bl	8009484 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002a12:	f7fe f9c1 	bl	8000d98 <main>

08002a16 <LoopForever>:

LoopForever:
    b LoopForever
 8002a16:	e7fe      	b.n	8002a16 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002a18:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002a1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a20:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8002a24:	0800a8f4 	.word	0x0800a8f4
  ldr r2, =_sbss
 8002a28:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8002a2c:	20000e18 	.word	0x20000e18

08002a30 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002a30:	e7fe      	b.n	8002a30 <ADC1_IRQHandler>

08002a32 <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 8002a32:	b580      	push	{r7, lr}
 8002a34:	b084      	sub	sp, #16
 8002a36:	af00      	add	r7, sp, #0
 8002a38:	4603      	mov	r3, r0
 8002a3a:	6039      	str	r1, [r7, #0]
 8002a3c:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8002a3e:	88fb      	ldrh	r3, [r7, #6]
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	2120      	movs	r1, #32
 8002a44:	4618      	mov	r0, r3
 8002a46:	f7fe ffd9 	bl	80019fc <SENSOR_IO_Read>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8002a4e:	7bfb      	ldrb	r3, [r7, #15]
 8002a50:	f023 0304 	bic.w	r3, r3, #4
 8002a54:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 8002a56:	7bfb      	ldrb	r3, [r7, #15]
 8002a58:	f043 0304 	orr.w	r3, r3, #4
 8002a5c:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8002a5e:	7bfb      	ldrb	r3, [r7, #15]
 8002a60:	f023 0303 	bic.w	r3, r3, #3
 8002a64:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 8002a66:	7bfb      	ldrb	r3, [r7, #15]
 8002a68:	f043 0301 	orr.w	r3, r3, #1
 8002a6c:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8002a6e:	7bfb      	ldrb	r3, [r7, #15]
 8002a70:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002a74:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8002a76:	88fb      	ldrh	r3, [r7, #6]
 8002a78:	b2db      	uxtb	r3, r3
 8002a7a:	7bfa      	ldrb	r2, [r7, #15]
 8002a7c:	2120      	movs	r1, #32
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f7fe ffa2 	bl	80019c8 <SENSOR_IO_Write>
}
 8002a84:	bf00      	nop
 8002a86:	3710      	adds	r7, #16
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}

08002a8c <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b088      	sub	sp, #32
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	4603      	mov	r3, r0
 8002a94:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 8002a96:	88fb      	ldrh	r3, [r7, #6]
 8002a98:	b2d8      	uxtb	r0, r3
 8002a9a:	f107 0208 	add.w	r2, r7, #8
 8002a9e:	2302      	movs	r3, #2
 8002aa0:	21b2      	movs	r1, #178	@ 0xb2
 8002aa2:	f7fe ffc9 	bl	8001a38 <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 8002aa6:	88fb      	ldrh	r3, [r7, #6]
 8002aa8:	b2db      	uxtb	r3, r3
 8002aaa:	2135      	movs	r1, #53	@ 0x35
 8002aac:	4618      	mov	r0, r3
 8002aae:	f7fe ffa5 	bl	80019fc <SENSOR_IO_Read>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8002ab6:	7ffb      	ldrb	r3, [r7, #31]
 8002ab8:	b21b      	sxth	r3, r3
 8002aba:	021b      	lsls	r3, r3, #8
 8002abc:	b21b      	sxth	r3, r3
 8002abe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ac2:	b21a      	sxth	r2, r3
 8002ac4:	7a3b      	ldrb	r3, [r7, #8]
 8002ac6:	b21b      	sxth	r3, r3
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8002acc:	7ffb      	ldrb	r3, [r7, #31]
 8002ace:	b21b      	sxth	r3, r3
 8002ad0:	019b      	lsls	r3, r3, #6
 8002ad2:	b21b      	sxth	r3, r3
 8002ad4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ad8:	b21a      	sxth	r2, r3
 8002ada:	7a7b      	ldrb	r3, [r7, #9]
 8002adc:	b21b      	sxth	r3, r3
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 8002ae2:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8002ae6:	10db      	asrs	r3, r3, #3
 8002ae8:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 8002aea:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002aee:	10db      	asrs	r3, r3, #3
 8002af0:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 8002af2:	88fb      	ldrh	r3, [r7, #6]
 8002af4:	b2d8      	uxtb	r0, r3
 8002af6:	f107 0208 	add.w	r2, r7, #8
 8002afa:	2304      	movs	r3, #4
 8002afc:	21bc      	movs	r1, #188	@ 0xbc
 8002afe:	f7fe ff9b 	bl	8001a38 <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8002b02:	7a7b      	ldrb	r3, [r7, #9]
 8002b04:	b21b      	sxth	r3, r3
 8002b06:	021b      	lsls	r3, r3, #8
 8002b08:	b21a      	sxth	r2, r3
 8002b0a:	7a3b      	ldrb	r3, [r7, #8]
 8002b0c:	b21b      	sxth	r3, r3
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 8002b12:	7afb      	ldrb	r3, [r7, #11]
 8002b14:	b21b      	sxth	r3, r3
 8002b16:	021b      	lsls	r3, r3, #8
 8002b18:	b21a      	sxth	r2, r3
 8002b1a:	7abb      	ldrb	r3, [r7, #10]
 8002b1c:	b21b      	sxth	r3, r3
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 8002b22:	88fb      	ldrh	r3, [r7, #6]
 8002b24:	b2d8      	uxtb	r0, r3
 8002b26:	f107 0208 	add.w	r2, r7, #8
 8002b2a:	2302      	movs	r3, #2
 8002b2c:	21aa      	movs	r1, #170	@ 0xaa
 8002b2e:	f7fe ff83 	bl	8001a38 <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8002b32:	7a7b      	ldrb	r3, [r7, #9]
 8002b34:	b21b      	sxth	r3, r3
 8002b36:	021b      	lsls	r3, r3, #8
 8002b38:	b21a      	sxth	r2, r3
 8002b3a:	7a3b      	ldrb	r3, [r7, #8]
 8002b3c:	b21b      	sxth	r3, r3
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 8002b42:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8002b46:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002b4a:	1ad3      	subs	r3, r2, r3
 8002b4c:	ee07 3a90 	vmov	s15, r3
 8002b50:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b54:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002b58:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8002b5c:	1ad3      	subs	r3, r2, r3
 8002b5e:	ee07 3a90 	vmov	s15, r3
 8002b62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b66:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002b6a:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8002b6e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002b72:	1ad3      	subs	r3, r2, r3
 8002b74:	ee07 3a90 	vmov	s15, r3
 8002b78:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b7c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b80:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8002b84:	ee07 3a90 	vmov	s15, r3
 8002b88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b90:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	ee07 3a90 	vmov	s15, r3
}
 8002b9a:	eeb0 0a67 	vmov.f32	s0, s15
 8002b9e:	3720      	adds	r7, #32
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bd80      	pop	{r7, pc}

08002ba4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b082      	sub	sp, #8
 8002ba8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002baa:	2300      	movs	r3, #0
 8002bac:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002bae:	2003      	movs	r0, #3
 8002bb0:	f000 f960 	bl	8002e74 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002bb4:	2000      	movs	r0, #0
 8002bb6:	f000 f80d 	bl	8002bd4 <HAL_InitTick>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d002      	beq.n	8002bc6 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	71fb      	strb	r3, [r7, #7]
 8002bc4:	e001      	b.n	8002bca <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002bc6:	f7ff fbbb 	bl	8002340 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002bca:	79fb      	ldrb	r3, [r7, #7]
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	3708      	adds	r7, #8
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}

08002bd4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b084      	sub	sp, #16
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002be0:	4b17      	ldr	r3, [pc, #92]	@ (8002c40 <HAL_InitTick+0x6c>)
 8002be2:	781b      	ldrb	r3, [r3, #0]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d023      	beq.n	8002c30 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002be8:	4b16      	ldr	r3, [pc, #88]	@ (8002c44 <HAL_InitTick+0x70>)
 8002bea:	681a      	ldr	r2, [r3, #0]
 8002bec:	4b14      	ldr	r3, [pc, #80]	@ (8002c40 <HAL_InitTick+0x6c>)
 8002bee:	781b      	ldrb	r3, [r3, #0]
 8002bf0:	4619      	mov	r1, r3
 8002bf2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002bf6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002bfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f000 f96d 	bl	8002ede <HAL_SYSTICK_Config>
 8002c04:	4603      	mov	r3, r0
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d10f      	bne.n	8002c2a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2b0f      	cmp	r3, #15
 8002c0e:	d809      	bhi.n	8002c24 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c10:	2200      	movs	r2, #0
 8002c12:	6879      	ldr	r1, [r7, #4]
 8002c14:	f04f 30ff 	mov.w	r0, #4294967295
 8002c18:	f000 f937 	bl	8002e8a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002c1c:	4a0a      	ldr	r2, [pc, #40]	@ (8002c48 <HAL_InitTick+0x74>)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6013      	str	r3, [r2, #0]
 8002c22:	e007      	b.n	8002c34 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	73fb      	strb	r3, [r7, #15]
 8002c28:	e004      	b.n	8002c34 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	73fb      	strb	r3, [r7, #15]
 8002c2e:	e001      	b.n	8002c34 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002c34:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	3710      	adds	r7, #16
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}
 8002c3e:	bf00      	nop
 8002c40:	20000020 	.word	0x20000020
 8002c44:	20000008 	.word	0x20000008
 8002c48:	2000001c 	.word	0x2000001c

08002c4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002c50:	4b06      	ldr	r3, [pc, #24]	@ (8002c6c <HAL_IncTick+0x20>)
 8002c52:	781b      	ldrb	r3, [r3, #0]
 8002c54:	461a      	mov	r2, r3
 8002c56:	4b06      	ldr	r3, [pc, #24]	@ (8002c70 <HAL_IncTick+0x24>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4413      	add	r3, r2
 8002c5c:	4a04      	ldr	r2, [pc, #16]	@ (8002c70 <HAL_IncTick+0x24>)
 8002c5e:	6013      	str	r3, [r2, #0]
}
 8002c60:	bf00      	nop
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr
 8002c6a:	bf00      	nop
 8002c6c:	20000020 	.word	0x20000020
 8002c70:	20000cc8 	.word	0x20000cc8

08002c74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c74:	b480      	push	{r7}
 8002c76:	af00      	add	r7, sp, #0
  return uwTick;
 8002c78:	4b03      	ldr	r3, [pc, #12]	@ (8002c88 <HAL_GetTick+0x14>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c84:	4770      	bx	lr
 8002c86:	bf00      	nop
 8002c88:	20000cc8 	.word	0x20000cc8

08002c8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b084      	sub	sp, #16
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c94:	f7ff ffee 	bl	8002c74 <HAL_GetTick>
 8002c98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ca4:	d005      	beq.n	8002cb2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002ca6:	4b0a      	ldr	r3, [pc, #40]	@ (8002cd0 <HAL_Delay+0x44>)
 8002ca8:	781b      	ldrb	r3, [r3, #0]
 8002caa:	461a      	mov	r2, r3
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	4413      	add	r3, r2
 8002cb0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002cb2:	bf00      	nop
 8002cb4:	f7ff ffde 	bl	8002c74 <HAL_GetTick>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	68fa      	ldr	r2, [r7, #12]
 8002cc0:	429a      	cmp	r2, r3
 8002cc2:	d8f7      	bhi.n	8002cb4 <HAL_Delay+0x28>
  {
  }
}
 8002cc4:	bf00      	nop
 8002cc6:	bf00      	nop
 8002cc8:	3710      	adds	r7, #16
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	20000020 	.word	0x20000020

08002cd4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b085      	sub	sp, #20
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	f003 0307 	and.w	r3, r3, #7
 8002ce2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ce4:	4b0c      	ldr	r3, [pc, #48]	@ (8002d18 <__NVIC_SetPriorityGrouping+0x44>)
 8002ce6:	68db      	ldr	r3, [r3, #12]
 8002ce8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002cea:	68ba      	ldr	r2, [r7, #8]
 8002cec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002cfc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002d00:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d06:	4a04      	ldr	r2, [pc, #16]	@ (8002d18 <__NVIC_SetPriorityGrouping+0x44>)
 8002d08:	68bb      	ldr	r3, [r7, #8]
 8002d0a:	60d3      	str	r3, [r2, #12]
}
 8002d0c:	bf00      	nop
 8002d0e:	3714      	adds	r7, #20
 8002d10:	46bd      	mov	sp, r7
 8002d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d16:	4770      	bx	lr
 8002d18:	e000ed00 	.word	0xe000ed00

08002d1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d20:	4b04      	ldr	r3, [pc, #16]	@ (8002d34 <__NVIC_GetPriorityGrouping+0x18>)
 8002d22:	68db      	ldr	r3, [r3, #12]
 8002d24:	0a1b      	lsrs	r3, r3, #8
 8002d26:	f003 0307 	and.w	r3, r3, #7
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d32:	4770      	bx	lr
 8002d34:	e000ed00 	.word	0xe000ed00

08002d38 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b083      	sub	sp, #12
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	4603      	mov	r3, r0
 8002d40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	db0b      	blt.n	8002d62 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d4a:	79fb      	ldrb	r3, [r7, #7]
 8002d4c:	f003 021f 	and.w	r2, r3, #31
 8002d50:	4907      	ldr	r1, [pc, #28]	@ (8002d70 <__NVIC_EnableIRQ+0x38>)
 8002d52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d56:	095b      	lsrs	r3, r3, #5
 8002d58:	2001      	movs	r0, #1
 8002d5a:	fa00 f202 	lsl.w	r2, r0, r2
 8002d5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002d62:	bf00      	nop
 8002d64:	370c      	adds	r7, #12
 8002d66:	46bd      	mov	sp, r7
 8002d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6c:	4770      	bx	lr
 8002d6e:	bf00      	nop
 8002d70:	e000e100 	.word	0xe000e100

08002d74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d74:	b480      	push	{r7}
 8002d76:	b083      	sub	sp, #12
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	6039      	str	r1, [r7, #0]
 8002d7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	db0a      	blt.n	8002d9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	b2da      	uxtb	r2, r3
 8002d8c:	490c      	ldr	r1, [pc, #48]	@ (8002dc0 <__NVIC_SetPriority+0x4c>)
 8002d8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d92:	0112      	lsls	r2, r2, #4
 8002d94:	b2d2      	uxtb	r2, r2
 8002d96:	440b      	add	r3, r1
 8002d98:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d9c:	e00a      	b.n	8002db4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	b2da      	uxtb	r2, r3
 8002da2:	4908      	ldr	r1, [pc, #32]	@ (8002dc4 <__NVIC_SetPriority+0x50>)
 8002da4:	79fb      	ldrb	r3, [r7, #7]
 8002da6:	f003 030f 	and.w	r3, r3, #15
 8002daa:	3b04      	subs	r3, #4
 8002dac:	0112      	lsls	r2, r2, #4
 8002dae:	b2d2      	uxtb	r2, r2
 8002db0:	440b      	add	r3, r1
 8002db2:	761a      	strb	r2, [r3, #24]
}
 8002db4:	bf00      	nop
 8002db6:	370c      	adds	r7, #12
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr
 8002dc0:	e000e100 	.word	0xe000e100
 8002dc4:	e000ed00 	.word	0xe000ed00

08002dc8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b089      	sub	sp, #36	@ 0x24
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	60f8      	str	r0, [r7, #12]
 8002dd0:	60b9      	str	r1, [r7, #8]
 8002dd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	f003 0307 	and.w	r3, r3, #7
 8002dda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ddc:	69fb      	ldr	r3, [r7, #28]
 8002dde:	f1c3 0307 	rsb	r3, r3, #7
 8002de2:	2b04      	cmp	r3, #4
 8002de4:	bf28      	it	cs
 8002de6:	2304      	movcs	r3, #4
 8002de8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	3304      	adds	r3, #4
 8002dee:	2b06      	cmp	r3, #6
 8002df0:	d902      	bls.n	8002df8 <NVIC_EncodePriority+0x30>
 8002df2:	69fb      	ldr	r3, [r7, #28]
 8002df4:	3b03      	subs	r3, #3
 8002df6:	e000      	b.n	8002dfa <NVIC_EncodePriority+0x32>
 8002df8:	2300      	movs	r3, #0
 8002dfa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dfc:	f04f 32ff 	mov.w	r2, #4294967295
 8002e00:	69bb      	ldr	r3, [r7, #24]
 8002e02:	fa02 f303 	lsl.w	r3, r2, r3
 8002e06:	43da      	mvns	r2, r3
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	401a      	ands	r2, r3
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e10:	f04f 31ff 	mov.w	r1, #4294967295
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	fa01 f303 	lsl.w	r3, r1, r3
 8002e1a:	43d9      	mvns	r1, r3
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e20:	4313      	orrs	r3, r2
         );
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	3724      	adds	r7, #36	@ 0x24
 8002e26:	46bd      	mov	sp, r7
 8002e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2c:	4770      	bx	lr
	...

08002e30 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b082      	sub	sp, #8
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	3b01      	subs	r3, #1
 8002e3c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e40:	d301      	bcc.n	8002e46 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e42:	2301      	movs	r3, #1
 8002e44:	e00f      	b.n	8002e66 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e46:	4a0a      	ldr	r2, [pc, #40]	@ (8002e70 <SysTick_Config+0x40>)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	3b01      	subs	r3, #1
 8002e4c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e4e:	210f      	movs	r1, #15
 8002e50:	f04f 30ff 	mov.w	r0, #4294967295
 8002e54:	f7ff ff8e 	bl	8002d74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e58:	4b05      	ldr	r3, [pc, #20]	@ (8002e70 <SysTick_Config+0x40>)
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e5e:	4b04      	ldr	r3, [pc, #16]	@ (8002e70 <SysTick_Config+0x40>)
 8002e60:	2207      	movs	r2, #7
 8002e62:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e64:	2300      	movs	r3, #0
}
 8002e66:	4618      	mov	r0, r3
 8002e68:	3708      	adds	r7, #8
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	e000e010 	.word	0xe000e010

08002e74 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b082      	sub	sp, #8
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e7c:	6878      	ldr	r0, [r7, #4]
 8002e7e:	f7ff ff29 	bl	8002cd4 <__NVIC_SetPriorityGrouping>
}
 8002e82:	bf00      	nop
 8002e84:	3708      	adds	r7, #8
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}

08002e8a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e8a:	b580      	push	{r7, lr}
 8002e8c:	b086      	sub	sp, #24
 8002e8e:	af00      	add	r7, sp, #0
 8002e90:	4603      	mov	r3, r0
 8002e92:	60b9      	str	r1, [r7, #8]
 8002e94:	607a      	str	r2, [r7, #4]
 8002e96:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002e9c:	f7ff ff3e 	bl	8002d1c <__NVIC_GetPriorityGrouping>
 8002ea0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ea2:	687a      	ldr	r2, [r7, #4]
 8002ea4:	68b9      	ldr	r1, [r7, #8]
 8002ea6:	6978      	ldr	r0, [r7, #20]
 8002ea8:	f7ff ff8e 	bl	8002dc8 <NVIC_EncodePriority>
 8002eac:	4602      	mov	r2, r0
 8002eae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002eb2:	4611      	mov	r1, r2
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f7ff ff5d 	bl	8002d74 <__NVIC_SetPriority>
}
 8002eba:	bf00      	nop
 8002ebc:	3718      	adds	r7, #24
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}

08002ec2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ec2:	b580      	push	{r7, lr}
 8002ec4:	b082      	sub	sp, #8
 8002ec6:	af00      	add	r7, sp, #0
 8002ec8:	4603      	mov	r3, r0
 8002eca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ecc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f7ff ff31 	bl	8002d38 <__NVIC_EnableIRQ>
}
 8002ed6:	bf00      	nop
 8002ed8:	3708      	adds	r7, #8
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}

08002ede <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ede:	b580      	push	{r7, lr}
 8002ee0:	b082      	sub	sp, #8
 8002ee2:	af00      	add	r7, sp, #0
 8002ee4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ee6:	6878      	ldr	r0, [r7, #4]
 8002ee8:	f7ff ffa2 	bl	8002e30 <SysTick_Config>
 8002eec:	4603      	mov	r3, r0
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3708      	adds	r7, #8
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
	...

08002ef8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b087      	sub	sp, #28
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
 8002f00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002f02:	2300      	movs	r3, #0
 8002f04:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f06:	e166      	b.n	80031d6 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	2101      	movs	r1, #1
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	fa01 f303 	lsl.w	r3, r1, r3
 8002f14:	4013      	ands	r3, r2
 8002f16:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	f000 8158 	beq.w	80031d0 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	f003 0303 	and.w	r3, r3, #3
 8002f28:	2b01      	cmp	r3, #1
 8002f2a:	d005      	beq.n	8002f38 <HAL_GPIO_Init+0x40>
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	f003 0303 	and.w	r3, r3, #3
 8002f34:	2b02      	cmp	r3, #2
 8002f36:	d130      	bne.n	8002f9a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	689b      	ldr	r3, [r3, #8]
 8002f3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002f3e:	697b      	ldr	r3, [r7, #20]
 8002f40:	005b      	lsls	r3, r3, #1
 8002f42:	2203      	movs	r2, #3
 8002f44:	fa02 f303 	lsl.w	r3, r2, r3
 8002f48:	43db      	mvns	r3, r3
 8002f4a:	693a      	ldr	r2, [r7, #16]
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	68da      	ldr	r2, [r3, #12]
 8002f54:	697b      	ldr	r3, [r7, #20]
 8002f56:	005b      	lsls	r3, r3, #1
 8002f58:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5c:	693a      	ldr	r2, [r7, #16]
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	693a      	ldr	r2, [r7, #16]
 8002f66:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002f6e:	2201      	movs	r2, #1
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	fa02 f303 	lsl.w	r3, r2, r3
 8002f76:	43db      	mvns	r3, r3
 8002f78:	693a      	ldr	r2, [r7, #16]
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	091b      	lsrs	r3, r3, #4
 8002f84:	f003 0201 	and.w	r2, r3, #1
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8e:	693a      	ldr	r2, [r7, #16]
 8002f90:	4313      	orrs	r3, r2
 8002f92:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	693a      	ldr	r2, [r7, #16]
 8002f98:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	f003 0303 	and.w	r3, r3, #3
 8002fa2:	2b03      	cmp	r3, #3
 8002fa4:	d017      	beq.n	8002fd6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	68db      	ldr	r3, [r3, #12]
 8002faa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	005b      	lsls	r3, r3, #1
 8002fb0:	2203      	movs	r2, #3
 8002fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb6:	43db      	mvns	r3, r3
 8002fb8:	693a      	ldr	r2, [r7, #16]
 8002fba:	4013      	ands	r3, r2
 8002fbc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	689a      	ldr	r2, [r3, #8]
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	005b      	lsls	r3, r3, #1
 8002fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fca:	693a      	ldr	r2, [r7, #16]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	693a      	ldr	r2, [r7, #16]
 8002fd4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	f003 0303 	and.w	r3, r3, #3
 8002fde:	2b02      	cmp	r3, #2
 8002fe0:	d123      	bne.n	800302a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002fe2:	697b      	ldr	r3, [r7, #20]
 8002fe4:	08da      	lsrs	r2, r3, #3
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	3208      	adds	r2, #8
 8002fea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002ff0:	697b      	ldr	r3, [r7, #20]
 8002ff2:	f003 0307 	and.w	r3, r3, #7
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	220f      	movs	r2, #15
 8002ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffe:	43db      	mvns	r3, r3
 8003000:	693a      	ldr	r2, [r7, #16]
 8003002:	4013      	ands	r3, r2
 8003004:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	691a      	ldr	r2, [r3, #16]
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	f003 0307 	and.w	r3, r3, #7
 8003010:	009b      	lsls	r3, r3, #2
 8003012:	fa02 f303 	lsl.w	r3, r2, r3
 8003016:	693a      	ldr	r2, [r7, #16]
 8003018:	4313      	orrs	r3, r2
 800301a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	08da      	lsrs	r2, r3, #3
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	3208      	adds	r2, #8
 8003024:	6939      	ldr	r1, [r7, #16]
 8003026:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	005b      	lsls	r3, r3, #1
 8003034:	2203      	movs	r2, #3
 8003036:	fa02 f303 	lsl.w	r3, r2, r3
 800303a:	43db      	mvns	r3, r3
 800303c:	693a      	ldr	r2, [r7, #16]
 800303e:	4013      	ands	r3, r2
 8003040:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	f003 0203 	and.w	r2, r3, #3
 800304a:	697b      	ldr	r3, [r7, #20]
 800304c:	005b      	lsls	r3, r3, #1
 800304e:	fa02 f303 	lsl.w	r3, r2, r3
 8003052:	693a      	ldr	r2, [r7, #16]
 8003054:	4313      	orrs	r3, r2
 8003056:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	693a      	ldr	r2, [r7, #16]
 800305c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003066:	2b00      	cmp	r3, #0
 8003068:	f000 80b2 	beq.w	80031d0 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800306c:	4b61      	ldr	r3, [pc, #388]	@ (80031f4 <HAL_GPIO_Init+0x2fc>)
 800306e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003070:	4a60      	ldr	r2, [pc, #384]	@ (80031f4 <HAL_GPIO_Init+0x2fc>)
 8003072:	f043 0301 	orr.w	r3, r3, #1
 8003076:	6613      	str	r3, [r2, #96]	@ 0x60
 8003078:	4b5e      	ldr	r3, [pc, #376]	@ (80031f4 <HAL_GPIO_Init+0x2fc>)
 800307a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800307c:	f003 0301 	and.w	r3, r3, #1
 8003080:	60bb      	str	r3, [r7, #8]
 8003082:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003084:	4a5c      	ldr	r2, [pc, #368]	@ (80031f8 <HAL_GPIO_Init+0x300>)
 8003086:	697b      	ldr	r3, [r7, #20]
 8003088:	089b      	lsrs	r3, r3, #2
 800308a:	3302      	adds	r3, #2
 800308c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003090:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003092:	697b      	ldr	r3, [r7, #20]
 8003094:	f003 0303 	and.w	r3, r3, #3
 8003098:	009b      	lsls	r3, r3, #2
 800309a:	220f      	movs	r2, #15
 800309c:	fa02 f303 	lsl.w	r3, r2, r3
 80030a0:	43db      	mvns	r3, r3
 80030a2:	693a      	ldr	r2, [r7, #16]
 80030a4:	4013      	ands	r3, r2
 80030a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80030ae:	d02b      	beq.n	8003108 <HAL_GPIO_Init+0x210>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	4a52      	ldr	r2, [pc, #328]	@ (80031fc <HAL_GPIO_Init+0x304>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d025      	beq.n	8003104 <HAL_GPIO_Init+0x20c>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	4a51      	ldr	r2, [pc, #324]	@ (8003200 <HAL_GPIO_Init+0x308>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d01f      	beq.n	8003100 <HAL_GPIO_Init+0x208>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	4a50      	ldr	r2, [pc, #320]	@ (8003204 <HAL_GPIO_Init+0x30c>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d019      	beq.n	80030fc <HAL_GPIO_Init+0x204>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	4a4f      	ldr	r2, [pc, #316]	@ (8003208 <HAL_GPIO_Init+0x310>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d013      	beq.n	80030f8 <HAL_GPIO_Init+0x200>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	4a4e      	ldr	r2, [pc, #312]	@ (800320c <HAL_GPIO_Init+0x314>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d00d      	beq.n	80030f4 <HAL_GPIO_Init+0x1fc>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	4a4d      	ldr	r2, [pc, #308]	@ (8003210 <HAL_GPIO_Init+0x318>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d007      	beq.n	80030f0 <HAL_GPIO_Init+0x1f8>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	4a4c      	ldr	r2, [pc, #304]	@ (8003214 <HAL_GPIO_Init+0x31c>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d101      	bne.n	80030ec <HAL_GPIO_Init+0x1f4>
 80030e8:	2307      	movs	r3, #7
 80030ea:	e00e      	b.n	800310a <HAL_GPIO_Init+0x212>
 80030ec:	2308      	movs	r3, #8
 80030ee:	e00c      	b.n	800310a <HAL_GPIO_Init+0x212>
 80030f0:	2306      	movs	r3, #6
 80030f2:	e00a      	b.n	800310a <HAL_GPIO_Init+0x212>
 80030f4:	2305      	movs	r3, #5
 80030f6:	e008      	b.n	800310a <HAL_GPIO_Init+0x212>
 80030f8:	2304      	movs	r3, #4
 80030fa:	e006      	b.n	800310a <HAL_GPIO_Init+0x212>
 80030fc:	2303      	movs	r3, #3
 80030fe:	e004      	b.n	800310a <HAL_GPIO_Init+0x212>
 8003100:	2302      	movs	r3, #2
 8003102:	e002      	b.n	800310a <HAL_GPIO_Init+0x212>
 8003104:	2301      	movs	r3, #1
 8003106:	e000      	b.n	800310a <HAL_GPIO_Init+0x212>
 8003108:	2300      	movs	r3, #0
 800310a:	697a      	ldr	r2, [r7, #20]
 800310c:	f002 0203 	and.w	r2, r2, #3
 8003110:	0092      	lsls	r2, r2, #2
 8003112:	4093      	lsls	r3, r2
 8003114:	693a      	ldr	r2, [r7, #16]
 8003116:	4313      	orrs	r3, r2
 8003118:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800311a:	4937      	ldr	r1, [pc, #220]	@ (80031f8 <HAL_GPIO_Init+0x300>)
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	089b      	lsrs	r3, r3, #2
 8003120:	3302      	adds	r3, #2
 8003122:	693a      	ldr	r2, [r7, #16]
 8003124:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003128:	4b3b      	ldr	r3, [pc, #236]	@ (8003218 <HAL_GPIO_Init+0x320>)
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	43db      	mvns	r3, r3
 8003132:	693a      	ldr	r2, [r7, #16]
 8003134:	4013      	ands	r3, r2
 8003136:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003140:	2b00      	cmp	r3, #0
 8003142:	d003      	beq.n	800314c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003144:	693a      	ldr	r2, [r7, #16]
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	4313      	orrs	r3, r2
 800314a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800314c:	4a32      	ldr	r2, [pc, #200]	@ (8003218 <HAL_GPIO_Init+0x320>)
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003152:	4b31      	ldr	r3, [pc, #196]	@ (8003218 <HAL_GPIO_Init+0x320>)
 8003154:	68db      	ldr	r3, [r3, #12]
 8003156:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	43db      	mvns	r3, r3
 800315c:	693a      	ldr	r2, [r7, #16]
 800315e:	4013      	ands	r3, r2
 8003160:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800316a:	2b00      	cmp	r3, #0
 800316c:	d003      	beq.n	8003176 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800316e:	693a      	ldr	r2, [r7, #16]
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	4313      	orrs	r3, r2
 8003174:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003176:	4a28      	ldr	r2, [pc, #160]	@ (8003218 <HAL_GPIO_Init+0x320>)
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800317c:	4b26      	ldr	r3, [pc, #152]	@ (8003218 <HAL_GPIO_Init+0x320>)
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	43db      	mvns	r3, r3
 8003186:	693a      	ldr	r2, [r7, #16]
 8003188:	4013      	ands	r3, r2
 800318a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003194:	2b00      	cmp	r3, #0
 8003196:	d003      	beq.n	80031a0 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003198:	693a      	ldr	r2, [r7, #16]
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	4313      	orrs	r3, r2
 800319e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80031a0:	4a1d      	ldr	r2, [pc, #116]	@ (8003218 <HAL_GPIO_Init+0x320>)
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80031a6:	4b1c      	ldr	r3, [pc, #112]	@ (8003218 <HAL_GPIO_Init+0x320>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	43db      	mvns	r3, r3
 80031b0:	693a      	ldr	r2, [r7, #16]
 80031b2:	4013      	ands	r3, r2
 80031b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d003      	beq.n	80031ca <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80031c2:	693a      	ldr	r2, [r7, #16]
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	4313      	orrs	r3, r2
 80031c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80031ca:	4a13      	ldr	r2, [pc, #76]	@ (8003218 <HAL_GPIO_Init+0x320>)
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	3301      	adds	r3, #1
 80031d4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	fa22 f303 	lsr.w	r3, r2, r3
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	f47f ae91 	bne.w	8002f08 <HAL_GPIO_Init+0x10>
  }
}
 80031e6:	bf00      	nop
 80031e8:	bf00      	nop
 80031ea:	371c      	adds	r7, #28
 80031ec:	46bd      	mov	sp, r7
 80031ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f2:	4770      	bx	lr
 80031f4:	40021000 	.word	0x40021000
 80031f8:	40010000 	.word	0x40010000
 80031fc:	48000400 	.word	0x48000400
 8003200:	48000800 	.word	0x48000800
 8003204:	48000c00 	.word	0x48000c00
 8003208:	48001000 	.word	0x48001000
 800320c:	48001400 	.word	0x48001400
 8003210:	48001800 	.word	0x48001800
 8003214:	48001c00 	.word	0x48001c00
 8003218:	40010400 	.word	0x40010400

0800321c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800321c:	b480      	push	{r7}
 800321e:	b087      	sub	sp, #28
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
 8003224:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003226:	2300      	movs	r3, #0
 8003228:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800322a:	e0c9      	b.n	80033c0 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800322c:	2201      	movs	r2, #1
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	fa02 f303 	lsl.w	r3, r2, r3
 8003234:	683a      	ldr	r2, [r7, #0]
 8003236:	4013      	ands	r3, r2
 8003238:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	2b00      	cmp	r3, #0
 800323e:	f000 80bc 	beq.w	80033ba <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8003242:	4a66      	ldr	r2, [pc, #408]	@ (80033dc <HAL_GPIO_DeInit+0x1c0>)
 8003244:	697b      	ldr	r3, [r7, #20]
 8003246:	089b      	lsrs	r3, r3, #2
 8003248:	3302      	adds	r3, #2
 800324a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800324e:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8003250:	697b      	ldr	r3, [r7, #20]
 8003252:	f003 0303 	and.w	r3, r3, #3
 8003256:	009b      	lsls	r3, r3, #2
 8003258:	220f      	movs	r2, #15
 800325a:	fa02 f303 	lsl.w	r3, r2, r3
 800325e:	68fa      	ldr	r2, [r7, #12]
 8003260:	4013      	ands	r3, r2
 8003262:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800326a:	d02b      	beq.n	80032c4 <HAL_GPIO_DeInit+0xa8>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	4a5c      	ldr	r2, [pc, #368]	@ (80033e0 <HAL_GPIO_DeInit+0x1c4>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d025      	beq.n	80032c0 <HAL_GPIO_DeInit+0xa4>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	4a5b      	ldr	r2, [pc, #364]	@ (80033e4 <HAL_GPIO_DeInit+0x1c8>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d01f      	beq.n	80032bc <HAL_GPIO_DeInit+0xa0>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	4a5a      	ldr	r2, [pc, #360]	@ (80033e8 <HAL_GPIO_DeInit+0x1cc>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d019      	beq.n	80032b8 <HAL_GPIO_DeInit+0x9c>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	4a59      	ldr	r2, [pc, #356]	@ (80033ec <HAL_GPIO_DeInit+0x1d0>)
 8003288:	4293      	cmp	r3, r2
 800328a:	d013      	beq.n	80032b4 <HAL_GPIO_DeInit+0x98>
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	4a58      	ldr	r2, [pc, #352]	@ (80033f0 <HAL_GPIO_DeInit+0x1d4>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d00d      	beq.n	80032b0 <HAL_GPIO_DeInit+0x94>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	4a57      	ldr	r2, [pc, #348]	@ (80033f4 <HAL_GPIO_DeInit+0x1d8>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d007      	beq.n	80032ac <HAL_GPIO_DeInit+0x90>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	4a56      	ldr	r2, [pc, #344]	@ (80033f8 <HAL_GPIO_DeInit+0x1dc>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d101      	bne.n	80032a8 <HAL_GPIO_DeInit+0x8c>
 80032a4:	2307      	movs	r3, #7
 80032a6:	e00e      	b.n	80032c6 <HAL_GPIO_DeInit+0xaa>
 80032a8:	2308      	movs	r3, #8
 80032aa:	e00c      	b.n	80032c6 <HAL_GPIO_DeInit+0xaa>
 80032ac:	2306      	movs	r3, #6
 80032ae:	e00a      	b.n	80032c6 <HAL_GPIO_DeInit+0xaa>
 80032b0:	2305      	movs	r3, #5
 80032b2:	e008      	b.n	80032c6 <HAL_GPIO_DeInit+0xaa>
 80032b4:	2304      	movs	r3, #4
 80032b6:	e006      	b.n	80032c6 <HAL_GPIO_DeInit+0xaa>
 80032b8:	2303      	movs	r3, #3
 80032ba:	e004      	b.n	80032c6 <HAL_GPIO_DeInit+0xaa>
 80032bc:	2302      	movs	r3, #2
 80032be:	e002      	b.n	80032c6 <HAL_GPIO_DeInit+0xaa>
 80032c0:	2301      	movs	r3, #1
 80032c2:	e000      	b.n	80032c6 <HAL_GPIO_DeInit+0xaa>
 80032c4:	2300      	movs	r3, #0
 80032c6:	697a      	ldr	r2, [r7, #20]
 80032c8:	f002 0203 	and.w	r2, r2, #3
 80032cc:	0092      	lsls	r2, r2, #2
 80032ce:	4093      	lsls	r3, r2
 80032d0:	68fa      	ldr	r2, [r7, #12]
 80032d2:	429a      	cmp	r2, r3
 80032d4:	d132      	bne.n	800333c <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80032d6:	4b49      	ldr	r3, [pc, #292]	@ (80033fc <HAL_GPIO_DeInit+0x1e0>)
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	43db      	mvns	r3, r3
 80032de:	4947      	ldr	r1, [pc, #284]	@ (80033fc <HAL_GPIO_DeInit+0x1e0>)
 80032e0:	4013      	ands	r3, r2
 80032e2:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80032e4:	4b45      	ldr	r3, [pc, #276]	@ (80033fc <HAL_GPIO_DeInit+0x1e0>)
 80032e6:	685a      	ldr	r2, [r3, #4]
 80032e8:	693b      	ldr	r3, [r7, #16]
 80032ea:	43db      	mvns	r3, r3
 80032ec:	4943      	ldr	r1, [pc, #268]	@ (80033fc <HAL_GPIO_DeInit+0x1e0>)
 80032ee:	4013      	ands	r3, r2
 80032f0:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80032f2:	4b42      	ldr	r3, [pc, #264]	@ (80033fc <HAL_GPIO_DeInit+0x1e0>)
 80032f4:	68da      	ldr	r2, [r3, #12]
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	43db      	mvns	r3, r3
 80032fa:	4940      	ldr	r1, [pc, #256]	@ (80033fc <HAL_GPIO_DeInit+0x1e0>)
 80032fc:	4013      	ands	r3, r2
 80032fe:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8003300:	4b3e      	ldr	r3, [pc, #248]	@ (80033fc <HAL_GPIO_DeInit+0x1e0>)
 8003302:	689a      	ldr	r2, [r3, #8]
 8003304:	693b      	ldr	r3, [r7, #16]
 8003306:	43db      	mvns	r3, r3
 8003308:	493c      	ldr	r1, [pc, #240]	@ (80033fc <HAL_GPIO_DeInit+0x1e0>)
 800330a:	4013      	ands	r3, r2
 800330c:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	f003 0303 	and.w	r3, r3, #3
 8003314:	009b      	lsls	r3, r3, #2
 8003316:	220f      	movs	r2, #15
 8003318:	fa02 f303 	lsl.w	r3, r2, r3
 800331c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800331e:	4a2f      	ldr	r2, [pc, #188]	@ (80033dc <HAL_GPIO_DeInit+0x1c0>)
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	089b      	lsrs	r3, r3, #2
 8003324:	3302      	adds	r3, #2
 8003326:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	43da      	mvns	r2, r3
 800332e:	482b      	ldr	r0, [pc, #172]	@ (80033dc <HAL_GPIO_DeInit+0x1c0>)
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	089b      	lsrs	r3, r3, #2
 8003334:	400a      	ands	r2, r1
 8003336:	3302      	adds	r3, #2
 8003338:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	697b      	ldr	r3, [r7, #20]
 8003342:	005b      	lsls	r3, r3, #1
 8003344:	2103      	movs	r1, #3
 8003346:	fa01 f303 	lsl.w	r3, r1, r3
 800334a:	431a      	orrs	r2, r3
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	08da      	lsrs	r2, r3, #3
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	3208      	adds	r2, #8
 8003358:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800335c:	697b      	ldr	r3, [r7, #20]
 800335e:	f003 0307 	and.w	r3, r3, #7
 8003362:	009b      	lsls	r3, r3, #2
 8003364:	220f      	movs	r2, #15
 8003366:	fa02 f303 	lsl.w	r3, r2, r3
 800336a:	43db      	mvns	r3, r3
 800336c:	697a      	ldr	r2, [r7, #20]
 800336e:	08d2      	lsrs	r2, r2, #3
 8003370:	4019      	ands	r1, r3
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	3208      	adds	r2, #8
 8003376:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	689a      	ldr	r2, [r3, #8]
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	005b      	lsls	r3, r3, #1
 8003382:	2103      	movs	r1, #3
 8003384:	fa01 f303 	lsl.w	r3, r1, r3
 8003388:	43db      	mvns	r3, r3
 800338a:	401a      	ands	r2, r3
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	685a      	ldr	r2, [r3, #4]
 8003394:	2101      	movs	r1, #1
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	fa01 f303 	lsl.w	r3, r1, r3
 800339c:	43db      	mvns	r3, r3
 800339e:	401a      	ands	r2, r3
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	68da      	ldr	r2, [r3, #12]
 80033a8:	697b      	ldr	r3, [r7, #20]
 80033aa:	005b      	lsls	r3, r3, #1
 80033ac:	2103      	movs	r1, #3
 80033ae:	fa01 f303 	lsl.w	r3, r1, r3
 80033b2:	43db      	mvns	r3, r3
 80033b4:	401a      	ands	r2, r3
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	3301      	adds	r3, #1
 80033be:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80033c0:	683a      	ldr	r2, [r7, #0]
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	fa22 f303 	lsr.w	r3, r2, r3
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	f47f af2f 	bne.w	800322c <HAL_GPIO_DeInit+0x10>
  }
}
 80033ce:	bf00      	nop
 80033d0:	bf00      	nop
 80033d2:	371c      	adds	r7, #28
 80033d4:	46bd      	mov	sp, r7
 80033d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033da:	4770      	bx	lr
 80033dc:	40010000 	.word	0x40010000
 80033e0:	48000400 	.word	0x48000400
 80033e4:	48000800 	.word	0x48000800
 80033e8:	48000c00 	.word	0x48000c00
 80033ec:	48001000 	.word	0x48001000
 80033f0:	48001400 	.word	0x48001400
 80033f4:	48001800 	.word	0x48001800
 80033f8:	48001c00 	.word	0x48001c00
 80033fc:	40010400 	.word	0x40010400

08003400 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003400:	b480      	push	{r7}
 8003402:	b083      	sub	sp, #12
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
 8003408:	460b      	mov	r3, r1
 800340a:	807b      	strh	r3, [r7, #2]
 800340c:	4613      	mov	r3, r2
 800340e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003410:	787b      	ldrb	r3, [r7, #1]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d003      	beq.n	800341e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003416:	887a      	ldrh	r2, [r7, #2]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800341c:	e002      	b.n	8003424 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800341e:	887a      	ldrh	r2, [r7, #2]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003424:	bf00      	nop
 8003426:	370c      	adds	r7, #12
 8003428:	46bd      	mov	sp, r7
 800342a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342e:	4770      	bx	lr

08003430 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b082      	sub	sp, #8
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d101      	bne.n	8003442 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e08d      	b.n	800355e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003448:	b2db      	uxtb	r3, r3
 800344a:	2b00      	cmp	r3, #0
 800344c:	d106      	bne.n	800345c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2200      	movs	r2, #0
 8003452:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003456:	6878      	ldr	r0, [r7, #4]
 8003458:	f7fe ff96 	bl	8002388 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2224      	movs	r2, #36	@ 0x24
 8003460:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	681a      	ldr	r2, [r3, #0]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f022 0201 	bic.w	r2, r2, #1
 8003472:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	685a      	ldr	r2, [r3, #4]
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003480:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	689a      	ldr	r2, [r3, #8]
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003490:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	68db      	ldr	r3, [r3, #12]
 8003496:	2b01      	cmp	r3, #1
 8003498:	d107      	bne.n	80034aa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	689a      	ldr	r2, [r3, #8]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80034a6:	609a      	str	r2, [r3, #8]
 80034a8:	e006      	b.n	80034b8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	689a      	ldr	r2, [r3, #8]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80034b6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	68db      	ldr	r3, [r3, #12]
 80034bc:	2b02      	cmp	r3, #2
 80034be:	d108      	bne.n	80034d2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	685a      	ldr	r2, [r3, #4]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80034ce:	605a      	str	r2, [r3, #4]
 80034d0:	e007      	b.n	80034e2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	685a      	ldr	r2, [r3, #4]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80034e0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	687a      	ldr	r2, [r7, #4]
 80034ea:	6812      	ldr	r2, [r2, #0]
 80034ec:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80034f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80034f4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	68da      	ldr	r2, [r3, #12]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003504:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	691a      	ldr	r2, [r3, #16]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	695b      	ldr	r3, [r3, #20]
 800350e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	699b      	ldr	r3, [r3, #24]
 8003516:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	430a      	orrs	r2, r1
 800351e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	69d9      	ldr	r1, [r3, #28]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6a1a      	ldr	r2, [r3, #32]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	430a      	orrs	r2, r1
 800352e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	681a      	ldr	r2, [r3, #0]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f042 0201 	orr.w	r2, r2, #1
 800353e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2200      	movs	r2, #0
 8003544:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2220      	movs	r2, #32
 800354a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2200      	movs	r2, #0
 8003552:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2200      	movs	r2, #0
 8003558:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800355c:	2300      	movs	r3, #0
}
 800355e:	4618      	mov	r0, r3
 8003560:	3708      	adds	r7, #8
 8003562:	46bd      	mov	sp, r7
 8003564:	bd80      	pop	{r7, pc}

08003566 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003566:	b580      	push	{r7, lr}
 8003568:	b082      	sub	sp, #8
 800356a:	af00      	add	r7, sp, #0
 800356c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d101      	bne.n	8003578 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003574:	2301      	movs	r3, #1
 8003576:	e021      	b.n	80035bc <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2224      	movs	r2, #36	@ 0x24
 800357c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f022 0201 	bic.w	r2, r2, #1
 800358e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003590:	6878      	ldr	r0, [r7, #4]
 8003592:	f7fe ff57 	bl	8002444 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2200      	movs	r2, #0
 800359a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2200      	movs	r2, #0
 80035a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2200      	movs	r2, #0
 80035a8:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2200      	movs	r2, #0
 80035ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2200      	movs	r2, #0
 80035b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80035ba:	2300      	movs	r3, #0
}
 80035bc:	4618      	mov	r0, r3
 80035be:	3708      	adds	r7, #8
 80035c0:	46bd      	mov	sp, r7
 80035c2:	bd80      	pop	{r7, pc}

080035c4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b088      	sub	sp, #32
 80035c8:	af02      	add	r7, sp, #8
 80035ca:	60f8      	str	r0, [r7, #12]
 80035cc:	4608      	mov	r0, r1
 80035ce:	4611      	mov	r1, r2
 80035d0:	461a      	mov	r2, r3
 80035d2:	4603      	mov	r3, r0
 80035d4:	817b      	strh	r3, [r7, #10]
 80035d6:	460b      	mov	r3, r1
 80035d8:	813b      	strh	r3, [r7, #8]
 80035da:	4613      	mov	r3, r2
 80035dc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035e4:	b2db      	uxtb	r3, r3
 80035e6:	2b20      	cmp	r3, #32
 80035e8:	f040 80f9 	bne.w	80037de <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80035ec:	6a3b      	ldr	r3, [r7, #32]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d002      	beq.n	80035f8 <HAL_I2C_Mem_Write+0x34>
 80035f2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d105      	bne.n	8003604 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80035fe:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	e0ed      	b.n	80037e0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800360a:	2b01      	cmp	r3, #1
 800360c:	d101      	bne.n	8003612 <HAL_I2C_Mem_Write+0x4e>
 800360e:	2302      	movs	r3, #2
 8003610:	e0e6      	b.n	80037e0 <HAL_I2C_Mem_Write+0x21c>
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	2201      	movs	r2, #1
 8003616:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800361a:	f7ff fb2b 	bl	8002c74 <HAL_GetTick>
 800361e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	9300      	str	r3, [sp, #0]
 8003624:	2319      	movs	r3, #25
 8003626:	2201      	movs	r2, #1
 8003628:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800362c:	68f8      	ldr	r0, [r7, #12]
 800362e:	f000 fac3 	bl	8003bb8 <I2C_WaitOnFlagUntilTimeout>
 8003632:	4603      	mov	r3, r0
 8003634:	2b00      	cmp	r3, #0
 8003636:	d001      	beq.n	800363c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	e0d1      	b.n	80037e0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2221      	movs	r2, #33	@ 0x21
 8003640:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2240      	movs	r2, #64	@ 0x40
 8003648:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2200      	movs	r2, #0
 8003650:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	6a3a      	ldr	r2, [r7, #32]
 8003656:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800365c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	2200      	movs	r2, #0
 8003662:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003664:	88f8      	ldrh	r0, [r7, #6]
 8003666:	893a      	ldrh	r2, [r7, #8]
 8003668:	8979      	ldrh	r1, [r7, #10]
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	9301      	str	r3, [sp, #4]
 800366e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003670:	9300      	str	r3, [sp, #0]
 8003672:	4603      	mov	r3, r0
 8003674:	68f8      	ldr	r0, [r7, #12]
 8003676:	f000 f9d3 	bl	8003a20 <I2C_RequestMemoryWrite>
 800367a:	4603      	mov	r3, r0
 800367c:	2b00      	cmp	r3, #0
 800367e:	d005      	beq.n	800368c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2200      	movs	r2, #0
 8003684:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	e0a9      	b.n	80037e0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003690:	b29b      	uxth	r3, r3
 8003692:	2bff      	cmp	r3, #255	@ 0xff
 8003694:	d90e      	bls.n	80036b4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	22ff      	movs	r2, #255	@ 0xff
 800369a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036a0:	b2da      	uxtb	r2, r3
 80036a2:	8979      	ldrh	r1, [r7, #10]
 80036a4:	2300      	movs	r3, #0
 80036a6:	9300      	str	r3, [sp, #0]
 80036a8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80036ac:	68f8      	ldr	r0, [r7, #12]
 80036ae:	f000 fc47 	bl	8003f40 <I2C_TransferConfig>
 80036b2:	e00f      	b.n	80036d4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036b8:	b29a      	uxth	r2, r3
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036c2:	b2da      	uxtb	r2, r3
 80036c4:	8979      	ldrh	r1, [r7, #10]
 80036c6:	2300      	movs	r3, #0
 80036c8:	9300      	str	r3, [sp, #0]
 80036ca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80036ce:	68f8      	ldr	r0, [r7, #12]
 80036d0:	f000 fc36 	bl	8003f40 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036d4:	697a      	ldr	r2, [r7, #20]
 80036d6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80036d8:	68f8      	ldr	r0, [r7, #12]
 80036da:	f000 fac6 	bl	8003c6a <I2C_WaitOnTXISFlagUntilTimeout>
 80036de:	4603      	mov	r3, r0
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d001      	beq.n	80036e8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	e07b      	b.n	80037e0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ec:	781a      	ldrb	r2, [r3, #0]
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036f8:	1c5a      	adds	r2, r3, #1
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003702:	b29b      	uxth	r3, r3
 8003704:	3b01      	subs	r3, #1
 8003706:	b29a      	uxth	r2, r3
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003710:	3b01      	subs	r3, #1
 8003712:	b29a      	uxth	r2, r3
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800371c:	b29b      	uxth	r3, r3
 800371e:	2b00      	cmp	r3, #0
 8003720:	d034      	beq.n	800378c <HAL_I2C_Mem_Write+0x1c8>
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003726:	2b00      	cmp	r3, #0
 8003728:	d130      	bne.n	800378c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	9300      	str	r3, [sp, #0]
 800372e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003730:	2200      	movs	r2, #0
 8003732:	2180      	movs	r1, #128	@ 0x80
 8003734:	68f8      	ldr	r0, [r7, #12]
 8003736:	f000 fa3f 	bl	8003bb8 <I2C_WaitOnFlagUntilTimeout>
 800373a:	4603      	mov	r3, r0
 800373c:	2b00      	cmp	r3, #0
 800373e:	d001      	beq.n	8003744 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	e04d      	b.n	80037e0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003748:	b29b      	uxth	r3, r3
 800374a:	2bff      	cmp	r3, #255	@ 0xff
 800374c:	d90e      	bls.n	800376c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	22ff      	movs	r2, #255	@ 0xff
 8003752:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003758:	b2da      	uxtb	r2, r3
 800375a:	8979      	ldrh	r1, [r7, #10]
 800375c:	2300      	movs	r3, #0
 800375e:	9300      	str	r3, [sp, #0]
 8003760:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003764:	68f8      	ldr	r0, [r7, #12]
 8003766:	f000 fbeb 	bl	8003f40 <I2C_TransferConfig>
 800376a:	e00f      	b.n	800378c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003770:	b29a      	uxth	r2, r3
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800377a:	b2da      	uxtb	r2, r3
 800377c:	8979      	ldrh	r1, [r7, #10]
 800377e:	2300      	movs	r3, #0
 8003780:	9300      	str	r3, [sp, #0]
 8003782:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003786:	68f8      	ldr	r0, [r7, #12]
 8003788:	f000 fbda 	bl	8003f40 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003790:	b29b      	uxth	r3, r3
 8003792:	2b00      	cmp	r3, #0
 8003794:	d19e      	bne.n	80036d4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003796:	697a      	ldr	r2, [r7, #20]
 8003798:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800379a:	68f8      	ldr	r0, [r7, #12]
 800379c:	f000 faac 	bl	8003cf8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80037a0:	4603      	mov	r3, r0
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d001      	beq.n	80037aa <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80037a6:	2301      	movs	r3, #1
 80037a8:	e01a      	b.n	80037e0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	2220      	movs	r2, #32
 80037b0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	6859      	ldr	r1, [r3, #4]
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681a      	ldr	r2, [r3, #0]
 80037bc:	4b0a      	ldr	r3, [pc, #40]	@ (80037e8 <HAL_I2C_Mem_Write+0x224>)
 80037be:	400b      	ands	r3, r1
 80037c0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	2220      	movs	r2, #32
 80037c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2200      	movs	r2, #0
 80037ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	2200      	movs	r2, #0
 80037d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80037da:	2300      	movs	r3, #0
 80037dc:	e000      	b.n	80037e0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80037de:	2302      	movs	r3, #2
  }
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	3718      	adds	r7, #24
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}
 80037e8:	fe00e800 	.word	0xfe00e800

080037ec <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b088      	sub	sp, #32
 80037f0:	af02      	add	r7, sp, #8
 80037f2:	60f8      	str	r0, [r7, #12]
 80037f4:	4608      	mov	r0, r1
 80037f6:	4611      	mov	r1, r2
 80037f8:	461a      	mov	r2, r3
 80037fa:	4603      	mov	r3, r0
 80037fc:	817b      	strh	r3, [r7, #10]
 80037fe:	460b      	mov	r3, r1
 8003800:	813b      	strh	r3, [r7, #8]
 8003802:	4613      	mov	r3, r2
 8003804:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800380c:	b2db      	uxtb	r3, r3
 800380e:	2b20      	cmp	r3, #32
 8003810:	f040 80fd 	bne.w	8003a0e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003814:	6a3b      	ldr	r3, [r7, #32]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d002      	beq.n	8003820 <HAL_I2C_Mem_Read+0x34>
 800381a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800381c:	2b00      	cmp	r3, #0
 800381e:	d105      	bne.n	800382c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003826:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003828:	2301      	movs	r3, #1
 800382a:	e0f1      	b.n	8003a10 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003832:	2b01      	cmp	r3, #1
 8003834:	d101      	bne.n	800383a <HAL_I2C_Mem_Read+0x4e>
 8003836:	2302      	movs	r3, #2
 8003838:	e0ea      	b.n	8003a10 <HAL_I2C_Mem_Read+0x224>
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	2201      	movs	r2, #1
 800383e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003842:	f7ff fa17 	bl	8002c74 <HAL_GetTick>
 8003846:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003848:	697b      	ldr	r3, [r7, #20]
 800384a:	9300      	str	r3, [sp, #0]
 800384c:	2319      	movs	r3, #25
 800384e:	2201      	movs	r2, #1
 8003850:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003854:	68f8      	ldr	r0, [r7, #12]
 8003856:	f000 f9af 	bl	8003bb8 <I2C_WaitOnFlagUntilTimeout>
 800385a:	4603      	mov	r3, r0
 800385c:	2b00      	cmp	r3, #0
 800385e:	d001      	beq.n	8003864 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003860:	2301      	movs	r3, #1
 8003862:	e0d5      	b.n	8003a10 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	2222      	movs	r2, #34	@ 0x22
 8003868:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2240      	movs	r2, #64	@ 0x40
 8003870:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2200      	movs	r2, #0
 8003878:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	6a3a      	ldr	r2, [r7, #32]
 800387e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003884:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	2200      	movs	r2, #0
 800388a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800388c:	88f8      	ldrh	r0, [r7, #6]
 800388e:	893a      	ldrh	r2, [r7, #8]
 8003890:	8979      	ldrh	r1, [r7, #10]
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	9301      	str	r3, [sp, #4]
 8003896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003898:	9300      	str	r3, [sp, #0]
 800389a:	4603      	mov	r3, r0
 800389c:	68f8      	ldr	r0, [r7, #12]
 800389e:	f000 f913 	bl	8003ac8 <I2C_RequestMemoryRead>
 80038a2:	4603      	mov	r3, r0
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d005      	beq.n	80038b4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2200      	movs	r2, #0
 80038ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80038b0:	2301      	movs	r3, #1
 80038b2:	e0ad      	b.n	8003a10 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038b8:	b29b      	uxth	r3, r3
 80038ba:	2bff      	cmp	r3, #255	@ 0xff
 80038bc:	d90e      	bls.n	80038dc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	2201      	movs	r2, #1
 80038c2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038c8:	b2da      	uxtb	r2, r3
 80038ca:	8979      	ldrh	r1, [r7, #10]
 80038cc:	4b52      	ldr	r3, [pc, #328]	@ (8003a18 <HAL_I2C_Mem_Read+0x22c>)
 80038ce:	9300      	str	r3, [sp, #0]
 80038d0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80038d4:	68f8      	ldr	r0, [r7, #12]
 80038d6:	f000 fb33 	bl	8003f40 <I2C_TransferConfig>
 80038da:	e00f      	b.n	80038fc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038e0:	b29a      	uxth	r2, r3
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038ea:	b2da      	uxtb	r2, r3
 80038ec:	8979      	ldrh	r1, [r7, #10]
 80038ee:	4b4a      	ldr	r3, [pc, #296]	@ (8003a18 <HAL_I2C_Mem_Read+0x22c>)
 80038f0:	9300      	str	r3, [sp, #0]
 80038f2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80038f6:	68f8      	ldr	r0, [r7, #12]
 80038f8:	f000 fb22 	bl	8003f40 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	9300      	str	r3, [sp, #0]
 8003900:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003902:	2200      	movs	r2, #0
 8003904:	2104      	movs	r1, #4
 8003906:	68f8      	ldr	r0, [r7, #12]
 8003908:	f000 f956 	bl	8003bb8 <I2C_WaitOnFlagUntilTimeout>
 800390c:	4603      	mov	r3, r0
 800390e:	2b00      	cmp	r3, #0
 8003910:	d001      	beq.n	8003916 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e07c      	b.n	8003a10 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003920:	b2d2      	uxtb	r2, r2
 8003922:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003928:	1c5a      	adds	r2, r3, #1
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003932:	3b01      	subs	r3, #1
 8003934:	b29a      	uxth	r2, r3
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800393e:	b29b      	uxth	r3, r3
 8003940:	3b01      	subs	r3, #1
 8003942:	b29a      	uxth	r2, r3
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800394c:	b29b      	uxth	r3, r3
 800394e:	2b00      	cmp	r3, #0
 8003950:	d034      	beq.n	80039bc <HAL_I2C_Mem_Read+0x1d0>
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003956:	2b00      	cmp	r3, #0
 8003958:	d130      	bne.n	80039bc <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800395a:	697b      	ldr	r3, [r7, #20]
 800395c:	9300      	str	r3, [sp, #0]
 800395e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003960:	2200      	movs	r2, #0
 8003962:	2180      	movs	r1, #128	@ 0x80
 8003964:	68f8      	ldr	r0, [r7, #12]
 8003966:	f000 f927 	bl	8003bb8 <I2C_WaitOnFlagUntilTimeout>
 800396a:	4603      	mov	r3, r0
 800396c:	2b00      	cmp	r3, #0
 800396e:	d001      	beq.n	8003974 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003970:	2301      	movs	r3, #1
 8003972:	e04d      	b.n	8003a10 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003978:	b29b      	uxth	r3, r3
 800397a:	2bff      	cmp	r3, #255	@ 0xff
 800397c:	d90e      	bls.n	800399c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	2201      	movs	r2, #1
 8003982:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003988:	b2da      	uxtb	r2, r3
 800398a:	8979      	ldrh	r1, [r7, #10]
 800398c:	2300      	movs	r3, #0
 800398e:	9300      	str	r3, [sp, #0]
 8003990:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003994:	68f8      	ldr	r0, [r7, #12]
 8003996:	f000 fad3 	bl	8003f40 <I2C_TransferConfig>
 800399a:	e00f      	b.n	80039bc <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039a0:	b29a      	uxth	r2, r3
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039aa:	b2da      	uxtb	r2, r3
 80039ac:	8979      	ldrh	r1, [r7, #10]
 80039ae:	2300      	movs	r3, #0
 80039b0:	9300      	str	r3, [sp, #0]
 80039b2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80039b6:	68f8      	ldr	r0, [r7, #12]
 80039b8:	f000 fac2 	bl	8003f40 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039c0:	b29b      	uxth	r3, r3
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d19a      	bne.n	80038fc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039c6:	697a      	ldr	r2, [r7, #20]
 80039c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80039ca:	68f8      	ldr	r0, [r7, #12]
 80039cc:	f000 f994 	bl	8003cf8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80039d0:	4603      	mov	r3, r0
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d001      	beq.n	80039da <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	e01a      	b.n	8003a10 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	2220      	movs	r2, #32
 80039e0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	6859      	ldr	r1, [r3, #4]
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	4b0b      	ldr	r3, [pc, #44]	@ (8003a1c <HAL_I2C_Mem_Read+0x230>)
 80039ee:	400b      	ands	r3, r1
 80039f0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2220      	movs	r2, #32
 80039f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	2200      	movs	r2, #0
 80039fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	2200      	movs	r2, #0
 8003a06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	e000      	b.n	8003a10 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003a0e:	2302      	movs	r3, #2
  }
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3718      	adds	r7, #24
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}
 8003a18:	80002400 	.word	0x80002400
 8003a1c:	fe00e800 	.word	0xfe00e800

08003a20 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b086      	sub	sp, #24
 8003a24:	af02      	add	r7, sp, #8
 8003a26:	60f8      	str	r0, [r7, #12]
 8003a28:	4608      	mov	r0, r1
 8003a2a:	4611      	mov	r1, r2
 8003a2c:	461a      	mov	r2, r3
 8003a2e:	4603      	mov	r3, r0
 8003a30:	817b      	strh	r3, [r7, #10]
 8003a32:	460b      	mov	r3, r1
 8003a34:	813b      	strh	r3, [r7, #8]
 8003a36:	4613      	mov	r3, r2
 8003a38:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003a3a:	88fb      	ldrh	r3, [r7, #6]
 8003a3c:	b2da      	uxtb	r2, r3
 8003a3e:	8979      	ldrh	r1, [r7, #10]
 8003a40:	4b20      	ldr	r3, [pc, #128]	@ (8003ac4 <I2C_RequestMemoryWrite+0xa4>)
 8003a42:	9300      	str	r3, [sp, #0]
 8003a44:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003a48:	68f8      	ldr	r0, [r7, #12]
 8003a4a:	f000 fa79 	bl	8003f40 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a4e:	69fa      	ldr	r2, [r7, #28]
 8003a50:	69b9      	ldr	r1, [r7, #24]
 8003a52:	68f8      	ldr	r0, [r7, #12]
 8003a54:	f000 f909 	bl	8003c6a <I2C_WaitOnTXISFlagUntilTimeout>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d001      	beq.n	8003a62 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e02c      	b.n	8003abc <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003a62:	88fb      	ldrh	r3, [r7, #6]
 8003a64:	2b01      	cmp	r3, #1
 8003a66:	d105      	bne.n	8003a74 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003a68:	893b      	ldrh	r3, [r7, #8]
 8003a6a:	b2da      	uxtb	r2, r3
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	629a      	str	r2, [r3, #40]	@ 0x28
 8003a72:	e015      	b.n	8003aa0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003a74:	893b      	ldrh	r3, [r7, #8]
 8003a76:	0a1b      	lsrs	r3, r3, #8
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	b2da      	uxtb	r2, r3
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a82:	69fa      	ldr	r2, [r7, #28]
 8003a84:	69b9      	ldr	r1, [r7, #24]
 8003a86:	68f8      	ldr	r0, [r7, #12]
 8003a88:	f000 f8ef 	bl	8003c6a <I2C_WaitOnTXISFlagUntilTimeout>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d001      	beq.n	8003a96 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003a92:	2301      	movs	r3, #1
 8003a94:	e012      	b.n	8003abc <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003a96:	893b      	ldrh	r3, [r7, #8]
 8003a98:	b2da      	uxtb	r2, r3
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003aa0:	69fb      	ldr	r3, [r7, #28]
 8003aa2:	9300      	str	r3, [sp, #0]
 8003aa4:	69bb      	ldr	r3, [r7, #24]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	2180      	movs	r1, #128	@ 0x80
 8003aaa:	68f8      	ldr	r0, [r7, #12]
 8003aac:	f000 f884 	bl	8003bb8 <I2C_WaitOnFlagUntilTimeout>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d001      	beq.n	8003aba <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	e000      	b.n	8003abc <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003aba:	2300      	movs	r3, #0
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	3710      	adds	r7, #16
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bd80      	pop	{r7, pc}
 8003ac4:	80002000 	.word	0x80002000

08003ac8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b086      	sub	sp, #24
 8003acc:	af02      	add	r7, sp, #8
 8003ace:	60f8      	str	r0, [r7, #12]
 8003ad0:	4608      	mov	r0, r1
 8003ad2:	4611      	mov	r1, r2
 8003ad4:	461a      	mov	r2, r3
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	817b      	strh	r3, [r7, #10]
 8003ada:	460b      	mov	r3, r1
 8003adc:	813b      	strh	r3, [r7, #8]
 8003ade:	4613      	mov	r3, r2
 8003ae0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003ae2:	88fb      	ldrh	r3, [r7, #6]
 8003ae4:	b2da      	uxtb	r2, r3
 8003ae6:	8979      	ldrh	r1, [r7, #10]
 8003ae8:	4b20      	ldr	r3, [pc, #128]	@ (8003b6c <I2C_RequestMemoryRead+0xa4>)
 8003aea:	9300      	str	r3, [sp, #0]
 8003aec:	2300      	movs	r3, #0
 8003aee:	68f8      	ldr	r0, [r7, #12]
 8003af0:	f000 fa26 	bl	8003f40 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003af4:	69fa      	ldr	r2, [r7, #28]
 8003af6:	69b9      	ldr	r1, [r7, #24]
 8003af8:	68f8      	ldr	r0, [r7, #12]
 8003afa:	f000 f8b6 	bl	8003c6a <I2C_WaitOnTXISFlagUntilTimeout>
 8003afe:	4603      	mov	r3, r0
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d001      	beq.n	8003b08 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003b04:	2301      	movs	r3, #1
 8003b06:	e02c      	b.n	8003b62 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003b08:	88fb      	ldrh	r3, [r7, #6]
 8003b0a:	2b01      	cmp	r3, #1
 8003b0c:	d105      	bne.n	8003b1a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003b0e:	893b      	ldrh	r3, [r7, #8]
 8003b10:	b2da      	uxtb	r2, r3
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	629a      	str	r2, [r3, #40]	@ 0x28
 8003b18:	e015      	b.n	8003b46 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003b1a:	893b      	ldrh	r3, [r7, #8]
 8003b1c:	0a1b      	lsrs	r3, r3, #8
 8003b1e:	b29b      	uxth	r3, r3
 8003b20:	b2da      	uxtb	r2, r3
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b28:	69fa      	ldr	r2, [r7, #28]
 8003b2a:	69b9      	ldr	r1, [r7, #24]
 8003b2c:	68f8      	ldr	r0, [r7, #12]
 8003b2e:	f000 f89c 	bl	8003c6a <I2C_WaitOnTXISFlagUntilTimeout>
 8003b32:	4603      	mov	r3, r0
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d001      	beq.n	8003b3c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	e012      	b.n	8003b62 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003b3c:	893b      	ldrh	r3, [r7, #8]
 8003b3e:	b2da      	uxtb	r2, r3
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003b46:	69fb      	ldr	r3, [r7, #28]
 8003b48:	9300      	str	r3, [sp, #0]
 8003b4a:	69bb      	ldr	r3, [r7, #24]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	2140      	movs	r1, #64	@ 0x40
 8003b50:	68f8      	ldr	r0, [r7, #12]
 8003b52:	f000 f831 	bl	8003bb8 <I2C_WaitOnFlagUntilTimeout>
 8003b56:	4603      	mov	r3, r0
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d001      	beq.n	8003b60 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e000      	b.n	8003b62 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003b60:	2300      	movs	r3, #0
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	3710      	adds	r7, #16
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}
 8003b6a:	bf00      	nop
 8003b6c:	80002000 	.word	0x80002000

08003b70 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003b70:	b480      	push	{r7}
 8003b72:	b083      	sub	sp, #12
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	699b      	ldr	r3, [r3, #24]
 8003b7e:	f003 0302 	and.w	r3, r3, #2
 8003b82:	2b02      	cmp	r3, #2
 8003b84:	d103      	bne.n	8003b8e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	699b      	ldr	r3, [r3, #24]
 8003b94:	f003 0301 	and.w	r3, r3, #1
 8003b98:	2b01      	cmp	r3, #1
 8003b9a:	d007      	beq.n	8003bac <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	699a      	ldr	r2, [r3, #24]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f042 0201 	orr.w	r2, r2, #1
 8003baa:	619a      	str	r2, [r3, #24]
  }
}
 8003bac:	bf00      	nop
 8003bae:	370c      	adds	r7, #12
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb6:	4770      	bx	lr

08003bb8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b084      	sub	sp, #16
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	60f8      	str	r0, [r7, #12]
 8003bc0:	60b9      	str	r1, [r7, #8]
 8003bc2:	603b      	str	r3, [r7, #0]
 8003bc4:	4613      	mov	r3, r2
 8003bc6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003bc8:	e03b      	b.n	8003c42 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bca:	69ba      	ldr	r2, [r7, #24]
 8003bcc:	6839      	ldr	r1, [r7, #0]
 8003bce:	68f8      	ldr	r0, [r7, #12]
 8003bd0:	f000 f8d6 	bl	8003d80 <I2C_IsErrorOccurred>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d001      	beq.n	8003bde <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e041      	b.n	8003c62 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003be4:	d02d      	beq.n	8003c42 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003be6:	f7ff f845 	bl	8002c74 <HAL_GetTick>
 8003bea:	4602      	mov	r2, r0
 8003bec:	69bb      	ldr	r3, [r7, #24]
 8003bee:	1ad3      	subs	r3, r2, r3
 8003bf0:	683a      	ldr	r2, [r7, #0]
 8003bf2:	429a      	cmp	r2, r3
 8003bf4:	d302      	bcc.n	8003bfc <I2C_WaitOnFlagUntilTimeout+0x44>
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d122      	bne.n	8003c42 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	699a      	ldr	r2, [r3, #24]
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	4013      	ands	r3, r2
 8003c06:	68ba      	ldr	r2, [r7, #8]
 8003c08:	429a      	cmp	r2, r3
 8003c0a:	bf0c      	ite	eq
 8003c0c:	2301      	moveq	r3, #1
 8003c0e:	2300      	movne	r3, #0
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	461a      	mov	r2, r3
 8003c14:	79fb      	ldrb	r3, [r7, #7]
 8003c16:	429a      	cmp	r2, r3
 8003c18:	d113      	bne.n	8003c42 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c1e:	f043 0220 	orr.w	r2, r3, #32
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2220      	movs	r2, #32
 8003c2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	2200      	movs	r2, #0
 8003c32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	2200      	movs	r2, #0
 8003c3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e00f      	b.n	8003c62 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	699a      	ldr	r2, [r3, #24]
 8003c48:	68bb      	ldr	r3, [r7, #8]
 8003c4a:	4013      	ands	r3, r2
 8003c4c:	68ba      	ldr	r2, [r7, #8]
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	bf0c      	ite	eq
 8003c52:	2301      	moveq	r3, #1
 8003c54:	2300      	movne	r3, #0
 8003c56:	b2db      	uxtb	r3, r3
 8003c58:	461a      	mov	r2, r3
 8003c5a:	79fb      	ldrb	r3, [r7, #7]
 8003c5c:	429a      	cmp	r2, r3
 8003c5e:	d0b4      	beq.n	8003bca <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c60:	2300      	movs	r3, #0
}
 8003c62:	4618      	mov	r0, r3
 8003c64:	3710      	adds	r7, #16
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bd80      	pop	{r7, pc}

08003c6a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003c6a:	b580      	push	{r7, lr}
 8003c6c:	b084      	sub	sp, #16
 8003c6e:	af00      	add	r7, sp, #0
 8003c70:	60f8      	str	r0, [r7, #12]
 8003c72:	60b9      	str	r1, [r7, #8]
 8003c74:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003c76:	e033      	b.n	8003ce0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c78:	687a      	ldr	r2, [r7, #4]
 8003c7a:	68b9      	ldr	r1, [r7, #8]
 8003c7c:	68f8      	ldr	r0, [r7, #12]
 8003c7e:	f000 f87f 	bl	8003d80 <I2C_IsErrorOccurred>
 8003c82:	4603      	mov	r3, r0
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d001      	beq.n	8003c8c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	e031      	b.n	8003cf0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c8c:	68bb      	ldr	r3, [r7, #8]
 8003c8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c92:	d025      	beq.n	8003ce0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c94:	f7fe ffee 	bl	8002c74 <HAL_GetTick>
 8003c98:	4602      	mov	r2, r0
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	1ad3      	subs	r3, r2, r3
 8003c9e:	68ba      	ldr	r2, [r7, #8]
 8003ca0:	429a      	cmp	r2, r3
 8003ca2:	d302      	bcc.n	8003caa <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d11a      	bne.n	8003ce0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	699b      	ldr	r3, [r3, #24]
 8003cb0:	f003 0302 	and.w	r3, r3, #2
 8003cb4:	2b02      	cmp	r3, #2
 8003cb6:	d013      	beq.n	8003ce0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cbc:	f043 0220 	orr.w	r2, r3, #32
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	2220      	movs	r2, #32
 8003cc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	e007      	b.n	8003cf0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	699b      	ldr	r3, [r3, #24]
 8003ce6:	f003 0302 	and.w	r3, r3, #2
 8003cea:	2b02      	cmp	r3, #2
 8003cec:	d1c4      	bne.n	8003c78 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003cee:	2300      	movs	r3, #0
}
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	3710      	adds	r7, #16
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bd80      	pop	{r7, pc}

08003cf8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	60f8      	str	r0, [r7, #12]
 8003d00:	60b9      	str	r1, [r7, #8]
 8003d02:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003d04:	e02f      	b.n	8003d66 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d06:	687a      	ldr	r2, [r7, #4]
 8003d08:	68b9      	ldr	r1, [r7, #8]
 8003d0a:	68f8      	ldr	r0, [r7, #12]
 8003d0c:	f000 f838 	bl	8003d80 <I2C_IsErrorOccurred>
 8003d10:	4603      	mov	r3, r0
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d001      	beq.n	8003d1a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003d16:	2301      	movs	r3, #1
 8003d18:	e02d      	b.n	8003d76 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d1a:	f7fe ffab 	bl	8002c74 <HAL_GetTick>
 8003d1e:	4602      	mov	r2, r0
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	1ad3      	subs	r3, r2, r3
 8003d24:	68ba      	ldr	r2, [r7, #8]
 8003d26:	429a      	cmp	r2, r3
 8003d28:	d302      	bcc.n	8003d30 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d11a      	bne.n	8003d66 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	699b      	ldr	r3, [r3, #24]
 8003d36:	f003 0320 	and.w	r3, r3, #32
 8003d3a:	2b20      	cmp	r3, #32
 8003d3c:	d013      	beq.n	8003d66 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d42:	f043 0220 	orr.w	r2, r3, #32
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2220      	movs	r2, #32
 8003d4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2200      	movs	r2, #0
 8003d56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	e007      	b.n	8003d76 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	699b      	ldr	r3, [r3, #24]
 8003d6c:	f003 0320 	and.w	r3, r3, #32
 8003d70:	2b20      	cmp	r3, #32
 8003d72:	d1c8      	bne.n	8003d06 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003d74:	2300      	movs	r3, #0
}
 8003d76:	4618      	mov	r0, r3
 8003d78:	3710      	adds	r7, #16
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bd80      	pop	{r7, pc}
	...

08003d80 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b08a      	sub	sp, #40	@ 0x28
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	60f8      	str	r0, [r7, #12]
 8003d88:	60b9      	str	r1, [r7, #8]
 8003d8a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	699b      	ldr	r3, [r3, #24]
 8003d98:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003da2:	69bb      	ldr	r3, [r7, #24]
 8003da4:	f003 0310 	and.w	r3, r3, #16
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d068      	beq.n	8003e7e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	2210      	movs	r2, #16
 8003db2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003db4:	e049      	b.n	8003e4a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003db6:	68bb      	ldr	r3, [r7, #8]
 8003db8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dbc:	d045      	beq.n	8003e4a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003dbe:	f7fe ff59 	bl	8002c74 <HAL_GetTick>
 8003dc2:	4602      	mov	r2, r0
 8003dc4:	69fb      	ldr	r3, [r7, #28]
 8003dc6:	1ad3      	subs	r3, r2, r3
 8003dc8:	68ba      	ldr	r2, [r7, #8]
 8003dca:	429a      	cmp	r2, r3
 8003dcc:	d302      	bcc.n	8003dd4 <I2C_IsErrorOccurred+0x54>
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d13a      	bne.n	8003e4a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003dde:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003de6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	699b      	ldr	r3, [r3, #24]
 8003dee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003df2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003df6:	d121      	bne.n	8003e3c <I2C_IsErrorOccurred+0xbc>
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003dfe:	d01d      	beq.n	8003e3c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003e00:	7cfb      	ldrb	r3, [r7, #19]
 8003e02:	2b20      	cmp	r3, #32
 8003e04:	d01a      	beq.n	8003e3c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	685a      	ldr	r2, [r3, #4]
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003e14:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003e16:	f7fe ff2d 	bl	8002c74 <HAL_GetTick>
 8003e1a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003e1c:	e00e      	b.n	8003e3c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003e1e:	f7fe ff29 	bl	8002c74 <HAL_GetTick>
 8003e22:	4602      	mov	r2, r0
 8003e24:	69fb      	ldr	r3, [r7, #28]
 8003e26:	1ad3      	subs	r3, r2, r3
 8003e28:	2b19      	cmp	r3, #25
 8003e2a:	d907      	bls.n	8003e3c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003e2c:	6a3b      	ldr	r3, [r7, #32]
 8003e2e:	f043 0320 	orr.w	r3, r3, #32
 8003e32:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003e34:	2301      	movs	r3, #1
 8003e36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003e3a:	e006      	b.n	8003e4a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	699b      	ldr	r3, [r3, #24]
 8003e42:	f003 0320 	and.w	r3, r3, #32
 8003e46:	2b20      	cmp	r3, #32
 8003e48:	d1e9      	bne.n	8003e1e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	699b      	ldr	r3, [r3, #24]
 8003e50:	f003 0320 	and.w	r3, r3, #32
 8003e54:	2b20      	cmp	r3, #32
 8003e56:	d003      	beq.n	8003e60 <I2C_IsErrorOccurred+0xe0>
 8003e58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d0aa      	beq.n	8003db6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003e60:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d103      	bne.n	8003e70 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	2220      	movs	r2, #32
 8003e6e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003e70:	6a3b      	ldr	r3, [r7, #32]
 8003e72:	f043 0304 	orr.w	r3, r3, #4
 8003e76:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	699b      	ldr	r3, [r3, #24]
 8003e84:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003e86:	69bb      	ldr	r3, [r7, #24]
 8003e88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d00b      	beq.n	8003ea8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003e90:	6a3b      	ldr	r3, [r7, #32]
 8003e92:	f043 0301 	orr.w	r3, r3, #1
 8003e96:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003ea0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003ea8:	69bb      	ldr	r3, [r7, #24]
 8003eaa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d00b      	beq.n	8003eca <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003eb2:	6a3b      	ldr	r3, [r7, #32]
 8003eb4:	f043 0308 	orr.w	r3, r3, #8
 8003eb8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003ec2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003eca:	69bb      	ldr	r3, [r7, #24]
 8003ecc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d00b      	beq.n	8003eec <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003ed4:	6a3b      	ldr	r3, [r7, #32]
 8003ed6:	f043 0302 	orr.w	r3, r3, #2
 8003eda:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ee4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003eec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d01c      	beq.n	8003f2e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003ef4:	68f8      	ldr	r0, [r7, #12]
 8003ef6:	f7ff fe3b 	bl	8003b70 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	6859      	ldr	r1, [r3, #4]
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681a      	ldr	r2, [r3, #0]
 8003f04:	4b0d      	ldr	r3, [pc, #52]	@ (8003f3c <I2C_IsErrorOccurred+0x1bc>)
 8003f06:	400b      	ands	r3, r1
 8003f08:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003f0e:	6a3b      	ldr	r3, [r7, #32]
 8003f10:	431a      	orrs	r2, r3
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	2220      	movs	r2, #32
 8003f1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	2200      	movs	r2, #0
 8003f22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003f2e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003f32:	4618      	mov	r0, r3
 8003f34:	3728      	adds	r7, #40	@ 0x28
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}
 8003f3a:	bf00      	nop
 8003f3c:	fe00e800 	.word	0xfe00e800

08003f40 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b087      	sub	sp, #28
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	60f8      	str	r0, [r7, #12]
 8003f48:	607b      	str	r3, [r7, #4]
 8003f4a:	460b      	mov	r3, r1
 8003f4c:	817b      	strh	r3, [r7, #10]
 8003f4e:	4613      	mov	r3, r2
 8003f50:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003f52:	897b      	ldrh	r3, [r7, #10]
 8003f54:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003f58:	7a7b      	ldrb	r3, [r7, #9]
 8003f5a:	041b      	lsls	r3, r3, #16
 8003f5c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003f60:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003f66:	6a3b      	ldr	r3, [r7, #32]
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003f6e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	685a      	ldr	r2, [r3, #4]
 8003f76:	6a3b      	ldr	r3, [r7, #32]
 8003f78:	0d5b      	lsrs	r3, r3, #21
 8003f7a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003f7e:	4b08      	ldr	r3, [pc, #32]	@ (8003fa0 <I2C_TransferConfig+0x60>)
 8003f80:	430b      	orrs	r3, r1
 8003f82:	43db      	mvns	r3, r3
 8003f84:	ea02 0103 	and.w	r1, r2, r3
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	697a      	ldr	r2, [r7, #20]
 8003f8e:	430a      	orrs	r2, r1
 8003f90:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003f92:	bf00      	nop
 8003f94:	371c      	adds	r7, #28
 8003f96:	46bd      	mov	sp, r7
 8003f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9c:	4770      	bx	lr
 8003f9e:	bf00      	nop
 8003fa0:	03ff63ff 	.word	0x03ff63ff

08003fa4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b083      	sub	sp, #12
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
 8003fac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fb4:	b2db      	uxtb	r3, r3
 8003fb6:	2b20      	cmp	r3, #32
 8003fb8:	d138      	bne.n	800402c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003fc0:	2b01      	cmp	r3, #1
 8003fc2:	d101      	bne.n	8003fc8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003fc4:	2302      	movs	r3, #2
 8003fc6:	e032      	b.n	800402e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2224      	movs	r2, #36	@ 0x24
 8003fd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	681a      	ldr	r2, [r3, #0]
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f022 0201 	bic.w	r2, r2, #1
 8003fe6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003ff6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	6819      	ldr	r1, [r3, #0]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	683a      	ldr	r2, [r7, #0]
 8004004:	430a      	orrs	r2, r1
 8004006:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	681a      	ldr	r2, [r3, #0]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f042 0201 	orr.w	r2, r2, #1
 8004016:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2220      	movs	r2, #32
 800401c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2200      	movs	r2, #0
 8004024:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004028:	2300      	movs	r3, #0
 800402a:	e000      	b.n	800402e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800402c:	2302      	movs	r3, #2
  }
}
 800402e:	4618      	mov	r0, r3
 8004030:	370c      	adds	r7, #12
 8004032:	46bd      	mov	sp, r7
 8004034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004038:	4770      	bx	lr

0800403a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800403a:	b480      	push	{r7}
 800403c:	b085      	sub	sp, #20
 800403e:	af00      	add	r7, sp, #0
 8004040:	6078      	str	r0, [r7, #4]
 8004042:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800404a:	b2db      	uxtb	r3, r3
 800404c:	2b20      	cmp	r3, #32
 800404e:	d139      	bne.n	80040c4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004056:	2b01      	cmp	r3, #1
 8004058:	d101      	bne.n	800405e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800405a:	2302      	movs	r3, #2
 800405c:	e033      	b.n	80040c6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2201      	movs	r2, #1
 8004062:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2224      	movs	r2, #36	@ 0x24
 800406a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	681a      	ldr	r2, [r3, #0]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f022 0201 	bic.w	r2, r2, #1
 800407c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800408c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	021b      	lsls	r3, r3, #8
 8004092:	68fa      	ldr	r2, [r7, #12]
 8004094:	4313      	orrs	r3, r2
 8004096:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	68fa      	ldr	r2, [r7, #12]
 800409e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	681a      	ldr	r2, [r3, #0]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f042 0201 	orr.w	r2, r2, #1
 80040ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2220      	movs	r2, #32
 80040b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2200      	movs	r2, #0
 80040bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80040c0:	2300      	movs	r3, #0
 80040c2:	e000      	b.n	80040c6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80040c4:	2302      	movs	r3, #2
  }
}
 80040c6:	4618      	mov	r0, r3
 80040c8:	3714      	adds	r7, #20
 80040ca:	46bd      	mov	sp, r7
 80040cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d0:	4770      	bx	lr
	...

080040d4 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b086      	sub	sp, #24
 80040d8:	af02      	add	r7, sp, #8
 80040da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040dc:	2300      	movs	r3, #0
 80040de:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 80040e0:	f7fe fdc8 	bl	8002c74 <HAL_GetTick>
 80040e4:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d102      	bne.n	80040f2 <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 80040ec:	2301      	movs	r3, #1
 80040ee:	73fb      	strb	r3, [r7, #15]
 80040f0:	e092      	b.n	8004218 <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2200      	movs	r2, #0
 80040f6:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	f040 808b 	bne.w	8004218 <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 8004102:	6878      	ldr	r0, [r7, #4]
 8004104:	f7fe f9c2 	bl	800248c <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8004108:	f241 3188 	movw	r1, #5000	@ 0x1388
 800410c:	6878      	ldr	r0, [r7, #4]
 800410e:	f000 fad0 	bl	80046b2 <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	689a      	ldr	r2, [r3, #8]
 8004118:	4b42      	ldr	r3, [pc, #264]	@ (8004224 <HAL_OSPI_Init+0x150>)
 800411a:	4013      	ands	r3, r2
 800411c:	687a      	ldr	r2, [r7, #4]
 800411e:	68d1      	ldr	r1, [r2, #12]
 8004120:	687a      	ldr	r2, [r7, #4]
 8004122:	6912      	ldr	r2, [r2, #16]
 8004124:	3a01      	subs	r2, #1
 8004126:	0412      	lsls	r2, r2, #16
 8004128:	4311      	orrs	r1, r2
 800412a:	687a      	ldr	r2, [r7, #4]
 800412c:	6952      	ldr	r2, [r2, #20]
 800412e:	3a01      	subs	r2, #1
 8004130:	0212      	lsls	r2, r2, #8
 8004132:	4311      	orrs	r1, r2
 8004134:	687a      	ldr	r2, [r7, #4]
 8004136:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004138:	4311      	orrs	r1, r2
 800413a:	687a      	ldr	r2, [r7, #4]
 800413c:	69d2      	ldr	r2, [r2, #28]
 800413e:	4311      	orrs	r1, r2
 8004140:	687a      	ldr	r2, [r7, #4]
 8004142:	6812      	ldr	r2, [r2, #0]
 8004144:	430b      	orrs	r3, r1
 8004146:	6093      	str	r3, [r2, #8]
      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	0412      	lsls	r2, r2, #16
 8004152:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	3b01      	subs	r3, #1
 8004164:	021a      	lsls	r2, r3, #8
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	430a      	orrs	r2, r1
 800416c:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004172:	9300      	str	r3, [sp, #0]
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	2200      	movs	r2, #0
 8004178:	2120      	movs	r1, #32
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	f000 faa8 	bl	80046d0 <OSPI_WaitFlagStateUntilTimeout>
 8004180:	4603      	mov	r3, r0
 8004182:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8004184:	7bfb      	ldrb	r3, [r7, #15]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d146      	bne.n	8004218 <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6a1b      	ldr	r3, [r3, #32]
 8004198:	1e5a      	subs	r2, r3, #1
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	430a      	orrs	r2, r1
 80041a0:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	689a      	ldr	r2, [r3, #8]
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	430a      	orrs	r2, r1
 80041b6:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80041c0:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041cc:	431a      	orrs	r2, r3
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	430a      	orrs	r2, r1
 80041d4:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	681a      	ldr	r2, [r3, #0]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f042 0201 	orr.w	r2, r2, #1
 80041e6:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	699b      	ldr	r3, [r3, #24]
 80041ec:	2b02      	cmp	r3, #2
 80041ee:	d107      	bne.n	8004200 <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	689a      	ldr	r2, [r3, #8]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f042 0202 	orr.w	r2, r2, #2
 80041fe:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	68db      	ldr	r3, [r3, #12]
 8004204:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004208:	d103      	bne.n	8004212 <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2201      	movs	r2, #1
 800420e:	645a      	str	r2, [r3, #68]	@ 0x44
 8004210:	e002      	b.n	8004218 <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2202      	movs	r2, #2
 8004216:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
  }

  /* Return function status */
  return status;
 8004218:	7bfb      	ldrb	r3, [r7, #15]
}
 800421a:	4618      	mov	r0, r3
 800421c:	3710      	adds	r7, #16
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}
 8004222:	bf00      	nop
 8004224:	f8e0f8f4 	.word	0xf8e0f8f4

08004228 <HAL_OSPI_DeInit>:
  * @brief  De-Initialize the OSPI peripheral.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_DeInit(OSPI_HandleTypeDef *hospi)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b084      	sub	sp, #16
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004230:	2300      	movs	r3, #0
 8004232:	73fb      	strb	r3, [r7, #15]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d102      	bne.n	8004240 <HAL_OSPI_DeInit+0x18>
  {
    status = HAL_ERROR;
 800423a:	2301      	movs	r3, #1
 800423c:	73fb      	strb	r3, [r7, #15]
 800423e:	e015      	b.n	800426c <HAL_OSPI_DeInit+0x44>
    /* No error code can be set set as the handler is null */
  }
  else
  {
    /* Disable OctoSPI */
    __HAL_OSPI_DISABLE(hospi);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f022 0201 	bic.w	r2, r2, #1
 800424e:	601a      	str	r2, [r3, #0]

    /* Disable free running clock if needed : must be done after OSPI disable */
    CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	689a      	ldr	r2, [r3, #8]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f022 0202 	bic.w	r2, r2, #2
 800425e:	609a      	str	r2, [r3, #8]

    /* DeInit the low level hardware */
    hospi->MspDeInitCallback(hospi);
#else
    /* De-initialize the low-level hardware */
    HAL_OSPI_MspDeInit(hospi);
 8004260:	6878      	ldr	r0, [r7, #4]
 8004262:	f7fe f953 	bl	800250c <HAL_OSPI_MspDeInit>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

    /* Reset the driver state */
    hospi->State = HAL_OSPI_STATE_RESET;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2200      	movs	r2, #0
 800426a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  return status;
 800426c:	7bfb      	ldrb	r3, [r7, #15]
}
 800426e:	4618      	mov	r0, r3
 8004270:	3710      	adds	r7, #16
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}

08004276 <HAL_OSPI_Command>:
  * @param  cmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Command(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd, uint32_t Timeout)
{
 8004276:	b580      	push	{r7, lr}
 8004278:	b08a      	sub	sp, #40	@ 0x28
 800427a:	af02      	add	r7, sp, #8
 800427c:	60f8      	str	r0, [r7, #12]
 800427e:	60b9      	str	r1, [r7, #8]
 8004280:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 8004282:	f7fe fcf7 	bl	8002c74 <HAL_GetTick>
 8004286:	61b8      	str	r0, [r7, #24]
    assert_param(IS_OSPI_ALT_BYTES_SIZE(cmd->AlternateBytesSize));
    assert_param(IS_OSPI_ALT_BYTES_DTR_MODE(cmd->AlternateBytesDtrMode));
  }

  assert_param(IS_OSPI_DATA_MODE(cmd->DataMode));
  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800428c:	2b00      	cmp	r3, #0

  assert_param(IS_OSPI_DQS_MODE(cmd->DQSMode));
  assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode));

  /* Check the state of the driver */
  state = hospi->State;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004292:	617b      	str	r3, [r7, #20]
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
 8004294:	697b      	ldr	r3, [r7, #20]
 8004296:	2b02      	cmp	r3, #2
 8004298:	d104      	bne.n	80042a4 <HAL_OSPI_Command+0x2e>
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	68db      	ldr	r3, [r3, #12]
 800429e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80042a2:	d10d      	bne.n	80042c0 <HAL_OSPI_Command+0x4a>
 80042a4:	697b      	ldr	r3, [r7, #20]
 80042a6:	2b14      	cmp	r3, #20
 80042a8:	d103      	bne.n	80042b2 <HAL_OSPI_Command+0x3c>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG))     ||
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	2b02      	cmp	r3, #2
 80042b0:	d006      	beq.n	80042c0 <HAL_OSPI_Command+0x4a>
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	2b24      	cmp	r3, #36	@ 0x24
 80042b6:	d153      	bne.n	8004360 <HAL_OSPI_Command+0xea>
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)))
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	2b01      	cmp	r3, #1
 80042be:	d14f      	bne.n	8004360 <HAL_OSPI_Command+0xea>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	9300      	str	r3, [sp, #0]
 80042c4:	69bb      	ldr	r3, [r7, #24]
 80042c6:	2200      	movs	r2, #0
 80042c8:	2120      	movs	r1, #32
 80042ca:	68f8      	ldr	r0, [r7, #12]
 80042cc:	f000 fa00 	bl	80046d0 <OSPI_WaitFlagStateUntilTimeout>
 80042d0:	4603      	mov	r3, r0
 80042d2:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 80042d4:	7ffb      	ldrb	r3, [r7, #31]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d148      	bne.n	800436c <HAL_OSPI_Command+0xf6>
    {
      /* Initialize error code */
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2200      	movs	r2, #0
 80042de:	649a      	str	r2, [r3, #72]	@ 0x48

      /* Configure the registers */
      status = OSPI_ConfigCmd(hospi, cmd);
 80042e0:	68b9      	ldr	r1, [r7, #8]
 80042e2:	68f8      	ldr	r0, [r7, #12]
 80042e4:	f000 fa2c 	bl	8004740 <OSPI_ConfigCmd>
 80042e8:	4603      	mov	r3, r0
 80042ea:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 80042ec:	7ffb      	ldrb	r3, [r7, #31]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d13c      	bne.n	800436c <HAL_OSPI_Command+0xf6>
      {
        if (cmd->DataMode == HAL_OSPI_DATA_NONE)
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d10e      	bne.n	8004318 <HAL_OSPI_Command+0xa2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until TC flag is set to go back in idle state */
          status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	9300      	str	r3, [sp, #0]
 80042fe:	69bb      	ldr	r3, [r7, #24]
 8004300:	2201      	movs	r2, #1
 8004302:	2102      	movs	r1, #2
 8004304:	68f8      	ldr	r0, [r7, #12]
 8004306:	f000 f9e3 	bl	80046d0 <OSPI_WaitFlagStateUntilTimeout>
 800430a:	4603      	mov	r3, r0
 800430c:	77fb      	strb	r3, [r7, #31]

          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	2202      	movs	r2, #2
 8004314:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 8004316:	e029      	b.n	800436c <HAL_OSPI_Command+0xf6>
        }
        else
        {
          /* Update the state */
          if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d103      	bne.n	8004328 <HAL_OSPI_Command+0xb2>
          {
            hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2204      	movs	r2, #4
 8004324:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8004326:	e021      	b.n	800436c <HAL_OSPI_Command+0xf6>
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)
 8004328:	68bb      	ldr	r3, [r7, #8]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	2b01      	cmp	r3, #1
 800432e:	d10b      	bne.n	8004348 <HAL_OSPI_Command+0xd2>
          {
            if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG)
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004334:	2b24      	cmp	r3, #36	@ 0x24
 8004336:	d103      	bne.n	8004340 <HAL_OSPI_Command+0xca>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	2204      	movs	r2, #4
 800433c:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 800433e:	e015      	b.n	800436c <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_READ_CMD_CFG;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	2214      	movs	r2, #20
 8004344:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8004346:	e011      	b.n	800436c <HAL_OSPI_Command+0xf6>
            }
          }
          else
          {
            if (hospi->State == HAL_OSPI_STATE_READ_CMD_CFG)
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800434c:	2b14      	cmp	r3, #20
 800434e:	d103      	bne.n	8004358 <HAL_OSPI_Command+0xe2>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	2204      	movs	r2, #4
 8004354:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8004356:	e009      	b.n	800436c <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	2224      	movs	r2, #36	@ 0x24
 800435c:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 800435e:	e005      	b.n	800436c <HAL_OSPI_Command+0xf6>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 8004360:	2301      	movs	r3, #1
 8004362:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2210      	movs	r2, #16
 8004368:	649a      	str	r2, [r3, #72]	@ 0x48
 800436a:	e000      	b.n	800436e <HAL_OSPI_Command+0xf8>
    if (status == HAL_OK)
 800436c:	bf00      	nop
  }

  /* Return function status */
  return status;
 800436e:	7ffb      	ldrb	r3, [r7, #31]
}
 8004370:	4618      	mov	r0, r3
 8004372:	3720      	adds	r7, #32
 8004374:	46bd      	mov	sp, r7
 8004376:	bd80      	pop	{r7, pc}

08004378 <HAL_OSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b08a      	sub	sp, #40	@ 0x28
 800437c:	af02      	add	r7, sp, #8
 800437e:	60f8      	str	r0, [r7, #12]
 8004380:	60b9      	str	r1, [r7, #8]
 8004382:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004384:	f7fe fc76 	bl	8002c74 <HAL_GetTick>
 8004388:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	3350      	adds	r3, #80	@ 0x50
 8004390:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d105      	bne.n	80043a4 <HAL_OSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	2208      	movs	r2, #8
 80043a0:	649a      	str	r2, [r3, #72]	@ 0x48
 80043a2:	e057      	b.n	8004454 <HAL_OSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043a8:	2b04      	cmp	r3, #4
 80043aa:	d14e      	bne.n	800444a <HAL_OSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043b2:	1c5a      	adds	r2, r3, #1
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	63da      	str	r2, [r3, #60]	@ 0x3c
      hospi->XferSize  = hospi->XferCount;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	639a      	str	r2, [r3, #56]	@ 0x38
      hospi->pBuffPtr  = pData;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	68ba      	ldr	r2, [r7, #8]
 80043c4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	681a      	ldr	r2, [r3, #0]
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80043d4:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_FT, SET, tickstart, Timeout);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	9300      	str	r3, [sp, #0]
 80043da:	69bb      	ldr	r3, [r7, #24]
 80043dc:	2201      	movs	r2, #1
 80043de:	2104      	movs	r1, #4
 80043e0:	68f8      	ldr	r0, [r7, #12]
 80043e2:	f000 f975 	bl	80046d0 <OSPI_WaitFlagStateUntilTimeout>
 80043e6:	4603      	mov	r3, r0
 80043e8:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 80043ea:	7ffb      	ldrb	r3, [r7, #31]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d113      	bne.n	8004418 <HAL_OSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043f4:	781a      	ldrb	r2, [r3, #0]
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043fe:	1c5a      	adds	r2, r3, #1
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	635a      	str	r2, [r3, #52]	@ 0x34
        hospi->XferCount--;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004408:	1e5a      	subs	r2, r3, #1
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
      while (hospi->XferCount > 0U);
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004412:	2b00      	cmp	r3, #0
 8004414:	d1df      	bne.n	80043d6 <HAL_OSPI_Transmit+0x5e>
 8004416:	e000      	b.n	800441a <HAL_OSPI_Transmit+0xa2>
          break;
 8004418:	bf00      	nop

      if (status == HAL_OK)
 800441a:	7ffb      	ldrb	r3, [r7, #31]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d119      	bne.n	8004454 <HAL_OSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	9300      	str	r3, [sp, #0]
 8004424:	69bb      	ldr	r3, [r7, #24]
 8004426:	2201      	movs	r2, #1
 8004428:	2102      	movs	r1, #2
 800442a:	68f8      	ldr	r0, [r7, #12]
 800442c:	f000 f950 	bl	80046d0 <OSPI_WaitFlagStateUntilTimeout>
 8004430:	4603      	mov	r3, r0
 8004432:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8004434:	7ffb      	ldrb	r3, [r7, #31]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d10c      	bne.n	8004454 <HAL_OSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	2202      	movs	r2, #2
 8004440:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	2202      	movs	r2, #2
 8004446:	645a      	str	r2, [r3, #68]	@ 0x44
 8004448:	e004      	b.n	8004454 <HAL_OSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 800444a:	2301      	movs	r3, #1
 800444c:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2210      	movs	r2, #16
 8004452:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 8004454:	7ffb      	ldrb	r3, [r7, #31]
}
 8004456:	4618      	mov	r0, r3
 8004458:	3720      	adds	r7, #32
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}

0800445e <HAL_OSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 800445e:	b580      	push	{r7, lr}
 8004460:	b08c      	sub	sp, #48	@ 0x30
 8004462:	af02      	add	r7, sp, #8
 8004464:	60f8      	str	r0, [r7, #12]
 8004466:	60b9      	str	r1, [r7, #8]
 8004468:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800446a:	f7fe fc03 	bl	8002c74 <HAL_GetTick>
 800446e:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	3350      	adds	r3, #80	@ 0x50
 8004476:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hospi->Instance->AR;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800447e:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hospi->Instance->IR;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8004488:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d106      	bne.n	800449e <HAL_OSPI_Receive+0x40>
  {
    status = HAL_ERROR;
 8004490:	2301      	movs	r3, #1
 8004492:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2208      	movs	r2, #8
 800449a:	649a      	str	r2, [r3, #72]	@ 0x48
 800449c:	e07c      	b.n	8004598 <HAL_OSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044a2:	2b04      	cmp	r3, #4
 80044a4:	d172      	bne.n	800458c <HAL_OSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ac:	1c5a      	adds	r2, r3, #1
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	63da      	str	r2, [r3, #60]	@ 0x3c
      hospi->XferSize  = hospi->XferCount;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	639a      	str	r2, [r3, #56]	@ 0x38
      hospi->pBuffPtr  = pData;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	68ba      	ldr	r2, [r7, #8]
 80044be:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80044d2:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	68db      	ldr	r3, [r3, #12]
 80044d8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80044dc:	d104      	bne.n	80044e8 <HAL_OSPI_Receive+0x8a>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	69ba      	ldr	r2, [r7, #24]
 80044e4:	649a      	str	r2, [r3, #72]	@ 0x48
 80044e6:	e011      	b.n	800450c <HAL_OSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80044f0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d004      	beq.n	8004502 <HAL_OSPI_Receive+0xa4>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	69ba      	ldr	r2, [r7, #24]
 80044fe:	649a      	str	r2, [r3, #72]	@ 0x48
 8004500:	e004      	b.n	800450c <HAL_OSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	697a      	ldr	r2, [r7, #20]
 8004508:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, (HAL_OSPI_FLAG_FT | HAL_OSPI_FLAG_TC), SET, tickstart, Timeout);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	9300      	str	r3, [sp, #0]
 8004510:	6a3b      	ldr	r3, [r7, #32]
 8004512:	2201      	movs	r2, #1
 8004514:	2106      	movs	r1, #6
 8004516:	68f8      	ldr	r0, [r7, #12]
 8004518:	f000 f8da 	bl	80046d0 <OSPI_WaitFlagStateUntilTimeout>
 800451c:	4603      	mov	r3, r0
 800451e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
 8004522:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004526:	2b00      	cmp	r3, #0
 8004528:	d114      	bne.n	8004554 <HAL_OSPI_Receive+0xf6>
        {
          break;
        }

        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800452e:	69fa      	ldr	r2, [r7, #28]
 8004530:	7812      	ldrb	r2, [r2, #0]
 8004532:	b2d2      	uxtb	r2, r2
 8004534:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800453a:	1c5a      	adds	r2, r3, #1
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	635a      	str	r2, [r3, #52]	@ 0x34
        hospi->XferCount--;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004544:	1e5a      	subs	r2, r3, #1
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
      while (hospi->XferCount > 0U);
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800454e:	2b00      	cmp	r3, #0
 8004550:	d1dc      	bne.n	800450c <HAL_OSPI_Receive+0xae>
 8004552:	e000      	b.n	8004556 <HAL_OSPI_Receive+0xf8>
          break;
 8004554:	bf00      	nop

      if (status == HAL_OK)
 8004556:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800455a:	2b00      	cmp	r3, #0
 800455c:	d11c      	bne.n	8004598 <HAL_OSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	9300      	str	r3, [sp, #0]
 8004562:	6a3b      	ldr	r3, [r7, #32]
 8004564:	2201      	movs	r2, #1
 8004566:	2102      	movs	r1, #2
 8004568:	68f8      	ldr	r0, [r7, #12]
 800456a:	f000 f8b1 	bl	80046d0 <OSPI_WaitFlagStateUntilTimeout>
 800456e:	4603      	mov	r3, r0
 8004570:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
 8004574:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004578:	2b00      	cmp	r3, #0
 800457a:	d10d      	bne.n	8004598 <HAL_OSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	2202      	movs	r2, #2
 8004582:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	2202      	movs	r2, #2
 8004588:	645a      	str	r2, [r3, #68]	@ 0x44
 800458a:	e005      	b.n	8004598 <HAL_OSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 800458c:	2301      	movs	r3, #1
 800458e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2210      	movs	r2, #16
 8004596:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 8004598:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800459c:	4618      	mov	r0, r3
 800459e:	3728      	adds	r7, #40	@ 0x28
 80045a0:	46bd      	mov	sp, r7
 80045a2:	bd80      	pop	{r7, pc}

080045a4 <HAL_OSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @note   This function should not be used when the memory is in octal mode (see Errata Sheet)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_AutoPolling(OSPI_HandleTypeDef *hospi, OSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b08a      	sub	sp, #40	@ 0x28
 80045a8:	af02      	add	r7, sp, #8
 80045aa:	60f8      	str	r0, [r7, #12]
 80045ac:	60b9      	str	r1, [r7, #8]
 80045ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80045b0:	f7fe fb60 	bl	8002c74 <HAL_GetTick>
 80045b4:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hospi->Instance->AR;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045bc:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hospi->Instance->IR;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80045c6:	613b      	str	r3, [r7, #16]
  assert_param(IS_OSPI_AUTOMATIC_STOP(cfg->AutomaticStop));
  assert_param(IS_OSPI_INTERVAL(cfg->Interval));
  assert_param(IS_OSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if ((hospi->State == HAL_OSPI_STATE_CMD_CFG) && (cfg->AutomaticStop == HAL_OSPI_AUTOMATIC_STOP_ENABLE))
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045cc:	2b04      	cmp	r3, #4
 80045ce:	d164      	bne.n	800469a <HAL_OSPI_AutoPolling+0xf6>
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	68db      	ldr	r3, [r3, #12]
 80045d4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80045d8:	d15f      	bne.n	800469a <HAL_OSPI_AutoPolling+0xf6>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	9300      	str	r3, [sp, #0]
 80045de:	69bb      	ldr	r3, [r7, #24]
 80045e0:	2200      	movs	r2, #0
 80045e2:	2120      	movs	r1, #32
 80045e4:	68f8      	ldr	r0, [r7, #12]
 80045e6:	f000 f873 	bl	80046d0 <OSPI_WaitFlagStateUntilTimeout>
 80045ea:	4603      	mov	r3, r0
 80045ec:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 80045ee:	7ffb      	ldrb	r3, [r7, #31]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d158      	bne.n	80046a6 <HAL_OSPI_AutoPolling+0x102>
    {
      /* Configure registers */
      WRITE_REG(hospi->Instance->PSMAR, cfg->Match);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	68ba      	ldr	r2, [r7, #8]
 80045fa:	6812      	ldr	r2, [r2, #0]
 80045fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hospi->Instance->PSMKR, cfg->Mask);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	68ba      	ldr	r2, [r7, #8]
 8004606:	6852      	ldr	r2, [r2, #4]
 8004608:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hospi->Instance->PIR,   cfg->Interval);
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	68ba      	ldr	r2, [r7, #8]
 8004612:	6912      	ldr	r2, [r2, #16]
 8004614:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hospi->Instance->CR, (OCTOSPI_CR_PMM | OCTOSPI_CR_APMS | OCTOSPI_CR_FMODE),
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	6899      	ldr	r1, [r3, #8]
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	68db      	ldr	r3, [r3, #12]
 800462a:	430b      	orrs	r3, r1
 800462c:	431a      	orrs	r2, r3
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8004636:	601a      	str	r2, [r3, #0]
                 (cfg->MatchMode | cfg->AutomaticStop | OSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	68db      	ldr	r3, [r3, #12]
 800463c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004640:	d104      	bne.n	800464c <HAL_OSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	697a      	ldr	r2, [r7, #20]
 8004648:	649a      	str	r2, [r3, #72]	@ 0x48
 800464a:	e011      	b.n	8004670 <HAL_OSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004654:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004658:	2b00      	cmp	r3, #0
 800465a:	d004      	beq.n	8004666 <HAL_OSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	697a      	ldr	r2, [r7, #20]
 8004662:	649a      	str	r2, [r3, #72]	@ 0x48
 8004664:	e004      	b.n	8004670 <HAL_OSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	693a      	ldr	r2, [r7, #16]
 800466c:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_SM, SET, tickstart, Timeout);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	9300      	str	r3, [sp, #0]
 8004674:	69bb      	ldr	r3, [r7, #24]
 8004676:	2201      	movs	r2, #1
 8004678:	2108      	movs	r1, #8
 800467a:	68f8      	ldr	r0, [r7, #12]
 800467c:	f000 f828 	bl	80046d0 <OSPI_WaitFlagStateUntilTimeout>
 8004680:	4603      	mov	r3, r0
 8004682:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8004684:	7ffb      	ldrb	r3, [r7, #31]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d10d      	bne.n	80046a6 <HAL_OSPI_AutoPolling+0x102>
      {
        /* Clear status match flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_SM);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	2208      	movs	r2, #8
 8004690:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2202      	movs	r2, #2
 8004696:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8004698:	e005      	b.n	80046a6 <HAL_OSPI_AutoPolling+0x102>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 800469a:	2301      	movs	r3, #1
 800469c:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	2210      	movs	r2, #16
 80046a2:	649a      	str	r2, [r3, #72]	@ 0x48
 80046a4:	e000      	b.n	80046a8 <HAL_OSPI_AutoPolling+0x104>
    if (status == HAL_OK)
 80046a6:	bf00      	nop
  }

  /* Return function status */
  return status;
 80046a8:	7ffb      	ldrb	r3, [r7, #31]
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3720      	adds	r7, #32
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}

080046b2 <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 80046b2:	b480      	push	{r7}
 80046b4:	b083      	sub	sp, #12
 80046b6:	af00      	add	r7, sp, #0
 80046b8:	6078      	str	r0, [r7, #4]
 80046ba:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	683a      	ldr	r2, [r7, #0]
 80046c0:	64da      	str	r2, [r3, #76]	@ 0x4c
  return HAL_OK;
 80046c2:	2300      	movs	r3, #0
}
 80046c4:	4618      	mov	r0, r3
 80046c6:	370c      	adds	r7, #12
 80046c8:	46bd      	mov	sp, r7
 80046ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ce:	4770      	bx	lr

080046d0 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b084      	sub	sp, #16
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	60f8      	str	r0, [r7, #12]
 80046d8:	60b9      	str	r1, [r7, #8]
 80046da:	603b      	str	r3, [r7, #0]
 80046dc:	4613      	mov	r3, r2
 80046de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 80046e0:	e01a      	b.n	8004718 <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046e2:	69bb      	ldr	r3, [r7, #24]
 80046e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046e8:	d016      	beq.n	8004718 <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046ea:	f7fe fac3 	bl	8002c74 <HAL_GetTick>
 80046ee:	4602      	mov	r2, r0
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	1ad3      	subs	r3, r2, r3
 80046f4:	69ba      	ldr	r2, [r7, #24]
 80046f6:	429a      	cmp	r2, r3
 80046f8:	d302      	bcc.n	8004700 <OSPI_WaitFlagStateUntilTimeout+0x30>
 80046fa:	69bb      	ldr	r3, [r7, #24]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d10b      	bne.n	8004718 <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004706:	645a      	str	r2, [r3, #68]	@ 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800470c:	f043 0201 	orr.w	r2, r3, #1
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	649a      	str	r2, [r3, #72]	@ 0x48

        return HAL_ERROR;
 8004714:	2301      	movs	r3, #1
 8004716:	e00e      	b.n	8004736 <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	6a1a      	ldr	r2, [r3, #32]
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	4013      	ands	r3, r2
 8004722:	2b00      	cmp	r3, #0
 8004724:	bf14      	ite	ne
 8004726:	2301      	movne	r3, #1
 8004728:	2300      	moveq	r3, #0
 800472a:	b2db      	uxtb	r3, r3
 800472c:	461a      	mov	r2, r3
 800472e:	79fb      	ldrb	r3, [r7, #7]
 8004730:	429a      	cmp	r2, r3
 8004732:	d1d6      	bne.n	80046e2 <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004734:	2300      	movs	r3, #0
}
 8004736:	4618      	mov	r0, r3
 8004738:	3710      	adds	r7, #16
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}
	...

08004740 <OSPI_ConfigCmd>:
  * @param  hospi : OSPI handle
  * @param  cmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_ConfigCmd(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
 8004740:	b480      	push	{r7}
 8004742:	b089      	sub	sp, #36	@ 0x24
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
 8004748:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800474a:	2300      	movs	r3, #0
 800474c:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800475c:	601a      	str	r2, [r3, #0]

  /* Configure the flash ID */
  if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	689b      	ldr	r3, [r3, #8]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d10a      	bne.n	800477c <OSPI_ConfigCmd+0x3c>
  {
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FSEL, cmd->FlashId);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	685a      	ldr	r2, [r3, #4]
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	430a      	orrs	r2, r1
 800477a:	601a      	str	r2, [r3, #0]
  }

  if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	2b02      	cmp	r3, #2
 8004782:	d114      	bne.n	80047ae <OSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hospi->Instance->WCCR);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 800478c:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WTCR);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8004796:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WIR);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 80047a0:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WABR);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 80047aa:	60fb      	str	r3, [r7, #12]
 80047ac:	e013      	b.n	80047d6 <OSPI_ConfigCmd+0x96>
  }
  else
  {
    ccr_reg = &(hospi->Instance->CCR);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80047b6:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->TCR);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 80047c0:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->IR);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 80047ca:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->ABR);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 80047d4:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (cmd->DQSMode | cmd->SIOOMode);
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047de:	431a      	orrs	r2, r3
 80047e0:	69bb      	ldr	r3, [r7, #24]
 80047e2:	601a      	str	r2, [r3, #0]

  if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE)
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d012      	beq.n	8004812 <OSPI_ConfigCmd+0xd2>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = cmd->AlternateBytes;
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ABMODE | OCTOSPI_CCR_ABDTR | OCTOSPI_CCR_ABSIZE),
 80047f4:	69bb      	ldr	r3, [r7, #24]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004804:	4319      	orrs	r1, r3
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800480a:	430b      	orrs	r3, r1
 800480c:	431a      	orrs	r2, r3
 800480e:	69bb      	ldr	r3, [r7, #24]
 8004810:	601a      	str	r2, [r3, #0]
               (cmd->AlternateBytesMode | cmd->AlternateBytesDtrMode | cmd->AlternateBytesSize));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), OCTOSPI_TCR_DCYC, cmd->DummyCycles);
 8004812:	697b      	ldr	r3, [r7, #20]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f023 021f 	bic.w	r2, r3, #31
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800481e:	431a      	orrs	r2, r3
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	601a      	str	r2, [r3, #0]

  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004828:	2b00      	cmp	r3, #0
 800482a:	d009      	beq.n	8004840 <OSPI_ConfigCmd+0x100>
  {
    if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d105      	bne.n	8004840 <OSPI_ConfigCmd+0x100>
    {
      /* Configure the DLR register with the number of data */
      hospi->Instance->DLR = (cmd->NbData - 1U);
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	3a01      	subs	r2, #1
 800483e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE)
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	68db      	ldr	r3, [r3, #12]
 8004844:	2b00      	cmp	r3, #0
 8004846:	f000 8099 	beq.w	800497c <OSPI_ConfigCmd+0x23c>
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	69db      	ldr	r3, [r3, #28]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d055      	beq.n	80048fe <OSPI_ConfigCmd+0x1be>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004856:	2b00      	cmp	r3, #0
 8004858:	d01e      	beq.n	8004898 <OSPI_ConfigCmd+0x158>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 800485a:	69bb      	ldr	r3, [r7, #24]
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	4b68      	ldr	r3, [pc, #416]	@ (8004a00 <OSPI_ConfigCmd+0x2c0>)
 8004860:	4013      	ands	r3, r2
 8004862:	683a      	ldr	r2, [r7, #0]
 8004864:	68d1      	ldr	r1, [r2, #12]
 8004866:	683a      	ldr	r2, [r7, #0]
 8004868:	6952      	ldr	r2, [r2, #20]
 800486a:	4311      	orrs	r1, r2
 800486c:	683a      	ldr	r2, [r7, #0]
 800486e:	6912      	ldr	r2, [r2, #16]
 8004870:	4311      	orrs	r1, r2
 8004872:	683a      	ldr	r2, [r7, #0]
 8004874:	69d2      	ldr	r2, [r2, #28]
 8004876:	4311      	orrs	r1, r2
 8004878:	683a      	ldr	r2, [r7, #0]
 800487a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800487c:	4311      	orrs	r1, r2
 800487e:	683a      	ldr	r2, [r7, #0]
 8004880:	6a12      	ldr	r2, [r2, #32]
 8004882:	4311      	orrs	r1, r2
 8004884:	683a      	ldr	r2, [r7, #0]
 8004886:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004888:	4311      	orrs	r1, r2
 800488a:	683a      	ldr	r2, [r7, #0]
 800488c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800488e:	430a      	orrs	r2, r1
 8004890:	431a      	orrs	r2, r3
 8004892:	69bb      	ldr	r3, [r7, #24]
 8004894:	601a      	str	r2, [r3, #0]
 8004896:	e028      	b.n	80048ea <OSPI_ConfigCmd+0x1aa>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 8004898:	69bb      	ldr	r3, [r7, #24]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80048a0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80048a4:	683a      	ldr	r2, [r7, #0]
 80048a6:	68d1      	ldr	r1, [r2, #12]
 80048a8:	683a      	ldr	r2, [r7, #0]
 80048aa:	6952      	ldr	r2, [r2, #20]
 80048ac:	4311      	orrs	r1, r2
 80048ae:	683a      	ldr	r2, [r7, #0]
 80048b0:	6912      	ldr	r2, [r2, #16]
 80048b2:	4311      	orrs	r1, r2
 80048b4:	683a      	ldr	r2, [r7, #0]
 80048b6:	69d2      	ldr	r2, [r2, #28]
 80048b8:	4311      	orrs	r1, r2
 80048ba:	683a      	ldr	r2, [r7, #0]
 80048bc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80048be:	4311      	orrs	r1, r2
 80048c0:	683a      	ldr	r2, [r7, #0]
 80048c2:	6a12      	ldr	r2, [r2, #32]
 80048c4:	430a      	orrs	r2, r1
 80048c6:	431a      	orrs	r2, r3
 80048c8:	69bb      	ldr	r3, [r7, #24]
 80048ca:	601a      	str	r2, [r3, #0]
                                OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize |
                    cmd->AddressMode     | cmd->AddressDtrMode     | cmd->AddressSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80048d4:	d109      	bne.n	80048ea <OSPI_ConfigCmd+0x1aa>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 80048da:	2b08      	cmp	r3, #8
 80048dc:	d105      	bne.n	80048ea <OSPI_ConfigCmd+0x1aa>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 80048de:	69bb      	ldr	r3, [r7, #24]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80048e6:	69bb      	ldr	r3, [r7, #24]
 80048e8:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	689a      	ldr	r2, [r3, #8]
 80048ee:	693b      	ldr	r3, [r7, #16]
 80048f0:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hospi->Instance->AR = cmd->Address;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	683a      	ldr	r2, [r7, #0]
 80048f8:	6992      	ldr	r2, [r2, #24]
 80048fa:	649a      	str	r2, [r3, #72]	@ 0x48
 80048fc:	e078      	b.n	80049f0 <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004902:	2b00      	cmp	r3, #0
 8004904:	d017      	beq.n	8004936 <OSPI_ConfigCmd+0x1f6>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE |
 8004906:	69bb      	ldr	r3, [r7, #24]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 800490e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004912:	683a      	ldr	r2, [r7, #0]
 8004914:	68d1      	ldr	r1, [r2, #12]
 8004916:	683a      	ldr	r2, [r7, #0]
 8004918:	6952      	ldr	r2, [r2, #20]
 800491a:	4311      	orrs	r1, r2
 800491c:	683a      	ldr	r2, [r7, #0]
 800491e:	6912      	ldr	r2, [r2, #16]
 8004920:	4311      	orrs	r1, r2
 8004922:	683a      	ldr	r2, [r7, #0]
 8004924:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004926:	4311      	orrs	r1, r2
 8004928:	683a      	ldr	r2, [r7, #0]
 800492a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800492c:	430a      	orrs	r2, r1
 800492e:	431a      	orrs	r2, r3
 8004930:	69bb      	ldr	r3, [r7, #24]
 8004932:	601a      	str	r2, [r3, #0]
 8004934:	e01d      	b.n	8004972 <OSPI_ConfigCmd+0x232>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE),
 8004936:	69bb      	ldr	r3, [r7, #24]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	68d9      	ldr	r1, [r3, #12]
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	695b      	ldr	r3, [r3, #20]
 8004946:	4319      	orrs	r1, r3
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	691b      	ldr	r3, [r3, #16]
 800494c:	430b      	orrs	r3, r1
 800494e:	431a      	orrs	r2, r3
 8004950:	69bb      	ldr	r3, [r7, #24]
 8004952:	601a      	str	r2, [r3, #0]
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004958:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800495c:	d109      	bne.n	8004972 <OSPI_ConfigCmd+0x232>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8004962:	2b08      	cmp	r3, #8
 8004964:	d105      	bne.n	8004972 <OSPI_ConfigCmd+0x232>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 8004966:	69bb      	ldr	r3, [r7, #24]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800496e:	69bb      	ldr	r3, [r7, #24]
 8004970:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	689a      	ldr	r2, [r3, #8]
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	601a      	str	r2, [r3, #0]
 800497a:	e039      	b.n	80049f0 <OSPI_ConfigCmd+0x2b0>

    }
  }
  else
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	69db      	ldr	r3, [r3, #28]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d030      	beq.n	80049e6 <OSPI_ConfigCmd+0x2a6>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004988:	2b00      	cmp	r3, #0
 800498a:	d017      	beq.n	80049bc <OSPI_ConfigCmd+0x27c>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE |
 800498c:	69bb      	ldr	r3, [r7, #24]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8004994:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004998:	683a      	ldr	r2, [r7, #0]
 800499a:	69d1      	ldr	r1, [r2, #28]
 800499c:	683a      	ldr	r2, [r7, #0]
 800499e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80049a0:	4311      	orrs	r1, r2
 80049a2:	683a      	ldr	r2, [r7, #0]
 80049a4:	6a12      	ldr	r2, [r2, #32]
 80049a6:	4311      	orrs	r1, r2
 80049a8:	683a      	ldr	r2, [r7, #0]
 80049aa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80049ac:	4311      	orrs	r1, r2
 80049ae:	683a      	ldr	r2, [r7, #0]
 80049b0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80049b2:	430a      	orrs	r2, r1
 80049b4:	431a      	orrs	r2, r3
 80049b6:	69bb      	ldr	r3, [r7, #24]
 80049b8:	601a      	str	r2, [r3, #0]
 80049ba:	e00e      	b.n	80049da <OSPI_ConfigCmd+0x29a>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
 80049bc:	69bb      	ldr	r3, [r7, #24]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	69d9      	ldr	r1, [r3, #28]
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049cc:	4319      	orrs	r1, r3
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	6a1b      	ldr	r3, [r3, #32]
 80049d2:	430b      	orrs	r3, r1
 80049d4:	431a      	orrs	r2, r3
 80049d6:	69bb      	ldr	r3, [r7, #24]
 80049d8:	601a      	str	r2, [r3, #0]
                   (cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize));
      }

      /* Configure the AR register with the instruction value */
      hospi->Instance->AR = cmd->Address;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	683a      	ldr	r2, [r7, #0]
 80049e0:	6992      	ldr	r2, [r2, #24]
 80049e2:	649a      	str	r2, [r3, #72]	@ 0x48
 80049e4:	e004      	b.n	80049f0 <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 80049e6:	2301      	movs	r3, #1
 80049e8:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2208      	movs	r2, #8
 80049ee:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 80049f0:	7ffb      	ldrb	r3, [r7, #31]
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3724      	adds	r7, #36	@ 0x24
 80049f6:	46bd      	mov	sp, r7
 80049f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fc:	4770      	bx	lr
 80049fe:	bf00      	nop
 8004a00:	f0ffc0c0 	.word	0xf0ffc0c0

08004a04 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004a04:	b480      	push	{r7}
 8004a06:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004a08:	4b0d      	ldr	r3, [pc, #52]	@ (8004a40 <HAL_PWREx_GetVoltageRange+0x3c>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004a10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a14:	d102      	bne.n	8004a1c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8004a16:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004a1a:	e00b      	b.n	8004a34 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8004a1c:	4b08      	ldr	r3, [pc, #32]	@ (8004a40 <HAL_PWREx_GetVoltageRange+0x3c>)
 8004a1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a2a:	d102      	bne.n	8004a32 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8004a2c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004a30:	e000      	b.n	8004a34 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8004a32:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	46bd      	mov	sp, r7
 8004a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3c:	4770      	bx	lr
 8004a3e:	bf00      	nop
 8004a40:	40007000 	.word	0x40007000

08004a44 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b085      	sub	sp, #20
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d141      	bne.n	8004ad6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004a52:	4b4b      	ldr	r3, [pc, #300]	@ (8004b80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004a5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a5e:	d131      	bne.n	8004ac4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004a60:	4b47      	ldr	r3, [pc, #284]	@ (8004b80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a66:	4a46      	ldr	r2, [pc, #280]	@ (8004b80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a6c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004a70:	4b43      	ldr	r3, [pc, #268]	@ (8004b80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004a78:	4a41      	ldr	r2, [pc, #260]	@ (8004b80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a7a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004a7e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004a80:	4b40      	ldr	r3, [pc, #256]	@ (8004b84 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	2232      	movs	r2, #50	@ 0x32
 8004a86:	fb02 f303 	mul.w	r3, r2, r3
 8004a8a:	4a3f      	ldr	r2, [pc, #252]	@ (8004b88 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004a8c:	fba2 2303 	umull	r2, r3, r2, r3
 8004a90:	0c9b      	lsrs	r3, r3, #18
 8004a92:	3301      	adds	r3, #1
 8004a94:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004a96:	e002      	b.n	8004a9e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	3b01      	subs	r3, #1
 8004a9c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004a9e:	4b38      	ldr	r3, [pc, #224]	@ (8004b80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004aa0:	695b      	ldr	r3, [r3, #20]
 8004aa2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004aa6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004aaa:	d102      	bne.n	8004ab2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d1f2      	bne.n	8004a98 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004ab2:	4b33      	ldr	r3, [pc, #204]	@ (8004b80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ab4:	695b      	ldr	r3, [r3, #20]
 8004ab6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004aba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004abe:	d158      	bne.n	8004b72 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004ac0:	2303      	movs	r3, #3
 8004ac2:	e057      	b.n	8004b74 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004ac4:	4b2e      	ldr	r3, [pc, #184]	@ (8004b80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ac6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004aca:	4a2d      	ldr	r2, [pc, #180]	@ (8004b80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004acc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ad0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004ad4:	e04d      	b.n	8004b72 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004adc:	d141      	bne.n	8004b62 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004ade:	4b28      	ldr	r3, [pc, #160]	@ (8004b80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004ae6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004aea:	d131      	bne.n	8004b50 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004aec:	4b24      	ldr	r3, [pc, #144]	@ (8004b80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004aee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004af2:	4a23      	ldr	r2, [pc, #140]	@ (8004b80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004af4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004af8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004afc:	4b20      	ldr	r3, [pc, #128]	@ (8004b80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004b04:	4a1e      	ldr	r2, [pc, #120]	@ (8004b80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b06:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004b0a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004b0c:	4b1d      	ldr	r3, [pc, #116]	@ (8004b84 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	2232      	movs	r2, #50	@ 0x32
 8004b12:	fb02 f303 	mul.w	r3, r2, r3
 8004b16:	4a1c      	ldr	r2, [pc, #112]	@ (8004b88 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004b18:	fba2 2303 	umull	r2, r3, r2, r3
 8004b1c:	0c9b      	lsrs	r3, r3, #18
 8004b1e:	3301      	adds	r3, #1
 8004b20:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b22:	e002      	b.n	8004b2a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	3b01      	subs	r3, #1
 8004b28:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b2a:	4b15      	ldr	r3, [pc, #84]	@ (8004b80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b2c:	695b      	ldr	r3, [r3, #20]
 8004b2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b36:	d102      	bne.n	8004b3e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d1f2      	bne.n	8004b24 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004b3e:	4b10      	ldr	r3, [pc, #64]	@ (8004b80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b40:	695b      	ldr	r3, [r3, #20]
 8004b42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b4a:	d112      	bne.n	8004b72 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004b4c:	2303      	movs	r3, #3
 8004b4e:	e011      	b.n	8004b74 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004b50:	4b0b      	ldr	r3, [pc, #44]	@ (8004b80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b56:	4a0a      	ldr	r2, [pc, #40]	@ (8004b80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b5c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004b60:	e007      	b.n	8004b72 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004b62:	4b07      	ldr	r3, [pc, #28]	@ (8004b80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004b6a:	4a05      	ldr	r2, [pc, #20]	@ (8004b80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b6c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004b70:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004b72:	2300      	movs	r3, #0
}
 8004b74:	4618      	mov	r0, r3
 8004b76:	3714      	adds	r7, #20
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7e:	4770      	bx	lr
 8004b80:	40007000 	.word	0x40007000
 8004b84:	20000008 	.word	0x20000008
 8004b88:	431bde83 	.word	0x431bde83

08004b8c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b088      	sub	sp, #32
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d102      	bne.n	8004ba0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	f000 bc08 	b.w	80053b0 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004ba0:	4b96      	ldr	r3, [pc, #600]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004ba2:	689b      	ldr	r3, [r3, #8]
 8004ba4:	f003 030c 	and.w	r3, r3, #12
 8004ba8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004baa:	4b94      	ldr	r3, [pc, #592]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004bac:	68db      	ldr	r3, [r3, #12]
 8004bae:	f003 0303 	and.w	r3, r3, #3
 8004bb2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f003 0310 	and.w	r3, r3, #16
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	f000 80e4 	beq.w	8004d8a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004bc2:	69bb      	ldr	r3, [r7, #24]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d007      	beq.n	8004bd8 <HAL_RCC_OscConfig+0x4c>
 8004bc8:	69bb      	ldr	r3, [r7, #24]
 8004bca:	2b0c      	cmp	r3, #12
 8004bcc:	f040 808b 	bne.w	8004ce6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	2b01      	cmp	r3, #1
 8004bd4:	f040 8087 	bne.w	8004ce6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004bd8:	4b88      	ldr	r3, [pc, #544]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f003 0302 	and.w	r3, r3, #2
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d005      	beq.n	8004bf0 <HAL_RCC_OscConfig+0x64>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	699b      	ldr	r3, [r3, #24]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d101      	bne.n	8004bf0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004bec:	2301      	movs	r3, #1
 8004bee:	e3df      	b.n	80053b0 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6a1a      	ldr	r2, [r3, #32]
 8004bf4:	4b81      	ldr	r3, [pc, #516]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 0308 	and.w	r3, r3, #8
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d004      	beq.n	8004c0a <HAL_RCC_OscConfig+0x7e>
 8004c00:	4b7e      	ldr	r3, [pc, #504]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c08:	e005      	b.n	8004c16 <HAL_RCC_OscConfig+0x8a>
 8004c0a:	4b7c      	ldr	r3, [pc, #496]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004c0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c10:	091b      	lsrs	r3, r3, #4
 8004c12:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d223      	bcs.n	8004c62 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6a1b      	ldr	r3, [r3, #32]
 8004c1e:	4618      	mov	r0, r3
 8004c20:	f000 fdcc 	bl	80057bc <RCC_SetFlashLatencyFromMSIRange>
 8004c24:	4603      	mov	r3, r0
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d001      	beq.n	8004c2e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	e3c0      	b.n	80053b0 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004c2e:	4b73      	ldr	r3, [pc, #460]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4a72      	ldr	r2, [pc, #456]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004c34:	f043 0308 	orr.w	r3, r3, #8
 8004c38:	6013      	str	r3, [r2, #0]
 8004c3a:	4b70      	ldr	r3, [pc, #448]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6a1b      	ldr	r3, [r3, #32]
 8004c46:	496d      	ldr	r1, [pc, #436]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004c4c:	4b6b      	ldr	r3, [pc, #428]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	69db      	ldr	r3, [r3, #28]
 8004c58:	021b      	lsls	r3, r3, #8
 8004c5a:	4968      	ldr	r1, [pc, #416]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	604b      	str	r3, [r1, #4]
 8004c60:	e025      	b.n	8004cae <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004c62:	4b66      	ldr	r3, [pc, #408]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4a65      	ldr	r2, [pc, #404]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004c68:	f043 0308 	orr.w	r3, r3, #8
 8004c6c:	6013      	str	r3, [r2, #0]
 8004c6e:	4b63      	ldr	r3, [pc, #396]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6a1b      	ldr	r3, [r3, #32]
 8004c7a:	4960      	ldr	r1, [pc, #384]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004c80:	4b5e      	ldr	r3, [pc, #376]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	69db      	ldr	r3, [r3, #28]
 8004c8c:	021b      	lsls	r3, r3, #8
 8004c8e:	495b      	ldr	r1, [pc, #364]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004c90:	4313      	orrs	r3, r2
 8004c92:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004c94:	69bb      	ldr	r3, [r7, #24]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d109      	bne.n	8004cae <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6a1b      	ldr	r3, [r3, #32]
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	f000 fd8c 	bl	80057bc <RCC_SetFlashLatencyFromMSIRange>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d001      	beq.n	8004cae <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
 8004cac:	e380      	b.n	80053b0 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004cae:	f000 fcc1 	bl	8005634 <HAL_RCC_GetSysClockFreq>
 8004cb2:	4602      	mov	r2, r0
 8004cb4:	4b51      	ldr	r3, [pc, #324]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004cb6:	689b      	ldr	r3, [r3, #8]
 8004cb8:	091b      	lsrs	r3, r3, #4
 8004cba:	f003 030f 	and.w	r3, r3, #15
 8004cbe:	4950      	ldr	r1, [pc, #320]	@ (8004e00 <HAL_RCC_OscConfig+0x274>)
 8004cc0:	5ccb      	ldrb	r3, [r1, r3]
 8004cc2:	f003 031f 	and.w	r3, r3, #31
 8004cc6:	fa22 f303 	lsr.w	r3, r2, r3
 8004cca:	4a4e      	ldr	r2, [pc, #312]	@ (8004e04 <HAL_RCC_OscConfig+0x278>)
 8004ccc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004cce:	4b4e      	ldr	r3, [pc, #312]	@ (8004e08 <HAL_RCC_OscConfig+0x27c>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f7fd ff7e 	bl	8002bd4 <HAL_InitTick>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004cdc:	7bfb      	ldrb	r3, [r7, #15]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d052      	beq.n	8004d88 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004ce2:	7bfb      	ldrb	r3, [r7, #15]
 8004ce4:	e364      	b.n	80053b0 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	699b      	ldr	r3, [r3, #24]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d032      	beq.n	8004d54 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004cee:	4b43      	ldr	r3, [pc, #268]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4a42      	ldr	r2, [pc, #264]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004cf4:	f043 0301 	orr.w	r3, r3, #1
 8004cf8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004cfa:	f7fd ffbb 	bl	8002c74 <HAL_GetTick>
 8004cfe:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004d00:	e008      	b.n	8004d14 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004d02:	f7fd ffb7 	bl	8002c74 <HAL_GetTick>
 8004d06:	4602      	mov	r2, r0
 8004d08:	693b      	ldr	r3, [r7, #16]
 8004d0a:	1ad3      	subs	r3, r2, r3
 8004d0c:	2b02      	cmp	r3, #2
 8004d0e:	d901      	bls.n	8004d14 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004d10:	2303      	movs	r3, #3
 8004d12:	e34d      	b.n	80053b0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004d14:	4b39      	ldr	r3, [pc, #228]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f003 0302 	and.w	r3, r3, #2
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d0f0      	beq.n	8004d02 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004d20:	4b36      	ldr	r3, [pc, #216]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4a35      	ldr	r2, [pc, #212]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004d26:	f043 0308 	orr.w	r3, r3, #8
 8004d2a:	6013      	str	r3, [r2, #0]
 8004d2c:	4b33      	ldr	r3, [pc, #204]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6a1b      	ldr	r3, [r3, #32]
 8004d38:	4930      	ldr	r1, [pc, #192]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004d3e:	4b2f      	ldr	r3, [pc, #188]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	69db      	ldr	r3, [r3, #28]
 8004d4a:	021b      	lsls	r3, r3, #8
 8004d4c:	492b      	ldr	r1, [pc, #172]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	604b      	str	r3, [r1, #4]
 8004d52:	e01a      	b.n	8004d8a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004d54:	4b29      	ldr	r3, [pc, #164]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4a28      	ldr	r2, [pc, #160]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004d5a:	f023 0301 	bic.w	r3, r3, #1
 8004d5e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004d60:	f7fd ff88 	bl	8002c74 <HAL_GetTick>
 8004d64:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004d66:	e008      	b.n	8004d7a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004d68:	f7fd ff84 	bl	8002c74 <HAL_GetTick>
 8004d6c:	4602      	mov	r2, r0
 8004d6e:	693b      	ldr	r3, [r7, #16]
 8004d70:	1ad3      	subs	r3, r2, r3
 8004d72:	2b02      	cmp	r3, #2
 8004d74:	d901      	bls.n	8004d7a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004d76:	2303      	movs	r3, #3
 8004d78:	e31a      	b.n	80053b0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004d7a:	4b20      	ldr	r3, [pc, #128]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f003 0302 	and.w	r3, r3, #2
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d1f0      	bne.n	8004d68 <HAL_RCC_OscConfig+0x1dc>
 8004d86:	e000      	b.n	8004d8a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004d88:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f003 0301 	and.w	r3, r3, #1
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d073      	beq.n	8004e7e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004d96:	69bb      	ldr	r3, [r7, #24]
 8004d98:	2b08      	cmp	r3, #8
 8004d9a:	d005      	beq.n	8004da8 <HAL_RCC_OscConfig+0x21c>
 8004d9c:	69bb      	ldr	r3, [r7, #24]
 8004d9e:	2b0c      	cmp	r3, #12
 8004da0:	d10e      	bne.n	8004dc0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	2b03      	cmp	r3, #3
 8004da6:	d10b      	bne.n	8004dc0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004da8:	4b14      	ldr	r3, [pc, #80]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d063      	beq.n	8004e7c <HAL_RCC_OscConfig+0x2f0>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	685b      	ldr	r3, [r3, #4]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d15f      	bne.n	8004e7c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	e2f7      	b.n	80053b0 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004dc8:	d106      	bne.n	8004dd8 <HAL_RCC_OscConfig+0x24c>
 8004dca:	4b0c      	ldr	r3, [pc, #48]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4a0b      	ldr	r2, [pc, #44]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004dd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004dd4:	6013      	str	r3, [r2, #0]
 8004dd6:	e025      	b.n	8004e24 <HAL_RCC_OscConfig+0x298>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	685b      	ldr	r3, [r3, #4]
 8004ddc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004de0:	d114      	bne.n	8004e0c <HAL_RCC_OscConfig+0x280>
 8004de2:	4b06      	ldr	r3, [pc, #24]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	4a05      	ldr	r2, [pc, #20]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004de8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004dec:	6013      	str	r3, [r2, #0]
 8004dee:	4b03      	ldr	r3, [pc, #12]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a02      	ldr	r2, [pc, #8]	@ (8004dfc <HAL_RCC_OscConfig+0x270>)
 8004df4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004df8:	6013      	str	r3, [r2, #0]
 8004dfa:	e013      	b.n	8004e24 <HAL_RCC_OscConfig+0x298>
 8004dfc:	40021000 	.word	0x40021000
 8004e00:	0800a794 	.word	0x0800a794
 8004e04:	20000008 	.word	0x20000008
 8004e08:	2000001c 	.word	0x2000001c
 8004e0c:	4ba0      	ldr	r3, [pc, #640]	@ (8005090 <HAL_RCC_OscConfig+0x504>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a9f      	ldr	r2, [pc, #636]	@ (8005090 <HAL_RCC_OscConfig+0x504>)
 8004e12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e16:	6013      	str	r3, [r2, #0]
 8004e18:	4b9d      	ldr	r3, [pc, #628]	@ (8005090 <HAL_RCC_OscConfig+0x504>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4a9c      	ldr	r2, [pc, #624]	@ (8005090 <HAL_RCC_OscConfig+0x504>)
 8004e1e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d013      	beq.n	8004e54 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e2c:	f7fd ff22 	bl	8002c74 <HAL_GetTick>
 8004e30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e32:	e008      	b.n	8004e46 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e34:	f7fd ff1e 	bl	8002c74 <HAL_GetTick>
 8004e38:	4602      	mov	r2, r0
 8004e3a:	693b      	ldr	r3, [r7, #16]
 8004e3c:	1ad3      	subs	r3, r2, r3
 8004e3e:	2b64      	cmp	r3, #100	@ 0x64
 8004e40:	d901      	bls.n	8004e46 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004e42:	2303      	movs	r3, #3
 8004e44:	e2b4      	b.n	80053b0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e46:	4b92      	ldr	r3, [pc, #584]	@ (8005090 <HAL_RCC_OscConfig+0x504>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d0f0      	beq.n	8004e34 <HAL_RCC_OscConfig+0x2a8>
 8004e52:	e014      	b.n	8004e7e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e54:	f7fd ff0e 	bl	8002c74 <HAL_GetTick>
 8004e58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004e5a:	e008      	b.n	8004e6e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e5c:	f7fd ff0a 	bl	8002c74 <HAL_GetTick>
 8004e60:	4602      	mov	r2, r0
 8004e62:	693b      	ldr	r3, [r7, #16]
 8004e64:	1ad3      	subs	r3, r2, r3
 8004e66:	2b64      	cmp	r3, #100	@ 0x64
 8004e68:	d901      	bls.n	8004e6e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004e6a:	2303      	movs	r3, #3
 8004e6c:	e2a0      	b.n	80053b0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004e6e:	4b88      	ldr	r3, [pc, #544]	@ (8005090 <HAL_RCC_OscConfig+0x504>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d1f0      	bne.n	8004e5c <HAL_RCC_OscConfig+0x2d0>
 8004e7a:	e000      	b.n	8004e7e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f003 0302 	and.w	r3, r3, #2
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d060      	beq.n	8004f4c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004e8a:	69bb      	ldr	r3, [r7, #24]
 8004e8c:	2b04      	cmp	r3, #4
 8004e8e:	d005      	beq.n	8004e9c <HAL_RCC_OscConfig+0x310>
 8004e90:	69bb      	ldr	r3, [r7, #24]
 8004e92:	2b0c      	cmp	r3, #12
 8004e94:	d119      	bne.n	8004eca <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004e96:	697b      	ldr	r3, [r7, #20]
 8004e98:	2b02      	cmp	r3, #2
 8004e9a:	d116      	bne.n	8004eca <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004e9c:	4b7c      	ldr	r3, [pc, #496]	@ (8005090 <HAL_RCC_OscConfig+0x504>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d005      	beq.n	8004eb4 <HAL_RCC_OscConfig+0x328>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	68db      	ldr	r3, [r3, #12]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d101      	bne.n	8004eb4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	e27d      	b.n	80053b0 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004eb4:	4b76      	ldr	r3, [pc, #472]	@ (8005090 <HAL_RCC_OscConfig+0x504>)
 8004eb6:	685b      	ldr	r3, [r3, #4]
 8004eb8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	691b      	ldr	r3, [r3, #16]
 8004ec0:	061b      	lsls	r3, r3, #24
 8004ec2:	4973      	ldr	r1, [pc, #460]	@ (8005090 <HAL_RCC_OscConfig+0x504>)
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ec8:	e040      	b.n	8004f4c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	68db      	ldr	r3, [r3, #12]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d023      	beq.n	8004f1a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ed2:	4b6f      	ldr	r3, [pc, #444]	@ (8005090 <HAL_RCC_OscConfig+0x504>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a6e      	ldr	r2, [pc, #440]	@ (8005090 <HAL_RCC_OscConfig+0x504>)
 8004ed8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004edc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ede:	f7fd fec9 	bl	8002c74 <HAL_GetTick>
 8004ee2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ee4:	e008      	b.n	8004ef8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ee6:	f7fd fec5 	bl	8002c74 <HAL_GetTick>
 8004eea:	4602      	mov	r2, r0
 8004eec:	693b      	ldr	r3, [r7, #16]
 8004eee:	1ad3      	subs	r3, r2, r3
 8004ef0:	2b02      	cmp	r3, #2
 8004ef2:	d901      	bls.n	8004ef8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004ef4:	2303      	movs	r3, #3
 8004ef6:	e25b      	b.n	80053b0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ef8:	4b65      	ldr	r3, [pc, #404]	@ (8005090 <HAL_RCC_OscConfig+0x504>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d0f0      	beq.n	8004ee6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f04:	4b62      	ldr	r3, [pc, #392]	@ (8005090 <HAL_RCC_OscConfig+0x504>)
 8004f06:	685b      	ldr	r3, [r3, #4]
 8004f08:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	691b      	ldr	r3, [r3, #16]
 8004f10:	061b      	lsls	r3, r3, #24
 8004f12:	495f      	ldr	r1, [pc, #380]	@ (8005090 <HAL_RCC_OscConfig+0x504>)
 8004f14:	4313      	orrs	r3, r2
 8004f16:	604b      	str	r3, [r1, #4]
 8004f18:	e018      	b.n	8004f4c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f1a:	4b5d      	ldr	r3, [pc, #372]	@ (8005090 <HAL_RCC_OscConfig+0x504>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a5c      	ldr	r2, [pc, #368]	@ (8005090 <HAL_RCC_OscConfig+0x504>)
 8004f20:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f24:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f26:	f7fd fea5 	bl	8002c74 <HAL_GetTick>
 8004f2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004f2c:	e008      	b.n	8004f40 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f2e:	f7fd fea1 	bl	8002c74 <HAL_GetTick>
 8004f32:	4602      	mov	r2, r0
 8004f34:	693b      	ldr	r3, [r7, #16]
 8004f36:	1ad3      	subs	r3, r2, r3
 8004f38:	2b02      	cmp	r3, #2
 8004f3a:	d901      	bls.n	8004f40 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004f3c:	2303      	movs	r3, #3
 8004f3e:	e237      	b.n	80053b0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004f40:	4b53      	ldr	r3, [pc, #332]	@ (8005090 <HAL_RCC_OscConfig+0x504>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d1f0      	bne.n	8004f2e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f003 0308 	and.w	r3, r3, #8
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d03c      	beq.n	8004fd2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	695b      	ldr	r3, [r3, #20]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d01c      	beq.n	8004f9a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f60:	4b4b      	ldr	r3, [pc, #300]	@ (8005090 <HAL_RCC_OscConfig+0x504>)
 8004f62:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f66:	4a4a      	ldr	r2, [pc, #296]	@ (8005090 <HAL_RCC_OscConfig+0x504>)
 8004f68:	f043 0301 	orr.w	r3, r3, #1
 8004f6c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f70:	f7fd fe80 	bl	8002c74 <HAL_GetTick>
 8004f74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004f76:	e008      	b.n	8004f8a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f78:	f7fd fe7c 	bl	8002c74 <HAL_GetTick>
 8004f7c:	4602      	mov	r2, r0
 8004f7e:	693b      	ldr	r3, [r7, #16]
 8004f80:	1ad3      	subs	r3, r2, r3
 8004f82:	2b02      	cmp	r3, #2
 8004f84:	d901      	bls.n	8004f8a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004f86:	2303      	movs	r3, #3
 8004f88:	e212      	b.n	80053b0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004f8a:	4b41      	ldr	r3, [pc, #260]	@ (8005090 <HAL_RCC_OscConfig+0x504>)
 8004f8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f90:	f003 0302 	and.w	r3, r3, #2
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d0ef      	beq.n	8004f78 <HAL_RCC_OscConfig+0x3ec>
 8004f98:	e01b      	b.n	8004fd2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f9a:	4b3d      	ldr	r3, [pc, #244]	@ (8005090 <HAL_RCC_OscConfig+0x504>)
 8004f9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004fa0:	4a3b      	ldr	r2, [pc, #236]	@ (8005090 <HAL_RCC_OscConfig+0x504>)
 8004fa2:	f023 0301 	bic.w	r3, r3, #1
 8004fa6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004faa:	f7fd fe63 	bl	8002c74 <HAL_GetTick>
 8004fae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004fb0:	e008      	b.n	8004fc4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004fb2:	f7fd fe5f 	bl	8002c74 <HAL_GetTick>
 8004fb6:	4602      	mov	r2, r0
 8004fb8:	693b      	ldr	r3, [r7, #16]
 8004fba:	1ad3      	subs	r3, r2, r3
 8004fbc:	2b02      	cmp	r3, #2
 8004fbe:	d901      	bls.n	8004fc4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004fc0:	2303      	movs	r3, #3
 8004fc2:	e1f5      	b.n	80053b0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004fc4:	4b32      	ldr	r3, [pc, #200]	@ (8005090 <HAL_RCC_OscConfig+0x504>)
 8004fc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004fca:	f003 0302 	and.w	r3, r3, #2
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d1ef      	bne.n	8004fb2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f003 0304 	and.w	r3, r3, #4
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	f000 80a6 	beq.w	800512c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004fe4:	4b2a      	ldr	r3, [pc, #168]	@ (8005090 <HAL_RCC_OscConfig+0x504>)
 8004fe6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fe8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d10d      	bne.n	800500c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ff0:	4b27      	ldr	r3, [pc, #156]	@ (8005090 <HAL_RCC_OscConfig+0x504>)
 8004ff2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ff4:	4a26      	ldr	r2, [pc, #152]	@ (8005090 <HAL_RCC_OscConfig+0x504>)
 8004ff6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ffa:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ffc:	4b24      	ldr	r3, [pc, #144]	@ (8005090 <HAL_RCC_OscConfig+0x504>)
 8004ffe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005000:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005004:	60bb      	str	r3, [r7, #8]
 8005006:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005008:	2301      	movs	r3, #1
 800500a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800500c:	4b21      	ldr	r3, [pc, #132]	@ (8005094 <HAL_RCC_OscConfig+0x508>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005014:	2b00      	cmp	r3, #0
 8005016:	d118      	bne.n	800504a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005018:	4b1e      	ldr	r3, [pc, #120]	@ (8005094 <HAL_RCC_OscConfig+0x508>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a1d      	ldr	r2, [pc, #116]	@ (8005094 <HAL_RCC_OscConfig+0x508>)
 800501e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005022:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005024:	f7fd fe26 	bl	8002c74 <HAL_GetTick>
 8005028:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800502a:	e008      	b.n	800503e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800502c:	f7fd fe22 	bl	8002c74 <HAL_GetTick>
 8005030:	4602      	mov	r2, r0
 8005032:	693b      	ldr	r3, [r7, #16]
 8005034:	1ad3      	subs	r3, r2, r3
 8005036:	2b02      	cmp	r3, #2
 8005038:	d901      	bls.n	800503e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800503a:	2303      	movs	r3, #3
 800503c:	e1b8      	b.n	80053b0 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800503e:	4b15      	ldr	r3, [pc, #84]	@ (8005094 <HAL_RCC_OscConfig+0x508>)
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005046:	2b00      	cmp	r3, #0
 8005048:	d0f0      	beq.n	800502c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	689b      	ldr	r3, [r3, #8]
 800504e:	2b01      	cmp	r3, #1
 8005050:	d108      	bne.n	8005064 <HAL_RCC_OscConfig+0x4d8>
 8005052:	4b0f      	ldr	r3, [pc, #60]	@ (8005090 <HAL_RCC_OscConfig+0x504>)
 8005054:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005058:	4a0d      	ldr	r2, [pc, #52]	@ (8005090 <HAL_RCC_OscConfig+0x504>)
 800505a:	f043 0301 	orr.w	r3, r3, #1
 800505e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005062:	e029      	b.n	80050b8 <HAL_RCC_OscConfig+0x52c>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	689b      	ldr	r3, [r3, #8]
 8005068:	2b05      	cmp	r3, #5
 800506a:	d115      	bne.n	8005098 <HAL_RCC_OscConfig+0x50c>
 800506c:	4b08      	ldr	r3, [pc, #32]	@ (8005090 <HAL_RCC_OscConfig+0x504>)
 800506e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005072:	4a07      	ldr	r2, [pc, #28]	@ (8005090 <HAL_RCC_OscConfig+0x504>)
 8005074:	f043 0304 	orr.w	r3, r3, #4
 8005078:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800507c:	4b04      	ldr	r3, [pc, #16]	@ (8005090 <HAL_RCC_OscConfig+0x504>)
 800507e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005082:	4a03      	ldr	r2, [pc, #12]	@ (8005090 <HAL_RCC_OscConfig+0x504>)
 8005084:	f043 0301 	orr.w	r3, r3, #1
 8005088:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800508c:	e014      	b.n	80050b8 <HAL_RCC_OscConfig+0x52c>
 800508e:	bf00      	nop
 8005090:	40021000 	.word	0x40021000
 8005094:	40007000 	.word	0x40007000
 8005098:	4b9d      	ldr	r3, [pc, #628]	@ (8005310 <HAL_RCC_OscConfig+0x784>)
 800509a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800509e:	4a9c      	ldr	r2, [pc, #624]	@ (8005310 <HAL_RCC_OscConfig+0x784>)
 80050a0:	f023 0301 	bic.w	r3, r3, #1
 80050a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80050a8:	4b99      	ldr	r3, [pc, #612]	@ (8005310 <HAL_RCC_OscConfig+0x784>)
 80050aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050ae:	4a98      	ldr	r2, [pc, #608]	@ (8005310 <HAL_RCC_OscConfig+0x784>)
 80050b0:	f023 0304 	bic.w	r3, r3, #4
 80050b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	689b      	ldr	r3, [r3, #8]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d016      	beq.n	80050ee <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050c0:	f7fd fdd8 	bl	8002c74 <HAL_GetTick>
 80050c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80050c6:	e00a      	b.n	80050de <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050c8:	f7fd fdd4 	bl	8002c74 <HAL_GetTick>
 80050cc:	4602      	mov	r2, r0
 80050ce:	693b      	ldr	r3, [r7, #16]
 80050d0:	1ad3      	subs	r3, r2, r3
 80050d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d901      	bls.n	80050de <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80050da:	2303      	movs	r3, #3
 80050dc:	e168      	b.n	80053b0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80050de:	4b8c      	ldr	r3, [pc, #560]	@ (8005310 <HAL_RCC_OscConfig+0x784>)
 80050e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050e4:	f003 0302 	and.w	r3, r3, #2
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d0ed      	beq.n	80050c8 <HAL_RCC_OscConfig+0x53c>
 80050ec:	e015      	b.n	800511a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050ee:	f7fd fdc1 	bl	8002c74 <HAL_GetTick>
 80050f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80050f4:	e00a      	b.n	800510c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050f6:	f7fd fdbd 	bl	8002c74 <HAL_GetTick>
 80050fa:	4602      	mov	r2, r0
 80050fc:	693b      	ldr	r3, [r7, #16]
 80050fe:	1ad3      	subs	r3, r2, r3
 8005100:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005104:	4293      	cmp	r3, r2
 8005106:	d901      	bls.n	800510c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005108:	2303      	movs	r3, #3
 800510a:	e151      	b.n	80053b0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800510c:	4b80      	ldr	r3, [pc, #512]	@ (8005310 <HAL_RCC_OscConfig+0x784>)
 800510e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005112:	f003 0302 	and.w	r3, r3, #2
 8005116:	2b00      	cmp	r3, #0
 8005118:	d1ed      	bne.n	80050f6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800511a:	7ffb      	ldrb	r3, [r7, #31]
 800511c:	2b01      	cmp	r3, #1
 800511e:	d105      	bne.n	800512c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005120:	4b7b      	ldr	r3, [pc, #492]	@ (8005310 <HAL_RCC_OscConfig+0x784>)
 8005122:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005124:	4a7a      	ldr	r2, [pc, #488]	@ (8005310 <HAL_RCC_OscConfig+0x784>)
 8005126:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800512a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f003 0320 	and.w	r3, r3, #32
 8005134:	2b00      	cmp	r3, #0
 8005136:	d03c      	beq.n	80051b2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800513c:	2b00      	cmp	r3, #0
 800513e:	d01c      	beq.n	800517a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005140:	4b73      	ldr	r3, [pc, #460]	@ (8005310 <HAL_RCC_OscConfig+0x784>)
 8005142:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005146:	4a72      	ldr	r2, [pc, #456]	@ (8005310 <HAL_RCC_OscConfig+0x784>)
 8005148:	f043 0301 	orr.w	r3, r3, #1
 800514c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005150:	f7fd fd90 	bl	8002c74 <HAL_GetTick>
 8005154:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005156:	e008      	b.n	800516a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005158:	f7fd fd8c 	bl	8002c74 <HAL_GetTick>
 800515c:	4602      	mov	r2, r0
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	1ad3      	subs	r3, r2, r3
 8005162:	2b02      	cmp	r3, #2
 8005164:	d901      	bls.n	800516a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005166:	2303      	movs	r3, #3
 8005168:	e122      	b.n	80053b0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800516a:	4b69      	ldr	r3, [pc, #420]	@ (8005310 <HAL_RCC_OscConfig+0x784>)
 800516c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005170:	f003 0302 	and.w	r3, r3, #2
 8005174:	2b00      	cmp	r3, #0
 8005176:	d0ef      	beq.n	8005158 <HAL_RCC_OscConfig+0x5cc>
 8005178:	e01b      	b.n	80051b2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800517a:	4b65      	ldr	r3, [pc, #404]	@ (8005310 <HAL_RCC_OscConfig+0x784>)
 800517c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005180:	4a63      	ldr	r2, [pc, #396]	@ (8005310 <HAL_RCC_OscConfig+0x784>)
 8005182:	f023 0301 	bic.w	r3, r3, #1
 8005186:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800518a:	f7fd fd73 	bl	8002c74 <HAL_GetTick>
 800518e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005190:	e008      	b.n	80051a4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005192:	f7fd fd6f 	bl	8002c74 <HAL_GetTick>
 8005196:	4602      	mov	r2, r0
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	1ad3      	subs	r3, r2, r3
 800519c:	2b02      	cmp	r3, #2
 800519e:	d901      	bls.n	80051a4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80051a0:	2303      	movs	r3, #3
 80051a2:	e105      	b.n	80053b0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80051a4:	4b5a      	ldr	r3, [pc, #360]	@ (8005310 <HAL_RCC_OscConfig+0x784>)
 80051a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80051aa:	f003 0302 	and.w	r3, r3, #2
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d1ef      	bne.n	8005192 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	f000 80f9 	beq.w	80053ae <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051c0:	2b02      	cmp	r3, #2
 80051c2:	f040 80cf 	bne.w	8005364 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80051c6:	4b52      	ldr	r3, [pc, #328]	@ (8005310 <HAL_RCC_OscConfig+0x784>)
 80051c8:	68db      	ldr	r3, [r3, #12]
 80051ca:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80051cc:	697b      	ldr	r3, [r7, #20]
 80051ce:	f003 0203 	and.w	r2, r3, #3
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051d6:	429a      	cmp	r2, r3
 80051d8:	d12c      	bne.n	8005234 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80051da:	697b      	ldr	r3, [r7, #20]
 80051dc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051e4:	3b01      	subs	r3, #1
 80051e6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80051e8:	429a      	cmp	r2, r3
 80051ea:	d123      	bne.n	8005234 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80051ec:	697b      	ldr	r3, [r7, #20]
 80051ee:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051f6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80051f8:	429a      	cmp	r2, r3
 80051fa:	d11b      	bne.n	8005234 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80051fc:	697b      	ldr	r3, [r7, #20]
 80051fe:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005206:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005208:	429a      	cmp	r2, r3
 800520a:	d113      	bne.n	8005234 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800520c:	697b      	ldr	r3, [r7, #20]
 800520e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005216:	085b      	lsrs	r3, r3, #1
 8005218:	3b01      	subs	r3, #1
 800521a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800521c:	429a      	cmp	r2, r3
 800521e:	d109      	bne.n	8005234 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800522a:	085b      	lsrs	r3, r3, #1
 800522c:	3b01      	subs	r3, #1
 800522e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005230:	429a      	cmp	r2, r3
 8005232:	d071      	beq.n	8005318 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005234:	69bb      	ldr	r3, [r7, #24]
 8005236:	2b0c      	cmp	r3, #12
 8005238:	d068      	beq.n	800530c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800523a:	4b35      	ldr	r3, [pc, #212]	@ (8005310 <HAL_RCC_OscConfig+0x784>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005242:	2b00      	cmp	r3, #0
 8005244:	d105      	bne.n	8005252 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005246:	4b32      	ldr	r3, [pc, #200]	@ (8005310 <HAL_RCC_OscConfig+0x784>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800524e:	2b00      	cmp	r3, #0
 8005250:	d001      	beq.n	8005256 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8005252:	2301      	movs	r3, #1
 8005254:	e0ac      	b.n	80053b0 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005256:	4b2e      	ldr	r3, [pc, #184]	@ (8005310 <HAL_RCC_OscConfig+0x784>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4a2d      	ldr	r2, [pc, #180]	@ (8005310 <HAL_RCC_OscConfig+0x784>)
 800525c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005260:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005262:	f7fd fd07 	bl	8002c74 <HAL_GetTick>
 8005266:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005268:	e008      	b.n	800527c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800526a:	f7fd fd03 	bl	8002c74 <HAL_GetTick>
 800526e:	4602      	mov	r2, r0
 8005270:	693b      	ldr	r3, [r7, #16]
 8005272:	1ad3      	subs	r3, r2, r3
 8005274:	2b02      	cmp	r3, #2
 8005276:	d901      	bls.n	800527c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8005278:	2303      	movs	r3, #3
 800527a:	e099      	b.n	80053b0 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800527c:	4b24      	ldr	r3, [pc, #144]	@ (8005310 <HAL_RCC_OscConfig+0x784>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005284:	2b00      	cmp	r3, #0
 8005286:	d1f0      	bne.n	800526a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005288:	4b21      	ldr	r3, [pc, #132]	@ (8005310 <HAL_RCC_OscConfig+0x784>)
 800528a:	68da      	ldr	r2, [r3, #12]
 800528c:	4b21      	ldr	r3, [pc, #132]	@ (8005314 <HAL_RCC_OscConfig+0x788>)
 800528e:	4013      	ands	r3, r2
 8005290:	687a      	ldr	r2, [r7, #4]
 8005292:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005294:	687a      	ldr	r2, [r7, #4]
 8005296:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005298:	3a01      	subs	r2, #1
 800529a:	0112      	lsls	r2, r2, #4
 800529c:	4311      	orrs	r1, r2
 800529e:	687a      	ldr	r2, [r7, #4]
 80052a0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80052a2:	0212      	lsls	r2, r2, #8
 80052a4:	4311      	orrs	r1, r2
 80052a6:	687a      	ldr	r2, [r7, #4]
 80052a8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80052aa:	0852      	lsrs	r2, r2, #1
 80052ac:	3a01      	subs	r2, #1
 80052ae:	0552      	lsls	r2, r2, #21
 80052b0:	4311      	orrs	r1, r2
 80052b2:	687a      	ldr	r2, [r7, #4]
 80052b4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80052b6:	0852      	lsrs	r2, r2, #1
 80052b8:	3a01      	subs	r2, #1
 80052ba:	0652      	lsls	r2, r2, #25
 80052bc:	4311      	orrs	r1, r2
 80052be:	687a      	ldr	r2, [r7, #4]
 80052c0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80052c2:	06d2      	lsls	r2, r2, #27
 80052c4:	430a      	orrs	r2, r1
 80052c6:	4912      	ldr	r1, [pc, #72]	@ (8005310 <HAL_RCC_OscConfig+0x784>)
 80052c8:	4313      	orrs	r3, r2
 80052ca:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80052cc:	4b10      	ldr	r3, [pc, #64]	@ (8005310 <HAL_RCC_OscConfig+0x784>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	4a0f      	ldr	r2, [pc, #60]	@ (8005310 <HAL_RCC_OscConfig+0x784>)
 80052d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80052d6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80052d8:	4b0d      	ldr	r3, [pc, #52]	@ (8005310 <HAL_RCC_OscConfig+0x784>)
 80052da:	68db      	ldr	r3, [r3, #12]
 80052dc:	4a0c      	ldr	r2, [pc, #48]	@ (8005310 <HAL_RCC_OscConfig+0x784>)
 80052de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80052e2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80052e4:	f7fd fcc6 	bl	8002c74 <HAL_GetTick>
 80052e8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052ea:	e008      	b.n	80052fe <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052ec:	f7fd fcc2 	bl	8002c74 <HAL_GetTick>
 80052f0:	4602      	mov	r2, r0
 80052f2:	693b      	ldr	r3, [r7, #16]
 80052f4:	1ad3      	subs	r3, r2, r3
 80052f6:	2b02      	cmp	r3, #2
 80052f8:	d901      	bls.n	80052fe <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80052fa:	2303      	movs	r3, #3
 80052fc:	e058      	b.n	80053b0 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052fe:	4b04      	ldr	r3, [pc, #16]	@ (8005310 <HAL_RCC_OscConfig+0x784>)
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005306:	2b00      	cmp	r3, #0
 8005308:	d0f0      	beq.n	80052ec <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800530a:	e050      	b.n	80053ae <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800530c:	2301      	movs	r3, #1
 800530e:	e04f      	b.n	80053b0 <HAL_RCC_OscConfig+0x824>
 8005310:	40021000 	.word	0x40021000
 8005314:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005318:	4b27      	ldr	r3, [pc, #156]	@ (80053b8 <HAL_RCC_OscConfig+0x82c>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005320:	2b00      	cmp	r3, #0
 8005322:	d144      	bne.n	80053ae <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005324:	4b24      	ldr	r3, [pc, #144]	@ (80053b8 <HAL_RCC_OscConfig+0x82c>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	4a23      	ldr	r2, [pc, #140]	@ (80053b8 <HAL_RCC_OscConfig+0x82c>)
 800532a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800532e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005330:	4b21      	ldr	r3, [pc, #132]	@ (80053b8 <HAL_RCC_OscConfig+0x82c>)
 8005332:	68db      	ldr	r3, [r3, #12]
 8005334:	4a20      	ldr	r2, [pc, #128]	@ (80053b8 <HAL_RCC_OscConfig+0x82c>)
 8005336:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800533a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800533c:	f7fd fc9a 	bl	8002c74 <HAL_GetTick>
 8005340:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005342:	e008      	b.n	8005356 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005344:	f7fd fc96 	bl	8002c74 <HAL_GetTick>
 8005348:	4602      	mov	r2, r0
 800534a:	693b      	ldr	r3, [r7, #16]
 800534c:	1ad3      	subs	r3, r2, r3
 800534e:	2b02      	cmp	r3, #2
 8005350:	d901      	bls.n	8005356 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8005352:	2303      	movs	r3, #3
 8005354:	e02c      	b.n	80053b0 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005356:	4b18      	ldr	r3, [pc, #96]	@ (80053b8 <HAL_RCC_OscConfig+0x82c>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800535e:	2b00      	cmp	r3, #0
 8005360:	d0f0      	beq.n	8005344 <HAL_RCC_OscConfig+0x7b8>
 8005362:	e024      	b.n	80053ae <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005364:	69bb      	ldr	r3, [r7, #24]
 8005366:	2b0c      	cmp	r3, #12
 8005368:	d01f      	beq.n	80053aa <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800536a:	4b13      	ldr	r3, [pc, #76]	@ (80053b8 <HAL_RCC_OscConfig+0x82c>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	4a12      	ldr	r2, [pc, #72]	@ (80053b8 <HAL_RCC_OscConfig+0x82c>)
 8005370:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005374:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005376:	f7fd fc7d 	bl	8002c74 <HAL_GetTick>
 800537a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800537c:	e008      	b.n	8005390 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800537e:	f7fd fc79 	bl	8002c74 <HAL_GetTick>
 8005382:	4602      	mov	r2, r0
 8005384:	693b      	ldr	r3, [r7, #16]
 8005386:	1ad3      	subs	r3, r2, r3
 8005388:	2b02      	cmp	r3, #2
 800538a:	d901      	bls.n	8005390 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 800538c:	2303      	movs	r3, #3
 800538e:	e00f      	b.n	80053b0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005390:	4b09      	ldr	r3, [pc, #36]	@ (80053b8 <HAL_RCC_OscConfig+0x82c>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005398:	2b00      	cmp	r3, #0
 800539a:	d1f0      	bne.n	800537e <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800539c:	4b06      	ldr	r3, [pc, #24]	@ (80053b8 <HAL_RCC_OscConfig+0x82c>)
 800539e:	68da      	ldr	r2, [r3, #12]
 80053a0:	4905      	ldr	r1, [pc, #20]	@ (80053b8 <HAL_RCC_OscConfig+0x82c>)
 80053a2:	4b06      	ldr	r3, [pc, #24]	@ (80053bc <HAL_RCC_OscConfig+0x830>)
 80053a4:	4013      	ands	r3, r2
 80053a6:	60cb      	str	r3, [r1, #12]
 80053a8:	e001      	b.n	80053ae <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80053aa:	2301      	movs	r3, #1
 80053ac:	e000      	b.n	80053b0 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80053ae:	2300      	movs	r3, #0
}
 80053b0:	4618      	mov	r0, r3
 80053b2:	3720      	adds	r7, #32
 80053b4:	46bd      	mov	sp, r7
 80053b6:	bd80      	pop	{r7, pc}
 80053b8:	40021000 	.word	0x40021000
 80053bc:	feeefffc 	.word	0xfeeefffc

080053c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b086      	sub	sp, #24
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
 80053c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80053ca:	2300      	movs	r3, #0
 80053cc:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d101      	bne.n	80053d8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80053d4:	2301      	movs	r3, #1
 80053d6:	e11d      	b.n	8005614 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80053d8:	4b90      	ldr	r3, [pc, #576]	@ (800561c <HAL_RCC_ClockConfig+0x25c>)
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f003 030f 	and.w	r3, r3, #15
 80053e0:	683a      	ldr	r2, [r7, #0]
 80053e2:	429a      	cmp	r2, r3
 80053e4:	d910      	bls.n	8005408 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053e6:	4b8d      	ldr	r3, [pc, #564]	@ (800561c <HAL_RCC_ClockConfig+0x25c>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f023 020f 	bic.w	r2, r3, #15
 80053ee:	498b      	ldr	r1, [pc, #556]	@ (800561c <HAL_RCC_ClockConfig+0x25c>)
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	4313      	orrs	r3, r2
 80053f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80053f6:	4b89      	ldr	r3, [pc, #548]	@ (800561c <HAL_RCC_ClockConfig+0x25c>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f003 030f 	and.w	r3, r3, #15
 80053fe:	683a      	ldr	r2, [r7, #0]
 8005400:	429a      	cmp	r2, r3
 8005402:	d001      	beq.n	8005408 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005404:	2301      	movs	r3, #1
 8005406:	e105      	b.n	8005614 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f003 0302 	and.w	r3, r3, #2
 8005410:	2b00      	cmp	r3, #0
 8005412:	d010      	beq.n	8005436 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	689a      	ldr	r2, [r3, #8]
 8005418:	4b81      	ldr	r3, [pc, #516]	@ (8005620 <HAL_RCC_ClockConfig+0x260>)
 800541a:	689b      	ldr	r3, [r3, #8]
 800541c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005420:	429a      	cmp	r2, r3
 8005422:	d908      	bls.n	8005436 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005424:	4b7e      	ldr	r3, [pc, #504]	@ (8005620 <HAL_RCC_ClockConfig+0x260>)
 8005426:	689b      	ldr	r3, [r3, #8]
 8005428:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	689b      	ldr	r3, [r3, #8]
 8005430:	497b      	ldr	r1, [pc, #492]	@ (8005620 <HAL_RCC_ClockConfig+0x260>)
 8005432:	4313      	orrs	r3, r2
 8005434:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f003 0301 	and.w	r3, r3, #1
 800543e:	2b00      	cmp	r3, #0
 8005440:	d079      	beq.n	8005536 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	685b      	ldr	r3, [r3, #4]
 8005446:	2b03      	cmp	r3, #3
 8005448:	d11e      	bne.n	8005488 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800544a:	4b75      	ldr	r3, [pc, #468]	@ (8005620 <HAL_RCC_ClockConfig+0x260>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005452:	2b00      	cmp	r3, #0
 8005454:	d101      	bne.n	800545a <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8005456:	2301      	movs	r3, #1
 8005458:	e0dc      	b.n	8005614 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800545a:	f000 fa09 	bl	8005870 <RCC_GetSysClockFreqFromPLLSource>
 800545e:	4603      	mov	r3, r0
 8005460:	4a70      	ldr	r2, [pc, #448]	@ (8005624 <HAL_RCC_ClockConfig+0x264>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d946      	bls.n	80054f4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005466:	4b6e      	ldr	r3, [pc, #440]	@ (8005620 <HAL_RCC_ClockConfig+0x260>)
 8005468:	689b      	ldr	r3, [r3, #8]
 800546a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800546e:	2b00      	cmp	r3, #0
 8005470:	d140      	bne.n	80054f4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005472:	4b6b      	ldr	r3, [pc, #428]	@ (8005620 <HAL_RCC_ClockConfig+0x260>)
 8005474:	689b      	ldr	r3, [r3, #8]
 8005476:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800547a:	4a69      	ldr	r2, [pc, #420]	@ (8005620 <HAL_RCC_ClockConfig+0x260>)
 800547c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005480:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005482:	2380      	movs	r3, #128	@ 0x80
 8005484:	617b      	str	r3, [r7, #20]
 8005486:	e035      	b.n	80054f4 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	2b02      	cmp	r3, #2
 800548e:	d107      	bne.n	80054a0 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005490:	4b63      	ldr	r3, [pc, #396]	@ (8005620 <HAL_RCC_ClockConfig+0x260>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005498:	2b00      	cmp	r3, #0
 800549a:	d115      	bne.n	80054c8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800549c:	2301      	movs	r3, #1
 800549e:	e0b9      	b.n	8005614 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	685b      	ldr	r3, [r3, #4]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d107      	bne.n	80054b8 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80054a8:	4b5d      	ldr	r3, [pc, #372]	@ (8005620 <HAL_RCC_ClockConfig+0x260>)
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f003 0302 	and.w	r3, r3, #2
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d109      	bne.n	80054c8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80054b4:	2301      	movs	r3, #1
 80054b6:	e0ad      	b.n	8005614 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80054b8:	4b59      	ldr	r3, [pc, #356]	@ (8005620 <HAL_RCC_ClockConfig+0x260>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d101      	bne.n	80054c8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80054c4:	2301      	movs	r3, #1
 80054c6:	e0a5      	b.n	8005614 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80054c8:	f000 f8b4 	bl	8005634 <HAL_RCC_GetSysClockFreq>
 80054cc:	4603      	mov	r3, r0
 80054ce:	4a55      	ldr	r2, [pc, #340]	@ (8005624 <HAL_RCC_ClockConfig+0x264>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d90f      	bls.n	80054f4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80054d4:	4b52      	ldr	r3, [pc, #328]	@ (8005620 <HAL_RCC_ClockConfig+0x260>)
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d109      	bne.n	80054f4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80054e0:	4b4f      	ldr	r3, [pc, #316]	@ (8005620 <HAL_RCC_ClockConfig+0x260>)
 80054e2:	689b      	ldr	r3, [r3, #8]
 80054e4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80054e8:	4a4d      	ldr	r2, [pc, #308]	@ (8005620 <HAL_RCC_ClockConfig+0x260>)
 80054ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80054ee:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80054f0:	2380      	movs	r3, #128	@ 0x80
 80054f2:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80054f4:	4b4a      	ldr	r3, [pc, #296]	@ (8005620 <HAL_RCC_ClockConfig+0x260>)
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	f023 0203 	bic.w	r2, r3, #3
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	685b      	ldr	r3, [r3, #4]
 8005500:	4947      	ldr	r1, [pc, #284]	@ (8005620 <HAL_RCC_ClockConfig+0x260>)
 8005502:	4313      	orrs	r3, r2
 8005504:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005506:	f7fd fbb5 	bl	8002c74 <HAL_GetTick>
 800550a:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800550c:	e00a      	b.n	8005524 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800550e:	f7fd fbb1 	bl	8002c74 <HAL_GetTick>
 8005512:	4602      	mov	r2, r0
 8005514:	693b      	ldr	r3, [r7, #16]
 8005516:	1ad3      	subs	r3, r2, r3
 8005518:	f241 3288 	movw	r2, #5000	@ 0x1388
 800551c:	4293      	cmp	r3, r2
 800551e:	d901      	bls.n	8005524 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8005520:	2303      	movs	r3, #3
 8005522:	e077      	b.n	8005614 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005524:	4b3e      	ldr	r3, [pc, #248]	@ (8005620 <HAL_RCC_ClockConfig+0x260>)
 8005526:	689b      	ldr	r3, [r3, #8]
 8005528:	f003 020c 	and.w	r2, r3, #12
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	685b      	ldr	r3, [r3, #4]
 8005530:	009b      	lsls	r3, r3, #2
 8005532:	429a      	cmp	r2, r3
 8005534:	d1eb      	bne.n	800550e <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8005536:	697b      	ldr	r3, [r7, #20]
 8005538:	2b80      	cmp	r3, #128	@ 0x80
 800553a:	d105      	bne.n	8005548 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800553c:	4b38      	ldr	r3, [pc, #224]	@ (8005620 <HAL_RCC_ClockConfig+0x260>)
 800553e:	689b      	ldr	r3, [r3, #8]
 8005540:	4a37      	ldr	r2, [pc, #220]	@ (8005620 <HAL_RCC_ClockConfig+0x260>)
 8005542:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005546:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f003 0302 	and.w	r3, r3, #2
 8005550:	2b00      	cmp	r3, #0
 8005552:	d010      	beq.n	8005576 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	689a      	ldr	r2, [r3, #8]
 8005558:	4b31      	ldr	r3, [pc, #196]	@ (8005620 <HAL_RCC_ClockConfig+0x260>)
 800555a:	689b      	ldr	r3, [r3, #8]
 800555c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005560:	429a      	cmp	r2, r3
 8005562:	d208      	bcs.n	8005576 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005564:	4b2e      	ldr	r3, [pc, #184]	@ (8005620 <HAL_RCC_ClockConfig+0x260>)
 8005566:	689b      	ldr	r3, [r3, #8]
 8005568:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	689b      	ldr	r3, [r3, #8]
 8005570:	492b      	ldr	r1, [pc, #172]	@ (8005620 <HAL_RCC_ClockConfig+0x260>)
 8005572:	4313      	orrs	r3, r2
 8005574:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005576:	4b29      	ldr	r3, [pc, #164]	@ (800561c <HAL_RCC_ClockConfig+0x25c>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f003 030f 	and.w	r3, r3, #15
 800557e:	683a      	ldr	r2, [r7, #0]
 8005580:	429a      	cmp	r2, r3
 8005582:	d210      	bcs.n	80055a6 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005584:	4b25      	ldr	r3, [pc, #148]	@ (800561c <HAL_RCC_ClockConfig+0x25c>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f023 020f 	bic.w	r2, r3, #15
 800558c:	4923      	ldr	r1, [pc, #140]	@ (800561c <HAL_RCC_ClockConfig+0x25c>)
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	4313      	orrs	r3, r2
 8005592:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005594:	4b21      	ldr	r3, [pc, #132]	@ (800561c <HAL_RCC_ClockConfig+0x25c>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f003 030f 	and.w	r3, r3, #15
 800559c:	683a      	ldr	r2, [r7, #0]
 800559e:	429a      	cmp	r2, r3
 80055a0:	d001      	beq.n	80055a6 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80055a2:	2301      	movs	r3, #1
 80055a4:	e036      	b.n	8005614 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f003 0304 	and.w	r3, r3, #4
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d008      	beq.n	80055c4 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80055b2:	4b1b      	ldr	r3, [pc, #108]	@ (8005620 <HAL_RCC_ClockConfig+0x260>)
 80055b4:	689b      	ldr	r3, [r3, #8]
 80055b6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	68db      	ldr	r3, [r3, #12]
 80055be:	4918      	ldr	r1, [pc, #96]	@ (8005620 <HAL_RCC_ClockConfig+0x260>)
 80055c0:	4313      	orrs	r3, r2
 80055c2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f003 0308 	and.w	r3, r3, #8
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d009      	beq.n	80055e4 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80055d0:	4b13      	ldr	r3, [pc, #76]	@ (8005620 <HAL_RCC_ClockConfig+0x260>)
 80055d2:	689b      	ldr	r3, [r3, #8]
 80055d4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	691b      	ldr	r3, [r3, #16]
 80055dc:	00db      	lsls	r3, r3, #3
 80055de:	4910      	ldr	r1, [pc, #64]	@ (8005620 <HAL_RCC_ClockConfig+0x260>)
 80055e0:	4313      	orrs	r3, r2
 80055e2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80055e4:	f000 f826 	bl	8005634 <HAL_RCC_GetSysClockFreq>
 80055e8:	4602      	mov	r2, r0
 80055ea:	4b0d      	ldr	r3, [pc, #52]	@ (8005620 <HAL_RCC_ClockConfig+0x260>)
 80055ec:	689b      	ldr	r3, [r3, #8]
 80055ee:	091b      	lsrs	r3, r3, #4
 80055f0:	f003 030f 	and.w	r3, r3, #15
 80055f4:	490c      	ldr	r1, [pc, #48]	@ (8005628 <HAL_RCC_ClockConfig+0x268>)
 80055f6:	5ccb      	ldrb	r3, [r1, r3]
 80055f8:	f003 031f 	and.w	r3, r3, #31
 80055fc:	fa22 f303 	lsr.w	r3, r2, r3
 8005600:	4a0a      	ldr	r2, [pc, #40]	@ (800562c <HAL_RCC_ClockConfig+0x26c>)
 8005602:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005604:	4b0a      	ldr	r3, [pc, #40]	@ (8005630 <HAL_RCC_ClockConfig+0x270>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4618      	mov	r0, r3
 800560a:	f7fd fae3 	bl	8002bd4 <HAL_InitTick>
 800560e:	4603      	mov	r3, r0
 8005610:	73fb      	strb	r3, [r7, #15]

  return status;
 8005612:	7bfb      	ldrb	r3, [r7, #15]
}
 8005614:	4618      	mov	r0, r3
 8005616:	3718      	adds	r7, #24
 8005618:	46bd      	mov	sp, r7
 800561a:	bd80      	pop	{r7, pc}
 800561c:	40022000 	.word	0x40022000
 8005620:	40021000 	.word	0x40021000
 8005624:	04c4b400 	.word	0x04c4b400
 8005628:	0800a794 	.word	0x0800a794
 800562c:	20000008 	.word	0x20000008
 8005630:	2000001c 	.word	0x2000001c

08005634 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005634:	b480      	push	{r7}
 8005636:	b089      	sub	sp, #36	@ 0x24
 8005638:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800563a:	2300      	movs	r3, #0
 800563c:	61fb      	str	r3, [r7, #28]
 800563e:	2300      	movs	r3, #0
 8005640:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005642:	4b3e      	ldr	r3, [pc, #248]	@ (800573c <HAL_RCC_GetSysClockFreq+0x108>)
 8005644:	689b      	ldr	r3, [r3, #8]
 8005646:	f003 030c 	and.w	r3, r3, #12
 800564a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800564c:	4b3b      	ldr	r3, [pc, #236]	@ (800573c <HAL_RCC_GetSysClockFreq+0x108>)
 800564e:	68db      	ldr	r3, [r3, #12]
 8005650:	f003 0303 	and.w	r3, r3, #3
 8005654:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005656:	693b      	ldr	r3, [r7, #16]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d005      	beq.n	8005668 <HAL_RCC_GetSysClockFreq+0x34>
 800565c:	693b      	ldr	r3, [r7, #16]
 800565e:	2b0c      	cmp	r3, #12
 8005660:	d121      	bne.n	80056a6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2b01      	cmp	r3, #1
 8005666:	d11e      	bne.n	80056a6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005668:	4b34      	ldr	r3, [pc, #208]	@ (800573c <HAL_RCC_GetSysClockFreq+0x108>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f003 0308 	and.w	r3, r3, #8
 8005670:	2b00      	cmp	r3, #0
 8005672:	d107      	bne.n	8005684 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005674:	4b31      	ldr	r3, [pc, #196]	@ (800573c <HAL_RCC_GetSysClockFreq+0x108>)
 8005676:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800567a:	0a1b      	lsrs	r3, r3, #8
 800567c:	f003 030f 	and.w	r3, r3, #15
 8005680:	61fb      	str	r3, [r7, #28]
 8005682:	e005      	b.n	8005690 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005684:	4b2d      	ldr	r3, [pc, #180]	@ (800573c <HAL_RCC_GetSysClockFreq+0x108>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	091b      	lsrs	r3, r3, #4
 800568a:	f003 030f 	and.w	r3, r3, #15
 800568e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005690:	4a2b      	ldr	r2, [pc, #172]	@ (8005740 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005692:	69fb      	ldr	r3, [r7, #28]
 8005694:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005698:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800569a:	693b      	ldr	r3, [r7, #16]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d10d      	bne.n	80056bc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80056a0:	69fb      	ldr	r3, [r7, #28]
 80056a2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80056a4:	e00a      	b.n	80056bc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80056a6:	693b      	ldr	r3, [r7, #16]
 80056a8:	2b04      	cmp	r3, #4
 80056aa:	d102      	bne.n	80056b2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80056ac:	4b25      	ldr	r3, [pc, #148]	@ (8005744 <HAL_RCC_GetSysClockFreq+0x110>)
 80056ae:	61bb      	str	r3, [r7, #24]
 80056b0:	e004      	b.n	80056bc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80056b2:	693b      	ldr	r3, [r7, #16]
 80056b4:	2b08      	cmp	r3, #8
 80056b6:	d101      	bne.n	80056bc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80056b8:	4b23      	ldr	r3, [pc, #140]	@ (8005748 <HAL_RCC_GetSysClockFreq+0x114>)
 80056ba:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80056bc:	693b      	ldr	r3, [r7, #16]
 80056be:	2b0c      	cmp	r3, #12
 80056c0:	d134      	bne.n	800572c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80056c2:	4b1e      	ldr	r3, [pc, #120]	@ (800573c <HAL_RCC_GetSysClockFreq+0x108>)
 80056c4:	68db      	ldr	r3, [r3, #12]
 80056c6:	f003 0303 	and.w	r3, r3, #3
 80056ca:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	2b02      	cmp	r3, #2
 80056d0:	d003      	beq.n	80056da <HAL_RCC_GetSysClockFreq+0xa6>
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	2b03      	cmp	r3, #3
 80056d6:	d003      	beq.n	80056e0 <HAL_RCC_GetSysClockFreq+0xac>
 80056d8:	e005      	b.n	80056e6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80056da:	4b1a      	ldr	r3, [pc, #104]	@ (8005744 <HAL_RCC_GetSysClockFreq+0x110>)
 80056dc:	617b      	str	r3, [r7, #20]
      break;
 80056de:	e005      	b.n	80056ec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80056e0:	4b19      	ldr	r3, [pc, #100]	@ (8005748 <HAL_RCC_GetSysClockFreq+0x114>)
 80056e2:	617b      	str	r3, [r7, #20]
      break;
 80056e4:	e002      	b.n	80056ec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80056e6:	69fb      	ldr	r3, [r7, #28]
 80056e8:	617b      	str	r3, [r7, #20]
      break;
 80056ea:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80056ec:	4b13      	ldr	r3, [pc, #76]	@ (800573c <HAL_RCC_GetSysClockFreq+0x108>)
 80056ee:	68db      	ldr	r3, [r3, #12]
 80056f0:	091b      	lsrs	r3, r3, #4
 80056f2:	f003 030f 	and.w	r3, r3, #15
 80056f6:	3301      	adds	r3, #1
 80056f8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80056fa:	4b10      	ldr	r3, [pc, #64]	@ (800573c <HAL_RCC_GetSysClockFreq+0x108>)
 80056fc:	68db      	ldr	r3, [r3, #12]
 80056fe:	0a1b      	lsrs	r3, r3, #8
 8005700:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005704:	697a      	ldr	r2, [r7, #20]
 8005706:	fb03 f202 	mul.w	r2, r3, r2
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005710:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005712:	4b0a      	ldr	r3, [pc, #40]	@ (800573c <HAL_RCC_GetSysClockFreq+0x108>)
 8005714:	68db      	ldr	r3, [r3, #12]
 8005716:	0e5b      	lsrs	r3, r3, #25
 8005718:	f003 0303 	and.w	r3, r3, #3
 800571c:	3301      	adds	r3, #1
 800571e:	005b      	lsls	r3, r3, #1
 8005720:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005722:	697a      	ldr	r2, [r7, #20]
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	fbb2 f3f3 	udiv	r3, r2, r3
 800572a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800572c:	69bb      	ldr	r3, [r7, #24]
}
 800572e:	4618      	mov	r0, r3
 8005730:	3724      	adds	r7, #36	@ 0x24
 8005732:	46bd      	mov	sp, r7
 8005734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005738:	4770      	bx	lr
 800573a:	bf00      	nop
 800573c:	40021000 	.word	0x40021000
 8005740:	0800a7ac 	.word	0x0800a7ac
 8005744:	00f42400 	.word	0x00f42400
 8005748:	007a1200 	.word	0x007a1200

0800574c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800574c:	b480      	push	{r7}
 800574e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005750:	4b03      	ldr	r3, [pc, #12]	@ (8005760 <HAL_RCC_GetHCLKFreq+0x14>)
 8005752:	681b      	ldr	r3, [r3, #0]
}
 8005754:	4618      	mov	r0, r3
 8005756:	46bd      	mov	sp, r7
 8005758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575c:	4770      	bx	lr
 800575e:	bf00      	nop
 8005760:	20000008 	.word	0x20000008

08005764 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005768:	f7ff fff0 	bl	800574c <HAL_RCC_GetHCLKFreq>
 800576c:	4602      	mov	r2, r0
 800576e:	4b06      	ldr	r3, [pc, #24]	@ (8005788 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005770:	689b      	ldr	r3, [r3, #8]
 8005772:	0a1b      	lsrs	r3, r3, #8
 8005774:	f003 0307 	and.w	r3, r3, #7
 8005778:	4904      	ldr	r1, [pc, #16]	@ (800578c <HAL_RCC_GetPCLK1Freq+0x28>)
 800577a:	5ccb      	ldrb	r3, [r1, r3]
 800577c:	f003 031f 	and.w	r3, r3, #31
 8005780:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005784:	4618      	mov	r0, r3
 8005786:	bd80      	pop	{r7, pc}
 8005788:	40021000 	.word	0x40021000
 800578c:	0800a7a4 	.word	0x0800a7a4

08005790 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005794:	f7ff ffda 	bl	800574c <HAL_RCC_GetHCLKFreq>
 8005798:	4602      	mov	r2, r0
 800579a:	4b06      	ldr	r3, [pc, #24]	@ (80057b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800579c:	689b      	ldr	r3, [r3, #8]
 800579e:	0adb      	lsrs	r3, r3, #11
 80057a0:	f003 0307 	and.w	r3, r3, #7
 80057a4:	4904      	ldr	r1, [pc, #16]	@ (80057b8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80057a6:	5ccb      	ldrb	r3, [r1, r3]
 80057a8:	f003 031f 	and.w	r3, r3, #31
 80057ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80057b0:	4618      	mov	r0, r3
 80057b2:	bd80      	pop	{r7, pc}
 80057b4:	40021000 	.word	0x40021000
 80057b8:	0800a7a4 	.word	0x0800a7a4

080057bc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b086      	sub	sp, #24
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80057c4:	2300      	movs	r3, #0
 80057c6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80057c8:	4b27      	ldr	r3, [pc, #156]	@ (8005868 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80057ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d003      	beq.n	80057dc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80057d4:	f7ff f916 	bl	8004a04 <HAL_PWREx_GetVoltageRange>
 80057d8:	6178      	str	r0, [r7, #20]
 80057da:	e014      	b.n	8005806 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80057dc:	4b22      	ldr	r3, [pc, #136]	@ (8005868 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80057de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057e0:	4a21      	ldr	r2, [pc, #132]	@ (8005868 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80057e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80057e8:	4b1f      	ldr	r3, [pc, #124]	@ (8005868 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80057ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057f0:	60fb      	str	r3, [r7, #12]
 80057f2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80057f4:	f7ff f906 	bl	8004a04 <HAL_PWREx_GetVoltageRange>
 80057f8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80057fa:	4b1b      	ldr	r3, [pc, #108]	@ (8005868 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80057fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057fe:	4a1a      	ldr	r2, [pc, #104]	@ (8005868 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005800:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005804:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800580c:	d10b      	bne.n	8005826 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2b80      	cmp	r3, #128	@ 0x80
 8005812:	d913      	bls.n	800583c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2ba0      	cmp	r3, #160	@ 0xa0
 8005818:	d902      	bls.n	8005820 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800581a:	2302      	movs	r3, #2
 800581c:	613b      	str	r3, [r7, #16]
 800581e:	e00d      	b.n	800583c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005820:	2301      	movs	r3, #1
 8005822:	613b      	str	r3, [r7, #16]
 8005824:	e00a      	b.n	800583c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2b7f      	cmp	r3, #127	@ 0x7f
 800582a:	d902      	bls.n	8005832 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 800582c:	2302      	movs	r3, #2
 800582e:	613b      	str	r3, [r7, #16]
 8005830:	e004      	b.n	800583c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2b70      	cmp	r3, #112	@ 0x70
 8005836:	d101      	bne.n	800583c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005838:	2301      	movs	r3, #1
 800583a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800583c:	4b0b      	ldr	r3, [pc, #44]	@ (800586c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f023 020f 	bic.w	r2, r3, #15
 8005844:	4909      	ldr	r1, [pc, #36]	@ (800586c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	4313      	orrs	r3, r2
 800584a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800584c:	4b07      	ldr	r3, [pc, #28]	@ (800586c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f003 030f 	and.w	r3, r3, #15
 8005854:	693a      	ldr	r2, [r7, #16]
 8005856:	429a      	cmp	r2, r3
 8005858:	d001      	beq.n	800585e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800585a:	2301      	movs	r3, #1
 800585c:	e000      	b.n	8005860 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800585e:	2300      	movs	r3, #0
}
 8005860:	4618      	mov	r0, r3
 8005862:	3718      	adds	r7, #24
 8005864:	46bd      	mov	sp, r7
 8005866:	bd80      	pop	{r7, pc}
 8005868:	40021000 	.word	0x40021000
 800586c:	40022000 	.word	0x40022000

08005870 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005870:	b480      	push	{r7}
 8005872:	b087      	sub	sp, #28
 8005874:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005876:	4b2d      	ldr	r3, [pc, #180]	@ (800592c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005878:	68db      	ldr	r3, [r3, #12]
 800587a:	f003 0303 	and.w	r3, r3, #3
 800587e:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	2b03      	cmp	r3, #3
 8005884:	d00b      	beq.n	800589e <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	2b03      	cmp	r3, #3
 800588a:	d825      	bhi.n	80058d8 <RCC_GetSysClockFreqFromPLLSource+0x68>
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2b01      	cmp	r3, #1
 8005890:	d008      	beq.n	80058a4 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	2b02      	cmp	r3, #2
 8005896:	d11f      	bne.n	80058d8 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8005898:	4b25      	ldr	r3, [pc, #148]	@ (8005930 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800589a:	613b      	str	r3, [r7, #16]
    break;
 800589c:	e01f      	b.n	80058de <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800589e:	4b25      	ldr	r3, [pc, #148]	@ (8005934 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80058a0:	613b      	str	r3, [r7, #16]
    break;
 80058a2:	e01c      	b.n	80058de <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80058a4:	4b21      	ldr	r3, [pc, #132]	@ (800592c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f003 0308 	and.w	r3, r3, #8
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d107      	bne.n	80058c0 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80058b0:	4b1e      	ldr	r3, [pc, #120]	@ (800592c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80058b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80058b6:	0a1b      	lsrs	r3, r3, #8
 80058b8:	f003 030f 	and.w	r3, r3, #15
 80058bc:	617b      	str	r3, [r7, #20]
 80058be:	e005      	b.n	80058cc <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80058c0:	4b1a      	ldr	r3, [pc, #104]	@ (800592c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	091b      	lsrs	r3, r3, #4
 80058c6:	f003 030f 	and.w	r3, r3, #15
 80058ca:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80058cc:	4a1a      	ldr	r2, [pc, #104]	@ (8005938 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058d4:	613b      	str	r3, [r7, #16]
    break;
 80058d6:	e002      	b.n	80058de <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80058d8:	2300      	movs	r3, #0
 80058da:	613b      	str	r3, [r7, #16]
    break;
 80058dc:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80058de:	4b13      	ldr	r3, [pc, #76]	@ (800592c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80058e0:	68db      	ldr	r3, [r3, #12]
 80058e2:	091b      	lsrs	r3, r3, #4
 80058e4:	f003 030f 	and.w	r3, r3, #15
 80058e8:	3301      	adds	r3, #1
 80058ea:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80058ec:	4b0f      	ldr	r3, [pc, #60]	@ (800592c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80058ee:	68db      	ldr	r3, [r3, #12]
 80058f0:	0a1b      	lsrs	r3, r3, #8
 80058f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80058f6:	693a      	ldr	r2, [r7, #16]
 80058f8:	fb03 f202 	mul.w	r2, r3, r2
 80058fc:	68bb      	ldr	r3, [r7, #8]
 80058fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005902:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005904:	4b09      	ldr	r3, [pc, #36]	@ (800592c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005906:	68db      	ldr	r3, [r3, #12]
 8005908:	0e5b      	lsrs	r3, r3, #25
 800590a:	f003 0303 	and.w	r3, r3, #3
 800590e:	3301      	adds	r3, #1
 8005910:	005b      	lsls	r3, r3, #1
 8005912:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8005914:	693a      	ldr	r2, [r7, #16]
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	fbb2 f3f3 	udiv	r3, r2, r3
 800591c:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800591e:	683b      	ldr	r3, [r7, #0]
}
 8005920:	4618      	mov	r0, r3
 8005922:	371c      	adds	r7, #28
 8005924:	46bd      	mov	sp, r7
 8005926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592a:	4770      	bx	lr
 800592c:	40021000 	.word	0x40021000
 8005930:	00f42400 	.word	0x00f42400
 8005934:	007a1200 	.word	0x007a1200
 8005938:	0800a7ac 	.word	0x0800a7ac

0800593c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b086      	sub	sp, #24
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005944:	2300      	movs	r3, #0
 8005946:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005948:	2300      	movs	r3, #0
 800594a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005954:	2b00      	cmp	r3, #0
 8005956:	d040      	beq.n	80059da <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800595c:	2b80      	cmp	r3, #128	@ 0x80
 800595e:	d02a      	beq.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005960:	2b80      	cmp	r3, #128	@ 0x80
 8005962:	d825      	bhi.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005964:	2b60      	cmp	r3, #96	@ 0x60
 8005966:	d026      	beq.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005968:	2b60      	cmp	r3, #96	@ 0x60
 800596a:	d821      	bhi.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800596c:	2b40      	cmp	r3, #64	@ 0x40
 800596e:	d006      	beq.n	800597e <HAL_RCCEx_PeriphCLKConfig+0x42>
 8005970:	2b40      	cmp	r3, #64	@ 0x40
 8005972:	d81d      	bhi.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005974:	2b00      	cmp	r3, #0
 8005976:	d009      	beq.n	800598c <HAL_RCCEx_PeriphCLKConfig+0x50>
 8005978:	2b20      	cmp	r3, #32
 800597a:	d010      	beq.n	800599e <HAL_RCCEx_PeriphCLKConfig+0x62>
 800597c:	e018      	b.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800597e:	4b89      	ldr	r3, [pc, #548]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005980:	68db      	ldr	r3, [r3, #12]
 8005982:	4a88      	ldr	r2, [pc, #544]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005984:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005988:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800598a:	e015      	b.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	3304      	adds	r3, #4
 8005990:	2100      	movs	r1, #0
 8005992:	4618      	mov	r0, r3
 8005994:	f000 fb02 	bl	8005f9c <RCCEx_PLLSAI1_Config>
 8005998:	4603      	mov	r3, r0
 800599a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800599c:	e00c      	b.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	3320      	adds	r3, #32
 80059a2:	2100      	movs	r1, #0
 80059a4:	4618      	mov	r0, r3
 80059a6:	f000 fbed 	bl	8006184 <RCCEx_PLLSAI2_Config>
 80059aa:	4603      	mov	r3, r0
 80059ac:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80059ae:	e003      	b.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80059b0:	2301      	movs	r3, #1
 80059b2:	74fb      	strb	r3, [r7, #19]
      break;
 80059b4:	e000      	b.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80059b6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80059b8:	7cfb      	ldrb	r3, [r7, #19]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d10b      	bne.n	80059d6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80059be:	4b79      	ldr	r3, [pc, #484]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80059c0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80059c4:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80059cc:	4975      	ldr	r1, [pc, #468]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80059ce:	4313      	orrs	r3, r2
 80059d0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80059d4:	e001      	b.n	80059da <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059d6:	7cfb      	ldrb	r3, [r7, #19]
 80059d8:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d047      	beq.n	8005a76 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059ee:	d030      	beq.n	8005a52 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80059f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059f4:	d82a      	bhi.n	8005a4c <HAL_RCCEx_PeriphCLKConfig+0x110>
 80059f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80059fa:	d02a      	beq.n	8005a52 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80059fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a00:	d824      	bhi.n	8005a4c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005a02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a06:	d008      	beq.n	8005a1a <HAL_RCCEx_PeriphCLKConfig+0xde>
 8005a08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a0c:	d81e      	bhi.n	8005a4c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d00a      	beq.n	8005a28 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8005a12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a16:	d010      	beq.n	8005a3a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005a18:	e018      	b.n	8005a4c <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005a1a:	4b62      	ldr	r3, [pc, #392]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005a1c:	68db      	ldr	r3, [r3, #12]
 8005a1e:	4a61      	ldr	r2, [pc, #388]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005a20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a24:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005a26:	e015      	b.n	8005a54 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	3304      	adds	r3, #4
 8005a2c:	2100      	movs	r1, #0
 8005a2e:	4618      	mov	r0, r3
 8005a30:	f000 fab4 	bl	8005f9c <RCCEx_PLLSAI1_Config>
 8005a34:	4603      	mov	r3, r0
 8005a36:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005a38:	e00c      	b.n	8005a54 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	3320      	adds	r3, #32
 8005a3e:	2100      	movs	r1, #0
 8005a40:	4618      	mov	r0, r3
 8005a42:	f000 fb9f 	bl	8006184 <RCCEx_PLLSAI2_Config>
 8005a46:	4603      	mov	r3, r0
 8005a48:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005a4a:	e003      	b.n	8005a54 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005a4c:	2301      	movs	r3, #1
 8005a4e:	74fb      	strb	r3, [r7, #19]
      break;
 8005a50:	e000      	b.n	8005a54 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8005a52:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005a54:	7cfb      	ldrb	r3, [r7, #19]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d10b      	bne.n	8005a72 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005a5a:	4b52      	ldr	r3, [pc, #328]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005a5c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005a60:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a68:	494e      	ldr	r1, [pc, #312]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005a70:	e001      	b.n	8005a76 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a72:	7cfb      	ldrb	r3, [r7, #19]
 8005a74:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	f000 809f 	beq.w	8005bc2 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a84:	2300      	movs	r3, #0
 8005a86:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005a88:	4b46      	ldr	r3, [pc, #280]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005a8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d101      	bne.n	8005a98 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8005a94:	2301      	movs	r3, #1
 8005a96:	e000      	b.n	8005a9a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005a98:	2300      	movs	r3, #0
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d00d      	beq.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a9e:	4b41      	ldr	r3, [pc, #260]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005aa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005aa2:	4a40      	ldr	r2, [pc, #256]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005aa4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005aa8:	6593      	str	r3, [r2, #88]	@ 0x58
 8005aaa:	4b3e      	ldr	r3, [pc, #248]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005aac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005aae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ab2:	60bb      	str	r3, [r7, #8]
 8005ab4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005aba:	4b3b      	ldr	r3, [pc, #236]	@ (8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a3a      	ldr	r2, [pc, #232]	@ (8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005ac0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ac4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005ac6:	f7fd f8d5 	bl	8002c74 <HAL_GetTick>
 8005aca:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005acc:	e009      	b.n	8005ae2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ace:	f7fd f8d1 	bl	8002c74 <HAL_GetTick>
 8005ad2:	4602      	mov	r2, r0
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	1ad3      	subs	r3, r2, r3
 8005ad8:	2b02      	cmp	r3, #2
 8005ada:	d902      	bls.n	8005ae2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8005adc:	2303      	movs	r3, #3
 8005ade:	74fb      	strb	r3, [r7, #19]
        break;
 8005ae0:	e005      	b.n	8005aee <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005ae2:	4b31      	ldr	r3, [pc, #196]	@ (8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d0ef      	beq.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8005aee:	7cfb      	ldrb	r3, [r7, #19]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d15b      	bne.n	8005bac <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005af4:	4b2b      	ldr	r3, [pc, #172]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005af6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005afa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005afe:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005b00:	697b      	ldr	r3, [r7, #20]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d01f      	beq.n	8005b46 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b0c:	697a      	ldr	r2, [r7, #20]
 8005b0e:	429a      	cmp	r2, r3
 8005b10:	d019      	beq.n	8005b46 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005b12:	4b24      	ldr	r3, [pc, #144]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005b14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b18:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b1c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005b1e:	4b21      	ldr	r3, [pc, #132]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005b20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b24:	4a1f      	ldr	r2, [pc, #124]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005b26:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b2a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005b2e:	4b1d      	ldr	r3, [pc, #116]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005b30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b34:	4a1b      	ldr	r2, [pc, #108]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005b36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b3a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005b3e:	4a19      	ldr	r2, [pc, #100]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005b40:	697b      	ldr	r3, [r7, #20]
 8005b42:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005b46:	697b      	ldr	r3, [r7, #20]
 8005b48:	f003 0301 	and.w	r3, r3, #1
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d016      	beq.n	8005b7e <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b50:	f7fd f890 	bl	8002c74 <HAL_GetTick>
 8005b54:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b56:	e00b      	b.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b58:	f7fd f88c 	bl	8002c74 <HAL_GetTick>
 8005b5c:	4602      	mov	r2, r0
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	1ad3      	subs	r3, r2, r3
 8005b62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d902      	bls.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8005b6a:	2303      	movs	r3, #3
 8005b6c:	74fb      	strb	r3, [r7, #19]
            break;
 8005b6e:	e006      	b.n	8005b7e <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b70:	4b0c      	ldr	r3, [pc, #48]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005b72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b76:	f003 0302 	and.w	r3, r3, #2
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d0ec      	beq.n	8005b58 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8005b7e:	7cfb      	ldrb	r3, [r7, #19]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d10c      	bne.n	8005b9e <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005b84:	4b07      	ldr	r3, [pc, #28]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005b86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b8a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b94:	4903      	ldr	r1, [pc, #12]	@ (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005b96:	4313      	orrs	r3, r2
 8005b98:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005b9c:	e008      	b.n	8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005b9e:	7cfb      	ldrb	r3, [r7, #19]
 8005ba0:	74bb      	strb	r3, [r7, #18]
 8005ba2:	e005      	b.n	8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8005ba4:	40021000 	.word	0x40021000
 8005ba8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bac:	7cfb      	ldrb	r3, [r7, #19]
 8005bae:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005bb0:	7c7b      	ldrb	r3, [r7, #17]
 8005bb2:	2b01      	cmp	r3, #1
 8005bb4:	d105      	bne.n	8005bc2 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005bb6:	4ba0      	ldr	r3, [pc, #640]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005bb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bba:	4a9f      	ldr	r2, [pc, #636]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005bbc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005bc0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f003 0301 	and.w	r3, r3, #1
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d00a      	beq.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005bce:	4b9a      	ldr	r3, [pc, #616]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005bd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bd4:	f023 0203 	bic.w	r2, r3, #3
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bdc:	4996      	ldr	r1, [pc, #600]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005bde:	4313      	orrs	r3, r2
 8005be0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f003 0302 	and.w	r3, r3, #2
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d00a      	beq.n	8005c06 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005bf0:	4b91      	ldr	r3, [pc, #580]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005bf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bf6:	f023 020c 	bic.w	r2, r3, #12
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bfe:	498e      	ldr	r1, [pc, #568]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c00:	4313      	orrs	r3, r2
 8005c02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f003 0304 	and.w	r3, r3, #4
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d00a      	beq.n	8005c28 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005c12:	4b89      	ldr	r3, [pc, #548]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c18:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c20:	4985      	ldr	r1, [pc, #532]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c22:	4313      	orrs	r3, r2
 8005c24:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f003 0308 	and.w	r3, r3, #8
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d00a      	beq.n	8005c4a <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005c34:	4b80      	ldr	r3, [pc, #512]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c3a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c42:	497d      	ldr	r1, [pc, #500]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c44:	4313      	orrs	r3, r2
 8005c46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f003 0310 	and.w	r3, r3, #16
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d00a      	beq.n	8005c6c <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005c56:	4b78      	ldr	r3, [pc, #480]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c5c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c64:	4974      	ldr	r1, [pc, #464]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c66:	4313      	orrs	r3, r2
 8005c68:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f003 0320 	and.w	r3, r3, #32
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d00a      	beq.n	8005c8e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005c78:	4b6f      	ldr	r3, [pc, #444]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c7e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c86:	496c      	ldr	r1, [pc, #432]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d00a      	beq.n	8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005c9a:	4b67      	ldr	r3, [pc, #412]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005c9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ca0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ca8:	4963      	ldr	r1, [pc, #396]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005caa:	4313      	orrs	r3, r2
 8005cac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d00a      	beq.n	8005cd2 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005cbc:	4b5e      	ldr	r3, [pc, #376]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cc2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005cca:	495b      	ldr	r1, [pc, #364]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ccc:	4313      	orrs	r3, r2
 8005cce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d00a      	beq.n	8005cf4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005cde:	4b56      	ldr	r3, [pc, #344]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ce0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ce4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cec:	4952      	ldr	r1, [pc, #328]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d00a      	beq.n	8005d16 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005d00:	4b4d      	ldr	r3, [pc, #308]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d06:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d0e:	494a      	ldr	r1, [pc, #296]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d10:	4313      	orrs	r3, r2
 8005d12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d00a      	beq.n	8005d38 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005d22:	4b45      	ldr	r3, [pc, #276]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d28:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d30:	4941      	ldr	r1, [pc, #260]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d32:	4313      	orrs	r3, r2
 8005d34:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d00a      	beq.n	8005d5a <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005d44:	4b3c      	ldr	r3, [pc, #240]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d46:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005d4a:	f023 0203 	bic.w	r2, r3, #3
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d52:	4939      	ldr	r1, [pc, #228]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d54:	4313      	orrs	r3, r2
 8005d56:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d028      	beq.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005d66:	4b34      	ldr	r3, [pc, #208]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d6c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d74:	4930      	ldr	r1, [pc, #192]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d76:	4313      	orrs	r3, r2
 8005d78:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d80:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005d84:	d106      	bne.n	8005d94 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005d86:	4b2c      	ldr	r3, [pc, #176]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d88:	68db      	ldr	r3, [r3, #12]
 8005d8a:	4a2b      	ldr	r2, [pc, #172]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005d8c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005d90:	60d3      	str	r3, [r2, #12]
 8005d92:	e011      	b.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d98:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005d9c:	d10c      	bne.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	3304      	adds	r3, #4
 8005da2:	2101      	movs	r1, #1
 8005da4:	4618      	mov	r0, r3
 8005da6:	f000 f8f9 	bl	8005f9c <RCCEx_PLLSAI1_Config>
 8005daa:	4603      	mov	r3, r0
 8005dac:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005dae:	7cfb      	ldrb	r3, [r7, #19]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d001      	beq.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8005db4:	7cfb      	ldrb	r3, [r7, #19]
 8005db6:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d04d      	beq.n	8005e60 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005dc8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005dcc:	d108      	bne.n	8005de0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8005dce:	4b1a      	ldr	r3, [pc, #104]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005dd0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005dd4:	4a18      	ldr	r2, [pc, #96]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005dd6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005dda:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8005dde:	e012      	b.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8005de0:	4b15      	ldr	r3, [pc, #84]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005de2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005de6:	4a14      	ldr	r2, [pc, #80]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005de8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005dec:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8005df0:	4b11      	ldr	r3, [pc, #68]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005df2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005df6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005dfe:	490e      	ldr	r1, [pc, #56]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e00:	4313      	orrs	r3, r2
 8005e02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005e0a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005e0e:	d106      	bne.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e10:	4b09      	ldr	r3, [pc, #36]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e12:	68db      	ldr	r3, [r3, #12]
 8005e14:	4a08      	ldr	r2, [pc, #32]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e16:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005e1a:	60d3      	str	r3, [r2, #12]
 8005e1c:	e020      	b.n	8005e60 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005e22:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005e26:	d109      	bne.n	8005e3c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005e28:	4b03      	ldr	r3, [pc, #12]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e2a:	68db      	ldr	r3, [r3, #12]
 8005e2c:	4a02      	ldr	r2, [pc, #8]	@ (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e2e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e32:	60d3      	str	r3, [r2, #12]
 8005e34:	e014      	b.n	8005e60 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8005e36:	bf00      	nop
 8005e38:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005e40:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005e44:	d10c      	bne.n	8005e60 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	3304      	adds	r3, #4
 8005e4a:	2101      	movs	r1, #1
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	f000 f8a5 	bl	8005f9c <RCCEx_PLLSAI1_Config>
 8005e52:	4603      	mov	r3, r0
 8005e54:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005e56:	7cfb      	ldrb	r3, [r7, #19]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d001      	beq.n	8005e60 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8005e5c:	7cfb      	ldrb	r3, [r7, #19]
 8005e5e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d028      	beq.n	8005ebe <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005e6c:	4b4a      	ldr	r3, [pc, #296]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e72:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005e7a:	4947      	ldr	r1, [pc, #284]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e7c:	4313      	orrs	r3, r2
 8005e7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005e86:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005e8a:	d106      	bne.n	8005e9a <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e8c:	4b42      	ldr	r3, [pc, #264]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e8e:	68db      	ldr	r3, [r3, #12]
 8005e90:	4a41      	ldr	r2, [pc, #260]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e92:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005e96:	60d3      	str	r3, [r2, #12]
 8005e98:	e011      	b.n	8005ebe <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005e9e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005ea2:	d10c      	bne.n	8005ebe <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	3304      	adds	r3, #4
 8005ea8:	2101      	movs	r1, #1
 8005eaa:	4618      	mov	r0, r3
 8005eac:	f000 f876 	bl	8005f9c <RCCEx_PLLSAI1_Config>
 8005eb0:	4603      	mov	r3, r0
 8005eb2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005eb4:	7cfb      	ldrb	r3, [r7, #19]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d001      	beq.n	8005ebe <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8005eba:	7cfb      	ldrb	r3, [r7, #19]
 8005ebc:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d01e      	beq.n	8005f08 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005eca:	4b33      	ldr	r3, [pc, #204]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005ecc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ed0:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005eda:	492f      	ldr	r1, [pc, #188]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005edc:	4313      	orrs	r3, r2
 8005ede:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ee8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005eec:	d10c      	bne.n	8005f08 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	3304      	adds	r3, #4
 8005ef2:	2102      	movs	r1, #2
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	f000 f851 	bl	8005f9c <RCCEx_PLLSAI1_Config>
 8005efa:	4603      	mov	r3, r0
 8005efc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005efe:	7cfb      	ldrb	r3, [r7, #19]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d001      	beq.n	8005f08 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8005f04:	7cfb      	ldrb	r3, [r7, #19]
 8005f06:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d00b      	beq.n	8005f2c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005f14:	4b20      	ldr	r3, [pc, #128]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f16:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005f1a:	f023 0204 	bic.w	r2, r3, #4
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005f24:	491c      	ldr	r1, [pc, #112]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f26:	4313      	orrs	r3, r2
 8005f28:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d00b      	beq.n	8005f50 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005f38:	4b17      	ldr	r3, [pc, #92]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f3a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005f3e:	f023 0218 	bic.w	r2, r3, #24
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f48:	4913      	ldr	r1, [pc, #76]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d017      	beq.n	8005f8c <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005f5c:	4b0e      	ldr	r3, [pc, #56]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f5e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005f62:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005f6c:	490a      	ldr	r1, [pc, #40]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005f7a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005f7e:	d105      	bne.n	8005f8c <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005f80:	4b05      	ldr	r3, [pc, #20]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f82:	68db      	ldr	r3, [r3, #12]
 8005f84:	4a04      	ldr	r2, [pc, #16]	@ (8005f98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f86:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005f8a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005f8c:	7cbb      	ldrb	r3, [r7, #18]
}
 8005f8e:	4618      	mov	r0, r3
 8005f90:	3718      	adds	r7, #24
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bd80      	pop	{r7, pc}
 8005f96:	bf00      	nop
 8005f98:	40021000 	.word	0x40021000

08005f9c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b084      	sub	sp, #16
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
 8005fa4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005faa:	4b72      	ldr	r3, [pc, #456]	@ (8006174 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005fac:	68db      	ldr	r3, [r3, #12]
 8005fae:	f003 0303 	and.w	r3, r3, #3
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d00e      	beq.n	8005fd4 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005fb6:	4b6f      	ldr	r3, [pc, #444]	@ (8006174 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005fb8:	68db      	ldr	r3, [r3, #12]
 8005fba:	f003 0203 	and.w	r2, r3, #3
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	429a      	cmp	r2, r3
 8005fc4:	d103      	bne.n	8005fce <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
       ||
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d142      	bne.n	8006054 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8005fce:	2301      	movs	r3, #1
 8005fd0:	73fb      	strb	r3, [r7, #15]
 8005fd2:	e03f      	b.n	8006054 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	2b03      	cmp	r3, #3
 8005fda:	d018      	beq.n	800600e <RCCEx_PLLSAI1_Config+0x72>
 8005fdc:	2b03      	cmp	r3, #3
 8005fde:	d825      	bhi.n	800602c <RCCEx_PLLSAI1_Config+0x90>
 8005fe0:	2b01      	cmp	r3, #1
 8005fe2:	d002      	beq.n	8005fea <RCCEx_PLLSAI1_Config+0x4e>
 8005fe4:	2b02      	cmp	r3, #2
 8005fe6:	d009      	beq.n	8005ffc <RCCEx_PLLSAI1_Config+0x60>
 8005fe8:	e020      	b.n	800602c <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005fea:	4b62      	ldr	r3, [pc, #392]	@ (8006174 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f003 0302 	and.w	r3, r3, #2
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d11d      	bne.n	8006032 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005ffa:	e01a      	b.n	8006032 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005ffc:	4b5d      	ldr	r3, [pc, #372]	@ (8006174 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006004:	2b00      	cmp	r3, #0
 8006006:	d116      	bne.n	8006036 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8006008:	2301      	movs	r3, #1
 800600a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800600c:	e013      	b.n	8006036 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800600e:	4b59      	ldr	r3, [pc, #356]	@ (8006174 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006016:	2b00      	cmp	r3, #0
 8006018:	d10f      	bne.n	800603a <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800601a:	4b56      	ldr	r3, [pc, #344]	@ (8006174 <RCCEx_PLLSAI1_Config+0x1d8>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006022:	2b00      	cmp	r3, #0
 8006024:	d109      	bne.n	800603a <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8006026:	2301      	movs	r3, #1
 8006028:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800602a:	e006      	b.n	800603a <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 800602c:	2301      	movs	r3, #1
 800602e:	73fb      	strb	r3, [r7, #15]
      break;
 8006030:	e004      	b.n	800603c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006032:	bf00      	nop
 8006034:	e002      	b.n	800603c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006036:	bf00      	nop
 8006038:	e000      	b.n	800603c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800603a:	bf00      	nop
    }

    if(status == HAL_OK)
 800603c:	7bfb      	ldrb	r3, [r7, #15]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d108      	bne.n	8006054 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8006042:	4b4c      	ldr	r3, [pc, #304]	@ (8006174 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006044:	68db      	ldr	r3, [r3, #12]
 8006046:	f023 0203 	bic.w	r2, r3, #3
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	4949      	ldr	r1, [pc, #292]	@ (8006174 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006050:	4313      	orrs	r3, r2
 8006052:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006054:	7bfb      	ldrb	r3, [r7, #15]
 8006056:	2b00      	cmp	r3, #0
 8006058:	f040 8086 	bne.w	8006168 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800605c:	4b45      	ldr	r3, [pc, #276]	@ (8006174 <RCCEx_PLLSAI1_Config+0x1d8>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	4a44      	ldr	r2, [pc, #272]	@ (8006174 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006062:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006066:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006068:	f7fc fe04 	bl	8002c74 <HAL_GetTick>
 800606c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800606e:	e009      	b.n	8006084 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006070:	f7fc fe00 	bl	8002c74 <HAL_GetTick>
 8006074:	4602      	mov	r2, r0
 8006076:	68bb      	ldr	r3, [r7, #8]
 8006078:	1ad3      	subs	r3, r2, r3
 800607a:	2b02      	cmp	r3, #2
 800607c:	d902      	bls.n	8006084 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800607e:	2303      	movs	r3, #3
 8006080:	73fb      	strb	r3, [r7, #15]
        break;
 8006082:	e005      	b.n	8006090 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006084:	4b3b      	ldr	r3, [pc, #236]	@ (8006174 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800608c:	2b00      	cmp	r3, #0
 800608e:	d1ef      	bne.n	8006070 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006090:	7bfb      	ldrb	r3, [r7, #15]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d168      	bne.n	8006168 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d113      	bne.n	80060c4 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800609c:	4b35      	ldr	r3, [pc, #212]	@ (8006174 <RCCEx_PLLSAI1_Config+0x1d8>)
 800609e:	691a      	ldr	r2, [r3, #16]
 80060a0:	4b35      	ldr	r3, [pc, #212]	@ (8006178 <RCCEx_PLLSAI1_Config+0x1dc>)
 80060a2:	4013      	ands	r3, r2
 80060a4:	687a      	ldr	r2, [r7, #4]
 80060a6:	6892      	ldr	r2, [r2, #8]
 80060a8:	0211      	lsls	r1, r2, #8
 80060aa:	687a      	ldr	r2, [r7, #4]
 80060ac:	68d2      	ldr	r2, [r2, #12]
 80060ae:	06d2      	lsls	r2, r2, #27
 80060b0:	4311      	orrs	r1, r2
 80060b2:	687a      	ldr	r2, [r7, #4]
 80060b4:	6852      	ldr	r2, [r2, #4]
 80060b6:	3a01      	subs	r2, #1
 80060b8:	0112      	lsls	r2, r2, #4
 80060ba:	430a      	orrs	r2, r1
 80060bc:	492d      	ldr	r1, [pc, #180]	@ (8006174 <RCCEx_PLLSAI1_Config+0x1d8>)
 80060be:	4313      	orrs	r3, r2
 80060c0:	610b      	str	r3, [r1, #16]
 80060c2:	e02d      	b.n	8006120 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	2b01      	cmp	r3, #1
 80060c8:	d115      	bne.n	80060f6 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80060ca:	4b2a      	ldr	r3, [pc, #168]	@ (8006174 <RCCEx_PLLSAI1_Config+0x1d8>)
 80060cc:	691a      	ldr	r2, [r3, #16]
 80060ce:	4b2b      	ldr	r3, [pc, #172]	@ (800617c <RCCEx_PLLSAI1_Config+0x1e0>)
 80060d0:	4013      	ands	r3, r2
 80060d2:	687a      	ldr	r2, [r7, #4]
 80060d4:	6892      	ldr	r2, [r2, #8]
 80060d6:	0211      	lsls	r1, r2, #8
 80060d8:	687a      	ldr	r2, [r7, #4]
 80060da:	6912      	ldr	r2, [r2, #16]
 80060dc:	0852      	lsrs	r2, r2, #1
 80060de:	3a01      	subs	r2, #1
 80060e0:	0552      	lsls	r2, r2, #21
 80060e2:	4311      	orrs	r1, r2
 80060e4:	687a      	ldr	r2, [r7, #4]
 80060e6:	6852      	ldr	r2, [r2, #4]
 80060e8:	3a01      	subs	r2, #1
 80060ea:	0112      	lsls	r2, r2, #4
 80060ec:	430a      	orrs	r2, r1
 80060ee:	4921      	ldr	r1, [pc, #132]	@ (8006174 <RCCEx_PLLSAI1_Config+0x1d8>)
 80060f0:	4313      	orrs	r3, r2
 80060f2:	610b      	str	r3, [r1, #16]
 80060f4:	e014      	b.n	8006120 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80060f6:	4b1f      	ldr	r3, [pc, #124]	@ (8006174 <RCCEx_PLLSAI1_Config+0x1d8>)
 80060f8:	691a      	ldr	r2, [r3, #16]
 80060fa:	4b21      	ldr	r3, [pc, #132]	@ (8006180 <RCCEx_PLLSAI1_Config+0x1e4>)
 80060fc:	4013      	ands	r3, r2
 80060fe:	687a      	ldr	r2, [r7, #4]
 8006100:	6892      	ldr	r2, [r2, #8]
 8006102:	0211      	lsls	r1, r2, #8
 8006104:	687a      	ldr	r2, [r7, #4]
 8006106:	6952      	ldr	r2, [r2, #20]
 8006108:	0852      	lsrs	r2, r2, #1
 800610a:	3a01      	subs	r2, #1
 800610c:	0652      	lsls	r2, r2, #25
 800610e:	4311      	orrs	r1, r2
 8006110:	687a      	ldr	r2, [r7, #4]
 8006112:	6852      	ldr	r2, [r2, #4]
 8006114:	3a01      	subs	r2, #1
 8006116:	0112      	lsls	r2, r2, #4
 8006118:	430a      	orrs	r2, r1
 800611a:	4916      	ldr	r1, [pc, #88]	@ (8006174 <RCCEx_PLLSAI1_Config+0x1d8>)
 800611c:	4313      	orrs	r3, r2
 800611e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006120:	4b14      	ldr	r3, [pc, #80]	@ (8006174 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4a13      	ldr	r2, [pc, #76]	@ (8006174 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006126:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800612a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800612c:	f7fc fda2 	bl	8002c74 <HAL_GetTick>
 8006130:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006132:	e009      	b.n	8006148 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006134:	f7fc fd9e 	bl	8002c74 <HAL_GetTick>
 8006138:	4602      	mov	r2, r0
 800613a:	68bb      	ldr	r3, [r7, #8]
 800613c:	1ad3      	subs	r3, r2, r3
 800613e:	2b02      	cmp	r3, #2
 8006140:	d902      	bls.n	8006148 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006142:	2303      	movs	r3, #3
 8006144:	73fb      	strb	r3, [r7, #15]
          break;
 8006146:	e005      	b.n	8006154 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006148:	4b0a      	ldr	r3, [pc, #40]	@ (8006174 <RCCEx_PLLSAI1_Config+0x1d8>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006150:	2b00      	cmp	r3, #0
 8006152:	d0ef      	beq.n	8006134 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006154:	7bfb      	ldrb	r3, [r7, #15]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d106      	bne.n	8006168 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800615a:	4b06      	ldr	r3, [pc, #24]	@ (8006174 <RCCEx_PLLSAI1_Config+0x1d8>)
 800615c:	691a      	ldr	r2, [r3, #16]
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	699b      	ldr	r3, [r3, #24]
 8006162:	4904      	ldr	r1, [pc, #16]	@ (8006174 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006164:	4313      	orrs	r3, r2
 8006166:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006168:	7bfb      	ldrb	r3, [r7, #15]
}
 800616a:	4618      	mov	r0, r3
 800616c:	3710      	adds	r7, #16
 800616e:	46bd      	mov	sp, r7
 8006170:	bd80      	pop	{r7, pc}
 8006172:	bf00      	nop
 8006174:	40021000 	.word	0x40021000
 8006178:	07ff800f 	.word	0x07ff800f
 800617c:	ff9f800f 	.word	0xff9f800f
 8006180:	f9ff800f 	.word	0xf9ff800f

08006184 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b084      	sub	sp, #16
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
 800618c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800618e:	2300      	movs	r3, #0
 8006190:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006192:	4b72      	ldr	r3, [pc, #456]	@ (800635c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006194:	68db      	ldr	r3, [r3, #12]
 8006196:	f003 0303 	and.w	r3, r3, #3
 800619a:	2b00      	cmp	r3, #0
 800619c:	d00e      	beq.n	80061bc <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800619e:	4b6f      	ldr	r3, [pc, #444]	@ (800635c <RCCEx_PLLSAI2_Config+0x1d8>)
 80061a0:	68db      	ldr	r3, [r3, #12]
 80061a2:	f003 0203 	and.w	r2, r3, #3
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	429a      	cmp	r2, r3
 80061ac:	d103      	bne.n	80061b6 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
       ||
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d142      	bne.n	800623c <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80061b6:	2301      	movs	r3, #1
 80061b8:	73fb      	strb	r3, [r7, #15]
 80061ba:	e03f      	b.n	800623c <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	2b03      	cmp	r3, #3
 80061c2:	d018      	beq.n	80061f6 <RCCEx_PLLSAI2_Config+0x72>
 80061c4:	2b03      	cmp	r3, #3
 80061c6:	d825      	bhi.n	8006214 <RCCEx_PLLSAI2_Config+0x90>
 80061c8:	2b01      	cmp	r3, #1
 80061ca:	d002      	beq.n	80061d2 <RCCEx_PLLSAI2_Config+0x4e>
 80061cc:	2b02      	cmp	r3, #2
 80061ce:	d009      	beq.n	80061e4 <RCCEx_PLLSAI2_Config+0x60>
 80061d0:	e020      	b.n	8006214 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80061d2:	4b62      	ldr	r3, [pc, #392]	@ (800635c <RCCEx_PLLSAI2_Config+0x1d8>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f003 0302 	and.w	r3, r3, #2
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d11d      	bne.n	800621a <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80061de:	2301      	movs	r3, #1
 80061e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80061e2:	e01a      	b.n	800621a <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80061e4:	4b5d      	ldr	r3, [pc, #372]	@ (800635c <RCCEx_PLLSAI2_Config+0x1d8>)
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d116      	bne.n	800621e <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80061f0:	2301      	movs	r3, #1
 80061f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80061f4:	e013      	b.n	800621e <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80061f6:	4b59      	ldr	r3, [pc, #356]	@ (800635c <RCCEx_PLLSAI2_Config+0x1d8>)
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d10f      	bne.n	8006222 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006202:	4b56      	ldr	r3, [pc, #344]	@ (800635c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800620a:	2b00      	cmp	r3, #0
 800620c:	d109      	bne.n	8006222 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800620e:	2301      	movs	r3, #1
 8006210:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006212:	e006      	b.n	8006222 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006214:	2301      	movs	r3, #1
 8006216:	73fb      	strb	r3, [r7, #15]
      break;
 8006218:	e004      	b.n	8006224 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800621a:	bf00      	nop
 800621c:	e002      	b.n	8006224 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800621e:	bf00      	nop
 8006220:	e000      	b.n	8006224 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006222:	bf00      	nop
    }

    if(status == HAL_OK)
 8006224:	7bfb      	ldrb	r3, [r7, #15]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d108      	bne.n	800623c <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800622a:	4b4c      	ldr	r3, [pc, #304]	@ (800635c <RCCEx_PLLSAI2_Config+0x1d8>)
 800622c:	68db      	ldr	r3, [r3, #12]
 800622e:	f023 0203 	bic.w	r2, r3, #3
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	4949      	ldr	r1, [pc, #292]	@ (800635c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006238:	4313      	orrs	r3, r2
 800623a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800623c:	7bfb      	ldrb	r3, [r7, #15]
 800623e:	2b00      	cmp	r3, #0
 8006240:	f040 8086 	bne.w	8006350 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006244:	4b45      	ldr	r3, [pc, #276]	@ (800635c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4a44      	ldr	r2, [pc, #272]	@ (800635c <RCCEx_PLLSAI2_Config+0x1d8>)
 800624a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800624e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006250:	f7fc fd10 	bl	8002c74 <HAL_GetTick>
 8006254:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006256:	e009      	b.n	800626c <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006258:	f7fc fd0c 	bl	8002c74 <HAL_GetTick>
 800625c:	4602      	mov	r2, r0
 800625e:	68bb      	ldr	r3, [r7, #8]
 8006260:	1ad3      	subs	r3, r2, r3
 8006262:	2b02      	cmp	r3, #2
 8006264:	d902      	bls.n	800626c <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006266:	2303      	movs	r3, #3
 8006268:	73fb      	strb	r3, [r7, #15]
        break;
 800626a:	e005      	b.n	8006278 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800626c:	4b3b      	ldr	r3, [pc, #236]	@ (800635c <RCCEx_PLLSAI2_Config+0x1d8>)
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006274:	2b00      	cmp	r3, #0
 8006276:	d1ef      	bne.n	8006258 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006278:	7bfb      	ldrb	r3, [r7, #15]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d168      	bne.n	8006350 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d113      	bne.n	80062ac <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006284:	4b35      	ldr	r3, [pc, #212]	@ (800635c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006286:	695a      	ldr	r2, [r3, #20]
 8006288:	4b35      	ldr	r3, [pc, #212]	@ (8006360 <RCCEx_PLLSAI2_Config+0x1dc>)
 800628a:	4013      	ands	r3, r2
 800628c:	687a      	ldr	r2, [r7, #4]
 800628e:	6892      	ldr	r2, [r2, #8]
 8006290:	0211      	lsls	r1, r2, #8
 8006292:	687a      	ldr	r2, [r7, #4]
 8006294:	68d2      	ldr	r2, [r2, #12]
 8006296:	06d2      	lsls	r2, r2, #27
 8006298:	4311      	orrs	r1, r2
 800629a:	687a      	ldr	r2, [r7, #4]
 800629c:	6852      	ldr	r2, [r2, #4]
 800629e:	3a01      	subs	r2, #1
 80062a0:	0112      	lsls	r2, r2, #4
 80062a2:	430a      	orrs	r2, r1
 80062a4:	492d      	ldr	r1, [pc, #180]	@ (800635c <RCCEx_PLLSAI2_Config+0x1d8>)
 80062a6:	4313      	orrs	r3, r2
 80062a8:	614b      	str	r3, [r1, #20]
 80062aa:	e02d      	b.n	8006308 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	2b01      	cmp	r3, #1
 80062b0:	d115      	bne.n	80062de <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80062b2:	4b2a      	ldr	r3, [pc, #168]	@ (800635c <RCCEx_PLLSAI2_Config+0x1d8>)
 80062b4:	695a      	ldr	r2, [r3, #20]
 80062b6:	4b2b      	ldr	r3, [pc, #172]	@ (8006364 <RCCEx_PLLSAI2_Config+0x1e0>)
 80062b8:	4013      	ands	r3, r2
 80062ba:	687a      	ldr	r2, [r7, #4]
 80062bc:	6892      	ldr	r2, [r2, #8]
 80062be:	0211      	lsls	r1, r2, #8
 80062c0:	687a      	ldr	r2, [r7, #4]
 80062c2:	6912      	ldr	r2, [r2, #16]
 80062c4:	0852      	lsrs	r2, r2, #1
 80062c6:	3a01      	subs	r2, #1
 80062c8:	0552      	lsls	r2, r2, #21
 80062ca:	4311      	orrs	r1, r2
 80062cc:	687a      	ldr	r2, [r7, #4]
 80062ce:	6852      	ldr	r2, [r2, #4]
 80062d0:	3a01      	subs	r2, #1
 80062d2:	0112      	lsls	r2, r2, #4
 80062d4:	430a      	orrs	r2, r1
 80062d6:	4921      	ldr	r1, [pc, #132]	@ (800635c <RCCEx_PLLSAI2_Config+0x1d8>)
 80062d8:	4313      	orrs	r3, r2
 80062da:	614b      	str	r3, [r1, #20]
 80062dc:	e014      	b.n	8006308 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80062de:	4b1f      	ldr	r3, [pc, #124]	@ (800635c <RCCEx_PLLSAI2_Config+0x1d8>)
 80062e0:	695a      	ldr	r2, [r3, #20]
 80062e2:	4b21      	ldr	r3, [pc, #132]	@ (8006368 <RCCEx_PLLSAI2_Config+0x1e4>)
 80062e4:	4013      	ands	r3, r2
 80062e6:	687a      	ldr	r2, [r7, #4]
 80062e8:	6892      	ldr	r2, [r2, #8]
 80062ea:	0211      	lsls	r1, r2, #8
 80062ec:	687a      	ldr	r2, [r7, #4]
 80062ee:	6952      	ldr	r2, [r2, #20]
 80062f0:	0852      	lsrs	r2, r2, #1
 80062f2:	3a01      	subs	r2, #1
 80062f4:	0652      	lsls	r2, r2, #25
 80062f6:	4311      	orrs	r1, r2
 80062f8:	687a      	ldr	r2, [r7, #4]
 80062fa:	6852      	ldr	r2, [r2, #4]
 80062fc:	3a01      	subs	r2, #1
 80062fe:	0112      	lsls	r2, r2, #4
 8006300:	430a      	orrs	r2, r1
 8006302:	4916      	ldr	r1, [pc, #88]	@ (800635c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006304:	4313      	orrs	r3, r2
 8006306:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006308:	4b14      	ldr	r3, [pc, #80]	@ (800635c <RCCEx_PLLSAI2_Config+0x1d8>)
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	4a13      	ldr	r2, [pc, #76]	@ (800635c <RCCEx_PLLSAI2_Config+0x1d8>)
 800630e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006312:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006314:	f7fc fcae 	bl	8002c74 <HAL_GetTick>
 8006318:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800631a:	e009      	b.n	8006330 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800631c:	f7fc fcaa 	bl	8002c74 <HAL_GetTick>
 8006320:	4602      	mov	r2, r0
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	1ad3      	subs	r3, r2, r3
 8006326:	2b02      	cmp	r3, #2
 8006328:	d902      	bls.n	8006330 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800632a:	2303      	movs	r3, #3
 800632c:	73fb      	strb	r3, [r7, #15]
          break;
 800632e:	e005      	b.n	800633c <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006330:	4b0a      	ldr	r3, [pc, #40]	@ (800635c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006338:	2b00      	cmp	r3, #0
 800633a:	d0ef      	beq.n	800631c <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800633c:	7bfb      	ldrb	r3, [r7, #15]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d106      	bne.n	8006350 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006342:	4b06      	ldr	r3, [pc, #24]	@ (800635c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006344:	695a      	ldr	r2, [r3, #20]
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	699b      	ldr	r3, [r3, #24]
 800634a:	4904      	ldr	r1, [pc, #16]	@ (800635c <RCCEx_PLLSAI2_Config+0x1d8>)
 800634c:	4313      	orrs	r3, r2
 800634e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006350:	7bfb      	ldrb	r3, [r7, #15]
}
 8006352:	4618      	mov	r0, r3
 8006354:	3710      	adds	r7, #16
 8006356:	46bd      	mov	sp, r7
 8006358:	bd80      	pop	{r7, pc}
 800635a:	bf00      	nop
 800635c:	40021000 	.word	0x40021000
 8006360:	07ff800f 	.word	0x07ff800f
 8006364:	ff9f800f 	.word	0xff9f800f
 8006368:	f9ff800f 	.word	0xf9ff800f

0800636c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b084      	sub	sp, #16
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d101      	bne.n	800637e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800637a:	2301      	movs	r3, #1
 800637c:	e095      	b.n	80064aa <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006382:	2b00      	cmp	r3, #0
 8006384:	d108      	bne.n	8006398 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	685b      	ldr	r3, [r3, #4]
 800638a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800638e:	d009      	beq.n	80063a4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2200      	movs	r2, #0
 8006394:	61da      	str	r2, [r3, #28]
 8006396:	e005      	b.n	80063a4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2200      	movs	r2, #0
 800639c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2200      	movs	r2, #0
 80063a2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2200      	movs	r2, #0
 80063a8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80063b0:	b2db      	uxtb	r3, r3
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d106      	bne.n	80063c4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2200      	movs	r2, #0
 80063ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80063be:	6878      	ldr	r0, [r7, #4]
 80063c0:	f7fc f8c4 	bl	800254c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2202      	movs	r2, #2
 80063c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	681a      	ldr	r2, [r3, #0]
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80063da:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	68db      	ldr	r3, [r3, #12]
 80063e0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80063e4:	d902      	bls.n	80063ec <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80063e6:	2300      	movs	r3, #0
 80063e8:	60fb      	str	r3, [r7, #12]
 80063ea:	e002      	b.n	80063f2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80063ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80063f0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	68db      	ldr	r3, [r3, #12]
 80063f6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80063fa:	d007      	beq.n	800640c <HAL_SPI_Init+0xa0>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	68db      	ldr	r3, [r3, #12]
 8006400:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006404:	d002      	beq.n	800640c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2200      	movs	r2, #0
 800640a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	685b      	ldr	r3, [r3, #4]
 8006410:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	689b      	ldr	r3, [r3, #8]
 8006418:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800641c:	431a      	orrs	r2, r3
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	691b      	ldr	r3, [r3, #16]
 8006422:	f003 0302 	and.w	r3, r3, #2
 8006426:	431a      	orrs	r2, r3
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	695b      	ldr	r3, [r3, #20]
 800642c:	f003 0301 	and.w	r3, r3, #1
 8006430:	431a      	orrs	r2, r3
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	699b      	ldr	r3, [r3, #24]
 8006436:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800643a:	431a      	orrs	r2, r3
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	69db      	ldr	r3, [r3, #28]
 8006440:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006444:	431a      	orrs	r2, r3
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6a1b      	ldr	r3, [r3, #32]
 800644a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800644e:	ea42 0103 	orr.w	r1, r2, r3
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006456:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	430a      	orrs	r2, r1
 8006460:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	699b      	ldr	r3, [r3, #24]
 8006466:	0c1b      	lsrs	r3, r3, #16
 8006468:	f003 0204 	and.w	r2, r3, #4
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006470:	f003 0310 	and.w	r3, r3, #16
 8006474:	431a      	orrs	r2, r3
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800647a:	f003 0308 	and.w	r3, r3, #8
 800647e:	431a      	orrs	r2, r3
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	68db      	ldr	r3, [r3, #12]
 8006484:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006488:	ea42 0103 	orr.w	r1, r2, r3
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	430a      	orrs	r2, r1
 8006498:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2200      	movs	r2, #0
 800649e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2201      	movs	r2, #1
 80064a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80064a8:	2300      	movs	r3, #0
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	3710      	adds	r7, #16
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd80      	pop	{r7, pc}

080064b2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80064b2:	b580      	push	{r7, lr}
 80064b4:	b082      	sub	sp, #8
 80064b6:	af00      	add	r7, sp, #0
 80064b8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d101      	bne.n	80064c4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80064c0:	2301      	movs	r3, #1
 80064c2:	e049      	b.n	8006558 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80064ca:	b2db      	uxtb	r3, r3
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d106      	bne.n	80064de <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2200      	movs	r2, #0
 80064d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80064d8:	6878      	ldr	r0, [r7, #4]
 80064da:	f7fc f87b 	bl	80025d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2202      	movs	r2, #2
 80064e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681a      	ldr	r2, [r3, #0]
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	3304      	adds	r3, #4
 80064ee:	4619      	mov	r1, r3
 80064f0:	4610      	mov	r0, r2
 80064f2:	f001 f831 	bl	8007558 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2201      	movs	r2, #1
 80064fa:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2201      	movs	r2, #1
 8006502:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2201      	movs	r2, #1
 800650a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2201      	movs	r2, #1
 8006512:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2201      	movs	r2, #1
 800651a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2201      	movs	r2, #1
 8006522:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2201      	movs	r2, #1
 800652a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2201      	movs	r2, #1
 8006532:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2201      	movs	r2, #1
 800653a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2201      	movs	r2, #1
 8006542:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2201      	movs	r2, #1
 800654a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2201      	movs	r2, #1
 8006552:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006556:	2300      	movs	r3, #0
}
 8006558:	4618      	mov	r0, r3
 800655a:	3708      	adds	r7, #8
 800655c:	46bd      	mov	sp, r7
 800655e:	bd80      	pop	{r7, pc}

08006560 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006560:	b580      	push	{r7, lr}
 8006562:	b082      	sub	sp, #8
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2b00      	cmp	r3, #0
 800656c:	d101      	bne.n	8006572 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800656e:	2301      	movs	r3, #1
 8006570:	e049      	b.n	8006606 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006578:	b2db      	uxtb	r3, r3
 800657a:	2b00      	cmp	r3, #0
 800657c:	d106      	bne.n	800658c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2200      	movs	r2, #0
 8006582:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006586:	6878      	ldr	r0, [r7, #4]
 8006588:	f000 f841 	bl	800660e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2202      	movs	r2, #2
 8006590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681a      	ldr	r2, [r3, #0]
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	3304      	adds	r3, #4
 800659c:	4619      	mov	r1, r3
 800659e:	4610      	mov	r0, r2
 80065a0:	f000 ffda 	bl	8007558 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2201      	movs	r2, #1
 80065a8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2201      	movs	r2, #1
 80065b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2201      	movs	r2, #1
 80065b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2201      	movs	r2, #1
 80065c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2201      	movs	r2, #1
 80065c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2201      	movs	r2, #1
 80065d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2201      	movs	r2, #1
 80065d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2201      	movs	r2, #1
 80065e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2201      	movs	r2, #1
 80065e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2201      	movs	r2, #1
 80065f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2201      	movs	r2, #1
 80065f8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2201      	movs	r2, #1
 8006600:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006604:	2300      	movs	r3, #0
}
 8006606:	4618      	mov	r0, r3
 8006608:	3708      	adds	r7, #8
 800660a:	46bd      	mov	sp, r7
 800660c:	bd80      	pop	{r7, pc}

0800660e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800660e:	b480      	push	{r7}
 8006610:	b083      	sub	sp, #12
 8006612:	af00      	add	r7, sp, #0
 8006614:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006616:	bf00      	nop
 8006618:	370c      	adds	r7, #12
 800661a:	46bd      	mov	sp, r7
 800661c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006620:	4770      	bx	lr
	...

08006624 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b084      	sub	sp, #16
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
 800662c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d109      	bne.n	8006648 <HAL_TIM_PWM_Start+0x24>
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800663a:	b2db      	uxtb	r3, r3
 800663c:	2b01      	cmp	r3, #1
 800663e:	bf14      	ite	ne
 8006640:	2301      	movne	r3, #1
 8006642:	2300      	moveq	r3, #0
 8006644:	b2db      	uxtb	r3, r3
 8006646:	e03c      	b.n	80066c2 <HAL_TIM_PWM_Start+0x9e>
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	2b04      	cmp	r3, #4
 800664c:	d109      	bne.n	8006662 <HAL_TIM_PWM_Start+0x3e>
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006654:	b2db      	uxtb	r3, r3
 8006656:	2b01      	cmp	r3, #1
 8006658:	bf14      	ite	ne
 800665a:	2301      	movne	r3, #1
 800665c:	2300      	moveq	r3, #0
 800665e:	b2db      	uxtb	r3, r3
 8006660:	e02f      	b.n	80066c2 <HAL_TIM_PWM_Start+0x9e>
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	2b08      	cmp	r3, #8
 8006666:	d109      	bne.n	800667c <HAL_TIM_PWM_Start+0x58>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800666e:	b2db      	uxtb	r3, r3
 8006670:	2b01      	cmp	r3, #1
 8006672:	bf14      	ite	ne
 8006674:	2301      	movne	r3, #1
 8006676:	2300      	moveq	r3, #0
 8006678:	b2db      	uxtb	r3, r3
 800667a:	e022      	b.n	80066c2 <HAL_TIM_PWM_Start+0x9e>
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	2b0c      	cmp	r3, #12
 8006680:	d109      	bne.n	8006696 <HAL_TIM_PWM_Start+0x72>
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006688:	b2db      	uxtb	r3, r3
 800668a:	2b01      	cmp	r3, #1
 800668c:	bf14      	ite	ne
 800668e:	2301      	movne	r3, #1
 8006690:	2300      	moveq	r3, #0
 8006692:	b2db      	uxtb	r3, r3
 8006694:	e015      	b.n	80066c2 <HAL_TIM_PWM_Start+0x9e>
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	2b10      	cmp	r3, #16
 800669a:	d109      	bne.n	80066b0 <HAL_TIM_PWM_Start+0x8c>
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80066a2:	b2db      	uxtb	r3, r3
 80066a4:	2b01      	cmp	r3, #1
 80066a6:	bf14      	ite	ne
 80066a8:	2301      	movne	r3, #1
 80066aa:	2300      	moveq	r3, #0
 80066ac:	b2db      	uxtb	r3, r3
 80066ae:	e008      	b.n	80066c2 <HAL_TIM_PWM_Start+0x9e>
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80066b6:	b2db      	uxtb	r3, r3
 80066b8:	2b01      	cmp	r3, #1
 80066ba:	bf14      	ite	ne
 80066bc:	2301      	movne	r3, #1
 80066be:	2300      	moveq	r3, #0
 80066c0:	b2db      	uxtb	r3, r3
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d001      	beq.n	80066ca <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80066c6:	2301      	movs	r3, #1
 80066c8:	e09c      	b.n	8006804 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d104      	bne.n	80066da <HAL_TIM_PWM_Start+0xb6>
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2202      	movs	r2, #2
 80066d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80066d8:	e023      	b.n	8006722 <HAL_TIM_PWM_Start+0xfe>
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	2b04      	cmp	r3, #4
 80066de:	d104      	bne.n	80066ea <HAL_TIM_PWM_Start+0xc6>
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2202      	movs	r2, #2
 80066e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80066e8:	e01b      	b.n	8006722 <HAL_TIM_PWM_Start+0xfe>
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	2b08      	cmp	r3, #8
 80066ee:	d104      	bne.n	80066fa <HAL_TIM_PWM_Start+0xd6>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2202      	movs	r2, #2
 80066f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80066f8:	e013      	b.n	8006722 <HAL_TIM_PWM_Start+0xfe>
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	2b0c      	cmp	r3, #12
 80066fe:	d104      	bne.n	800670a <HAL_TIM_PWM_Start+0xe6>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2202      	movs	r2, #2
 8006704:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006708:	e00b      	b.n	8006722 <HAL_TIM_PWM_Start+0xfe>
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	2b10      	cmp	r3, #16
 800670e:	d104      	bne.n	800671a <HAL_TIM_PWM_Start+0xf6>
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2202      	movs	r2, #2
 8006714:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006718:	e003      	b.n	8006722 <HAL_TIM_PWM_Start+0xfe>
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2202      	movs	r2, #2
 800671e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	2201      	movs	r2, #1
 8006728:	6839      	ldr	r1, [r7, #0]
 800672a:	4618      	mov	r0, r3
 800672c:	f001 fce2 	bl	80080f4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	4a35      	ldr	r2, [pc, #212]	@ (800680c <HAL_TIM_PWM_Start+0x1e8>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d013      	beq.n	8006762 <HAL_TIM_PWM_Start+0x13e>
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	4a34      	ldr	r2, [pc, #208]	@ (8006810 <HAL_TIM_PWM_Start+0x1ec>)
 8006740:	4293      	cmp	r3, r2
 8006742:	d00e      	beq.n	8006762 <HAL_TIM_PWM_Start+0x13e>
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	4a32      	ldr	r2, [pc, #200]	@ (8006814 <HAL_TIM_PWM_Start+0x1f0>)
 800674a:	4293      	cmp	r3, r2
 800674c:	d009      	beq.n	8006762 <HAL_TIM_PWM_Start+0x13e>
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	4a31      	ldr	r2, [pc, #196]	@ (8006818 <HAL_TIM_PWM_Start+0x1f4>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d004      	beq.n	8006762 <HAL_TIM_PWM_Start+0x13e>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4a2f      	ldr	r2, [pc, #188]	@ (800681c <HAL_TIM_PWM_Start+0x1f8>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d101      	bne.n	8006766 <HAL_TIM_PWM_Start+0x142>
 8006762:	2301      	movs	r3, #1
 8006764:	e000      	b.n	8006768 <HAL_TIM_PWM_Start+0x144>
 8006766:	2300      	movs	r3, #0
 8006768:	2b00      	cmp	r3, #0
 800676a:	d007      	beq.n	800677c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800677a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	4a22      	ldr	r2, [pc, #136]	@ (800680c <HAL_TIM_PWM_Start+0x1e8>)
 8006782:	4293      	cmp	r3, r2
 8006784:	d01d      	beq.n	80067c2 <HAL_TIM_PWM_Start+0x19e>
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800678e:	d018      	beq.n	80067c2 <HAL_TIM_PWM_Start+0x19e>
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	4a22      	ldr	r2, [pc, #136]	@ (8006820 <HAL_TIM_PWM_Start+0x1fc>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d013      	beq.n	80067c2 <HAL_TIM_PWM_Start+0x19e>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	4a21      	ldr	r2, [pc, #132]	@ (8006824 <HAL_TIM_PWM_Start+0x200>)
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d00e      	beq.n	80067c2 <HAL_TIM_PWM_Start+0x19e>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	4a1f      	ldr	r2, [pc, #124]	@ (8006828 <HAL_TIM_PWM_Start+0x204>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d009      	beq.n	80067c2 <HAL_TIM_PWM_Start+0x19e>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	4a17      	ldr	r2, [pc, #92]	@ (8006810 <HAL_TIM_PWM_Start+0x1ec>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d004      	beq.n	80067c2 <HAL_TIM_PWM_Start+0x19e>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4a15      	ldr	r2, [pc, #84]	@ (8006814 <HAL_TIM_PWM_Start+0x1f0>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d115      	bne.n	80067ee <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	689a      	ldr	r2, [r3, #8]
 80067c8:	4b18      	ldr	r3, [pc, #96]	@ (800682c <HAL_TIM_PWM_Start+0x208>)
 80067ca:	4013      	ands	r3, r2
 80067cc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	2b06      	cmp	r3, #6
 80067d2:	d015      	beq.n	8006800 <HAL_TIM_PWM_Start+0x1dc>
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80067da:	d011      	beq.n	8006800 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	681a      	ldr	r2, [r3, #0]
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f042 0201 	orr.w	r2, r2, #1
 80067ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067ec:	e008      	b.n	8006800 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	681a      	ldr	r2, [r3, #0]
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f042 0201 	orr.w	r2, r2, #1
 80067fc:	601a      	str	r2, [r3, #0]
 80067fe:	e000      	b.n	8006802 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006800:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006802:	2300      	movs	r3, #0
}
 8006804:	4618      	mov	r0, r3
 8006806:	3710      	adds	r7, #16
 8006808:	46bd      	mov	sp, r7
 800680a:	bd80      	pop	{r7, pc}
 800680c:	40012c00 	.word	0x40012c00
 8006810:	40013400 	.word	0x40013400
 8006814:	40014000 	.word	0x40014000
 8006818:	40014400 	.word	0x40014400
 800681c:	40014800 	.word	0x40014800
 8006820:	40000400 	.word	0x40000400
 8006824:	40000800 	.word	0x40000800
 8006828:	40000c00 	.word	0x40000c00
 800682c:	00010007 	.word	0x00010007

08006830 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b082      	sub	sp, #8
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d101      	bne.n	8006842 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800683e:	2301      	movs	r3, #1
 8006840:	e049      	b.n	80068d6 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006848:	b2db      	uxtb	r3, r3
 800684a:	2b00      	cmp	r3, #0
 800684c:	d106      	bne.n	800685c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2200      	movs	r2, #0
 8006852:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006856:	6878      	ldr	r0, [r7, #4]
 8006858:	f000 f841 	bl	80068de <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2202      	movs	r2, #2
 8006860:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681a      	ldr	r2, [r3, #0]
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	3304      	adds	r3, #4
 800686c:	4619      	mov	r1, r3
 800686e:	4610      	mov	r0, r2
 8006870:	f000 fe72 	bl	8007558 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2201      	movs	r2, #1
 8006878:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2201      	movs	r2, #1
 8006880:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2201      	movs	r2, #1
 8006888:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2201      	movs	r2, #1
 8006890:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2201      	movs	r2, #1
 8006898:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2201      	movs	r2, #1
 80068a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2201      	movs	r2, #1
 80068a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2201      	movs	r2, #1
 80068b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2201      	movs	r2, #1
 80068b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2201      	movs	r2, #1
 80068c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2201      	movs	r2, #1
 80068c8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2201      	movs	r2, #1
 80068d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80068d4:	2300      	movs	r3, #0
}
 80068d6:	4618      	mov	r0, r3
 80068d8:	3708      	adds	r7, #8
 80068da:	46bd      	mov	sp, r7
 80068dc:	bd80      	pop	{r7, pc}

080068de <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80068de:	b480      	push	{r7}
 80068e0:	b083      	sub	sp, #12
 80068e2:	af00      	add	r7, sp, #0
 80068e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80068e6:	bf00      	nop
 80068e8:	370c      	adds	r7, #12
 80068ea:	46bd      	mov	sp, r7
 80068ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f0:	4770      	bx	lr
	...

080068f4 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	b084      	sub	sp, #16
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]
 80068fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d104      	bne.n	800690e <HAL_TIM_IC_Start+0x1a>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800690a:	b2db      	uxtb	r3, r3
 800690c:	e023      	b.n	8006956 <HAL_TIM_IC_Start+0x62>
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	2b04      	cmp	r3, #4
 8006912:	d104      	bne.n	800691e <HAL_TIM_IC_Start+0x2a>
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800691a:	b2db      	uxtb	r3, r3
 800691c:	e01b      	b.n	8006956 <HAL_TIM_IC_Start+0x62>
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	2b08      	cmp	r3, #8
 8006922:	d104      	bne.n	800692e <HAL_TIM_IC_Start+0x3a>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800692a:	b2db      	uxtb	r3, r3
 800692c:	e013      	b.n	8006956 <HAL_TIM_IC_Start+0x62>
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	2b0c      	cmp	r3, #12
 8006932:	d104      	bne.n	800693e <HAL_TIM_IC_Start+0x4a>
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800693a:	b2db      	uxtb	r3, r3
 800693c:	e00b      	b.n	8006956 <HAL_TIM_IC_Start+0x62>
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	2b10      	cmp	r3, #16
 8006942:	d104      	bne.n	800694e <HAL_TIM_IC_Start+0x5a>
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800694a:	b2db      	uxtb	r3, r3
 800694c:	e003      	b.n	8006956 <HAL_TIM_IC_Start+0x62>
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006954:	b2db      	uxtb	r3, r3
 8006956:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006958:	683b      	ldr	r3, [r7, #0]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d104      	bne.n	8006968 <HAL_TIM_IC_Start+0x74>
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006964:	b2db      	uxtb	r3, r3
 8006966:	e013      	b.n	8006990 <HAL_TIM_IC_Start+0x9c>
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	2b04      	cmp	r3, #4
 800696c:	d104      	bne.n	8006978 <HAL_TIM_IC_Start+0x84>
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006974:	b2db      	uxtb	r3, r3
 8006976:	e00b      	b.n	8006990 <HAL_TIM_IC_Start+0x9c>
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	2b08      	cmp	r3, #8
 800697c:	d104      	bne.n	8006988 <HAL_TIM_IC_Start+0x94>
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8006984:	b2db      	uxtb	r3, r3
 8006986:	e003      	b.n	8006990 <HAL_TIM_IC_Start+0x9c>
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800698e:	b2db      	uxtb	r3, r3
 8006990:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006992:	7bfb      	ldrb	r3, [r7, #15]
 8006994:	2b01      	cmp	r3, #1
 8006996:	d102      	bne.n	800699e <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006998:	7bbb      	ldrb	r3, [r7, #14]
 800699a:	2b01      	cmp	r3, #1
 800699c:	d001      	beq.n	80069a2 <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 800699e:	2301      	movs	r3, #1
 80069a0:	e092      	b.n	8006ac8 <HAL_TIM_IC_Start+0x1d4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80069a2:	683b      	ldr	r3, [r7, #0]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d104      	bne.n	80069b2 <HAL_TIM_IC_Start+0xbe>
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2202      	movs	r2, #2
 80069ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80069b0:	e023      	b.n	80069fa <HAL_TIM_IC_Start+0x106>
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	2b04      	cmp	r3, #4
 80069b6:	d104      	bne.n	80069c2 <HAL_TIM_IC_Start+0xce>
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2202      	movs	r2, #2
 80069bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80069c0:	e01b      	b.n	80069fa <HAL_TIM_IC_Start+0x106>
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	2b08      	cmp	r3, #8
 80069c6:	d104      	bne.n	80069d2 <HAL_TIM_IC_Start+0xde>
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2202      	movs	r2, #2
 80069cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80069d0:	e013      	b.n	80069fa <HAL_TIM_IC_Start+0x106>
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	2b0c      	cmp	r3, #12
 80069d6:	d104      	bne.n	80069e2 <HAL_TIM_IC_Start+0xee>
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2202      	movs	r2, #2
 80069dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80069e0:	e00b      	b.n	80069fa <HAL_TIM_IC_Start+0x106>
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	2b10      	cmp	r3, #16
 80069e6:	d104      	bne.n	80069f2 <HAL_TIM_IC_Start+0xfe>
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2202      	movs	r2, #2
 80069ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80069f0:	e003      	b.n	80069fa <HAL_TIM_IC_Start+0x106>
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2202      	movs	r2, #2
 80069f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d104      	bne.n	8006a0a <HAL_TIM_IC_Start+0x116>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2202      	movs	r2, #2
 8006a04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006a08:	e013      	b.n	8006a32 <HAL_TIM_IC_Start+0x13e>
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	2b04      	cmp	r3, #4
 8006a0e:	d104      	bne.n	8006a1a <HAL_TIM_IC_Start+0x126>
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2202      	movs	r2, #2
 8006a14:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006a18:	e00b      	b.n	8006a32 <HAL_TIM_IC_Start+0x13e>
 8006a1a:	683b      	ldr	r3, [r7, #0]
 8006a1c:	2b08      	cmp	r3, #8
 8006a1e:	d104      	bne.n	8006a2a <HAL_TIM_IC_Start+0x136>
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2202      	movs	r2, #2
 8006a24:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006a28:	e003      	b.n	8006a32 <HAL_TIM_IC_Start+0x13e>
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	2202      	movs	r2, #2
 8006a2e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	2201      	movs	r2, #1
 8006a38:	6839      	ldr	r1, [r7, #0]
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	f001 fb5a 	bl	80080f4 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	4a22      	ldr	r2, [pc, #136]	@ (8006ad0 <HAL_TIM_IC_Start+0x1dc>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d01d      	beq.n	8006a86 <HAL_TIM_IC_Start+0x192>
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a52:	d018      	beq.n	8006a86 <HAL_TIM_IC_Start+0x192>
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	4a1e      	ldr	r2, [pc, #120]	@ (8006ad4 <HAL_TIM_IC_Start+0x1e0>)
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d013      	beq.n	8006a86 <HAL_TIM_IC_Start+0x192>
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4a1d      	ldr	r2, [pc, #116]	@ (8006ad8 <HAL_TIM_IC_Start+0x1e4>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d00e      	beq.n	8006a86 <HAL_TIM_IC_Start+0x192>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	4a1b      	ldr	r2, [pc, #108]	@ (8006adc <HAL_TIM_IC_Start+0x1e8>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d009      	beq.n	8006a86 <HAL_TIM_IC_Start+0x192>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	4a1a      	ldr	r2, [pc, #104]	@ (8006ae0 <HAL_TIM_IC_Start+0x1ec>)
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	d004      	beq.n	8006a86 <HAL_TIM_IC_Start+0x192>
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	4a18      	ldr	r2, [pc, #96]	@ (8006ae4 <HAL_TIM_IC_Start+0x1f0>)
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d115      	bne.n	8006ab2 <HAL_TIM_IC_Start+0x1be>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	689a      	ldr	r2, [r3, #8]
 8006a8c:	4b16      	ldr	r3, [pc, #88]	@ (8006ae8 <HAL_TIM_IC_Start+0x1f4>)
 8006a8e:	4013      	ands	r3, r2
 8006a90:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	2b06      	cmp	r3, #6
 8006a96:	d015      	beq.n	8006ac4 <HAL_TIM_IC_Start+0x1d0>
 8006a98:	68bb      	ldr	r3, [r7, #8]
 8006a9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a9e:	d011      	beq.n	8006ac4 <HAL_TIM_IC_Start+0x1d0>
    {
      __HAL_TIM_ENABLE(htim);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	681a      	ldr	r2, [r3, #0]
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f042 0201 	orr.w	r2, r2, #1
 8006aae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ab0:	e008      	b.n	8006ac4 <HAL_TIM_IC_Start+0x1d0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	681a      	ldr	r2, [r3, #0]
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f042 0201 	orr.w	r2, r2, #1
 8006ac0:	601a      	str	r2, [r3, #0]
 8006ac2:	e000      	b.n	8006ac6 <HAL_TIM_IC_Start+0x1d2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ac4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006ac6:	2300      	movs	r3, #0
}
 8006ac8:	4618      	mov	r0, r3
 8006aca:	3710      	adds	r7, #16
 8006acc:	46bd      	mov	sp, r7
 8006ace:	bd80      	pop	{r7, pc}
 8006ad0:	40012c00 	.word	0x40012c00
 8006ad4:	40000400 	.word	0x40000400
 8006ad8:	40000800 	.word	0x40000800
 8006adc:	40000c00 	.word	0x40000c00
 8006ae0:	40013400 	.word	0x40013400
 8006ae4:	40014000 	.word	0x40014000
 8006ae8:	00010007 	.word	0x00010007

08006aec <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b084      	sub	sp, #16
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
 8006af4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006af6:	2300      	movs	r3, #0
 8006af8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d104      	bne.n	8006b0a <HAL_TIM_IC_Start_IT+0x1e>
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006b06:	b2db      	uxtb	r3, r3
 8006b08:	e023      	b.n	8006b52 <HAL_TIM_IC_Start_IT+0x66>
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	2b04      	cmp	r3, #4
 8006b0e:	d104      	bne.n	8006b1a <HAL_TIM_IC_Start_IT+0x2e>
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006b16:	b2db      	uxtb	r3, r3
 8006b18:	e01b      	b.n	8006b52 <HAL_TIM_IC_Start_IT+0x66>
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	2b08      	cmp	r3, #8
 8006b1e:	d104      	bne.n	8006b2a <HAL_TIM_IC_Start_IT+0x3e>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006b26:	b2db      	uxtb	r3, r3
 8006b28:	e013      	b.n	8006b52 <HAL_TIM_IC_Start_IT+0x66>
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	2b0c      	cmp	r3, #12
 8006b2e:	d104      	bne.n	8006b3a <HAL_TIM_IC_Start_IT+0x4e>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b36:	b2db      	uxtb	r3, r3
 8006b38:	e00b      	b.n	8006b52 <HAL_TIM_IC_Start_IT+0x66>
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	2b10      	cmp	r3, #16
 8006b3e:	d104      	bne.n	8006b4a <HAL_TIM_IC_Start_IT+0x5e>
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006b46:	b2db      	uxtb	r3, r3
 8006b48:	e003      	b.n	8006b52 <HAL_TIM_IC_Start_IT+0x66>
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006b50:	b2db      	uxtb	r3, r3
 8006b52:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d104      	bne.n	8006b64 <HAL_TIM_IC_Start_IT+0x78>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006b60:	b2db      	uxtb	r3, r3
 8006b62:	e013      	b.n	8006b8c <HAL_TIM_IC_Start_IT+0xa0>
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	2b04      	cmp	r3, #4
 8006b68:	d104      	bne.n	8006b74 <HAL_TIM_IC_Start_IT+0x88>
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006b70:	b2db      	uxtb	r3, r3
 8006b72:	e00b      	b.n	8006b8c <HAL_TIM_IC_Start_IT+0xa0>
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	2b08      	cmp	r3, #8
 8006b78:	d104      	bne.n	8006b84 <HAL_TIM_IC_Start_IT+0x98>
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8006b80:	b2db      	uxtb	r3, r3
 8006b82:	e003      	b.n	8006b8c <HAL_TIM_IC_Start_IT+0xa0>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8006b8a:	b2db      	uxtb	r3, r3
 8006b8c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006b8e:	7bbb      	ldrb	r3, [r7, #14]
 8006b90:	2b01      	cmp	r3, #1
 8006b92:	d102      	bne.n	8006b9a <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006b94:	7b7b      	ldrb	r3, [r7, #13]
 8006b96:	2b01      	cmp	r3, #1
 8006b98:	d001      	beq.n	8006b9e <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	e0dd      	b.n	8006d5a <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d104      	bne.n	8006bae <HAL_TIM_IC_Start_IT+0xc2>
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2202      	movs	r2, #2
 8006ba8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006bac:	e023      	b.n	8006bf6 <HAL_TIM_IC_Start_IT+0x10a>
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	2b04      	cmp	r3, #4
 8006bb2:	d104      	bne.n	8006bbe <HAL_TIM_IC_Start_IT+0xd2>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2202      	movs	r2, #2
 8006bb8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006bbc:	e01b      	b.n	8006bf6 <HAL_TIM_IC_Start_IT+0x10a>
 8006bbe:	683b      	ldr	r3, [r7, #0]
 8006bc0:	2b08      	cmp	r3, #8
 8006bc2:	d104      	bne.n	8006bce <HAL_TIM_IC_Start_IT+0xe2>
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2202      	movs	r2, #2
 8006bc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006bcc:	e013      	b.n	8006bf6 <HAL_TIM_IC_Start_IT+0x10a>
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	2b0c      	cmp	r3, #12
 8006bd2:	d104      	bne.n	8006bde <HAL_TIM_IC_Start_IT+0xf2>
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2202      	movs	r2, #2
 8006bd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006bdc:	e00b      	b.n	8006bf6 <HAL_TIM_IC_Start_IT+0x10a>
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	2b10      	cmp	r3, #16
 8006be2:	d104      	bne.n	8006bee <HAL_TIM_IC_Start_IT+0x102>
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2202      	movs	r2, #2
 8006be8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006bec:	e003      	b.n	8006bf6 <HAL_TIM_IC_Start_IT+0x10a>
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	2202      	movs	r2, #2
 8006bf2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d104      	bne.n	8006c06 <HAL_TIM_IC_Start_IT+0x11a>
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2202      	movs	r2, #2
 8006c00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006c04:	e013      	b.n	8006c2e <HAL_TIM_IC_Start_IT+0x142>
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	2b04      	cmp	r3, #4
 8006c0a:	d104      	bne.n	8006c16 <HAL_TIM_IC_Start_IT+0x12a>
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2202      	movs	r2, #2
 8006c10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006c14:	e00b      	b.n	8006c2e <HAL_TIM_IC_Start_IT+0x142>
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	2b08      	cmp	r3, #8
 8006c1a:	d104      	bne.n	8006c26 <HAL_TIM_IC_Start_IT+0x13a>
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2202      	movs	r2, #2
 8006c20:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006c24:	e003      	b.n	8006c2e <HAL_TIM_IC_Start_IT+0x142>
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2202      	movs	r2, #2
 8006c2a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	2b0c      	cmp	r3, #12
 8006c32:	d841      	bhi.n	8006cb8 <HAL_TIM_IC_Start_IT+0x1cc>
 8006c34:	a201      	add	r2, pc, #4	@ (adr r2, 8006c3c <HAL_TIM_IC_Start_IT+0x150>)
 8006c36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c3a:	bf00      	nop
 8006c3c:	08006c71 	.word	0x08006c71
 8006c40:	08006cb9 	.word	0x08006cb9
 8006c44:	08006cb9 	.word	0x08006cb9
 8006c48:	08006cb9 	.word	0x08006cb9
 8006c4c:	08006c83 	.word	0x08006c83
 8006c50:	08006cb9 	.word	0x08006cb9
 8006c54:	08006cb9 	.word	0x08006cb9
 8006c58:	08006cb9 	.word	0x08006cb9
 8006c5c:	08006c95 	.word	0x08006c95
 8006c60:	08006cb9 	.word	0x08006cb9
 8006c64:	08006cb9 	.word	0x08006cb9
 8006c68:	08006cb9 	.word	0x08006cb9
 8006c6c:	08006ca7 	.word	0x08006ca7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	68da      	ldr	r2, [r3, #12]
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f042 0202 	orr.w	r2, r2, #2
 8006c7e:	60da      	str	r2, [r3, #12]
      break;
 8006c80:	e01d      	b.n	8006cbe <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	68da      	ldr	r2, [r3, #12]
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f042 0204 	orr.w	r2, r2, #4
 8006c90:	60da      	str	r2, [r3, #12]
      break;
 8006c92:	e014      	b.n	8006cbe <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	68da      	ldr	r2, [r3, #12]
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f042 0208 	orr.w	r2, r2, #8
 8006ca2:	60da      	str	r2, [r3, #12]
      break;
 8006ca4:	e00b      	b.n	8006cbe <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	68da      	ldr	r2, [r3, #12]
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f042 0210 	orr.w	r2, r2, #16
 8006cb4:	60da      	str	r2, [r3, #12]
      break;
 8006cb6:	e002      	b.n	8006cbe <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8006cb8:	2301      	movs	r3, #1
 8006cba:	73fb      	strb	r3, [r7, #15]
      break;
 8006cbc:	bf00      	nop
  }

  if (status == HAL_OK)
 8006cbe:	7bfb      	ldrb	r3, [r7, #15]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d149      	bne.n	8006d58 <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	2201      	movs	r2, #1
 8006cca:	6839      	ldr	r1, [r7, #0]
 8006ccc:	4618      	mov	r0, r3
 8006cce:	f001 fa11 	bl	80080f4 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	4a23      	ldr	r2, [pc, #140]	@ (8006d64 <HAL_TIM_IC_Start_IT+0x278>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d01d      	beq.n	8006d18 <HAL_TIM_IC_Start_IT+0x22c>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ce4:	d018      	beq.n	8006d18 <HAL_TIM_IC_Start_IT+0x22c>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	4a1f      	ldr	r2, [pc, #124]	@ (8006d68 <HAL_TIM_IC_Start_IT+0x27c>)
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d013      	beq.n	8006d18 <HAL_TIM_IC_Start_IT+0x22c>
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	4a1d      	ldr	r2, [pc, #116]	@ (8006d6c <HAL_TIM_IC_Start_IT+0x280>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d00e      	beq.n	8006d18 <HAL_TIM_IC_Start_IT+0x22c>
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	4a1c      	ldr	r2, [pc, #112]	@ (8006d70 <HAL_TIM_IC_Start_IT+0x284>)
 8006d00:	4293      	cmp	r3, r2
 8006d02:	d009      	beq.n	8006d18 <HAL_TIM_IC_Start_IT+0x22c>
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	4a1a      	ldr	r2, [pc, #104]	@ (8006d74 <HAL_TIM_IC_Start_IT+0x288>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d004      	beq.n	8006d18 <HAL_TIM_IC_Start_IT+0x22c>
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	4a19      	ldr	r2, [pc, #100]	@ (8006d78 <HAL_TIM_IC_Start_IT+0x28c>)
 8006d14:	4293      	cmp	r3, r2
 8006d16:	d115      	bne.n	8006d44 <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	689a      	ldr	r2, [r3, #8]
 8006d1e:	4b17      	ldr	r3, [pc, #92]	@ (8006d7c <HAL_TIM_IC_Start_IT+0x290>)
 8006d20:	4013      	ands	r3, r2
 8006d22:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	2b06      	cmp	r3, #6
 8006d28:	d015      	beq.n	8006d56 <HAL_TIM_IC_Start_IT+0x26a>
 8006d2a:	68bb      	ldr	r3, [r7, #8]
 8006d2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d30:	d011      	beq.n	8006d56 <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	681a      	ldr	r2, [r3, #0]
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f042 0201 	orr.w	r2, r2, #1
 8006d40:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d42:	e008      	b.n	8006d56 <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	681a      	ldr	r2, [r3, #0]
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f042 0201 	orr.w	r2, r2, #1
 8006d52:	601a      	str	r2, [r3, #0]
 8006d54:	e000      	b.n	8006d58 <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d56:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8006d58:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	3710      	adds	r7, #16
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	bd80      	pop	{r7, pc}
 8006d62:	bf00      	nop
 8006d64:	40012c00 	.word	0x40012c00
 8006d68:	40000400 	.word	0x40000400
 8006d6c:	40000800 	.word	0x40000800
 8006d70:	40000c00 	.word	0x40000c00
 8006d74:	40013400 	.word	0x40013400
 8006d78:	40014000 	.word	0x40014000
 8006d7c:	00010007 	.word	0x00010007

08006d80 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006d80:	b580      	push	{r7, lr}
 8006d82:	b084      	sub	sp, #16
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	68db      	ldr	r3, [r3, #12]
 8006d8e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	691b      	ldr	r3, [r3, #16]
 8006d96:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006d98:	68bb      	ldr	r3, [r7, #8]
 8006d9a:	f003 0302 	and.w	r3, r3, #2
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d020      	beq.n	8006de4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	f003 0302 	and.w	r3, r3, #2
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d01b      	beq.n	8006de4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f06f 0202 	mvn.w	r2, #2
 8006db4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2201      	movs	r2, #1
 8006dba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	699b      	ldr	r3, [r3, #24]
 8006dc2:	f003 0303 	and.w	r3, r3, #3
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d003      	beq.n	8006dd2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006dca:	6878      	ldr	r0, [r7, #4]
 8006dcc:	f7fa fc18 	bl	8001600 <HAL_TIM_IC_CaptureCallback>
 8006dd0:	e005      	b.n	8006dde <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	f000 fba1 	bl	800751a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006dd8:	6878      	ldr	r0, [r7, #4]
 8006dda:	f000 fba8 	bl	800752e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2200      	movs	r2, #0
 8006de2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006de4:	68bb      	ldr	r3, [r7, #8]
 8006de6:	f003 0304 	and.w	r3, r3, #4
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d020      	beq.n	8006e30 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	f003 0304 	and.w	r3, r3, #4
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d01b      	beq.n	8006e30 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	f06f 0204 	mvn.w	r2, #4
 8006e00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	2202      	movs	r2, #2
 8006e06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	699b      	ldr	r3, [r3, #24]
 8006e0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d003      	beq.n	8006e1e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e16:	6878      	ldr	r0, [r7, #4]
 8006e18:	f7fa fbf2 	bl	8001600 <HAL_TIM_IC_CaptureCallback>
 8006e1c:	e005      	b.n	8006e2a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e1e:	6878      	ldr	r0, [r7, #4]
 8006e20:	f000 fb7b 	bl	800751a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e24:	6878      	ldr	r0, [r7, #4]
 8006e26:	f000 fb82 	bl	800752e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006e30:	68bb      	ldr	r3, [r7, #8]
 8006e32:	f003 0308 	and.w	r3, r3, #8
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d020      	beq.n	8006e7c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	f003 0308 	and.w	r3, r3, #8
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d01b      	beq.n	8006e7c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f06f 0208 	mvn.w	r2, #8
 8006e4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2204      	movs	r2, #4
 8006e52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	69db      	ldr	r3, [r3, #28]
 8006e5a:	f003 0303 	and.w	r3, r3, #3
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d003      	beq.n	8006e6a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e62:	6878      	ldr	r0, [r7, #4]
 8006e64:	f7fa fbcc 	bl	8001600 <HAL_TIM_IC_CaptureCallback>
 8006e68:	e005      	b.n	8006e76 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e6a:	6878      	ldr	r0, [r7, #4]
 8006e6c:	f000 fb55 	bl	800751a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e70:	6878      	ldr	r0, [r7, #4]
 8006e72:	f000 fb5c 	bl	800752e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2200      	movs	r2, #0
 8006e7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	f003 0310 	and.w	r3, r3, #16
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d020      	beq.n	8006ec8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	f003 0310 	and.w	r3, r3, #16
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d01b      	beq.n	8006ec8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f06f 0210 	mvn.w	r2, #16
 8006e98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	2208      	movs	r2, #8
 8006e9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	69db      	ldr	r3, [r3, #28]
 8006ea6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d003      	beq.n	8006eb6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006eae:	6878      	ldr	r0, [r7, #4]
 8006eb0:	f7fa fba6 	bl	8001600 <HAL_TIM_IC_CaptureCallback>
 8006eb4:	e005      	b.n	8006ec2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006eb6:	6878      	ldr	r0, [r7, #4]
 8006eb8:	f000 fb2f 	bl	800751a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ebc:	6878      	ldr	r0, [r7, #4]
 8006ebe:	f000 fb36 	bl	800752e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006ec8:	68bb      	ldr	r3, [r7, #8]
 8006eca:	f003 0301 	and.w	r3, r3, #1
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d00c      	beq.n	8006eec <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	f003 0301 	and.w	r3, r3, #1
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d007      	beq.n	8006eec <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f06f 0201 	mvn.w	r2, #1
 8006ee4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006ee6:	6878      	ldr	r0, [r7, #4]
 8006ee8:	f000 fb0d 	bl	8007506 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006eec:	68bb      	ldr	r3, [r7, #8]
 8006eee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d104      	bne.n	8006f00 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006ef6:	68bb      	ldr	r3, [r7, #8]
 8006ef8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d00c      	beq.n	8006f1a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d007      	beq.n	8006f1a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006f12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006f14:	6878      	ldr	r0, [r7, #4]
 8006f16:	f001 f9a5 	bl	8008264 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006f1a:	68bb      	ldr	r3, [r7, #8]
 8006f1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d00c      	beq.n	8006f3e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d007      	beq.n	8006f3e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006f36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006f38:	6878      	ldr	r0, [r7, #4]
 8006f3a:	f001 f99d 	bl	8008278 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006f3e:	68bb      	ldr	r3, [r7, #8]
 8006f40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d00c      	beq.n	8006f62 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d007      	beq.n	8006f62 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006f5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006f5c:	6878      	ldr	r0, [r7, #4]
 8006f5e:	f000 faf0 	bl	8007542 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	f003 0320 	and.w	r3, r3, #32
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d00c      	beq.n	8006f86 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	f003 0320 	and.w	r3, r3, #32
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d007      	beq.n	8006f86 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	f06f 0220 	mvn.w	r2, #32
 8006f7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006f80:	6878      	ldr	r0, [r7, #4]
 8006f82:	f001 f965 	bl	8008250 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006f86:	bf00      	nop
 8006f88:	3710      	adds	r7, #16
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	bd80      	pop	{r7, pc}

08006f8e <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006f8e:	b580      	push	{r7, lr}
 8006f90:	b086      	sub	sp, #24
 8006f92:	af00      	add	r7, sp, #0
 8006f94:	60f8      	str	r0, [r7, #12]
 8006f96:	60b9      	str	r1, [r7, #8]
 8006f98:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006fa4:	2b01      	cmp	r3, #1
 8006fa6:	d101      	bne.n	8006fac <HAL_TIM_IC_ConfigChannel+0x1e>
 8006fa8:	2302      	movs	r3, #2
 8006faa:	e088      	b.n	80070be <HAL_TIM_IC_ConfigChannel+0x130>
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	2201      	movs	r2, #1
 8006fb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d11b      	bne.n	8006ff2 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006fbe:	68bb      	ldr	r3, [r7, #8]
 8006fc0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006fc2:	68bb      	ldr	r3, [r7, #8]
 8006fc4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006fc6:	68bb      	ldr	r3, [r7, #8]
 8006fc8:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8006fca:	f000 fed5 	bl	8007d78 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	699a      	ldr	r2, [r3, #24]
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f022 020c 	bic.w	r2, r2, #12
 8006fdc:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	6999      	ldr	r1, [r3, #24]
 8006fe4:	68bb      	ldr	r3, [r7, #8]
 8006fe6:	689a      	ldr	r2, [r3, #8]
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	430a      	orrs	r2, r1
 8006fee:	619a      	str	r2, [r3, #24]
 8006ff0:	e060      	b.n	80070b4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	2b04      	cmp	r3, #4
 8006ff6:	d11c      	bne.n	8007032 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007000:	68bb      	ldr	r3, [r7, #8]
 8007002:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007004:	68bb      	ldr	r3, [r7, #8]
 8007006:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8007008:	f000 ff53 	bl	8007eb2 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	699a      	ldr	r2, [r3, #24]
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800701a:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	6999      	ldr	r1, [r3, #24]
 8007022:	68bb      	ldr	r3, [r7, #8]
 8007024:	689b      	ldr	r3, [r3, #8]
 8007026:	021a      	lsls	r2, r3, #8
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	430a      	orrs	r2, r1
 800702e:	619a      	str	r2, [r3, #24]
 8007030:	e040      	b.n	80070b4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2b08      	cmp	r3, #8
 8007036:	d11b      	bne.n	8007070 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800703c:	68bb      	ldr	r3, [r7, #8]
 800703e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8007048:	f000 ffa0 	bl	8007f8c <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	69da      	ldr	r2, [r3, #28]
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f022 020c 	bic.w	r2, r2, #12
 800705a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	69d9      	ldr	r1, [r3, #28]
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	689a      	ldr	r2, [r3, #8]
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	430a      	orrs	r2, r1
 800706c:	61da      	str	r2, [r3, #28]
 800706e:	e021      	b.n	80070b4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2b0c      	cmp	r3, #12
 8007074:	d11c      	bne.n	80070b0 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800707a:	68bb      	ldr	r3, [r7, #8]
 800707c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800707e:	68bb      	ldr	r3, [r7, #8]
 8007080:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007082:	68bb      	ldr	r3, [r7, #8]
 8007084:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8007086:	f000 ffbd 	bl	8008004 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	69da      	ldr	r2, [r3, #28]
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007098:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	69d9      	ldr	r1, [r3, #28]
 80070a0:	68bb      	ldr	r3, [r7, #8]
 80070a2:	689b      	ldr	r3, [r3, #8]
 80070a4:	021a      	lsls	r2, r3, #8
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	430a      	orrs	r2, r1
 80070ac:	61da      	str	r2, [r3, #28]
 80070ae:	e001      	b.n	80070b4 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80070b0:	2301      	movs	r3, #1
 80070b2:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	2200      	movs	r2, #0
 80070b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80070bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80070be:	4618      	mov	r0, r3
 80070c0:	3718      	adds	r7, #24
 80070c2:	46bd      	mov	sp, r7
 80070c4:	bd80      	pop	{r7, pc}
	...

080070c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80070c8:	b580      	push	{r7, lr}
 80070ca:	b086      	sub	sp, #24
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	60f8      	str	r0, [r7, #12]
 80070d0:	60b9      	str	r1, [r7, #8]
 80070d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80070d4:	2300      	movs	r3, #0
 80070d6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80070de:	2b01      	cmp	r3, #1
 80070e0:	d101      	bne.n	80070e6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80070e2:	2302      	movs	r3, #2
 80070e4:	e0ff      	b.n	80072e6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	2201      	movs	r2, #1
 80070ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	2b14      	cmp	r3, #20
 80070f2:	f200 80f0 	bhi.w	80072d6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80070f6:	a201      	add	r2, pc, #4	@ (adr r2, 80070fc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80070f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070fc:	08007151 	.word	0x08007151
 8007100:	080072d7 	.word	0x080072d7
 8007104:	080072d7 	.word	0x080072d7
 8007108:	080072d7 	.word	0x080072d7
 800710c:	08007191 	.word	0x08007191
 8007110:	080072d7 	.word	0x080072d7
 8007114:	080072d7 	.word	0x080072d7
 8007118:	080072d7 	.word	0x080072d7
 800711c:	080071d3 	.word	0x080071d3
 8007120:	080072d7 	.word	0x080072d7
 8007124:	080072d7 	.word	0x080072d7
 8007128:	080072d7 	.word	0x080072d7
 800712c:	08007213 	.word	0x08007213
 8007130:	080072d7 	.word	0x080072d7
 8007134:	080072d7 	.word	0x080072d7
 8007138:	080072d7 	.word	0x080072d7
 800713c:	08007255 	.word	0x08007255
 8007140:	080072d7 	.word	0x080072d7
 8007144:	080072d7 	.word	0x080072d7
 8007148:	080072d7 	.word	0x080072d7
 800714c:	08007295 	.word	0x08007295
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	68b9      	ldr	r1, [r7, #8]
 8007156:	4618      	mov	r0, r3
 8007158:	f000 faa4 	bl	80076a4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	699a      	ldr	r2, [r3, #24]
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f042 0208 	orr.w	r2, r2, #8
 800716a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	699a      	ldr	r2, [r3, #24]
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	f022 0204 	bic.w	r2, r2, #4
 800717a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	6999      	ldr	r1, [r3, #24]
 8007182:	68bb      	ldr	r3, [r7, #8]
 8007184:	691a      	ldr	r2, [r3, #16]
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	430a      	orrs	r2, r1
 800718c:	619a      	str	r2, [r3, #24]
      break;
 800718e:	e0a5      	b.n	80072dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	68b9      	ldr	r1, [r7, #8]
 8007196:	4618      	mov	r0, r3
 8007198:	f000 fb14 	bl	80077c4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	699a      	ldr	r2, [r3, #24]
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80071aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	699a      	ldr	r2, [r3, #24]
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80071ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	6999      	ldr	r1, [r3, #24]
 80071c2:	68bb      	ldr	r3, [r7, #8]
 80071c4:	691b      	ldr	r3, [r3, #16]
 80071c6:	021a      	lsls	r2, r3, #8
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	430a      	orrs	r2, r1
 80071ce:	619a      	str	r2, [r3, #24]
      break;
 80071d0:	e084      	b.n	80072dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	68b9      	ldr	r1, [r7, #8]
 80071d8:	4618      	mov	r0, r3
 80071da:	f000 fb7d 	bl	80078d8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	69da      	ldr	r2, [r3, #28]
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f042 0208 	orr.w	r2, r2, #8
 80071ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	69da      	ldr	r2, [r3, #28]
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f022 0204 	bic.w	r2, r2, #4
 80071fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	69d9      	ldr	r1, [r3, #28]
 8007204:	68bb      	ldr	r3, [r7, #8]
 8007206:	691a      	ldr	r2, [r3, #16]
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	430a      	orrs	r2, r1
 800720e:	61da      	str	r2, [r3, #28]
      break;
 8007210:	e064      	b.n	80072dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	68b9      	ldr	r1, [r7, #8]
 8007218:	4618      	mov	r0, r3
 800721a:	f000 fbe5 	bl	80079e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	69da      	ldr	r2, [r3, #28]
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800722c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	69da      	ldr	r2, [r3, #28]
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800723c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	69d9      	ldr	r1, [r3, #28]
 8007244:	68bb      	ldr	r3, [r7, #8]
 8007246:	691b      	ldr	r3, [r3, #16]
 8007248:	021a      	lsls	r2, r3, #8
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	430a      	orrs	r2, r1
 8007250:	61da      	str	r2, [r3, #28]
      break;
 8007252:	e043      	b.n	80072dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	68b9      	ldr	r1, [r7, #8]
 800725a:	4618      	mov	r0, r3
 800725c:	f000 fc2e 	bl	8007abc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f042 0208 	orr.w	r2, r2, #8
 800726e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f022 0204 	bic.w	r2, r2, #4
 800727e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007286:	68bb      	ldr	r3, [r7, #8]
 8007288:	691a      	ldr	r2, [r3, #16]
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	430a      	orrs	r2, r1
 8007290:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007292:	e023      	b.n	80072dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	68b9      	ldr	r1, [r7, #8]
 800729a:	4618      	mov	r0, r3
 800729c:	f000 fc72 	bl	8007b84 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80072ae:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80072be:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80072c6:	68bb      	ldr	r3, [r7, #8]
 80072c8:	691b      	ldr	r3, [r3, #16]
 80072ca:	021a      	lsls	r2, r3, #8
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	430a      	orrs	r2, r1
 80072d2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80072d4:	e002      	b.n	80072dc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80072d6:	2301      	movs	r3, #1
 80072d8:	75fb      	strb	r3, [r7, #23]
      break;
 80072da:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	2200      	movs	r2, #0
 80072e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80072e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80072e6:	4618      	mov	r0, r3
 80072e8:	3718      	adds	r7, #24
 80072ea:	46bd      	mov	sp, r7
 80072ec:	bd80      	pop	{r7, pc}
 80072ee:	bf00      	nop

080072f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b084      	sub	sp, #16
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
 80072f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80072fa:	2300      	movs	r3, #0
 80072fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007304:	2b01      	cmp	r3, #1
 8007306:	d101      	bne.n	800730c <HAL_TIM_ConfigClockSource+0x1c>
 8007308:	2302      	movs	r3, #2
 800730a:	e0b6      	b.n	800747a <HAL_TIM_ConfigClockSource+0x18a>
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2201      	movs	r2, #1
 8007310:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2202      	movs	r2, #2
 8007318:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	689b      	ldr	r3, [r3, #8]
 8007322:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007324:	68bb      	ldr	r3, [r7, #8]
 8007326:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800732a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800732e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007330:	68bb      	ldr	r3, [r7, #8]
 8007332:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007336:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	68ba      	ldr	r2, [r7, #8]
 800733e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007348:	d03e      	beq.n	80073c8 <HAL_TIM_ConfigClockSource+0xd8>
 800734a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800734e:	f200 8087 	bhi.w	8007460 <HAL_TIM_ConfigClockSource+0x170>
 8007352:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007356:	f000 8086 	beq.w	8007466 <HAL_TIM_ConfigClockSource+0x176>
 800735a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800735e:	d87f      	bhi.n	8007460 <HAL_TIM_ConfigClockSource+0x170>
 8007360:	2b70      	cmp	r3, #112	@ 0x70
 8007362:	d01a      	beq.n	800739a <HAL_TIM_ConfigClockSource+0xaa>
 8007364:	2b70      	cmp	r3, #112	@ 0x70
 8007366:	d87b      	bhi.n	8007460 <HAL_TIM_ConfigClockSource+0x170>
 8007368:	2b60      	cmp	r3, #96	@ 0x60
 800736a:	d050      	beq.n	800740e <HAL_TIM_ConfigClockSource+0x11e>
 800736c:	2b60      	cmp	r3, #96	@ 0x60
 800736e:	d877      	bhi.n	8007460 <HAL_TIM_ConfigClockSource+0x170>
 8007370:	2b50      	cmp	r3, #80	@ 0x50
 8007372:	d03c      	beq.n	80073ee <HAL_TIM_ConfigClockSource+0xfe>
 8007374:	2b50      	cmp	r3, #80	@ 0x50
 8007376:	d873      	bhi.n	8007460 <HAL_TIM_ConfigClockSource+0x170>
 8007378:	2b40      	cmp	r3, #64	@ 0x40
 800737a:	d058      	beq.n	800742e <HAL_TIM_ConfigClockSource+0x13e>
 800737c:	2b40      	cmp	r3, #64	@ 0x40
 800737e:	d86f      	bhi.n	8007460 <HAL_TIM_ConfigClockSource+0x170>
 8007380:	2b30      	cmp	r3, #48	@ 0x30
 8007382:	d064      	beq.n	800744e <HAL_TIM_ConfigClockSource+0x15e>
 8007384:	2b30      	cmp	r3, #48	@ 0x30
 8007386:	d86b      	bhi.n	8007460 <HAL_TIM_ConfigClockSource+0x170>
 8007388:	2b20      	cmp	r3, #32
 800738a:	d060      	beq.n	800744e <HAL_TIM_ConfigClockSource+0x15e>
 800738c:	2b20      	cmp	r3, #32
 800738e:	d867      	bhi.n	8007460 <HAL_TIM_ConfigClockSource+0x170>
 8007390:	2b00      	cmp	r3, #0
 8007392:	d05c      	beq.n	800744e <HAL_TIM_ConfigClockSource+0x15e>
 8007394:	2b10      	cmp	r3, #16
 8007396:	d05a      	beq.n	800744e <HAL_TIM_ConfigClockSource+0x15e>
 8007398:	e062      	b.n	8007460 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800739e:	683b      	ldr	r3, [r7, #0]
 80073a0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80073a2:	683b      	ldr	r3, [r7, #0]
 80073a4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80073aa:	f000 fe83 	bl	80080b4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	689b      	ldr	r3, [r3, #8]
 80073b4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80073bc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	68ba      	ldr	r2, [r7, #8]
 80073c4:	609a      	str	r2, [r3, #8]
      break;
 80073c6:	e04f      	b.n	8007468 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80073d0:	683b      	ldr	r3, [r7, #0]
 80073d2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80073d8:	f000 fe6c 	bl	80080b4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	689a      	ldr	r2, [r3, #8]
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80073ea:	609a      	str	r2, [r3, #8]
      break;
 80073ec:	e03c      	b.n	8007468 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80073fa:	461a      	mov	r2, r3
 80073fc:	f000 fd2a 	bl	8007e54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	2150      	movs	r1, #80	@ 0x50
 8007406:	4618      	mov	r0, r3
 8007408:	f000 fe39 	bl	800807e <TIM_ITRx_SetConfig>
      break;
 800740c:	e02c      	b.n	8007468 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007412:	683b      	ldr	r3, [r7, #0]
 8007414:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800741a:	461a      	mov	r2, r3
 800741c:	f000 fd86 	bl	8007f2c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	2160      	movs	r1, #96	@ 0x60
 8007426:	4618      	mov	r0, r3
 8007428:	f000 fe29 	bl	800807e <TIM_ITRx_SetConfig>
      break;
 800742c:	e01c      	b.n	8007468 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800743a:	461a      	mov	r2, r3
 800743c:	f000 fd0a 	bl	8007e54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	2140      	movs	r1, #64	@ 0x40
 8007446:	4618      	mov	r0, r3
 8007448:	f000 fe19 	bl	800807e <TIM_ITRx_SetConfig>
      break;
 800744c:	e00c      	b.n	8007468 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681a      	ldr	r2, [r3, #0]
 8007452:	683b      	ldr	r3, [r7, #0]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	4619      	mov	r1, r3
 8007458:	4610      	mov	r0, r2
 800745a:	f000 fe10 	bl	800807e <TIM_ITRx_SetConfig>
      break;
 800745e:	e003      	b.n	8007468 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8007460:	2301      	movs	r3, #1
 8007462:	73fb      	strb	r3, [r7, #15]
      break;
 8007464:	e000      	b.n	8007468 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8007466:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2201      	movs	r2, #1
 800746c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2200      	movs	r2, #0
 8007474:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007478:	7bfb      	ldrb	r3, [r7, #15]
}
 800747a:	4618      	mov	r0, r3
 800747c:	3710      	adds	r7, #16
 800747e:	46bd      	mov	sp, r7
 8007480:	bd80      	pop	{r7, pc}

08007482 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007482:	b580      	push	{r7, lr}
 8007484:	b082      	sub	sp, #8
 8007486:	af00      	add	r7, sp, #0
 8007488:	6078      	str	r0, [r7, #4]
 800748a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007492:	2b01      	cmp	r3, #1
 8007494:	d101      	bne.n	800749a <HAL_TIM_SlaveConfigSynchro+0x18>
 8007496:	2302      	movs	r3, #2
 8007498:	e031      	b.n	80074fe <HAL_TIM_SlaveConfigSynchro+0x7c>
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2201      	movs	r2, #1
 800749e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	2202      	movs	r2, #2
 80074a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80074aa:	6839      	ldr	r1, [r7, #0]
 80074ac:	6878      	ldr	r0, [r7, #4]
 80074ae:	f000 fbcf 	bl	8007c50 <TIM_SlaveTimer_SetConfig>
 80074b2:	4603      	mov	r3, r0
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d009      	beq.n	80074cc <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2201      	movs	r2, #1
 80074bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2200      	movs	r2, #0
 80074c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 80074c8:	2301      	movs	r3, #1
 80074ca:	e018      	b.n	80074fe <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	68da      	ldr	r2, [r3, #12]
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80074da:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	68da      	ldr	r2, [r3, #12]
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80074ea:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2201      	movs	r2, #1
 80074f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2200      	movs	r2, #0
 80074f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80074fc:	2300      	movs	r3, #0
}
 80074fe:	4618      	mov	r0, r3
 8007500:	3708      	adds	r7, #8
 8007502:	46bd      	mov	sp, r7
 8007504:	bd80      	pop	{r7, pc}

08007506 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007506:	b480      	push	{r7}
 8007508:	b083      	sub	sp, #12
 800750a:	af00      	add	r7, sp, #0
 800750c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800750e:	bf00      	nop
 8007510:	370c      	adds	r7, #12
 8007512:	46bd      	mov	sp, r7
 8007514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007518:	4770      	bx	lr

0800751a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800751a:	b480      	push	{r7}
 800751c:	b083      	sub	sp, #12
 800751e:	af00      	add	r7, sp, #0
 8007520:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007522:	bf00      	nop
 8007524:	370c      	adds	r7, #12
 8007526:	46bd      	mov	sp, r7
 8007528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752c:	4770      	bx	lr

0800752e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800752e:	b480      	push	{r7}
 8007530:	b083      	sub	sp, #12
 8007532:	af00      	add	r7, sp, #0
 8007534:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007536:	bf00      	nop
 8007538:	370c      	adds	r7, #12
 800753a:	46bd      	mov	sp, r7
 800753c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007540:	4770      	bx	lr

08007542 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007542:	b480      	push	{r7}
 8007544:	b083      	sub	sp, #12
 8007546:	af00      	add	r7, sp, #0
 8007548:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800754a:	bf00      	nop
 800754c:	370c      	adds	r7, #12
 800754e:	46bd      	mov	sp, r7
 8007550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007554:	4770      	bx	lr
	...

08007558 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007558:	b480      	push	{r7}
 800755a:	b085      	sub	sp, #20
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
 8007560:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	4a46      	ldr	r2, [pc, #280]	@ (8007684 <TIM_Base_SetConfig+0x12c>)
 800756c:	4293      	cmp	r3, r2
 800756e:	d013      	beq.n	8007598 <TIM_Base_SetConfig+0x40>
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007576:	d00f      	beq.n	8007598 <TIM_Base_SetConfig+0x40>
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	4a43      	ldr	r2, [pc, #268]	@ (8007688 <TIM_Base_SetConfig+0x130>)
 800757c:	4293      	cmp	r3, r2
 800757e:	d00b      	beq.n	8007598 <TIM_Base_SetConfig+0x40>
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	4a42      	ldr	r2, [pc, #264]	@ (800768c <TIM_Base_SetConfig+0x134>)
 8007584:	4293      	cmp	r3, r2
 8007586:	d007      	beq.n	8007598 <TIM_Base_SetConfig+0x40>
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	4a41      	ldr	r2, [pc, #260]	@ (8007690 <TIM_Base_SetConfig+0x138>)
 800758c:	4293      	cmp	r3, r2
 800758e:	d003      	beq.n	8007598 <TIM_Base_SetConfig+0x40>
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	4a40      	ldr	r2, [pc, #256]	@ (8007694 <TIM_Base_SetConfig+0x13c>)
 8007594:	4293      	cmp	r3, r2
 8007596:	d108      	bne.n	80075aa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800759e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	685b      	ldr	r3, [r3, #4]
 80075a4:	68fa      	ldr	r2, [r7, #12]
 80075a6:	4313      	orrs	r3, r2
 80075a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	4a35      	ldr	r2, [pc, #212]	@ (8007684 <TIM_Base_SetConfig+0x12c>)
 80075ae:	4293      	cmp	r3, r2
 80075b0:	d01f      	beq.n	80075f2 <TIM_Base_SetConfig+0x9a>
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075b8:	d01b      	beq.n	80075f2 <TIM_Base_SetConfig+0x9a>
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	4a32      	ldr	r2, [pc, #200]	@ (8007688 <TIM_Base_SetConfig+0x130>)
 80075be:	4293      	cmp	r3, r2
 80075c0:	d017      	beq.n	80075f2 <TIM_Base_SetConfig+0x9a>
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	4a31      	ldr	r2, [pc, #196]	@ (800768c <TIM_Base_SetConfig+0x134>)
 80075c6:	4293      	cmp	r3, r2
 80075c8:	d013      	beq.n	80075f2 <TIM_Base_SetConfig+0x9a>
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	4a30      	ldr	r2, [pc, #192]	@ (8007690 <TIM_Base_SetConfig+0x138>)
 80075ce:	4293      	cmp	r3, r2
 80075d0:	d00f      	beq.n	80075f2 <TIM_Base_SetConfig+0x9a>
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	4a2f      	ldr	r2, [pc, #188]	@ (8007694 <TIM_Base_SetConfig+0x13c>)
 80075d6:	4293      	cmp	r3, r2
 80075d8:	d00b      	beq.n	80075f2 <TIM_Base_SetConfig+0x9a>
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	4a2e      	ldr	r2, [pc, #184]	@ (8007698 <TIM_Base_SetConfig+0x140>)
 80075de:	4293      	cmp	r3, r2
 80075e0:	d007      	beq.n	80075f2 <TIM_Base_SetConfig+0x9a>
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	4a2d      	ldr	r2, [pc, #180]	@ (800769c <TIM_Base_SetConfig+0x144>)
 80075e6:	4293      	cmp	r3, r2
 80075e8:	d003      	beq.n	80075f2 <TIM_Base_SetConfig+0x9a>
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	4a2c      	ldr	r2, [pc, #176]	@ (80076a0 <TIM_Base_SetConfig+0x148>)
 80075ee:	4293      	cmp	r3, r2
 80075f0:	d108      	bne.n	8007604 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80075f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	68db      	ldr	r3, [r3, #12]
 80075fe:	68fa      	ldr	r2, [r7, #12]
 8007600:	4313      	orrs	r3, r2
 8007602:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	695b      	ldr	r3, [r3, #20]
 800760e:	4313      	orrs	r3, r2
 8007610:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	68fa      	ldr	r2, [r7, #12]
 8007616:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007618:	683b      	ldr	r3, [r7, #0]
 800761a:	689a      	ldr	r2, [r3, #8]
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	681a      	ldr	r2, [r3, #0]
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	4a16      	ldr	r2, [pc, #88]	@ (8007684 <TIM_Base_SetConfig+0x12c>)
 800762c:	4293      	cmp	r3, r2
 800762e:	d00f      	beq.n	8007650 <TIM_Base_SetConfig+0xf8>
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	4a18      	ldr	r2, [pc, #96]	@ (8007694 <TIM_Base_SetConfig+0x13c>)
 8007634:	4293      	cmp	r3, r2
 8007636:	d00b      	beq.n	8007650 <TIM_Base_SetConfig+0xf8>
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	4a17      	ldr	r2, [pc, #92]	@ (8007698 <TIM_Base_SetConfig+0x140>)
 800763c:	4293      	cmp	r3, r2
 800763e:	d007      	beq.n	8007650 <TIM_Base_SetConfig+0xf8>
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	4a16      	ldr	r2, [pc, #88]	@ (800769c <TIM_Base_SetConfig+0x144>)
 8007644:	4293      	cmp	r3, r2
 8007646:	d003      	beq.n	8007650 <TIM_Base_SetConfig+0xf8>
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	4a15      	ldr	r2, [pc, #84]	@ (80076a0 <TIM_Base_SetConfig+0x148>)
 800764c:	4293      	cmp	r3, r2
 800764e:	d103      	bne.n	8007658 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	691a      	ldr	r2, [r3, #16]
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	2201      	movs	r2, #1
 800765c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	691b      	ldr	r3, [r3, #16]
 8007662:	f003 0301 	and.w	r3, r3, #1
 8007666:	2b01      	cmp	r3, #1
 8007668:	d105      	bne.n	8007676 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	691b      	ldr	r3, [r3, #16]
 800766e:	f023 0201 	bic.w	r2, r3, #1
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	611a      	str	r2, [r3, #16]
  }
}
 8007676:	bf00      	nop
 8007678:	3714      	adds	r7, #20
 800767a:	46bd      	mov	sp, r7
 800767c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007680:	4770      	bx	lr
 8007682:	bf00      	nop
 8007684:	40012c00 	.word	0x40012c00
 8007688:	40000400 	.word	0x40000400
 800768c:	40000800 	.word	0x40000800
 8007690:	40000c00 	.word	0x40000c00
 8007694:	40013400 	.word	0x40013400
 8007698:	40014000 	.word	0x40014000
 800769c:	40014400 	.word	0x40014400
 80076a0:	40014800 	.word	0x40014800

080076a4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80076a4:	b480      	push	{r7}
 80076a6:	b087      	sub	sp, #28
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
 80076ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	6a1b      	ldr	r3, [r3, #32]
 80076b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	6a1b      	ldr	r3, [r3, #32]
 80076b8:	f023 0201 	bic.w	r2, r3, #1
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	685b      	ldr	r3, [r3, #4]
 80076c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	699b      	ldr	r3, [r3, #24]
 80076ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80076d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	f023 0303 	bic.w	r3, r3, #3
 80076de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80076e0:	683b      	ldr	r3, [r7, #0]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	68fa      	ldr	r2, [r7, #12]
 80076e6:	4313      	orrs	r3, r2
 80076e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80076ea:	697b      	ldr	r3, [r7, #20]
 80076ec:	f023 0302 	bic.w	r3, r3, #2
 80076f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80076f2:	683b      	ldr	r3, [r7, #0]
 80076f4:	689b      	ldr	r3, [r3, #8]
 80076f6:	697a      	ldr	r2, [r7, #20]
 80076f8:	4313      	orrs	r3, r2
 80076fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	4a2c      	ldr	r2, [pc, #176]	@ (80077b0 <TIM_OC1_SetConfig+0x10c>)
 8007700:	4293      	cmp	r3, r2
 8007702:	d00f      	beq.n	8007724 <TIM_OC1_SetConfig+0x80>
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	4a2b      	ldr	r2, [pc, #172]	@ (80077b4 <TIM_OC1_SetConfig+0x110>)
 8007708:	4293      	cmp	r3, r2
 800770a:	d00b      	beq.n	8007724 <TIM_OC1_SetConfig+0x80>
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	4a2a      	ldr	r2, [pc, #168]	@ (80077b8 <TIM_OC1_SetConfig+0x114>)
 8007710:	4293      	cmp	r3, r2
 8007712:	d007      	beq.n	8007724 <TIM_OC1_SetConfig+0x80>
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	4a29      	ldr	r2, [pc, #164]	@ (80077bc <TIM_OC1_SetConfig+0x118>)
 8007718:	4293      	cmp	r3, r2
 800771a:	d003      	beq.n	8007724 <TIM_OC1_SetConfig+0x80>
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	4a28      	ldr	r2, [pc, #160]	@ (80077c0 <TIM_OC1_SetConfig+0x11c>)
 8007720:	4293      	cmp	r3, r2
 8007722:	d10c      	bne.n	800773e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007724:	697b      	ldr	r3, [r7, #20]
 8007726:	f023 0308 	bic.w	r3, r3, #8
 800772a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	68db      	ldr	r3, [r3, #12]
 8007730:	697a      	ldr	r2, [r7, #20]
 8007732:	4313      	orrs	r3, r2
 8007734:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007736:	697b      	ldr	r3, [r7, #20]
 8007738:	f023 0304 	bic.w	r3, r3, #4
 800773c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	4a1b      	ldr	r2, [pc, #108]	@ (80077b0 <TIM_OC1_SetConfig+0x10c>)
 8007742:	4293      	cmp	r3, r2
 8007744:	d00f      	beq.n	8007766 <TIM_OC1_SetConfig+0xc2>
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	4a1a      	ldr	r2, [pc, #104]	@ (80077b4 <TIM_OC1_SetConfig+0x110>)
 800774a:	4293      	cmp	r3, r2
 800774c:	d00b      	beq.n	8007766 <TIM_OC1_SetConfig+0xc2>
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	4a19      	ldr	r2, [pc, #100]	@ (80077b8 <TIM_OC1_SetConfig+0x114>)
 8007752:	4293      	cmp	r3, r2
 8007754:	d007      	beq.n	8007766 <TIM_OC1_SetConfig+0xc2>
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	4a18      	ldr	r2, [pc, #96]	@ (80077bc <TIM_OC1_SetConfig+0x118>)
 800775a:	4293      	cmp	r3, r2
 800775c:	d003      	beq.n	8007766 <TIM_OC1_SetConfig+0xc2>
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	4a17      	ldr	r2, [pc, #92]	@ (80077c0 <TIM_OC1_SetConfig+0x11c>)
 8007762:	4293      	cmp	r3, r2
 8007764:	d111      	bne.n	800778a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007766:	693b      	ldr	r3, [r7, #16]
 8007768:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800776c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800776e:	693b      	ldr	r3, [r7, #16]
 8007770:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007774:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	695b      	ldr	r3, [r3, #20]
 800777a:	693a      	ldr	r2, [r7, #16]
 800777c:	4313      	orrs	r3, r2
 800777e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007780:	683b      	ldr	r3, [r7, #0]
 8007782:	699b      	ldr	r3, [r3, #24]
 8007784:	693a      	ldr	r2, [r7, #16]
 8007786:	4313      	orrs	r3, r2
 8007788:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	693a      	ldr	r2, [r7, #16]
 800778e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	68fa      	ldr	r2, [r7, #12]
 8007794:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	685a      	ldr	r2, [r3, #4]
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	697a      	ldr	r2, [r7, #20]
 80077a2:	621a      	str	r2, [r3, #32]
}
 80077a4:	bf00      	nop
 80077a6:	371c      	adds	r7, #28
 80077a8:	46bd      	mov	sp, r7
 80077aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ae:	4770      	bx	lr
 80077b0:	40012c00 	.word	0x40012c00
 80077b4:	40013400 	.word	0x40013400
 80077b8:	40014000 	.word	0x40014000
 80077bc:	40014400 	.word	0x40014400
 80077c0:	40014800 	.word	0x40014800

080077c4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b087      	sub	sp, #28
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
 80077cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	6a1b      	ldr	r3, [r3, #32]
 80077d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	6a1b      	ldr	r3, [r3, #32]
 80077d8:	f023 0210 	bic.w	r2, r3, #16
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	685b      	ldr	r3, [r3, #4]
 80077e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	699b      	ldr	r3, [r3, #24]
 80077ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80077f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80077f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80077fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	021b      	lsls	r3, r3, #8
 8007806:	68fa      	ldr	r2, [r7, #12]
 8007808:	4313      	orrs	r3, r2
 800780a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800780c:	697b      	ldr	r3, [r7, #20]
 800780e:	f023 0320 	bic.w	r3, r3, #32
 8007812:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	689b      	ldr	r3, [r3, #8]
 8007818:	011b      	lsls	r3, r3, #4
 800781a:	697a      	ldr	r2, [r7, #20]
 800781c:	4313      	orrs	r3, r2
 800781e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	4a28      	ldr	r2, [pc, #160]	@ (80078c4 <TIM_OC2_SetConfig+0x100>)
 8007824:	4293      	cmp	r3, r2
 8007826:	d003      	beq.n	8007830 <TIM_OC2_SetConfig+0x6c>
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	4a27      	ldr	r2, [pc, #156]	@ (80078c8 <TIM_OC2_SetConfig+0x104>)
 800782c:	4293      	cmp	r3, r2
 800782e:	d10d      	bne.n	800784c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007830:	697b      	ldr	r3, [r7, #20]
 8007832:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007836:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	68db      	ldr	r3, [r3, #12]
 800783c:	011b      	lsls	r3, r3, #4
 800783e:	697a      	ldr	r2, [r7, #20]
 8007840:	4313      	orrs	r3, r2
 8007842:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007844:	697b      	ldr	r3, [r7, #20]
 8007846:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800784a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	4a1d      	ldr	r2, [pc, #116]	@ (80078c4 <TIM_OC2_SetConfig+0x100>)
 8007850:	4293      	cmp	r3, r2
 8007852:	d00f      	beq.n	8007874 <TIM_OC2_SetConfig+0xb0>
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	4a1c      	ldr	r2, [pc, #112]	@ (80078c8 <TIM_OC2_SetConfig+0x104>)
 8007858:	4293      	cmp	r3, r2
 800785a:	d00b      	beq.n	8007874 <TIM_OC2_SetConfig+0xb0>
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	4a1b      	ldr	r2, [pc, #108]	@ (80078cc <TIM_OC2_SetConfig+0x108>)
 8007860:	4293      	cmp	r3, r2
 8007862:	d007      	beq.n	8007874 <TIM_OC2_SetConfig+0xb0>
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	4a1a      	ldr	r2, [pc, #104]	@ (80078d0 <TIM_OC2_SetConfig+0x10c>)
 8007868:	4293      	cmp	r3, r2
 800786a:	d003      	beq.n	8007874 <TIM_OC2_SetConfig+0xb0>
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	4a19      	ldr	r2, [pc, #100]	@ (80078d4 <TIM_OC2_SetConfig+0x110>)
 8007870:	4293      	cmp	r3, r2
 8007872:	d113      	bne.n	800789c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007874:	693b      	ldr	r3, [r7, #16]
 8007876:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800787a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800787c:	693b      	ldr	r3, [r7, #16]
 800787e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007882:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007884:	683b      	ldr	r3, [r7, #0]
 8007886:	695b      	ldr	r3, [r3, #20]
 8007888:	009b      	lsls	r3, r3, #2
 800788a:	693a      	ldr	r2, [r7, #16]
 800788c:	4313      	orrs	r3, r2
 800788e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	699b      	ldr	r3, [r3, #24]
 8007894:	009b      	lsls	r3, r3, #2
 8007896:	693a      	ldr	r2, [r7, #16]
 8007898:	4313      	orrs	r3, r2
 800789a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	693a      	ldr	r2, [r7, #16]
 80078a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	68fa      	ldr	r2, [r7, #12]
 80078a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	685a      	ldr	r2, [r3, #4]
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	697a      	ldr	r2, [r7, #20]
 80078b4:	621a      	str	r2, [r3, #32]
}
 80078b6:	bf00      	nop
 80078b8:	371c      	adds	r7, #28
 80078ba:	46bd      	mov	sp, r7
 80078bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c0:	4770      	bx	lr
 80078c2:	bf00      	nop
 80078c4:	40012c00 	.word	0x40012c00
 80078c8:	40013400 	.word	0x40013400
 80078cc:	40014000 	.word	0x40014000
 80078d0:	40014400 	.word	0x40014400
 80078d4:	40014800 	.word	0x40014800

080078d8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80078d8:	b480      	push	{r7}
 80078da:	b087      	sub	sp, #28
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
 80078e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	6a1b      	ldr	r3, [r3, #32]
 80078e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	6a1b      	ldr	r3, [r3, #32]
 80078ec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	685b      	ldr	r3, [r3, #4]
 80078f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	69db      	ldr	r3, [r3, #28]
 80078fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007906:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800790a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	f023 0303 	bic.w	r3, r3, #3
 8007912:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007914:	683b      	ldr	r3, [r7, #0]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	68fa      	ldr	r2, [r7, #12]
 800791a:	4313      	orrs	r3, r2
 800791c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800791e:	697b      	ldr	r3, [r7, #20]
 8007920:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007924:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	689b      	ldr	r3, [r3, #8]
 800792a:	021b      	lsls	r3, r3, #8
 800792c:	697a      	ldr	r2, [r7, #20]
 800792e:	4313      	orrs	r3, r2
 8007930:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	4a27      	ldr	r2, [pc, #156]	@ (80079d4 <TIM_OC3_SetConfig+0xfc>)
 8007936:	4293      	cmp	r3, r2
 8007938:	d003      	beq.n	8007942 <TIM_OC3_SetConfig+0x6a>
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	4a26      	ldr	r2, [pc, #152]	@ (80079d8 <TIM_OC3_SetConfig+0x100>)
 800793e:	4293      	cmp	r3, r2
 8007940:	d10d      	bne.n	800795e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007942:	697b      	ldr	r3, [r7, #20]
 8007944:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007948:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	68db      	ldr	r3, [r3, #12]
 800794e:	021b      	lsls	r3, r3, #8
 8007950:	697a      	ldr	r2, [r7, #20]
 8007952:	4313      	orrs	r3, r2
 8007954:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007956:	697b      	ldr	r3, [r7, #20]
 8007958:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800795c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	4a1c      	ldr	r2, [pc, #112]	@ (80079d4 <TIM_OC3_SetConfig+0xfc>)
 8007962:	4293      	cmp	r3, r2
 8007964:	d00f      	beq.n	8007986 <TIM_OC3_SetConfig+0xae>
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	4a1b      	ldr	r2, [pc, #108]	@ (80079d8 <TIM_OC3_SetConfig+0x100>)
 800796a:	4293      	cmp	r3, r2
 800796c:	d00b      	beq.n	8007986 <TIM_OC3_SetConfig+0xae>
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	4a1a      	ldr	r2, [pc, #104]	@ (80079dc <TIM_OC3_SetConfig+0x104>)
 8007972:	4293      	cmp	r3, r2
 8007974:	d007      	beq.n	8007986 <TIM_OC3_SetConfig+0xae>
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	4a19      	ldr	r2, [pc, #100]	@ (80079e0 <TIM_OC3_SetConfig+0x108>)
 800797a:	4293      	cmp	r3, r2
 800797c:	d003      	beq.n	8007986 <TIM_OC3_SetConfig+0xae>
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	4a18      	ldr	r2, [pc, #96]	@ (80079e4 <TIM_OC3_SetConfig+0x10c>)
 8007982:	4293      	cmp	r3, r2
 8007984:	d113      	bne.n	80079ae <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007986:	693b      	ldr	r3, [r7, #16]
 8007988:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800798c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800798e:	693b      	ldr	r3, [r7, #16]
 8007990:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007994:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	695b      	ldr	r3, [r3, #20]
 800799a:	011b      	lsls	r3, r3, #4
 800799c:	693a      	ldr	r2, [r7, #16]
 800799e:	4313      	orrs	r3, r2
 80079a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	699b      	ldr	r3, [r3, #24]
 80079a6:	011b      	lsls	r3, r3, #4
 80079a8:	693a      	ldr	r2, [r7, #16]
 80079aa:	4313      	orrs	r3, r2
 80079ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	693a      	ldr	r2, [r7, #16]
 80079b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	68fa      	ldr	r2, [r7, #12]
 80079b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	685a      	ldr	r2, [r3, #4]
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	697a      	ldr	r2, [r7, #20]
 80079c6:	621a      	str	r2, [r3, #32]
}
 80079c8:	bf00      	nop
 80079ca:	371c      	adds	r7, #28
 80079cc:	46bd      	mov	sp, r7
 80079ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d2:	4770      	bx	lr
 80079d4:	40012c00 	.word	0x40012c00
 80079d8:	40013400 	.word	0x40013400
 80079dc:	40014000 	.word	0x40014000
 80079e0:	40014400 	.word	0x40014400
 80079e4:	40014800 	.word	0x40014800

080079e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80079e8:	b480      	push	{r7}
 80079ea:	b087      	sub	sp, #28
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
 80079f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	6a1b      	ldr	r3, [r3, #32]
 80079f6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	6a1b      	ldr	r3, [r3, #32]
 80079fc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	685b      	ldr	r3, [r3, #4]
 8007a08:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	69db      	ldr	r3, [r3, #28]
 8007a0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007a16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007a1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a22:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	021b      	lsls	r3, r3, #8
 8007a2a:	68fa      	ldr	r2, [r7, #12]
 8007a2c:	4313      	orrs	r3, r2
 8007a2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007a30:	693b      	ldr	r3, [r7, #16]
 8007a32:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007a36:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	689b      	ldr	r3, [r3, #8]
 8007a3c:	031b      	lsls	r3, r3, #12
 8007a3e:	693a      	ldr	r2, [r7, #16]
 8007a40:	4313      	orrs	r3, r2
 8007a42:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	4a18      	ldr	r2, [pc, #96]	@ (8007aa8 <TIM_OC4_SetConfig+0xc0>)
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d00f      	beq.n	8007a6c <TIM_OC4_SetConfig+0x84>
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	4a17      	ldr	r2, [pc, #92]	@ (8007aac <TIM_OC4_SetConfig+0xc4>)
 8007a50:	4293      	cmp	r3, r2
 8007a52:	d00b      	beq.n	8007a6c <TIM_OC4_SetConfig+0x84>
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	4a16      	ldr	r2, [pc, #88]	@ (8007ab0 <TIM_OC4_SetConfig+0xc8>)
 8007a58:	4293      	cmp	r3, r2
 8007a5a:	d007      	beq.n	8007a6c <TIM_OC4_SetConfig+0x84>
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	4a15      	ldr	r2, [pc, #84]	@ (8007ab4 <TIM_OC4_SetConfig+0xcc>)
 8007a60:	4293      	cmp	r3, r2
 8007a62:	d003      	beq.n	8007a6c <TIM_OC4_SetConfig+0x84>
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	4a14      	ldr	r2, [pc, #80]	@ (8007ab8 <TIM_OC4_SetConfig+0xd0>)
 8007a68:	4293      	cmp	r3, r2
 8007a6a:	d109      	bne.n	8007a80 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007a6c:	697b      	ldr	r3, [r7, #20]
 8007a6e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007a72:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007a74:	683b      	ldr	r3, [r7, #0]
 8007a76:	695b      	ldr	r3, [r3, #20]
 8007a78:	019b      	lsls	r3, r3, #6
 8007a7a:	697a      	ldr	r2, [r7, #20]
 8007a7c:	4313      	orrs	r3, r2
 8007a7e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	697a      	ldr	r2, [r7, #20]
 8007a84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	68fa      	ldr	r2, [r7, #12]
 8007a8a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	685a      	ldr	r2, [r3, #4]
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	693a      	ldr	r2, [r7, #16]
 8007a98:	621a      	str	r2, [r3, #32]
}
 8007a9a:	bf00      	nop
 8007a9c:	371c      	adds	r7, #28
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa4:	4770      	bx	lr
 8007aa6:	bf00      	nop
 8007aa8:	40012c00 	.word	0x40012c00
 8007aac:	40013400 	.word	0x40013400
 8007ab0:	40014000 	.word	0x40014000
 8007ab4:	40014400 	.word	0x40014400
 8007ab8:	40014800 	.word	0x40014800

08007abc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007abc:	b480      	push	{r7}
 8007abe:	b087      	sub	sp, #28
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
 8007ac4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	6a1b      	ldr	r3, [r3, #32]
 8007aca:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	6a1b      	ldr	r3, [r3, #32]
 8007ad0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	685b      	ldr	r3, [r3, #4]
 8007adc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ae2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007aea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007aee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007af0:	683b      	ldr	r3, [r7, #0]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	68fa      	ldr	r2, [r7, #12]
 8007af6:	4313      	orrs	r3, r2
 8007af8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007afa:	693b      	ldr	r3, [r7, #16]
 8007afc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8007b00:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007b02:	683b      	ldr	r3, [r7, #0]
 8007b04:	689b      	ldr	r3, [r3, #8]
 8007b06:	041b      	lsls	r3, r3, #16
 8007b08:	693a      	ldr	r2, [r7, #16]
 8007b0a:	4313      	orrs	r3, r2
 8007b0c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	4a17      	ldr	r2, [pc, #92]	@ (8007b70 <TIM_OC5_SetConfig+0xb4>)
 8007b12:	4293      	cmp	r3, r2
 8007b14:	d00f      	beq.n	8007b36 <TIM_OC5_SetConfig+0x7a>
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	4a16      	ldr	r2, [pc, #88]	@ (8007b74 <TIM_OC5_SetConfig+0xb8>)
 8007b1a:	4293      	cmp	r3, r2
 8007b1c:	d00b      	beq.n	8007b36 <TIM_OC5_SetConfig+0x7a>
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	4a15      	ldr	r2, [pc, #84]	@ (8007b78 <TIM_OC5_SetConfig+0xbc>)
 8007b22:	4293      	cmp	r3, r2
 8007b24:	d007      	beq.n	8007b36 <TIM_OC5_SetConfig+0x7a>
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	4a14      	ldr	r2, [pc, #80]	@ (8007b7c <TIM_OC5_SetConfig+0xc0>)
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	d003      	beq.n	8007b36 <TIM_OC5_SetConfig+0x7a>
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	4a13      	ldr	r2, [pc, #76]	@ (8007b80 <TIM_OC5_SetConfig+0xc4>)
 8007b32:	4293      	cmp	r3, r2
 8007b34:	d109      	bne.n	8007b4a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007b36:	697b      	ldr	r3, [r7, #20]
 8007b38:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007b3c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007b3e:	683b      	ldr	r3, [r7, #0]
 8007b40:	695b      	ldr	r3, [r3, #20]
 8007b42:	021b      	lsls	r3, r3, #8
 8007b44:	697a      	ldr	r2, [r7, #20]
 8007b46:	4313      	orrs	r3, r2
 8007b48:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	697a      	ldr	r2, [r7, #20]
 8007b4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	68fa      	ldr	r2, [r7, #12]
 8007b54:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007b56:	683b      	ldr	r3, [r7, #0]
 8007b58:	685a      	ldr	r2, [r3, #4]
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	693a      	ldr	r2, [r7, #16]
 8007b62:	621a      	str	r2, [r3, #32]
}
 8007b64:	bf00      	nop
 8007b66:	371c      	adds	r7, #28
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6e:	4770      	bx	lr
 8007b70:	40012c00 	.word	0x40012c00
 8007b74:	40013400 	.word	0x40013400
 8007b78:	40014000 	.word	0x40014000
 8007b7c:	40014400 	.word	0x40014400
 8007b80:	40014800 	.word	0x40014800

08007b84 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007b84:	b480      	push	{r7}
 8007b86:	b087      	sub	sp, #28
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
 8007b8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6a1b      	ldr	r3, [r3, #32]
 8007b92:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	6a1b      	ldr	r3, [r3, #32]
 8007b98:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	685b      	ldr	r3, [r3, #4]
 8007ba4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007baa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007bb2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007bb6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007bb8:	683b      	ldr	r3, [r7, #0]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	021b      	lsls	r3, r3, #8
 8007bbe:	68fa      	ldr	r2, [r7, #12]
 8007bc0:	4313      	orrs	r3, r2
 8007bc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007bc4:	693b      	ldr	r3, [r7, #16]
 8007bc6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007bca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007bcc:	683b      	ldr	r3, [r7, #0]
 8007bce:	689b      	ldr	r3, [r3, #8]
 8007bd0:	051b      	lsls	r3, r3, #20
 8007bd2:	693a      	ldr	r2, [r7, #16]
 8007bd4:	4313      	orrs	r3, r2
 8007bd6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	4a18      	ldr	r2, [pc, #96]	@ (8007c3c <TIM_OC6_SetConfig+0xb8>)
 8007bdc:	4293      	cmp	r3, r2
 8007bde:	d00f      	beq.n	8007c00 <TIM_OC6_SetConfig+0x7c>
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	4a17      	ldr	r2, [pc, #92]	@ (8007c40 <TIM_OC6_SetConfig+0xbc>)
 8007be4:	4293      	cmp	r3, r2
 8007be6:	d00b      	beq.n	8007c00 <TIM_OC6_SetConfig+0x7c>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	4a16      	ldr	r2, [pc, #88]	@ (8007c44 <TIM_OC6_SetConfig+0xc0>)
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d007      	beq.n	8007c00 <TIM_OC6_SetConfig+0x7c>
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	4a15      	ldr	r2, [pc, #84]	@ (8007c48 <TIM_OC6_SetConfig+0xc4>)
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	d003      	beq.n	8007c00 <TIM_OC6_SetConfig+0x7c>
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	4a14      	ldr	r2, [pc, #80]	@ (8007c4c <TIM_OC6_SetConfig+0xc8>)
 8007bfc:	4293      	cmp	r3, r2
 8007bfe:	d109      	bne.n	8007c14 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007c00:	697b      	ldr	r3, [r7, #20]
 8007c02:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007c06:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	695b      	ldr	r3, [r3, #20]
 8007c0c:	029b      	lsls	r3, r3, #10
 8007c0e:	697a      	ldr	r2, [r7, #20]
 8007c10:	4313      	orrs	r3, r2
 8007c12:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	697a      	ldr	r2, [r7, #20]
 8007c18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	68fa      	ldr	r2, [r7, #12]
 8007c1e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	685a      	ldr	r2, [r3, #4]
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	693a      	ldr	r2, [r7, #16]
 8007c2c:	621a      	str	r2, [r3, #32]
}
 8007c2e:	bf00      	nop
 8007c30:	371c      	adds	r7, #28
 8007c32:	46bd      	mov	sp, r7
 8007c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c38:	4770      	bx	lr
 8007c3a:	bf00      	nop
 8007c3c:	40012c00 	.word	0x40012c00
 8007c40:	40013400 	.word	0x40013400
 8007c44:	40014000 	.word	0x40014000
 8007c48:	40014400 	.word	0x40014400
 8007c4c:	40014800 	.word	0x40014800

08007c50 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007c50:	b580      	push	{r7, lr}
 8007c52:	b086      	sub	sp, #24
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	6078      	str	r0, [r7, #4]
 8007c58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	689b      	ldr	r3, [r3, #8]
 8007c64:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007c66:	693b      	ldr	r3, [r7, #16]
 8007c68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c6c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8007c6e:	683b      	ldr	r3, [r7, #0]
 8007c70:	685b      	ldr	r3, [r3, #4]
 8007c72:	693a      	ldr	r2, [r7, #16]
 8007c74:	4313      	orrs	r3, r2
 8007c76:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8007c78:	693b      	ldr	r3, [r7, #16]
 8007c7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007c7e:	f023 0307 	bic.w	r3, r3, #7
 8007c82:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8007c84:	683b      	ldr	r3, [r7, #0]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	693a      	ldr	r2, [r7, #16]
 8007c8a:	4313      	orrs	r3, r2
 8007c8c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	693a      	ldr	r2, [r7, #16]
 8007c94:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	685b      	ldr	r3, [r3, #4]
 8007c9a:	2b70      	cmp	r3, #112	@ 0x70
 8007c9c:	d01a      	beq.n	8007cd4 <TIM_SlaveTimer_SetConfig+0x84>
 8007c9e:	2b70      	cmp	r3, #112	@ 0x70
 8007ca0:	d860      	bhi.n	8007d64 <TIM_SlaveTimer_SetConfig+0x114>
 8007ca2:	2b60      	cmp	r3, #96	@ 0x60
 8007ca4:	d054      	beq.n	8007d50 <TIM_SlaveTimer_SetConfig+0x100>
 8007ca6:	2b60      	cmp	r3, #96	@ 0x60
 8007ca8:	d85c      	bhi.n	8007d64 <TIM_SlaveTimer_SetConfig+0x114>
 8007caa:	2b50      	cmp	r3, #80	@ 0x50
 8007cac:	d046      	beq.n	8007d3c <TIM_SlaveTimer_SetConfig+0xec>
 8007cae:	2b50      	cmp	r3, #80	@ 0x50
 8007cb0:	d858      	bhi.n	8007d64 <TIM_SlaveTimer_SetConfig+0x114>
 8007cb2:	2b40      	cmp	r3, #64	@ 0x40
 8007cb4:	d019      	beq.n	8007cea <TIM_SlaveTimer_SetConfig+0x9a>
 8007cb6:	2b40      	cmp	r3, #64	@ 0x40
 8007cb8:	d854      	bhi.n	8007d64 <TIM_SlaveTimer_SetConfig+0x114>
 8007cba:	2b30      	cmp	r3, #48	@ 0x30
 8007cbc:	d055      	beq.n	8007d6a <TIM_SlaveTimer_SetConfig+0x11a>
 8007cbe:	2b30      	cmp	r3, #48	@ 0x30
 8007cc0:	d850      	bhi.n	8007d64 <TIM_SlaveTimer_SetConfig+0x114>
 8007cc2:	2b20      	cmp	r3, #32
 8007cc4:	d051      	beq.n	8007d6a <TIM_SlaveTimer_SetConfig+0x11a>
 8007cc6:	2b20      	cmp	r3, #32
 8007cc8:	d84c      	bhi.n	8007d64 <TIM_SlaveTimer_SetConfig+0x114>
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d04d      	beq.n	8007d6a <TIM_SlaveTimer_SetConfig+0x11a>
 8007cce:	2b10      	cmp	r3, #16
 8007cd0:	d04b      	beq.n	8007d6a <TIM_SlaveTimer_SetConfig+0x11a>
 8007cd2:	e047      	b.n	8007d64 <TIM_SlaveTimer_SetConfig+0x114>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8007cd8:	683b      	ldr	r3, [r7, #0]
 8007cda:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8007cdc:	683b      	ldr	r3, [r7, #0]
 8007cde:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8007ce4:	f000 f9e6 	bl	80080b4 <TIM_ETR_SetConfig>
      break;
 8007ce8:	e040      	b.n	8007d6c <TIM_SlaveTimer_SetConfig+0x11c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8007cea:	683b      	ldr	r3, [r7, #0]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	2b05      	cmp	r3, #5
 8007cf0:	d101      	bne.n	8007cf6 <TIM_SlaveTimer_SetConfig+0xa6>
      {
        return HAL_ERROR;
 8007cf2:	2301      	movs	r3, #1
 8007cf4:	e03b      	b.n	8007d6e <TIM_SlaveTimer_SetConfig+0x11e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	6a1b      	ldr	r3, [r3, #32]
 8007cfc:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	6a1a      	ldr	r2, [r3, #32]
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	f022 0201 	bic.w	r2, r2, #1
 8007d0c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	699b      	ldr	r3, [r3, #24]
 8007d14:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007d1c:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8007d1e:	683b      	ldr	r3, [r7, #0]
 8007d20:	691b      	ldr	r3, [r3, #16]
 8007d22:	011b      	lsls	r3, r3, #4
 8007d24:	68ba      	ldr	r2, [r7, #8]
 8007d26:	4313      	orrs	r3, r2
 8007d28:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	68ba      	ldr	r2, [r7, #8]
 8007d30:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	68fa      	ldr	r2, [r7, #12]
 8007d38:	621a      	str	r2, [r3, #32]
      break;
 8007d3a:	e017      	b.n	8007d6c <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8007d40:	683b      	ldr	r3, [r7, #0]
 8007d42:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8007d44:	683b      	ldr	r3, [r7, #0]
 8007d46:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d48:	461a      	mov	r2, r3
 8007d4a:	f000 f883 	bl	8007e54 <TIM_TI1_ConfigInputStage>
      break;
 8007d4e:	e00d      	b.n	8007d6c <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8007d58:	683b      	ldr	r3, [r7, #0]
 8007d5a:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007d5c:	461a      	mov	r2, r3
 8007d5e:	f000 f8e5 	bl	8007f2c <TIM_TI2_ConfigInputStage>
      break;
 8007d62:	e003      	b.n	8007d6c <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8007d64:	2301      	movs	r3, #1
 8007d66:	75fb      	strb	r3, [r7, #23]
      break;
 8007d68:	e000      	b.n	8007d6c <TIM_SlaveTimer_SetConfig+0x11c>
      break;
 8007d6a:	bf00      	nop
  }

  return status;
 8007d6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d6e:	4618      	mov	r0, r3
 8007d70:	3718      	adds	r7, #24
 8007d72:	46bd      	mov	sp, r7
 8007d74:	bd80      	pop	{r7, pc}
	...

08007d78 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007d78:	b480      	push	{r7}
 8007d7a:	b087      	sub	sp, #28
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	60f8      	str	r0, [r7, #12]
 8007d80:	60b9      	str	r1, [r7, #8]
 8007d82:	607a      	str	r2, [r7, #4]
 8007d84:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	6a1b      	ldr	r3, [r3, #32]
 8007d8a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	6a1b      	ldr	r3, [r3, #32]
 8007d90:	f023 0201 	bic.w	r2, r3, #1
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	699b      	ldr	r3, [r3, #24]
 8007d9c:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	4a26      	ldr	r2, [pc, #152]	@ (8007e3c <TIM_TI1_SetConfig+0xc4>)
 8007da2:	4293      	cmp	r3, r2
 8007da4:	d017      	beq.n	8007dd6 <TIM_TI1_SetConfig+0x5e>
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007dac:	d013      	beq.n	8007dd6 <TIM_TI1_SetConfig+0x5e>
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	4a23      	ldr	r2, [pc, #140]	@ (8007e40 <TIM_TI1_SetConfig+0xc8>)
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d00f      	beq.n	8007dd6 <TIM_TI1_SetConfig+0x5e>
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	4a22      	ldr	r2, [pc, #136]	@ (8007e44 <TIM_TI1_SetConfig+0xcc>)
 8007dba:	4293      	cmp	r3, r2
 8007dbc:	d00b      	beq.n	8007dd6 <TIM_TI1_SetConfig+0x5e>
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	4a21      	ldr	r2, [pc, #132]	@ (8007e48 <TIM_TI1_SetConfig+0xd0>)
 8007dc2:	4293      	cmp	r3, r2
 8007dc4:	d007      	beq.n	8007dd6 <TIM_TI1_SetConfig+0x5e>
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	4a20      	ldr	r2, [pc, #128]	@ (8007e4c <TIM_TI1_SetConfig+0xd4>)
 8007dca:	4293      	cmp	r3, r2
 8007dcc:	d003      	beq.n	8007dd6 <TIM_TI1_SetConfig+0x5e>
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	4a1f      	ldr	r2, [pc, #124]	@ (8007e50 <TIM_TI1_SetConfig+0xd8>)
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	d101      	bne.n	8007dda <TIM_TI1_SetConfig+0x62>
 8007dd6:	2301      	movs	r3, #1
 8007dd8:	e000      	b.n	8007ddc <TIM_TI1_SetConfig+0x64>
 8007dda:	2300      	movs	r3, #0
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d008      	beq.n	8007df2 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007de0:	697b      	ldr	r3, [r7, #20]
 8007de2:	f023 0303 	bic.w	r3, r3, #3
 8007de6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007de8:	697a      	ldr	r2, [r7, #20]
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	4313      	orrs	r3, r2
 8007dee:	617b      	str	r3, [r7, #20]
 8007df0:	e003      	b.n	8007dfa <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007df2:	697b      	ldr	r3, [r7, #20]
 8007df4:	f043 0301 	orr.w	r3, r3, #1
 8007df8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007dfa:	697b      	ldr	r3, [r7, #20]
 8007dfc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007e00:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	011b      	lsls	r3, r3, #4
 8007e06:	b2db      	uxtb	r3, r3
 8007e08:	697a      	ldr	r2, [r7, #20]
 8007e0a:	4313      	orrs	r3, r2
 8007e0c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007e0e:	693b      	ldr	r3, [r7, #16]
 8007e10:	f023 030a 	bic.w	r3, r3, #10
 8007e14:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007e16:	68bb      	ldr	r3, [r7, #8]
 8007e18:	f003 030a 	and.w	r3, r3, #10
 8007e1c:	693a      	ldr	r2, [r7, #16]
 8007e1e:	4313      	orrs	r3, r2
 8007e20:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	697a      	ldr	r2, [r7, #20]
 8007e26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	693a      	ldr	r2, [r7, #16]
 8007e2c:	621a      	str	r2, [r3, #32]
}
 8007e2e:	bf00      	nop
 8007e30:	371c      	adds	r7, #28
 8007e32:	46bd      	mov	sp, r7
 8007e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e38:	4770      	bx	lr
 8007e3a:	bf00      	nop
 8007e3c:	40012c00 	.word	0x40012c00
 8007e40:	40000400 	.word	0x40000400
 8007e44:	40000800 	.word	0x40000800
 8007e48:	40000c00 	.word	0x40000c00
 8007e4c:	40013400 	.word	0x40013400
 8007e50:	40014000 	.word	0x40014000

08007e54 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007e54:	b480      	push	{r7}
 8007e56:	b087      	sub	sp, #28
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	60f8      	str	r0, [r7, #12]
 8007e5c:	60b9      	str	r1, [r7, #8]
 8007e5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	6a1b      	ldr	r3, [r3, #32]
 8007e64:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	6a1b      	ldr	r3, [r3, #32]
 8007e6a:	f023 0201 	bic.w	r2, r3, #1
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	699b      	ldr	r3, [r3, #24]
 8007e76:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007e78:	693b      	ldr	r3, [r7, #16]
 8007e7a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007e7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	011b      	lsls	r3, r3, #4
 8007e84:	693a      	ldr	r2, [r7, #16]
 8007e86:	4313      	orrs	r3, r2
 8007e88:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007e8a:	697b      	ldr	r3, [r7, #20]
 8007e8c:	f023 030a 	bic.w	r3, r3, #10
 8007e90:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007e92:	697a      	ldr	r2, [r7, #20]
 8007e94:	68bb      	ldr	r3, [r7, #8]
 8007e96:	4313      	orrs	r3, r2
 8007e98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	693a      	ldr	r2, [r7, #16]
 8007e9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	697a      	ldr	r2, [r7, #20]
 8007ea4:	621a      	str	r2, [r3, #32]
}
 8007ea6:	bf00      	nop
 8007ea8:	371c      	adds	r7, #28
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb0:	4770      	bx	lr

08007eb2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007eb2:	b480      	push	{r7}
 8007eb4:	b087      	sub	sp, #28
 8007eb6:	af00      	add	r7, sp, #0
 8007eb8:	60f8      	str	r0, [r7, #12]
 8007eba:	60b9      	str	r1, [r7, #8]
 8007ebc:	607a      	str	r2, [r7, #4]
 8007ebe:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	6a1b      	ldr	r3, [r3, #32]
 8007ec4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	6a1b      	ldr	r3, [r3, #32]
 8007eca:	f023 0210 	bic.w	r2, r3, #16
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	699b      	ldr	r3, [r3, #24]
 8007ed6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007ed8:	693b      	ldr	r3, [r7, #16]
 8007eda:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ede:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	021b      	lsls	r3, r3, #8
 8007ee4:	693a      	ldr	r2, [r7, #16]
 8007ee6:	4313      	orrs	r3, r2
 8007ee8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007eea:	693b      	ldr	r3, [r7, #16]
 8007eec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007ef0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007ef2:	683b      	ldr	r3, [r7, #0]
 8007ef4:	031b      	lsls	r3, r3, #12
 8007ef6:	b29b      	uxth	r3, r3
 8007ef8:	693a      	ldr	r2, [r7, #16]
 8007efa:	4313      	orrs	r3, r2
 8007efc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007efe:	697b      	ldr	r3, [r7, #20]
 8007f00:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007f04:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007f06:	68bb      	ldr	r3, [r7, #8]
 8007f08:	011b      	lsls	r3, r3, #4
 8007f0a:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8007f0e:	697a      	ldr	r2, [r7, #20]
 8007f10:	4313      	orrs	r3, r2
 8007f12:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	693a      	ldr	r2, [r7, #16]
 8007f18:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	697a      	ldr	r2, [r7, #20]
 8007f1e:	621a      	str	r2, [r3, #32]
}
 8007f20:	bf00      	nop
 8007f22:	371c      	adds	r7, #28
 8007f24:	46bd      	mov	sp, r7
 8007f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2a:	4770      	bx	lr

08007f2c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007f2c:	b480      	push	{r7}
 8007f2e:	b087      	sub	sp, #28
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	60f8      	str	r0, [r7, #12]
 8007f34:	60b9      	str	r1, [r7, #8]
 8007f36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	6a1b      	ldr	r3, [r3, #32]
 8007f3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	6a1b      	ldr	r3, [r3, #32]
 8007f42:	f023 0210 	bic.w	r2, r3, #16
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	699b      	ldr	r3, [r3, #24]
 8007f4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007f50:	693b      	ldr	r3, [r7, #16]
 8007f52:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007f56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	031b      	lsls	r3, r3, #12
 8007f5c:	693a      	ldr	r2, [r7, #16]
 8007f5e:	4313      	orrs	r3, r2
 8007f60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007f62:	697b      	ldr	r3, [r7, #20]
 8007f64:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007f68:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007f6a:	68bb      	ldr	r3, [r7, #8]
 8007f6c:	011b      	lsls	r3, r3, #4
 8007f6e:	697a      	ldr	r2, [r7, #20]
 8007f70:	4313      	orrs	r3, r2
 8007f72:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	693a      	ldr	r2, [r7, #16]
 8007f78:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	697a      	ldr	r2, [r7, #20]
 8007f7e:	621a      	str	r2, [r3, #32]
}
 8007f80:	bf00      	nop
 8007f82:	371c      	adds	r7, #28
 8007f84:	46bd      	mov	sp, r7
 8007f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8a:	4770      	bx	lr

08007f8c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	b087      	sub	sp, #28
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	60f8      	str	r0, [r7, #12]
 8007f94:	60b9      	str	r1, [r7, #8]
 8007f96:	607a      	str	r2, [r7, #4]
 8007f98:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	6a1b      	ldr	r3, [r3, #32]
 8007f9e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	6a1b      	ldr	r3, [r3, #32]
 8007fa4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	69db      	ldr	r3, [r3, #28]
 8007fb0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007fb2:	693b      	ldr	r3, [r7, #16]
 8007fb4:	f023 0303 	bic.w	r3, r3, #3
 8007fb8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8007fba:	693a      	ldr	r2, [r7, #16]
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	4313      	orrs	r3, r2
 8007fc0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007fc2:	693b      	ldr	r3, [r7, #16]
 8007fc4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007fc8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007fca:	683b      	ldr	r3, [r7, #0]
 8007fcc:	011b      	lsls	r3, r3, #4
 8007fce:	b2db      	uxtb	r3, r3
 8007fd0:	693a      	ldr	r2, [r7, #16]
 8007fd2:	4313      	orrs	r3, r2
 8007fd4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007fd6:	697b      	ldr	r3, [r7, #20]
 8007fd8:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8007fdc:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007fde:	68bb      	ldr	r3, [r7, #8]
 8007fe0:	021b      	lsls	r3, r3, #8
 8007fe2:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8007fe6:	697a      	ldr	r2, [r7, #20]
 8007fe8:	4313      	orrs	r3, r2
 8007fea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	693a      	ldr	r2, [r7, #16]
 8007ff0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	697a      	ldr	r2, [r7, #20]
 8007ff6:	621a      	str	r2, [r3, #32]
}
 8007ff8:	bf00      	nop
 8007ffa:	371c      	adds	r7, #28
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008002:	4770      	bx	lr

08008004 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008004:	b480      	push	{r7}
 8008006:	b087      	sub	sp, #28
 8008008:	af00      	add	r7, sp, #0
 800800a:	60f8      	str	r0, [r7, #12]
 800800c:	60b9      	str	r1, [r7, #8]
 800800e:	607a      	str	r2, [r7, #4]
 8008010:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	6a1b      	ldr	r3, [r3, #32]
 8008016:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	6a1b      	ldr	r3, [r3, #32]
 800801c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	69db      	ldr	r3, [r3, #28]
 8008028:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800802a:	693b      	ldr	r3, [r7, #16]
 800802c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008030:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	021b      	lsls	r3, r3, #8
 8008036:	693a      	ldr	r2, [r7, #16]
 8008038:	4313      	orrs	r3, r2
 800803a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800803c:	693b      	ldr	r3, [r7, #16]
 800803e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008042:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	031b      	lsls	r3, r3, #12
 8008048:	b29b      	uxth	r3, r3
 800804a:	693a      	ldr	r2, [r7, #16]
 800804c:	4313      	orrs	r3, r2
 800804e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008050:	697b      	ldr	r3, [r7, #20]
 8008052:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8008056:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008058:	68bb      	ldr	r3, [r7, #8]
 800805a:	031b      	lsls	r3, r3, #12
 800805c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8008060:	697a      	ldr	r2, [r7, #20]
 8008062:	4313      	orrs	r3, r2
 8008064:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	693a      	ldr	r2, [r7, #16]
 800806a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	697a      	ldr	r2, [r7, #20]
 8008070:	621a      	str	r2, [r3, #32]
}
 8008072:	bf00      	nop
 8008074:	371c      	adds	r7, #28
 8008076:	46bd      	mov	sp, r7
 8008078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807c:	4770      	bx	lr

0800807e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800807e:	b480      	push	{r7}
 8008080:	b085      	sub	sp, #20
 8008082:	af00      	add	r7, sp, #0
 8008084:	6078      	str	r0, [r7, #4]
 8008086:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	689b      	ldr	r3, [r3, #8]
 800808c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008094:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008096:	683a      	ldr	r2, [r7, #0]
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	4313      	orrs	r3, r2
 800809c:	f043 0307 	orr.w	r3, r3, #7
 80080a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	68fa      	ldr	r2, [r7, #12]
 80080a6:	609a      	str	r2, [r3, #8]
}
 80080a8:	bf00      	nop
 80080aa:	3714      	adds	r7, #20
 80080ac:	46bd      	mov	sp, r7
 80080ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b2:	4770      	bx	lr

080080b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80080b4:	b480      	push	{r7}
 80080b6:	b087      	sub	sp, #28
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	60f8      	str	r0, [r7, #12]
 80080bc:	60b9      	str	r1, [r7, #8]
 80080be:	607a      	str	r2, [r7, #4]
 80080c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	689b      	ldr	r3, [r3, #8]
 80080c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80080c8:	697b      	ldr	r3, [r7, #20]
 80080ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80080ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80080d0:	683b      	ldr	r3, [r7, #0]
 80080d2:	021a      	lsls	r2, r3, #8
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	431a      	orrs	r2, r3
 80080d8:	68bb      	ldr	r3, [r7, #8]
 80080da:	4313      	orrs	r3, r2
 80080dc:	697a      	ldr	r2, [r7, #20]
 80080de:	4313      	orrs	r3, r2
 80080e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	697a      	ldr	r2, [r7, #20]
 80080e6:	609a      	str	r2, [r3, #8]
}
 80080e8:	bf00      	nop
 80080ea:	371c      	adds	r7, #28
 80080ec:	46bd      	mov	sp, r7
 80080ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f2:	4770      	bx	lr

080080f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80080f4:	b480      	push	{r7}
 80080f6:	b087      	sub	sp, #28
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	60f8      	str	r0, [r7, #12]
 80080fc:	60b9      	str	r1, [r7, #8]
 80080fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008100:	68bb      	ldr	r3, [r7, #8]
 8008102:	f003 031f 	and.w	r3, r3, #31
 8008106:	2201      	movs	r2, #1
 8008108:	fa02 f303 	lsl.w	r3, r2, r3
 800810c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	6a1a      	ldr	r2, [r3, #32]
 8008112:	697b      	ldr	r3, [r7, #20]
 8008114:	43db      	mvns	r3, r3
 8008116:	401a      	ands	r2, r3
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	6a1a      	ldr	r2, [r3, #32]
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	f003 031f 	and.w	r3, r3, #31
 8008126:	6879      	ldr	r1, [r7, #4]
 8008128:	fa01 f303 	lsl.w	r3, r1, r3
 800812c:	431a      	orrs	r2, r3
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	621a      	str	r2, [r3, #32]
}
 8008132:	bf00      	nop
 8008134:	371c      	adds	r7, #28
 8008136:	46bd      	mov	sp, r7
 8008138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813c:	4770      	bx	lr
	...

08008140 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008140:	b480      	push	{r7}
 8008142:	b085      	sub	sp, #20
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
 8008148:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008150:	2b01      	cmp	r3, #1
 8008152:	d101      	bne.n	8008158 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008154:	2302      	movs	r3, #2
 8008156:	e068      	b.n	800822a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	2201      	movs	r2, #1
 800815c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2202      	movs	r2, #2
 8008164:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	685b      	ldr	r3, [r3, #4]
 800816e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	689b      	ldr	r3, [r3, #8]
 8008176:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	4a2e      	ldr	r2, [pc, #184]	@ (8008238 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800817e:	4293      	cmp	r3, r2
 8008180:	d004      	beq.n	800818c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	4a2d      	ldr	r2, [pc, #180]	@ (800823c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008188:	4293      	cmp	r3, r2
 800818a:	d108      	bne.n	800819e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008192:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008194:	683b      	ldr	r3, [r7, #0]
 8008196:	685b      	ldr	r3, [r3, #4]
 8008198:	68fa      	ldr	r2, [r7, #12]
 800819a:	4313      	orrs	r3, r2
 800819c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80081a4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80081a6:	683b      	ldr	r3, [r7, #0]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	68fa      	ldr	r2, [r7, #12]
 80081ac:	4313      	orrs	r3, r2
 80081ae:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	68fa      	ldr	r2, [r7, #12]
 80081b6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	4a1e      	ldr	r2, [pc, #120]	@ (8008238 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80081be:	4293      	cmp	r3, r2
 80081c0:	d01d      	beq.n	80081fe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80081ca:	d018      	beq.n	80081fe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	4a1b      	ldr	r2, [pc, #108]	@ (8008240 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80081d2:	4293      	cmp	r3, r2
 80081d4:	d013      	beq.n	80081fe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	4a1a      	ldr	r2, [pc, #104]	@ (8008244 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80081dc:	4293      	cmp	r3, r2
 80081de:	d00e      	beq.n	80081fe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	4a18      	ldr	r2, [pc, #96]	@ (8008248 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80081e6:	4293      	cmp	r3, r2
 80081e8:	d009      	beq.n	80081fe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	4a13      	ldr	r2, [pc, #76]	@ (800823c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80081f0:	4293      	cmp	r3, r2
 80081f2:	d004      	beq.n	80081fe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	4a14      	ldr	r2, [pc, #80]	@ (800824c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80081fa:	4293      	cmp	r3, r2
 80081fc:	d10c      	bne.n	8008218 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80081fe:	68bb      	ldr	r3, [r7, #8]
 8008200:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008204:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	689b      	ldr	r3, [r3, #8]
 800820a:	68ba      	ldr	r2, [r7, #8]
 800820c:	4313      	orrs	r3, r2
 800820e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	68ba      	ldr	r2, [r7, #8]
 8008216:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2201      	movs	r2, #1
 800821c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2200      	movs	r2, #0
 8008224:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008228:	2300      	movs	r3, #0
}
 800822a:	4618      	mov	r0, r3
 800822c:	3714      	adds	r7, #20
 800822e:	46bd      	mov	sp, r7
 8008230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008234:	4770      	bx	lr
 8008236:	bf00      	nop
 8008238:	40012c00 	.word	0x40012c00
 800823c:	40013400 	.word	0x40013400
 8008240:	40000400 	.word	0x40000400
 8008244:	40000800 	.word	0x40000800
 8008248:	40000c00 	.word	0x40000c00
 800824c:	40014000 	.word	0x40014000

08008250 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008250:	b480      	push	{r7}
 8008252:	b083      	sub	sp, #12
 8008254:	af00      	add	r7, sp, #0
 8008256:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008258:	bf00      	nop
 800825a:	370c      	adds	r7, #12
 800825c:	46bd      	mov	sp, r7
 800825e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008262:	4770      	bx	lr

08008264 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008264:	b480      	push	{r7}
 8008266:	b083      	sub	sp, #12
 8008268:	af00      	add	r7, sp, #0
 800826a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800826c:	bf00      	nop
 800826e:	370c      	adds	r7, #12
 8008270:	46bd      	mov	sp, r7
 8008272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008276:	4770      	bx	lr

08008278 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008278:	b480      	push	{r7}
 800827a:	b083      	sub	sp, #12
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008280:	bf00      	nop
 8008282:	370c      	adds	r7, #12
 8008284:	46bd      	mov	sp, r7
 8008286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828a:	4770      	bx	lr

0800828c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b082      	sub	sp, #8
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2b00      	cmp	r3, #0
 8008298:	d101      	bne.n	800829e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800829a:	2301      	movs	r3, #1
 800829c:	e042      	b.n	8008324 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d106      	bne.n	80082b6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	2200      	movs	r2, #0
 80082ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80082b0:	6878      	ldr	r0, [r7, #4]
 80082b2:	f7fa fa25 	bl	8002700 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	2224      	movs	r2, #36	@ 0x24
 80082ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	681a      	ldr	r2, [r3, #0]
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	f022 0201 	bic.w	r2, r2, #1
 80082cc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d002      	beq.n	80082dc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80082d6:	6878      	ldr	r0, [r7, #4]
 80082d8:	f000 fbb2 	bl	8008a40 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80082dc:	6878      	ldr	r0, [r7, #4]
 80082de:	f000 f8b3 	bl	8008448 <UART_SetConfig>
 80082e2:	4603      	mov	r3, r0
 80082e4:	2b01      	cmp	r3, #1
 80082e6:	d101      	bne.n	80082ec <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80082e8:	2301      	movs	r3, #1
 80082ea:	e01b      	b.n	8008324 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	685a      	ldr	r2, [r3, #4]
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80082fa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	689a      	ldr	r2, [r3, #8]
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800830a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	681a      	ldr	r2, [r3, #0]
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f042 0201 	orr.w	r2, r2, #1
 800831a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800831c:	6878      	ldr	r0, [r7, #4]
 800831e:	f000 fc31 	bl	8008b84 <UART_CheckIdleState>
 8008322:	4603      	mov	r3, r0
}
 8008324:	4618      	mov	r0, r3
 8008326:	3708      	adds	r7, #8
 8008328:	46bd      	mov	sp, r7
 800832a:	bd80      	pop	{r7, pc}

0800832c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800832c:	b580      	push	{r7, lr}
 800832e:	b08a      	sub	sp, #40	@ 0x28
 8008330:	af02      	add	r7, sp, #8
 8008332:	60f8      	str	r0, [r7, #12]
 8008334:	60b9      	str	r1, [r7, #8]
 8008336:	603b      	str	r3, [r7, #0]
 8008338:	4613      	mov	r3, r2
 800833a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008342:	2b20      	cmp	r3, #32
 8008344:	d17b      	bne.n	800843e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8008346:	68bb      	ldr	r3, [r7, #8]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d002      	beq.n	8008352 <HAL_UART_Transmit+0x26>
 800834c:	88fb      	ldrh	r3, [r7, #6]
 800834e:	2b00      	cmp	r3, #0
 8008350:	d101      	bne.n	8008356 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008352:	2301      	movs	r3, #1
 8008354:	e074      	b.n	8008440 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	2200      	movs	r2, #0
 800835a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	2221      	movs	r2, #33	@ 0x21
 8008362:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008366:	f7fa fc85 	bl	8002c74 <HAL_GetTick>
 800836a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	88fa      	ldrh	r2, [r7, #6]
 8008370:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	88fa      	ldrh	r2, [r7, #6]
 8008378:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	689b      	ldr	r3, [r3, #8]
 8008380:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008384:	d108      	bne.n	8008398 <HAL_UART_Transmit+0x6c>
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	691b      	ldr	r3, [r3, #16]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d104      	bne.n	8008398 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800838e:	2300      	movs	r3, #0
 8008390:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008392:	68bb      	ldr	r3, [r7, #8]
 8008394:	61bb      	str	r3, [r7, #24]
 8008396:	e003      	b.n	80083a0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008398:	68bb      	ldr	r3, [r7, #8]
 800839a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800839c:	2300      	movs	r3, #0
 800839e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80083a0:	e030      	b.n	8008404 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80083a2:	683b      	ldr	r3, [r7, #0]
 80083a4:	9300      	str	r3, [sp, #0]
 80083a6:	697b      	ldr	r3, [r7, #20]
 80083a8:	2200      	movs	r2, #0
 80083aa:	2180      	movs	r1, #128	@ 0x80
 80083ac:	68f8      	ldr	r0, [r7, #12]
 80083ae:	f000 fc93 	bl	8008cd8 <UART_WaitOnFlagUntilTimeout>
 80083b2:	4603      	mov	r3, r0
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d005      	beq.n	80083c4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	2220      	movs	r2, #32
 80083bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80083c0:	2303      	movs	r3, #3
 80083c2:	e03d      	b.n	8008440 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80083c4:	69fb      	ldr	r3, [r7, #28]
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d10b      	bne.n	80083e2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80083ca:	69bb      	ldr	r3, [r7, #24]
 80083cc:	881a      	ldrh	r2, [r3, #0]
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80083d6:	b292      	uxth	r2, r2
 80083d8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80083da:	69bb      	ldr	r3, [r7, #24]
 80083dc:	3302      	adds	r3, #2
 80083de:	61bb      	str	r3, [r7, #24]
 80083e0:	e007      	b.n	80083f2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80083e2:	69fb      	ldr	r3, [r7, #28]
 80083e4:	781a      	ldrb	r2, [r3, #0]
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80083ec:	69fb      	ldr	r3, [r7, #28]
 80083ee:	3301      	adds	r3, #1
 80083f0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80083f8:	b29b      	uxth	r3, r3
 80083fa:	3b01      	subs	r3, #1
 80083fc:	b29a      	uxth	r2, r3
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800840a:	b29b      	uxth	r3, r3
 800840c:	2b00      	cmp	r3, #0
 800840e:	d1c8      	bne.n	80083a2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008410:	683b      	ldr	r3, [r7, #0]
 8008412:	9300      	str	r3, [sp, #0]
 8008414:	697b      	ldr	r3, [r7, #20]
 8008416:	2200      	movs	r2, #0
 8008418:	2140      	movs	r1, #64	@ 0x40
 800841a:	68f8      	ldr	r0, [r7, #12]
 800841c:	f000 fc5c 	bl	8008cd8 <UART_WaitOnFlagUntilTimeout>
 8008420:	4603      	mov	r3, r0
 8008422:	2b00      	cmp	r3, #0
 8008424:	d005      	beq.n	8008432 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	2220      	movs	r2, #32
 800842a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800842e:	2303      	movs	r3, #3
 8008430:	e006      	b.n	8008440 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	2220      	movs	r2, #32
 8008436:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800843a:	2300      	movs	r3, #0
 800843c:	e000      	b.n	8008440 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800843e:	2302      	movs	r3, #2
  }
}
 8008440:	4618      	mov	r0, r3
 8008442:	3720      	adds	r7, #32
 8008444:	46bd      	mov	sp, r7
 8008446:	bd80      	pop	{r7, pc}

08008448 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008448:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800844c:	b08c      	sub	sp, #48	@ 0x30
 800844e:	af00      	add	r7, sp, #0
 8008450:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008452:	2300      	movs	r3, #0
 8008454:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008458:	697b      	ldr	r3, [r7, #20]
 800845a:	689a      	ldr	r2, [r3, #8]
 800845c:	697b      	ldr	r3, [r7, #20]
 800845e:	691b      	ldr	r3, [r3, #16]
 8008460:	431a      	orrs	r2, r3
 8008462:	697b      	ldr	r3, [r7, #20]
 8008464:	695b      	ldr	r3, [r3, #20]
 8008466:	431a      	orrs	r2, r3
 8008468:	697b      	ldr	r3, [r7, #20]
 800846a:	69db      	ldr	r3, [r3, #28]
 800846c:	4313      	orrs	r3, r2
 800846e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008470:	697b      	ldr	r3, [r7, #20]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	681a      	ldr	r2, [r3, #0]
 8008476:	4baa      	ldr	r3, [pc, #680]	@ (8008720 <UART_SetConfig+0x2d8>)
 8008478:	4013      	ands	r3, r2
 800847a:	697a      	ldr	r2, [r7, #20]
 800847c:	6812      	ldr	r2, [r2, #0]
 800847e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008480:	430b      	orrs	r3, r1
 8008482:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008484:	697b      	ldr	r3, [r7, #20]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	685b      	ldr	r3, [r3, #4]
 800848a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800848e:	697b      	ldr	r3, [r7, #20]
 8008490:	68da      	ldr	r2, [r3, #12]
 8008492:	697b      	ldr	r3, [r7, #20]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	430a      	orrs	r2, r1
 8008498:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800849a:	697b      	ldr	r3, [r7, #20]
 800849c:	699b      	ldr	r3, [r3, #24]
 800849e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80084a0:	697b      	ldr	r3, [r7, #20]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	4a9f      	ldr	r2, [pc, #636]	@ (8008724 <UART_SetConfig+0x2dc>)
 80084a6:	4293      	cmp	r3, r2
 80084a8:	d004      	beq.n	80084b4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80084aa:	697b      	ldr	r3, [r7, #20]
 80084ac:	6a1b      	ldr	r3, [r3, #32]
 80084ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80084b0:	4313      	orrs	r3, r2
 80084b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80084b4:	697b      	ldr	r3, [r7, #20]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	689b      	ldr	r3, [r3, #8]
 80084ba:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80084be:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80084c2:	697a      	ldr	r2, [r7, #20]
 80084c4:	6812      	ldr	r2, [r2, #0]
 80084c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80084c8:	430b      	orrs	r3, r1
 80084ca:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80084cc:	697b      	ldr	r3, [r7, #20]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084d2:	f023 010f 	bic.w	r1, r3, #15
 80084d6:	697b      	ldr	r3, [r7, #20]
 80084d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80084da:	697b      	ldr	r3, [r7, #20]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	430a      	orrs	r2, r1
 80084e0:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80084e2:	697b      	ldr	r3, [r7, #20]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	4a90      	ldr	r2, [pc, #576]	@ (8008728 <UART_SetConfig+0x2e0>)
 80084e8:	4293      	cmp	r3, r2
 80084ea:	d125      	bne.n	8008538 <UART_SetConfig+0xf0>
 80084ec:	4b8f      	ldr	r3, [pc, #572]	@ (800872c <UART_SetConfig+0x2e4>)
 80084ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084f2:	f003 0303 	and.w	r3, r3, #3
 80084f6:	2b03      	cmp	r3, #3
 80084f8:	d81a      	bhi.n	8008530 <UART_SetConfig+0xe8>
 80084fa:	a201      	add	r2, pc, #4	@ (adr r2, 8008500 <UART_SetConfig+0xb8>)
 80084fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008500:	08008511 	.word	0x08008511
 8008504:	08008521 	.word	0x08008521
 8008508:	08008519 	.word	0x08008519
 800850c:	08008529 	.word	0x08008529
 8008510:	2301      	movs	r3, #1
 8008512:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008516:	e116      	b.n	8008746 <UART_SetConfig+0x2fe>
 8008518:	2302      	movs	r3, #2
 800851a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800851e:	e112      	b.n	8008746 <UART_SetConfig+0x2fe>
 8008520:	2304      	movs	r3, #4
 8008522:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008526:	e10e      	b.n	8008746 <UART_SetConfig+0x2fe>
 8008528:	2308      	movs	r3, #8
 800852a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800852e:	e10a      	b.n	8008746 <UART_SetConfig+0x2fe>
 8008530:	2310      	movs	r3, #16
 8008532:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008536:	e106      	b.n	8008746 <UART_SetConfig+0x2fe>
 8008538:	697b      	ldr	r3, [r7, #20]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	4a7c      	ldr	r2, [pc, #496]	@ (8008730 <UART_SetConfig+0x2e8>)
 800853e:	4293      	cmp	r3, r2
 8008540:	d138      	bne.n	80085b4 <UART_SetConfig+0x16c>
 8008542:	4b7a      	ldr	r3, [pc, #488]	@ (800872c <UART_SetConfig+0x2e4>)
 8008544:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008548:	f003 030c 	and.w	r3, r3, #12
 800854c:	2b0c      	cmp	r3, #12
 800854e:	d82d      	bhi.n	80085ac <UART_SetConfig+0x164>
 8008550:	a201      	add	r2, pc, #4	@ (adr r2, 8008558 <UART_SetConfig+0x110>)
 8008552:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008556:	bf00      	nop
 8008558:	0800858d 	.word	0x0800858d
 800855c:	080085ad 	.word	0x080085ad
 8008560:	080085ad 	.word	0x080085ad
 8008564:	080085ad 	.word	0x080085ad
 8008568:	0800859d 	.word	0x0800859d
 800856c:	080085ad 	.word	0x080085ad
 8008570:	080085ad 	.word	0x080085ad
 8008574:	080085ad 	.word	0x080085ad
 8008578:	08008595 	.word	0x08008595
 800857c:	080085ad 	.word	0x080085ad
 8008580:	080085ad 	.word	0x080085ad
 8008584:	080085ad 	.word	0x080085ad
 8008588:	080085a5 	.word	0x080085a5
 800858c:	2300      	movs	r3, #0
 800858e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008592:	e0d8      	b.n	8008746 <UART_SetConfig+0x2fe>
 8008594:	2302      	movs	r3, #2
 8008596:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800859a:	e0d4      	b.n	8008746 <UART_SetConfig+0x2fe>
 800859c:	2304      	movs	r3, #4
 800859e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80085a2:	e0d0      	b.n	8008746 <UART_SetConfig+0x2fe>
 80085a4:	2308      	movs	r3, #8
 80085a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80085aa:	e0cc      	b.n	8008746 <UART_SetConfig+0x2fe>
 80085ac:	2310      	movs	r3, #16
 80085ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80085b2:	e0c8      	b.n	8008746 <UART_SetConfig+0x2fe>
 80085b4:	697b      	ldr	r3, [r7, #20]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	4a5e      	ldr	r2, [pc, #376]	@ (8008734 <UART_SetConfig+0x2ec>)
 80085ba:	4293      	cmp	r3, r2
 80085bc:	d125      	bne.n	800860a <UART_SetConfig+0x1c2>
 80085be:	4b5b      	ldr	r3, [pc, #364]	@ (800872c <UART_SetConfig+0x2e4>)
 80085c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085c4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80085c8:	2b30      	cmp	r3, #48	@ 0x30
 80085ca:	d016      	beq.n	80085fa <UART_SetConfig+0x1b2>
 80085cc:	2b30      	cmp	r3, #48	@ 0x30
 80085ce:	d818      	bhi.n	8008602 <UART_SetConfig+0x1ba>
 80085d0:	2b20      	cmp	r3, #32
 80085d2:	d00a      	beq.n	80085ea <UART_SetConfig+0x1a2>
 80085d4:	2b20      	cmp	r3, #32
 80085d6:	d814      	bhi.n	8008602 <UART_SetConfig+0x1ba>
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d002      	beq.n	80085e2 <UART_SetConfig+0x19a>
 80085dc:	2b10      	cmp	r3, #16
 80085de:	d008      	beq.n	80085f2 <UART_SetConfig+0x1aa>
 80085e0:	e00f      	b.n	8008602 <UART_SetConfig+0x1ba>
 80085e2:	2300      	movs	r3, #0
 80085e4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80085e8:	e0ad      	b.n	8008746 <UART_SetConfig+0x2fe>
 80085ea:	2302      	movs	r3, #2
 80085ec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80085f0:	e0a9      	b.n	8008746 <UART_SetConfig+0x2fe>
 80085f2:	2304      	movs	r3, #4
 80085f4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80085f8:	e0a5      	b.n	8008746 <UART_SetConfig+0x2fe>
 80085fa:	2308      	movs	r3, #8
 80085fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008600:	e0a1      	b.n	8008746 <UART_SetConfig+0x2fe>
 8008602:	2310      	movs	r3, #16
 8008604:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008608:	e09d      	b.n	8008746 <UART_SetConfig+0x2fe>
 800860a:	697b      	ldr	r3, [r7, #20]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	4a4a      	ldr	r2, [pc, #296]	@ (8008738 <UART_SetConfig+0x2f0>)
 8008610:	4293      	cmp	r3, r2
 8008612:	d125      	bne.n	8008660 <UART_SetConfig+0x218>
 8008614:	4b45      	ldr	r3, [pc, #276]	@ (800872c <UART_SetConfig+0x2e4>)
 8008616:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800861a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800861e:	2bc0      	cmp	r3, #192	@ 0xc0
 8008620:	d016      	beq.n	8008650 <UART_SetConfig+0x208>
 8008622:	2bc0      	cmp	r3, #192	@ 0xc0
 8008624:	d818      	bhi.n	8008658 <UART_SetConfig+0x210>
 8008626:	2b80      	cmp	r3, #128	@ 0x80
 8008628:	d00a      	beq.n	8008640 <UART_SetConfig+0x1f8>
 800862a:	2b80      	cmp	r3, #128	@ 0x80
 800862c:	d814      	bhi.n	8008658 <UART_SetConfig+0x210>
 800862e:	2b00      	cmp	r3, #0
 8008630:	d002      	beq.n	8008638 <UART_SetConfig+0x1f0>
 8008632:	2b40      	cmp	r3, #64	@ 0x40
 8008634:	d008      	beq.n	8008648 <UART_SetConfig+0x200>
 8008636:	e00f      	b.n	8008658 <UART_SetConfig+0x210>
 8008638:	2300      	movs	r3, #0
 800863a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800863e:	e082      	b.n	8008746 <UART_SetConfig+0x2fe>
 8008640:	2302      	movs	r3, #2
 8008642:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008646:	e07e      	b.n	8008746 <UART_SetConfig+0x2fe>
 8008648:	2304      	movs	r3, #4
 800864a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800864e:	e07a      	b.n	8008746 <UART_SetConfig+0x2fe>
 8008650:	2308      	movs	r3, #8
 8008652:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008656:	e076      	b.n	8008746 <UART_SetConfig+0x2fe>
 8008658:	2310      	movs	r3, #16
 800865a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800865e:	e072      	b.n	8008746 <UART_SetConfig+0x2fe>
 8008660:	697b      	ldr	r3, [r7, #20]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	4a35      	ldr	r2, [pc, #212]	@ (800873c <UART_SetConfig+0x2f4>)
 8008666:	4293      	cmp	r3, r2
 8008668:	d12a      	bne.n	80086c0 <UART_SetConfig+0x278>
 800866a:	4b30      	ldr	r3, [pc, #192]	@ (800872c <UART_SetConfig+0x2e4>)
 800866c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008670:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008674:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008678:	d01a      	beq.n	80086b0 <UART_SetConfig+0x268>
 800867a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800867e:	d81b      	bhi.n	80086b8 <UART_SetConfig+0x270>
 8008680:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008684:	d00c      	beq.n	80086a0 <UART_SetConfig+0x258>
 8008686:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800868a:	d815      	bhi.n	80086b8 <UART_SetConfig+0x270>
 800868c:	2b00      	cmp	r3, #0
 800868e:	d003      	beq.n	8008698 <UART_SetConfig+0x250>
 8008690:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008694:	d008      	beq.n	80086a8 <UART_SetConfig+0x260>
 8008696:	e00f      	b.n	80086b8 <UART_SetConfig+0x270>
 8008698:	2300      	movs	r3, #0
 800869a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800869e:	e052      	b.n	8008746 <UART_SetConfig+0x2fe>
 80086a0:	2302      	movs	r3, #2
 80086a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80086a6:	e04e      	b.n	8008746 <UART_SetConfig+0x2fe>
 80086a8:	2304      	movs	r3, #4
 80086aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80086ae:	e04a      	b.n	8008746 <UART_SetConfig+0x2fe>
 80086b0:	2308      	movs	r3, #8
 80086b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80086b6:	e046      	b.n	8008746 <UART_SetConfig+0x2fe>
 80086b8:	2310      	movs	r3, #16
 80086ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80086be:	e042      	b.n	8008746 <UART_SetConfig+0x2fe>
 80086c0:	697b      	ldr	r3, [r7, #20]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	4a17      	ldr	r2, [pc, #92]	@ (8008724 <UART_SetConfig+0x2dc>)
 80086c6:	4293      	cmp	r3, r2
 80086c8:	d13a      	bne.n	8008740 <UART_SetConfig+0x2f8>
 80086ca:	4b18      	ldr	r3, [pc, #96]	@ (800872c <UART_SetConfig+0x2e4>)
 80086cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80086d0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80086d4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80086d8:	d01a      	beq.n	8008710 <UART_SetConfig+0x2c8>
 80086da:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80086de:	d81b      	bhi.n	8008718 <UART_SetConfig+0x2d0>
 80086e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80086e4:	d00c      	beq.n	8008700 <UART_SetConfig+0x2b8>
 80086e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80086ea:	d815      	bhi.n	8008718 <UART_SetConfig+0x2d0>
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d003      	beq.n	80086f8 <UART_SetConfig+0x2b0>
 80086f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80086f4:	d008      	beq.n	8008708 <UART_SetConfig+0x2c0>
 80086f6:	e00f      	b.n	8008718 <UART_SetConfig+0x2d0>
 80086f8:	2300      	movs	r3, #0
 80086fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80086fe:	e022      	b.n	8008746 <UART_SetConfig+0x2fe>
 8008700:	2302      	movs	r3, #2
 8008702:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008706:	e01e      	b.n	8008746 <UART_SetConfig+0x2fe>
 8008708:	2304      	movs	r3, #4
 800870a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800870e:	e01a      	b.n	8008746 <UART_SetConfig+0x2fe>
 8008710:	2308      	movs	r3, #8
 8008712:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008716:	e016      	b.n	8008746 <UART_SetConfig+0x2fe>
 8008718:	2310      	movs	r3, #16
 800871a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800871e:	e012      	b.n	8008746 <UART_SetConfig+0x2fe>
 8008720:	cfff69f3 	.word	0xcfff69f3
 8008724:	40008000 	.word	0x40008000
 8008728:	40013800 	.word	0x40013800
 800872c:	40021000 	.word	0x40021000
 8008730:	40004400 	.word	0x40004400
 8008734:	40004800 	.word	0x40004800
 8008738:	40004c00 	.word	0x40004c00
 800873c:	40005000 	.word	0x40005000
 8008740:	2310      	movs	r3, #16
 8008742:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008746:	697b      	ldr	r3, [r7, #20]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	4aae      	ldr	r2, [pc, #696]	@ (8008a04 <UART_SetConfig+0x5bc>)
 800874c:	4293      	cmp	r3, r2
 800874e:	f040 8097 	bne.w	8008880 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008752:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008756:	2b08      	cmp	r3, #8
 8008758:	d823      	bhi.n	80087a2 <UART_SetConfig+0x35a>
 800875a:	a201      	add	r2, pc, #4	@ (adr r2, 8008760 <UART_SetConfig+0x318>)
 800875c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008760:	08008785 	.word	0x08008785
 8008764:	080087a3 	.word	0x080087a3
 8008768:	0800878d 	.word	0x0800878d
 800876c:	080087a3 	.word	0x080087a3
 8008770:	08008793 	.word	0x08008793
 8008774:	080087a3 	.word	0x080087a3
 8008778:	080087a3 	.word	0x080087a3
 800877c:	080087a3 	.word	0x080087a3
 8008780:	0800879b 	.word	0x0800879b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008784:	f7fc ffee 	bl	8005764 <HAL_RCC_GetPCLK1Freq>
 8008788:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800878a:	e010      	b.n	80087ae <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800878c:	4b9e      	ldr	r3, [pc, #632]	@ (8008a08 <UART_SetConfig+0x5c0>)
 800878e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008790:	e00d      	b.n	80087ae <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008792:	f7fc ff4f 	bl	8005634 <HAL_RCC_GetSysClockFreq>
 8008796:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008798:	e009      	b.n	80087ae <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800879a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800879e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80087a0:	e005      	b.n	80087ae <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80087a2:	2300      	movs	r3, #0
 80087a4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80087a6:	2301      	movs	r3, #1
 80087a8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80087ac:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80087ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	f000 8130 	beq.w	8008a16 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80087b6:	697b      	ldr	r3, [r7, #20]
 80087b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087ba:	4a94      	ldr	r2, [pc, #592]	@ (8008a0c <UART_SetConfig+0x5c4>)
 80087bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80087c0:	461a      	mov	r2, r3
 80087c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087c4:	fbb3 f3f2 	udiv	r3, r3, r2
 80087c8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80087ca:	697b      	ldr	r3, [r7, #20]
 80087cc:	685a      	ldr	r2, [r3, #4]
 80087ce:	4613      	mov	r3, r2
 80087d0:	005b      	lsls	r3, r3, #1
 80087d2:	4413      	add	r3, r2
 80087d4:	69ba      	ldr	r2, [r7, #24]
 80087d6:	429a      	cmp	r2, r3
 80087d8:	d305      	bcc.n	80087e6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80087da:	697b      	ldr	r3, [r7, #20]
 80087dc:	685b      	ldr	r3, [r3, #4]
 80087de:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80087e0:	69ba      	ldr	r2, [r7, #24]
 80087e2:	429a      	cmp	r2, r3
 80087e4:	d903      	bls.n	80087ee <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80087e6:	2301      	movs	r3, #1
 80087e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80087ec:	e113      	b.n	8008a16 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80087ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087f0:	2200      	movs	r2, #0
 80087f2:	60bb      	str	r3, [r7, #8]
 80087f4:	60fa      	str	r2, [r7, #12]
 80087f6:	697b      	ldr	r3, [r7, #20]
 80087f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087fa:	4a84      	ldr	r2, [pc, #528]	@ (8008a0c <UART_SetConfig+0x5c4>)
 80087fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008800:	b29b      	uxth	r3, r3
 8008802:	2200      	movs	r2, #0
 8008804:	603b      	str	r3, [r7, #0]
 8008806:	607a      	str	r2, [r7, #4]
 8008808:	e9d7 2300 	ldrd	r2, r3, [r7]
 800880c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008810:	f7f7 fd4e 	bl	80002b0 <__aeabi_uldivmod>
 8008814:	4602      	mov	r2, r0
 8008816:	460b      	mov	r3, r1
 8008818:	4610      	mov	r0, r2
 800881a:	4619      	mov	r1, r3
 800881c:	f04f 0200 	mov.w	r2, #0
 8008820:	f04f 0300 	mov.w	r3, #0
 8008824:	020b      	lsls	r3, r1, #8
 8008826:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800882a:	0202      	lsls	r2, r0, #8
 800882c:	6979      	ldr	r1, [r7, #20]
 800882e:	6849      	ldr	r1, [r1, #4]
 8008830:	0849      	lsrs	r1, r1, #1
 8008832:	2000      	movs	r0, #0
 8008834:	460c      	mov	r4, r1
 8008836:	4605      	mov	r5, r0
 8008838:	eb12 0804 	adds.w	r8, r2, r4
 800883c:	eb43 0905 	adc.w	r9, r3, r5
 8008840:	697b      	ldr	r3, [r7, #20]
 8008842:	685b      	ldr	r3, [r3, #4]
 8008844:	2200      	movs	r2, #0
 8008846:	469a      	mov	sl, r3
 8008848:	4693      	mov	fp, r2
 800884a:	4652      	mov	r2, sl
 800884c:	465b      	mov	r3, fp
 800884e:	4640      	mov	r0, r8
 8008850:	4649      	mov	r1, r9
 8008852:	f7f7 fd2d 	bl	80002b0 <__aeabi_uldivmod>
 8008856:	4602      	mov	r2, r0
 8008858:	460b      	mov	r3, r1
 800885a:	4613      	mov	r3, r2
 800885c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800885e:	6a3b      	ldr	r3, [r7, #32]
 8008860:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008864:	d308      	bcc.n	8008878 <UART_SetConfig+0x430>
 8008866:	6a3b      	ldr	r3, [r7, #32]
 8008868:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800886c:	d204      	bcs.n	8008878 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800886e:	697b      	ldr	r3, [r7, #20]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	6a3a      	ldr	r2, [r7, #32]
 8008874:	60da      	str	r2, [r3, #12]
 8008876:	e0ce      	b.n	8008a16 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8008878:	2301      	movs	r3, #1
 800887a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800887e:	e0ca      	b.n	8008a16 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008880:	697b      	ldr	r3, [r7, #20]
 8008882:	69db      	ldr	r3, [r3, #28]
 8008884:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008888:	d166      	bne.n	8008958 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800888a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800888e:	2b08      	cmp	r3, #8
 8008890:	d827      	bhi.n	80088e2 <UART_SetConfig+0x49a>
 8008892:	a201      	add	r2, pc, #4	@ (adr r2, 8008898 <UART_SetConfig+0x450>)
 8008894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008898:	080088bd 	.word	0x080088bd
 800889c:	080088c5 	.word	0x080088c5
 80088a0:	080088cd 	.word	0x080088cd
 80088a4:	080088e3 	.word	0x080088e3
 80088a8:	080088d3 	.word	0x080088d3
 80088ac:	080088e3 	.word	0x080088e3
 80088b0:	080088e3 	.word	0x080088e3
 80088b4:	080088e3 	.word	0x080088e3
 80088b8:	080088db 	.word	0x080088db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80088bc:	f7fc ff52 	bl	8005764 <HAL_RCC_GetPCLK1Freq>
 80088c0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80088c2:	e014      	b.n	80088ee <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80088c4:	f7fc ff64 	bl	8005790 <HAL_RCC_GetPCLK2Freq>
 80088c8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80088ca:	e010      	b.n	80088ee <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80088cc:	4b4e      	ldr	r3, [pc, #312]	@ (8008a08 <UART_SetConfig+0x5c0>)
 80088ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80088d0:	e00d      	b.n	80088ee <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80088d2:	f7fc feaf 	bl	8005634 <HAL_RCC_GetSysClockFreq>
 80088d6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80088d8:	e009      	b.n	80088ee <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80088da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80088de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80088e0:	e005      	b.n	80088ee <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80088e2:	2300      	movs	r3, #0
 80088e4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80088e6:	2301      	movs	r3, #1
 80088e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80088ec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80088ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	f000 8090 	beq.w	8008a16 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80088f6:	697b      	ldr	r3, [r7, #20]
 80088f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088fa:	4a44      	ldr	r2, [pc, #272]	@ (8008a0c <UART_SetConfig+0x5c4>)
 80088fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008900:	461a      	mov	r2, r3
 8008902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008904:	fbb3 f3f2 	udiv	r3, r3, r2
 8008908:	005a      	lsls	r2, r3, #1
 800890a:	697b      	ldr	r3, [r7, #20]
 800890c:	685b      	ldr	r3, [r3, #4]
 800890e:	085b      	lsrs	r3, r3, #1
 8008910:	441a      	add	r2, r3
 8008912:	697b      	ldr	r3, [r7, #20]
 8008914:	685b      	ldr	r3, [r3, #4]
 8008916:	fbb2 f3f3 	udiv	r3, r2, r3
 800891a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800891c:	6a3b      	ldr	r3, [r7, #32]
 800891e:	2b0f      	cmp	r3, #15
 8008920:	d916      	bls.n	8008950 <UART_SetConfig+0x508>
 8008922:	6a3b      	ldr	r3, [r7, #32]
 8008924:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008928:	d212      	bcs.n	8008950 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800892a:	6a3b      	ldr	r3, [r7, #32]
 800892c:	b29b      	uxth	r3, r3
 800892e:	f023 030f 	bic.w	r3, r3, #15
 8008932:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008934:	6a3b      	ldr	r3, [r7, #32]
 8008936:	085b      	lsrs	r3, r3, #1
 8008938:	b29b      	uxth	r3, r3
 800893a:	f003 0307 	and.w	r3, r3, #7
 800893e:	b29a      	uxth	r2, r3
 8008940:	8bfb      	ldrh	r3, [r7, #30]
 8008942:	4313      	orrs	r3, r2
 8008944:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008946:	697b      	ldr	r3, [r7, #20]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	8bfa      	ldrh	r2, [r7, #30]
 800894c:	60da      	str	r2, [r3, #12]
 800894e:	e062      	b.n	8008a16 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8008950:	2301      	movs	r3, #1
 8008952:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008956:	e05e      	b.n	8008a16 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008958:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800895c:	2b08      	cmp	r3, #8
 800895e:	d828      	bhi.n	80089b2 <UART_SetConfig+0x56a>
 8008960:	a201      	add	r2, pc, #4	@ (adr r2, 8008968 <UART_SetConfig+0x520>)
 8008962:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008966:	bf00      	nop
 8008968:	0800898d 	.word	0x0800898d
 800896c:	08008995 	.word	0x08008995
 8008970:	0800899d 	.word	0x0800899d
 8008974:	080089b3 	.word	0x080089b3
 8008978:	080089a3 	.word	0x080089a3
 800897c:	080089b3 	.word	0x080089b3
 8008980:	080089b3 	.word	0x080089b3
 8008984:	080089b3 	.word	0x080089b3
 8008988:	080089ab 	.word	0x080089ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800898c:	f7fc feea 	bl	8005764 <HAL_RCC_GetPCLK1Freq>
 8008990:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008992:	e014      	b.n	80089be <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008994:	f7fc fefc 	bl	8005790 <HAL_RCC_GetPCLK2Freq>
 8008998:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800899a:	e010      	b.n	80089be <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800899c:	4b1a      	ldr	r3, [pc, #104]	@ (8008a08 <UART_SetConfig+0x5c0>)
 800899e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80089a0:	e00d      	b.n	80089be <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80089a2:	f7fc fe47 	bl	8005634 <HAL_RCC_GetSysClockFreq>
 80089a6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80089a8:	e009      	b.n	80089be <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80089aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80089ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80089b0:	e005      	b.n	80089be <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80089b2:	2300      	movs	r3, #0
 80089b4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80089b6:	2301      	movs	r3, #1
 80089b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80089bc:	bf00      	nop
    }

    if (pclk != 0U)
 80089be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d028      	beq.n	8008a16 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80089c4:	697b      	ldr	r3, [r7, #20]
 80089c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089c8:	4a10      	ldr	r2, [pc, #64]	@ (8008a0c <UART_SetConfig+0x5c4>)
 80089ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80089ce:	461a      	mov	r2, r3
 80089d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089d2:	fbb3 f2f2 	udiv	r2, r3, r2
 80089d6:	697b      	ldr	r3, [r7, #20]
 80089d8:	685b      	ldr	r3, [r3, #4]
 80089da:	085b      	lsrs	r3, r3, #1
 80089dc:	441a      	add	r2, r3
 80089de:	697b      	ldr	r3, [r7, #20]
 80089e0:	685b      	ldr	r3, [r3, #4]
 80089e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80089e6:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80089e8:	6a3b      	ldr	r3, [r7, #32]
 80089ea:	2b0f      	cmp	r3, #15
 80089ec:	d910      	bls.n	8008a10 <UART_SetConfig+0x5c8>
 80089ee:	6a3b      	ldr	r3, [r7, #32]
 80089f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80089f4:	d20c      	bcs.n	8008a10 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80089f6:	6a3b      	ldr	r3, [r7, #32]
 80089f8:	b29a      	uxth	r2, r3
 80089fa:	697b      	ldr	r3, [r7, #20]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	60da      	str	r2, [r3, #12]
 8008a00:	e009      	b.n	8008a16 <UART_SetConfig+0x5ce>
 8008a02:	bf00      	nop
 8008a04:	40008000 	.word	0x40008000
 8008a08:	00f42400 	.word	0x00f42400
 8008a0c:	0800a7dc 	.word	0x0800a7dc
      }
      else
      {
        ret = HAL_ERROR;
 8008a10:	2301      	movs	r3, #1
 8008a12:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008a16:	697b      	ldr	r3, [r7, #20]
 8008a18:	2201      	movs	r2, #1
 8008a1a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008a1e:	697b      	ldr	r3, [r7, #20]
 8008a20:	2201      	movs	r2, #1
 8008a22:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008a26:	697b      	ldr	r3, [r7, #20]
 8008a28:	2200      	movs	r2, #0
 8008a2a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008a2c:	697b      	ldr	r3, [r7, #20]
 8008a2e:	2200      	movs	r2, #0
 8008a30:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008a32:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008a36:	4618      	mov	r0, r3
 8008a38:	3730      	adds	r7, #48	@ 0x30
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008a40 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008a40:	b480      	push	{r7}
 8008a42:	b083      	sub	sp, #12
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a4c:	f003 0308 	and.w	r3, r3, #8
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d00a      	beq.n	8008a6a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	685b      	ldr	r3, [r3, #4]
 8008a5a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	430a      	orrs	r2, r1
 8008a68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a6e:	f003 0301 	and.w	r3, r3, #1
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d00a      	beq.n	8008a8c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	685b      	ldr	r3, [r3, #4]
 8008a7c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	430a      	orrs	r2, r1
 8008a8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a90:	f003 0302 	and.w	r3, r3, #2
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d00a      	beq.n	8008aae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	685b      	ldr	r3, [r3, #4]
 8008a9e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	430a      	orrs	r2, r1
 8008aac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ab2:	f003 0304 	and.w	r3, r3, #4
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d00a      	beq.n	8008ad0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	685b      	ldr	r3, [r3, #4]
 8008ac0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	430a      	orrs	r2, r1
 8008ace:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ad4:	f003 0310 	and.w	r3, r3, #16
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d00a      	beq.n	8008af2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	689b      	ldr	r3, [r3, #8]
 8008ae2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	430a      	orrs	r2, r1
 8008af0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008af6:	f003 0320 	and.w	r3, r3, #32
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d00a      	beq.n	8008b14 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	689b      	ldr	r3, [r3, #8]
 8008b04:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	430a      	orrs	r2, r1
 8008b12:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d01a      	beq.n	8008b56 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	685b      	ldr	r3, [r3, #4]
 8008b26:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	430a      	orrs	r2, r1
 8008b34:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b3a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008b3e:	d10a      	bne.n	8008b56 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	685b      	ldr	r3, [r3, #4]
 8008b46:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	430a      	orrs	r2, r1
 8008b54:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d00a      	beq.n	8008b78 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	685b      	ldr	r3, [r3, #4]
 8008b68:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	430a      	orrs	r2, r1
 8008b76:	605a      	str	r2, [r3, #4]
  }
}
 8008b78:	bf00      	nop
 8008b7a:	370c      	adds	r7, #12
 8008b7c:	46bd      	mov	sp, r7
 8008b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b82:	4770      	bx	lr

08008b84 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b098      	sub	sp, #96	@ 0x60
 8008b88:	af02      	add	r7, sp, #8
 8008b8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	2200      	movs	r2, #0
 8008b90:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008b94:	f7fa f86e 	bl	8002c74 <HAL_GetTick>
 8008b98:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	f003 0308 	and.w	r3, r3, #8
 8008ba4:	2b08      	cmp	r3, #8
 8008ba6:	d12f      	bne.n	8008c08 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008ba8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008bac:	9300      	str	r3, [sp, #0]
 8008bae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008bb0:	2200      	movs	r2, #0
 8008bb2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008bb6:	6878      	ldr	r0, [r7, #4]
 8008bb8:	f000 f88e 	bl	8008cd8 <UART_WaitOnFlagUntilTimeout>
 8008bbc:	4603      	mov	r3, r0
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d022      	beq.n	8008c08 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bca:	e853 3f00 	ldrex	r3, [r3]
 8008bce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008bd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008bd2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008bd6:	653b      	str	r3, [r7, #80]	@ 0x50
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	461a      	mov	r2, r3
 8008bde:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008be0:	647b      	str	r3, [r7, #68]	@ 0x44
 8008be2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008be4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008be6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008be8:	e841 2300 	strex	r3, r2, [r1]
 8008bec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008bee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d1e6      	bne.n	8008bc2 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2220      	movs	r2, #32
 8008bf8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2200      	movs	r2, #0
 8008c00:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008c04:	2303      	movs	r3, #3
 8008c06:	e063      	b.n	8008cd0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	f003 0304 	and.w	r3, r3, #4
 8008c12:	2b04      	cmp	r3, #4
 8008c14:	d149      	bne.n	8008caa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008c16:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008c1a:	9300      	str	r3, [sp, #0]
 8008c1c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c1e:	2200      	movs	r2, #0
 8008c20:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008c24:	6878      	ldr	r0, [r7, #4]
 8008c26:	f000 f857 	bl	8008cd8 <UART_WaitOnFlagUntilTimeout>
 8008c2a:	4603      	mov	r3, r0
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d03c      	beq.n	8008caa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c38:	e853 3f00 	ldrex	r3, [r3]
 8008c3c:	623b      	str	r3, [r7, #32]
   return(result);
 8008c3e:	6a3b      	ldr	r3, [r7, #32]
 8008c40:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008c44:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	461a      	mov	r2, r3
 8008c4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c4e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008c50:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c52:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008c54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c56:	e841 2300 	strex	r3, r2, [r1]
 8008c5a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008c5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d1e6      	bne.n	8008c30 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	3308      	adds	r3, #8
 8008c68:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c6a:	693b      	ldr	r3, [r7, #16]
 8008c6c:	e853 3f00 	ldrex	r3, [r3]
 8008c70:	60fb      	str	r3, [r7, #12]
   return(result);
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	f023 0301 	bic.w	r3, r3, #1
 8008c78:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	3308      	adds	r3, #8
 8008c80:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008c82:	61fa      	str	r2, [r7, #28]
 8008c84:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c86:	69b9      	ldr	r1, [r7, #24]
 8008c88:	69fa      	ldr	r2, [r7, #28]
 8008c8a:	e841 2300 	strex	r3, r2, [r1]
 8008c8e:	617b      	str	r3, [r7, #20]
   return(result);
 8008c90:	697b      	ldr	r3, [r7, #20]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d1e5      	bne.n	8008c62 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	2220      	movs	r2, #32
 8008c9a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	2200      	movs	r2, #0
 8008ca2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008ca6:	2303      	movs	r3, #3
 8008ca8:	e012      	b.n	8008cd0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	2220      	movs	r2, #32
 8008cae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	2220      	movs	r2, #32
 8008cb6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	2200      	movs	r2, #0
 8008cca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008cce:	2300      	movs	r3, #0
}
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	3758      	adds	r7, #88	@ 0x58
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	bd80      	pop	{r7, pc}

08008cd8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	b084      	sub	sp, #16
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	60f8      	str	r0, [r7, #12]
 8008ce0:	60b9      	str	r1, [r7, #8]
 8008ce2:	603b      	str	r3, [r7, #0]
 8008ce4:	4613      	mov	r3, r2
 8008ce6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ce8:	e04f      	b.n	8008d8a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008cea:	69bb      	ldr	r3, [r7, #24]
 8008cec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cf0:	d04b      	beq.n	8008d8a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008cf2:	f7f9 ffbf 	bl	8002c74 <HAL_GetTick>
 8008cf6:	4602      	mov	r2, r0
 8008cf8:	683b      	ldr	r3, [r7, #0]
 8008cfa:	1ad3      	subs	r3, r2, r3
 8008cfc:	69ba      	ldr	r2, [r7, #24]
 8008cfe:	429a      	cmp	r2, r3
 8008d00:	d302      	bcc.n	8008d08 <UART_WaitOnFlagUntilTimeout+0x30>
 8008d02:	69bb      	ldr	r3, [r7, #24]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d101      	bne.n	8008d0c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008d08:	2303      	movs	r3, #3
 8008d0a:	e04e      	b.n	8008daa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	f003 0304 	and.w	r3, r3, #4
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d037      	beq.n	8008d8a <UART_WaitOnFlagUntilTimeout+0xb2>
 8008d1a:	68bb      	ldr	r3, [r7, #8]
 8008d1c:	2b80      	cmp	r3, #128	@ 0x80
 8008d1e:	d034      	beq.n	8008d8a <UART_WaitOnFlagUntilTimeout+0xb2>
 8008d20:	68bb      	ldr	r3, [r7, #8]
 8008d22:	2b40      	cmp	r3, #64	@ 0x40
 8008d24:	d031      	beq.n	8008d8a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	69db      	ldr	r3, [r3, #28]
 8008d2c:	f003 0308 	and.w	r3, r3, #8
 8008d30:	2b08      	cmp	r3, #8
 8008d32:	d110      	bne.n	8008d56 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	2208      	movs	r2, #8
 8008d3a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008d3c:	68f8      	ldr	r0, [r7, #12]
 8008d3e:	f000 f838 	bl	8008db2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	2208      	movs	r2, #8
 8008d46:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008d52:	2301      	movs	r3, #1
 8008d54:	e029      	b.n	8008daa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	69db      	ldr	r3, [r3, #28]
 8008d5c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008d60:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008d64:	d111      	bne.n	8008d8a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008d6e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008d70:	68f8      	ldr	r0, [r7, #12]
 8008d72:	f000 f81e 	bl	8008db2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	2220      	movs	r2, #32
 8008d7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	2200      	movs	r2, #0
 8008d82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008d86:	2303      	movs	r3, #3
 8008d88:	e00f      	b.n	8008daa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	69da      	ldr	r2, [r3, #28]
 8008d90:	68bb      	ldr	r3, [r7, #8]
 8008d92:	4013      	ands	r3, r2
 8008d94:	68ba      	ldr	r2, [r7, #8]
 8008d96:	429a      	cmp	r2, r3
 8008d98:	bf0c      	ite	eq
 8008d9a:	2301      	moveq	r3, #1
 8008d9c:	2300      	movne	r3, #0
 8008d9e:	b2db      	uxtb	r3, r3
 8008da0:	461a      	mov	r2, r3
 8008da2:	79fb      	ldrb	r3, [r7, #7]
 8008da4:	429a      	cmp	r2, r3
 8008da6:	d0a0      	beq.n	8008cea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008da8:	2300      	movs	r3, #0
}
 8008daa:	4618      	mov	r0, r3
 8008dac:	3710      	adds	r7, #16
 8008dae:	46bd      	mov	sp, r7
 8008db0:	bd80      	pop	{r7, pc}

08008db2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008db2:	b480      	push	{r7}
 8008db4:	b095      	sub	sp, #84	@ 0x54
 8008db6:	af00      	add	r7, sp, #0
 8008db8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008dc2:	e853 3f00 	ldrex	r3, [r3]
 8008dc6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008dc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dca:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008dce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	461a      	mov	r2, r3
 8008dd6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008dd8:	643b      	str	r3, [r7, #64]	@ 0x40
 8008dda:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ddc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008dde:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008de0:	e841 2300 	strex	r3, r2, [r1]
 8008de4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008de6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d1e6      	bne.n	8008dba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	3308      	adds	r3, #8
 8008df2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008df4:	6a3b      	ldr	r3, [r7, #32]
 8008df6:	e853 3f00 	ldrex	r3, [r3]
 8008dfa:	61fb      	str	r3, [r7, #28]
   return(result);
 8008dfc:	69fb      	ldr	r3, [r7, #28]
 8008dfe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008e02:	f023 0301 	bic.w	r3, r3, #1
 8008e06:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	3308      	adds	r3, #8
 8008e0e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008e10:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008e12:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e14:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008e16:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008e18:	e841 2300 	strex	r3, r2, [r1]
 8008e1c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d1e3      	bne.n	8008dec <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008e28:	2b01      	cmp	r3, #1
 8008e2a:	d118      	bne.n	8008e5e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	e853 3f00 	ldrex	r3, [r3]
 8008e38:	60bb      	str	r3, [r7, #8]
   return(result);
 8008e3a:	68bb      	ldr	r3, [r7, #8]
 8008e3c:	f023 0310 	bic.w	r3, r3, #16
 8008e40:	647b      	str	r3, [r7, #68]	@ 0x44
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	461a      	mov	r2, r3
 8008e48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008e4a:	61bb      	str	r3, [r7, #24]
 8008e4c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e4e:	6979      	ldr	r1, [r7, #20]
 8008e50:	69ba      	ldr	r2, [r7, #24]
 8008e52:	e841 2300 	strex	r3, r2, [r1]
 8008e56:	613b      	str	r3, [r7, #16]
   return(result);
 8008e58:	693b      	ldr	r3, [r7, #16]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d1e6      	bne.n	8008e2c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	2220      	movs	r2, #32
 8008e62:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	2200      	movs	r2, #0
 8008e6a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	2200      	movs	r2, #0
 8008e70:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008e72:	bf00      	nop
 8008e74:	3754      	adds	r7, #84	@ 0x54
 8008e76:	46bd      	mov	sp, r7
 8008e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7c:	4770      	bx	lr

08008e7e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008e7e:	b480      	push	{r7}
 8008e80:	b085      	sub	sp, #20
 8008e82:	af00      	add	r7, sp, #0
 8008e84:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008e8c:	2b01      	cmp	r3, #1
 8008e8e:	d101      	bne.n	8008e94 <HAL_UARTEx_DisableFifoMode+0x16>
 8008e90:	2302      	movs	r3, #2
 8008e92:	e027      	b.n	8008ee4 <HAL_UARTEx_DisableFifoMode+0x66>
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2201      	movs	r2, #1
 8008e98:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	2224      	movs	r2, #36	@ 0x24
 8008ea0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	681a      	ldr	r2, [r3, #0]
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	f022 0201 	bic.w	r2, r2, #1
 8008eba:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008ec2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	68fa      	ldr	r2, [r7, #12]
 8008ed0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	2220      	movs	r2, #32
 8008ed6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	2200      	movs	r2, #0
 8008ede:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008ee2:	2300      	movs	r3, #0
}
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	3714      	adds	r7, #20
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eee:	4770      	bx	lr

08008ef0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008ef0:	b580      	push	{r7, lr}
 8008ef2:	b084      	sub	sp, #16
 8008ef4:	af00      	add	r7, sp, #0
 8008ef6:	6078      	str	r0, [r7, #4]
 8008ef8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008f00:	2b01      	cmp	r3, #1
 8008f02:	d101      	bne.n	8008f08 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008f04:	2302      	movs	r3, #2
 8008f06:	e02d      	b.n	8008f64 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	2201      	movs	r2, #1
 8008f0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	2224      	movs	r2, #36	@ 0x24
 8008f14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	681a      	ldr	r2, [r3, #0]
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	f022 0201 	bic.w	r2, r2, #1
 8008f2e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	689b      	ldr	r3, [r3, #8]
 8008f36:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	683a      	ldr	r2, [r7, #0]
 8008f40:	430a      	orrs	r2, r1
 8008f42:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008f44:	6878      	ldr	r0, [r7, #4]
 8008f46:	f000 f84f 	bl	8008fe8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	68fa      	ldr	r2, [r7, #12]
 8008f50:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	2220      	movs	r2, #32
 8008f56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	2200      	movs	r2, #0
 8008f5e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008f62:	2300      	movs	r3, #0
}
 8008f64:	4618      	mov	r0, r3
 8008f66:	3710      	adds	r7, #16
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	bd80      	pop	{r7, pc}

08008f6c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008f6c:	b580      	push	{r7, lr}
 8008f6e:	b084      	sub	sp, #16
 8008f70:	af00      	add	r7, sp, #0
 8008f72:	6078      	str	r0, [r7, #4]
 8008f74:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008f7c:	2b01      	cmp	r3, #1
 8008f7e:	d101      	bne.n	8008f84 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008f80:	2302      	movs	r3, #2
 8008f82:	e02d      	b.n	8008fe0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	2201      	movs	r2, #1
 8008f88:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2224      	movs	r2, #36	@ 0x24
 8008f90:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	681a      	ldr	r2, [r3, #0]
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	f022 0201 	bic.w	r2, r2, #1
 8008faa:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	689b      	ldr	r3, [r3, #8]
 8008fb2:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	683a      	ldr	r2, [r7, #0]
 8008fbc:	430a      	orrs	r2, r1
 8008fbe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008fc0:	6878      	ldr	r0, [r7, #4]
 8008fc2:	f000 f811 	bl	8008fe8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	68fa      	ldr	r2, [r7, #12]
 8008fcc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	2220      	movs	r2, #32
 8008fd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	2200      	movs	r2, #0
 8008fda:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008fde:	2300      	movs	r3, #0
}
 8008fe0:	4618      	mov	r0, r3
 8008fe2:	3710      	adds	r7, #16
 8008fe4:	46bd      	mov	sp, r7
 8008fe6:	bd80      	pop	{r7, pc}

08008fe8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008fe8:	b480      	push	{r7}
 8008fea:	b085      	sub	sp, #20
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d108      	bne.n	800900a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2201      	movs	r2, #1
 8008ffc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	2201      	movs	r2, #1
 8009004:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009008:	e031      	b.n	800906e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800900a:	2308      	movs	r3, #8
 800900c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800900e:	2308      	movs	r3, #8
 8009010:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	689b      	ldr	r3, [r3, #8]
 8009018:	0e5b      	lsrs	r3, r3, #25
 800901a:	b2db      	uxtb	r3, r3
 800901c:	f003 0307 	and.w	r3, r3, #7
 8009020:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	689b      	ldr	r3, [r3, #8]
 8009028:	0f5b      	lsrs	r3, r3, #29
 800902a:	b2db      	uxtb	r3, r3
 800902c:	f003 0307 	and.w	r3, r3, #7
 8009030:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009032:	7bbb      	ldrb	r3, [r7, #14]
 8009034:	7b3a      	ldrb	r2, [r7, #12]
 8009036:	4911      	ldr	r1, [pc, #68]	@ (800907c <UARTEx_SetNbDataToProcess+0x94>)
 8009038:	5c8a      	ldrb	r2, [r1, r2]
 800903a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800903e:	7b3a      	ldrb	r2, [r7, #12]
 8009040:	490f      	ldr	r1, [pc, #60]	@ (8009080 <UARTEx_SetNbDataToProcess+0x98>)
 8009042:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009044:	fb93 f3f2 	sdiv	r3, r3, r2
 8009048:	b29a      	uxth	r2, r3
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009050:	7bfb      	ldrb	r3, [r7, #15]
 8009052:	7b7a      	ldrb	r2, [r7, #13]
 8009054:	4909      	ldr	r1, [pc, #36]	@ (800907c <UARTEx_SetNbDataToProcess+0x94>)
 8009056:	5c8a      	ldrb	r2, [r1, r2]
 8009058:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800905c:	7b7a      	ldrb	r2, [r7, #13]
 800905e:	4908      	ldr	r1, [pc, #32]	@ (8009080 <UARTEx_SetNbDataToProcess+0x98>)
 8009060:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009062:	fb93 f3f2 	sdiv	r3, r3, r2
 8009066:	b29a      	uxth	r2, r3
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800906e:	bf00      	nop
 8009070:	3714      	adds	r7, #20
 8009072:	46bd      	mov	sp, r7
 8009074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009078:	4770      	bx	lr
 800907a:	bf00      	nop
 800907c:	0800a7f4 	.word	0x0800a7f4
 8009080:	0800a7fc 	.word	0x0800a7fc

08009084 <std>:
 8009084:	2300      	movs	r3, #0
 8009086:	b510      	push	{r4, lr}
 8009088:	4604      	mov	r4, r0
 800908a:	e9c0 3300 	strd	r3, r3, [r0]
 800908e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009092:	6083      	str	r3, [r0, #8]
 8009094:	8181      	strh	r1, [r0, #12]
 8009096:	6643      	str	r3, [r0, #100]	@ 0x64
 8009098:	81c2      	strh	r2, [r0, #14]
 800909a:	6183      	str	r3, [r0, #24]
 800909c:	4619      	mov	r1, r3
 800909e:	2208      	movs	r2, #8
 80090a0:	305c      	adds	r0, #92	@ 0x5c
 80090a2:	f000 f916 	bl	80092d2 <memset>
 80090a6:	4b0d      	ldr	r3, [pc, #52]	@ (80090dc <std+0x58>)
 80090a8:	6263      	str	r3, [r4, #36]	@ 0x24
 80090aa:	4b0d      	ldr	r3, [pc, #52]	@ (80090e0 <std+0x5c>)
 80090ac:	62a3      	str	r3, [r4, #40]	@ 0x28
 80090ae:	4b0d      	ldr	r3, [pc, #52]	@ (80090e4 <std+0x60>)
 80090b0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80090b2:	4b0d      	ldr	r3, [pc, #52]	@ (80090e8 <std+0x64>)
 80090b4:	6323      	str	r3, [r4, #48]	@ 0x30
 80090b6:	4b0d      	ldr	r3, [pc, #52]	@ (80090ec <std+0x68>)
 80090b8:	6224      	str	r4, [r4, #32]
 80090ba:	429c      	cmp	r4, r3
 80090bc:	d006      	beq.n	80090cc <std+0x48>
 80090be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80090c2:	4294      	cmp	r4, r2
 80090c4:	d002      	beq.n	80090cc <std+0x48>
 80090c6:	33d0      	adds	r3, #208	@ 0xd0
 80090c8:	429c      	cmp	r4, r3
 80090ca:	d105      	bne.n	80090d8 <std+0x54>
 80090cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80090d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80090d4:	f000 b9fa 	b.w	80094cc <__retarget_lock_init_recursive>
 80090d8:	bd10      	pop	{r4, pc}
 80090da:	bf00      	nop
 80090dc:	0800924d 	.word	0x0800924d
 80090e0:	0800926f 	.word	0x0800926f
 80090e4:	080092a7 	.word	0x080092a7
 80090e8:	080092cb 	.word	0x080092cb
 80090ec:	20000ccc 	.word	0x20000ccc

080090f0 <stdio_exit_handler>:
 80090f0:	4a02      	ldr	r2, [pc, #8]	@ (80090fc <stdio_exit_handler+0xc>)
 80090f2:	4903      	ldr	r1, [pc, #12]	@ (8009100 <stdio_exit_handler+0x10>)
 80090f4:	4803      	ldr	r0, [pc, #12]	@ (8009104 <stdio_exit_handler+0x14>)
 80090f6:	f000 b869 	b.w	80091cc <_fwalk_sglue>
 80090fa:	bf00      	nop
 80090fc:	20000024 	.word	0x20000024
 8009100:	08009dfd 	.word	0x08009dfd
 8009104:	20000034 	.word	0x20000034

08009108 <cleanup_stdio>:
 8009108:	6841      	ldr	r1, [r0, #4]
 800910a:	4b0c      	ldr	r3, [pc, #48]	@ (800913c <cleanup_stdio+0x34>)
 800910c:	4299      	cmp	r1, r3
 800910e:	b510      	push	{r4, lr}
 8009110:	4604      	mov	r4, r0
 8009112:	d001      	beq.n	8009118 <cleanup_stdio+0x10>
 8009114:	f000 fe72 	bl	8009dfc <_fflush_r>
 8009118:	68a1      	ldr	r1, [r4, #8]
 800911a:	4b09      	ldr	r3, [pc, #36]	@ (8009140 <cleanup_stdio+0x38>)
 800911c:	4299      	cmp	r1, r3
 800911e:	d002      	beq.n	8009126 <cleanup_stdio+0x1e>
 8009120:	4620      	mov	r0, r4
 8009122:	f000 fe6b 	bl	8009dfc <_fflush_r>
 8009126:	68e1      	ldr	r1, [r4, #12]
 8009128:	4b06      	ldr	r3, [pc, #24]	@ (8009144 <cleanup_stdio+0x3c>)
 800912a:	4299      	cmp	r1, r3
 800912c:	d004      	beq.n	8009138 <cleanup_stdio+0x30>
 800912e:	4620      	mov	r0, r4
 8009130:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009134:	f000 be62 	b.w	8009dfc <_fflush_r>
 8009138:	bd10      	pop	{r4, pc}
 800913a:	bf00      	nop
 800913c:	20000ccc 	.word	0x20000ccc
 8009140:	20000d34 	.word	0x20000d34
 8009144:	20000d9c 	.word	0x20000d9c

08009148 <global_stdio_init.part.0>:
 8009148:	b510      	push	{r4, lr}
 800914a:	4b0b      	ldr	r3, [pc, #44]	@ (8009178 <global_stdio_init.part.0+0x30>)
 800914c:	4c0b      	ldr	r4, [pc, #44]	@ (800917c <global_stdio_init.part.0+0x34>)
 800914e:	4a0c      	ldr	r2, [pc, #48]	@ (8009180 <global_stdio_init.part.0+0x38>)
 8009150:	601a      	str	r2, [r3, #0]
 8009152:	4620      	mov	r0, r4
 8009154:	2200      	movs	r2, #0
 8009156:	2104      	movs	r1, #4
 8009158:	f7ff ff94 	bl	8009084 <std>
 800915c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009160:	2201      	movs	r2, #1
 8009162:	2109      	movs	r1, #9
 8009164:	f7ff ff8e 	bl	8009084 <std>
 8009168:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800916c:	2202      	movs	r2, #2
 800916e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009172:	2112      	movs	r1, #18
 8009174:	f7ff bf86 	b.w	8009084 <std>
 8009178:	20000e04 	.word	0x20000e04
 800917c:	20000ccc 	.word	0x20000ccc
 8009180:	080090f1 	.word	0x080090f1

08009184 <__sfp_lock_acquire>:
 8009184:	4801      	ldr	r0, [pc, #4]	@ (800918c <__sfp_lock_acquire+0x8>)
 8009186:	f000 b9a2 	b.w	80094ce <__retarget_lock_acquire_recursive>
 800918a:	bf00      	nop
 800918c:	20000e0d 	.word	0x20000e0d

08009190 <__sfp_lock_release>:
 8009190:	4801      	ldr	r0, [pc, #4]	@ (8009198 <__sfp_lock_release+0x8>)
 8009192:	f000 b99d 	b.w	80094d0 <__retarget_lock_release_recursive>
 8009196:	bf00      	nop
 8009198:	20000e0d 	.word	0x20000e0d

0800919c <__sinit>:
 800919c:	b510      	push	{r4, lr}
 800919e:	4604      	mov	r4, r0
 80091a0:	f7ff fff0 	bl	8009184 <__sfp_lock_acquire>
 80091a4:	6a23      	ldr	r3, [r4, #32]
 80091a6:	b11b      	cbz	r3, 80091b0 <__sinit+0x14>
 80091a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80091ac:	f7ff bff0 	b.w	8009190 <__sfp_lock_release>
 80091b0:	4b04      	ldr	r3, [pc, #16]	@ (80091c4 <__sinit+0x28>)
 80091b2:	6223      	str	r3, [r4, #32]
 80091b4:	4b04      	ldr	r3, [pc, #16]	@ (80091c8 <__sinit+0x2c>)
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d1f5      	bne.n	80091a8 <__sinit+0xc>
 80091bc:	f7ff ffc4 	bl	8009148 <global_stdio_init.part.0>
 80091c0:	e7f2      	b.n	80091a8 <__sinit+0xc>
 80091c2:	bf00      	nop
 80091c4:	08009109 	.word	0x08009109
 80091c8:	20000e04 	.word	0x20000e04

080091cc <_fwalk_sglue>:
 80091cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091d0:	4607      	mov	r7, r0
 80091d2:	4688      	mov	r8, r1
 80091d4:	4614      	mov	r4, r2
 80091d6:	2600      	movs	r6, #0
 80091d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80091dc:	f1b9 0901 	subs.w	r9, r9, #1
 80091e0:	d505      	bpl.n	80091ee <_fwalk_sglue+0x22>
 80091e2:	6824      	ldr	r4, [r4, #0]
 80091e4:	2c00      	cmp	r4, #0
 80091e6:	d1f7      	bne.n	80091d8 <_fwalk_sglue+0xc>
 80091e8:	4630      	mov	r0, r6
 80091ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80091ee:	89ab      	ldrh	r3, [r5, #12]
 80091f0:	2b01      	cmp	r3, #1
 80091f2:	d907      	bls.n	8009204 <_fwalk_sglue+0x38>
 80091f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80091f8:	3301      	adds	r3, #1
 80091fa:	d003      	beq.n	8009204 <_fwalk_sglue+0x38>
 80091fc:	4629      	mov	r1, r5
 80091fe:	4638      	mov	r0, r7
 8009200:	47c0      	blx	r8
 8009202:	4306      	orrs	r6, r0
 8009204:	3568      	adds	r5, #104	@ 0x68
 8009206:	e7e9      	b.n	80091dc <_fwalk_sglue+0x10>

08009208 <siprintf>:
 8009208:	b40e      	push	{r1, r2, r3}
 800920a:	b510      	push	{r4, lr}
 800920c:	b09d      	sub	sp, #116	@ 0x74
 800920e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009210:	9002      	str	r0, [sp, #8]
 8009212:	9006      	str	r0, [sp, #24]
 8009214:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009218:	480a      	ldr	r0, [pc, #40]	@ (8009244 <siprintf+0x3c>)
 800921a:	9107      	str	r1, [sp, #28]
 800921c:	9104      	str	r1, [sp, #16]
 800921e:	490a      	ldr	r1, [pc, #40]	@ (8009248 <siprintf+0x40>)
 8009220:	f853 2b04 	ldr.w	r2, [r3], #4
 8009224:	9105      	str	r1, [sp, #20]
 8009226:	2400      	movs	r4, #0
 8009228:	a902      	add	r1, sp, #8
 800922a:	6800      	ldr	r0, [r0, #0]
 800922c:	9301      	str	r3, [sp, #4]
 800922e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009230:	f000 fad8 	bl	80097e4 <_svfiprintf_r>
 8009234:	9b02      	ldr	r3, [sp, #8]
 8009236:	701c      	strb	r4, [r3, #0]
 8009238:	b01d      	add	sp, #116	@ 0x74
 800923a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800923e:	b003      	add	sp, #12
 8009240:	4770      	bx	lr
 8009242:	bf00      	nop
 8009244:	20000030 	.word	0x20000030
 8009248:	ffff0208 	.word	0xffff0208

0800924c <__sread>:
 800924c:	b510      	push	{r4, lr}
 800924e:	460c      	mov	r4, r1
 8009250:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009254:	f000 f8ec 	bl	8009430 <_read_r>
 8009258:	2800      	cmp	r0, #0
 800925a:	bfab      	itete	ge
 800925c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800925e:	89a3      	ldrhlt	r3, [r4, #12]
 8009260:	181b      	addge	r3, r3, r0
 8009262:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009266:	bfac      	ite	ge
 8009268:	6563      	strge	r3, [r4, #84]	@ 0x54
 800926a:	81a3      	strhlt	r3, [r4, #12]
 800926c:	bd10      	pop	{r4, pc}

0800926e <__swrite>:
 800926e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009272:	461f      	mov	r7, r3
 8009274:	898b      	ldrh	r3, [r1, #12]
 8009276:	05db      	lsls	r3, r3, #23
 8009278:	4605      	mov	r5, r0
 800927a:	460c      	mov	r4, r1
 800927c:	4616      	mov	r6, r2
 800927e:	d505      	bpl.n	800928c <__swrite+0x1e>
 8009280:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009284:	2302      	movs	r3, #2
 8009286:	2200      	movs	r2, #0
 8009288:	f000 f8c0 	bl	800940c <_lseek_r>
 800928c:	89a3      	ldrh	r3, [r4, #12]
 800928e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009292:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009296:	81a3      	strh	r3, [r4, #12]
 8009298:	4632      	mov	r2, r6
 800929a:	463b      	mov	r3, r7
 800929c:	4628      	mov	r0, r5
 800929e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80092a2:	f000 b8d7 	b.w	8009454 <_write_r>

080092a6 <__sseek>:
 80092a6:	b510      	push	{r4, lr}
 80092a8:	460c      	mov	r4, r1
 80092aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092ae:	f000 f8ad 	bl	800940c <_lseek_r>
 80092b2:	1c43      	adds	r3, r0, #1
 80092b4:	89a3      	ldrh	r3, [r4, #12]
 80092b6:	bf15      	itete	ne
 80092b8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80092ba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80092be:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80092c2:	81a3      	strheq	r3, [r4, #12]
 80092c4:	bf18      	it	ne
 80092c6:	81a3      	strhne	r3, [r4, #12]
 80092c8:	bd10      	pop	{r4, pc}

080092ca <__sclose>:
 80092ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092ce:	f000 b88d 	b.w	80093ec <_close_r>

080092d2 <memset>:
 80092d2:	4402      	add	r2, r0
 80092d4:	4603      	mov	r3, r0
 80092d6:	4293      	cmp	r3, r2
 80092d8:	d100      	bne.n	80092dc <memset+0xa>
 80092da:	4770      	bx	lr
 80092dc:	f803 1b01 	strb.w	r1, [r3], #1
 80092e0:	e7f9      	b.n	80092d6 <memset+0x4>

080092e2 <strncpy>:
 80092e2:	b510      	push	{r4, lr}
 80092e4:	3901      	subs	r1, #1
 80092e6:	4603      	mov	r3, r0
 80092e8:	b132      	cbz	r2, 80092f8 <strncpy+0x16>
 80092ea:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80092ee:	f803 4b01 	strb.w	r4, [r3], #1
 80092f2:	3a01      	subs	r2, #1
 80092f4:	2c00      	cmp	r4, #0
 80092f6:	d1f7      	bne.n	80092e8 <strncpy+0x6>
 80092f8:	441a      	add	r2, r3
 80092fa:	2100      	movs	r1, #0
 80092fc:	4293      	cmp	r3, r2
 80092fe:	d100      	bne.n	8009302 <strncpy+0x20>
 8009300:	bd10      	pop	{r4, pc}
 8009302:	f803 1b01 	strb.w	r1, [r3], #1
 8009306:	e7f9      	b.n	80092fc <strncpy+0x1a>

08009308 <strtok>:
 8009308:	4b16      	ldr	r3, [pc, #88]	@ (8009364 <strtok+0x5c>)
 800930a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800930e:	681f      	ldr	r7, [r3, #0]
 8009310:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8009312:	4605      	mov	r5, r0
 8009314:	460e      	mov	r6, r1
 8009316:	b9ec      	cbnz	r4, 8009354 <strtok+0x4c>
 8009318:	2050      	movs	r0, #80	@ 0x50
 800931a:	f000 f951 	bl	80095c0 <malloc>
 800931e:	4602      	mov	r2, r0
 8009320:	6478      	str	r0, [r7, #68]	@ 0x44
 8009322:	b920      	cbnz	r0, 800932e <strtok+0x26>
 8009324:	4b10      	ldr	r3, [pc, #64]	@ (8009368 <strtok+0x60>)
 8009326:	4811      	ldr	r0, [pc, #68]	@ (800936c <strtok+0x64>)
 8009328:	215b      	movs	r1, #91	@ 0x5b
 800932a:	f000 f8e1 	bl	80094f0 <__assert_func>
 800932e:	e9c0 4400 	strd	r4, r4, [r0]
 8009332:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8009336:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800933a:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800933e:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8009342:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8009346:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800934a:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800934e:	6184      	str	r4, [r0, #24]
 8009350:	7704      	strb	r4, [r0, #28]
 8009352:	6244      	str	r4, [r0, #36]	@ 0x24
 8009354:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009356:	4631      	mov	r1, r6
 8009358:	4628      	mov	r0, r5
 800935a:	2301      	movs	r3, #1
 800935c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009360:	f000 b806 	b.w	8009370 <__strtok_r>
 8009364:	20000030 	.word	0x20000030
 8009368:	0800a804 	.word	0x0800a804
 800936c:	0800a81b 	.word	0x0800a81b

08009370 <__strtok_r>:
 8009370:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009372:	4604      	mov	r4, r0
 8009374:	b908      	cbnz	r0, 800937a <__strtok_r+0xa>
 8009376:	6814      	ldr	r4, [r2, #0]
 8009378:	b144      	cbz	r4, 800938c <__strtok_r+0x1c>
 800937a:	4620      	mov	r0, r4
 800937c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8009380:	460f      	mov	r7, r1
 8009382:	f817 6b01 	ldrb.w	r6, [r7], #1
 8009386:	b91e      	cbnz	r6, 8009390 <__strtok_r+0x20>
 8009388:	b965      	cbnz	r5, 80093a4 <__strtok_r+0x34>
 800938a:	6015      	str	r5, [r2, #0]
 800938c:	2000      	movs	r0, #0
 800938e:	e005      	b.n	800939c <__strtok_r+0x2c>
 8009390:	42b5      	cmp	r5, r6
 8009392:	d1f6      	bne.n	8009382 <__strtok_r+0x12>
 8009394:	2b00      	cmp	r3, #0
 8009396:	d1f0      	bne.n	800937a <__strtok_r+0xa>
 8009398:	6014      	str	r4, [r2, #0]
 800939a:	7003      	strb	r3, [r0, #0]
 800939c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800939e:	461c      	mov	r4, r3
 80093a0:	e00c      	b.n	80093bc <__strtok_r+0x4c>
 80093a2:	b91d      	cbnz	r5, 80093ac <__strtok_r+0x3c>
 80093a4:	4627      	mov	r7, r4
 80093a6:	f814 3b01 	ldrb.w	r3, [r4], #1
 80093aa:	460e      	mov	r6, r1
 80093ac:	f816 5b01 	ldrb.w	r5, [r6], #1
 80093b0:	42ab      	cmp	r3, r5
 80093b2:	d1f6      	bne.n	80093a2 <__strtok_r+0x32>
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d0f2      	beq.n	800939e <__strtok_r+0x2e>
 80093b8:	2300      	movs	r3, #0
 80093ba:	703b      	strb	r3, [r7, #0]
 80093bc:	6014      	str	r4, [r2, #0]
 80093be:	e7ed      	b.n	800939c <__strtok_r+0x2c>

080093c0 <strstr>:
 80093c0:	780a      	ldrb	r2, [r1, #0]
 80093c2:	b570      	push	{r4, r5, r6, lr}
 80093c4:	b96a      	cbnz	r2, 80093e2 <strstr+0x22>
 80093c6:	bd70      	pop	{r4, r5, r6, pc}
 80093c8:	429a      	cmp	r2, r3
 80093ca:	d109      	bne.n	80093e0 <strstr+0x20>
 80093cc:	460c      	mov	r4, r1
 80093ce:	4605      	mov	r5, r0
 80093d0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d0f6      	beq.n	80093c6 <strstr+0x6>
 80093d8:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80093dc:	429e      	cmp	r6, r3
 80093de:	d0f7      	beq.n	80093d0 <strstr+0x10>
 80093e0:	3001      	adds	r0, #1
 80093e2:	7803      	ldrb	r3, [r0, #0]
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d1ef      	bne.n	80093c8 <strstr+0x8>
 80093e8:	4618      	mov	r0, r3
 80093ea:	e7ec      	b.n	80093c6 <strstr+0x6>

080093ec <_close_r>:
 80093ec:	b538      	push	{r3, r4, r5, lr}
 80093ee:	4d06      	ldr	r5, [pc, #24]	@ (8009408 <_close_r+0x1c>)
 80093f0:	2300      	movs	r3, #0
 80093f2:	4604      	mov	r4, r0
 80093f4:	4608      	mov	r0, r1
 80093f6:	602b      	str	r3, [r5, #0]
 80093f8:	f7f9 fa76 	bl	80028e8 <_close>
 80093fc:	1c43      	adds	r3, r0, #1
 80093fe:	d102      	bne.n	8009406 <_close_r+0x1a>
 8009400:	682b      	ldr	r3, [r5, #0]
 8009402:	b103      	cbz	r3, 8009406 <_close_r+0x1a>
 8009404:	6023      	str	r3, [r4, #0]
 8009406:	bd38      	pop	{r3, r4, r5, pc}
 8009408:	20000e08 	.word	0x20000e08

0800940c <_lseek_r>:
 800940c:	b538      	push	{r3, r4, r5, lr}
 800940e:	4d07      	ldr	r5, [pc, #28]	@ (800942c <_lseek_r+0x20>)
 8009410:	4604      	mov	r4, r0
 8009412:	4608      	mov	r0, r1
 8009414:	4611      	mov	r1, r2
 8009416:	2200      	movs	r2, #0
 8009418:	602a      	str	r2, [r5, #0]
 800941a:	461a      	mov	r2, r3
 800941c:	f7f9 fa8b 	bl	8002936 <_lseek>
 8009420:	1c43      	adds	r3, r0, #1
 8009422:	d102      	bne.n	800942a <_lseek_r+0x1e>
 8009424:	682b      	ldr	r3, [r5, #0]
 8009426:	b103      	cbz	r3, 800942a <_lseek_r+0x1e>
 8009428:	6023      	str	r3, [r4, #0]
 800942a:	bd38      	pop	{r3, r4, r5, pc}
 800942c:	20000e08 	.word	0x20000e08

08009430 <_read_r>:
 8009430:	b538      	push	{r3, r4, r5, lr}
 8009432:	4d07      	ldr	r5, [pc, #28]	@ (8009450 <_read_r+0x20>)
 8009434:	4604      	mov	r4, r0
 8009436:	4608      	mov	r0, r1
 8009438:	4611      	mov	r1, r2
 800943a:	2200      	movs	r2, #0
 800943c:	602a      	str	r2, [r5, #0]
 800943e:	461a      	mov	r2, r3
 8009440:	f7f9 fa19 	bl	8002876 <_read>
 8009444:	1c43      	adds	r3, r0, #1
 8009446:	d102      	bne.n	800944e <_read_r+0x1e>
 8009448:	682b      	ldr	r3, [r5, #0]
 800944a:	b103      	cbz	r3, 800944e <_read_r+0x1e>
 800944c:	6023      	str	r3, [r4, #0]
 800944e:	bd38      	pop	{r3, r4, r5, pc}
 8009450:	20000e08 	.word	0x20000e08

08009454 <_write_r>:
 8009454:	b538      	push	{r3, r4, r5, lr}
 8009456:	4d07      	ldr	r5, [pc, #28]	@ (8009474 <_write_r+0x20>)
 8009458:	4604      	mov	r4, r0
 800945a:	4608      	mov	r0, r1
 800945c:	4611      	mov	r1, r2
 800945e:	2200      	movs	r2, #0
 8009460:	602a      	str	r2, [r5, #0]
 8009462:	461a      	mov	r2, r3
 8009464:	f7f9 fa24 	bl	80028b0 <_write>
 8009468:	1c43      	adds	r3, r0, #1
 800946a:	d102      	bne.n	8009472 <_write_r+0x1e>
 800946c:	682b      	ldr	r3, [r5, #0]
 800946e:	b103      	cbz	r3, 8009472 <_write_r+0x1e>
 8009470:	6023      	str	r3, [r4, #0]
 8009472:	bd38      	pop	{r3, r4, r5, pc}
 8009474:	20000e08 	.word	0x20000e08

08009478 <__errno>:
 8009478:	4b01      	ldr	r3, [pc, #4]	@ (8009480 <__errno+0x8>)
 800947a:	6818      	ldr	r0, [r3, #0]
 800947c:	4770      	bx	lr
 800947e:	bf00      	nop
 8009480:	20000030 	.word	0x20000030

08009484 <__libc_init_array>:
 8009484:	b570      	push	{r4, r5, r6, lr}
 8009486:	4d0d      	ldr	r5, [pc, #52]	@ (80094bc <__libc_init_array+0x38>)
 8009488:	4c0d      	ldr	r4, [pc, #52]	@ (80094c0 <__libc_init_array+0x3c>)
 800948a:	1b64      	subs	r4, r4, r5
 800948c:	10a4      	asrs	r4, r4, #2
 800948e:	2600      	movs	r6, #0
 8009490:	42a6      	cmp	r6, r4
 8009492:	d109      	bne.n	80094a8 <__libc_init_array+0x24>
 8009494:	4d0b      	ldr	r5, [pc, #44]	@ (80094c4 <__libc_init_array+0x40>)
 8009496:	4c0c      	ldr	r4, [pc, #48]	@ (80094c8 <__libc_init_array+0x44>)
 8009498:	f000 ffee 	bl	800a478 <_init>
 800949c:	1b64      	subs	r4, r4, r5
 800949e:	10a4      	asrs	r4, r4, #2
 80094a0:	2600      	movs	r6, #0
 80094a2:	42a6      	cmp	r6, r4
 80094a4:	d105      	bne.n	80094b2 <__libc_init_array+0x2e>
 80094a6:	bd70      	pop	{r4, r5, r6, pc}
 80094a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80094ac:	4798      	blx	r3
 80094ae:	3601      	adds	r6, #1
 80094b0:	e7ee      	b.n	8009490 <__libc_init_array+0xc>
 80094b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80094b6:	4798      	blx	r3
 80094b8:	3601      	adds	r6, #1
 80094ba:	e7f2      	b.n	80094a2 <__libc_init_array+0x1e>
 80094bc:	0800a8ec 	.word	0x0800a8ec
 80094c0:	0800a8ec 	.word	0x0800a8ec
 80094c4:	0800a8ec 	.word	0x0800a8ec
 80094c8:	0800a8f0 	.word	0x0800a8f0

080094cc <__retarget_lock_init_recursive>:
 80094cc:	4770      	bx	lr

080094ce <__retarget_lock_acquire_recursive>:
 80094ce:	4770      	bx	lr

080094d0 <__retarget_lock_release_recursive>:
 80094d0:	4770      	bx	lr

080094d2 <memcpy>:
 80094d2:	440a      	add	r2, r1
 80094d4:	4291      	cmp	r1, r2
 80094d6:	f100 33ff 	add.w	r3, r0, #4294967295
 80094da:	d100      	bne.n	80094de <memcpy+0xc>
 80094dc:	4770      	bx	lr
 80094de:	b510      	push	{r4, lr}
 80094e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80094e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80094e8:	4291      	cmp	r1, r2
 80094ea:	d1f9      	bne.n	80094e0 <memcpy+0xe>
 80094ec:	bd10      	pop	{r4, pc}
	...

080094f0 <__assert_func>:
 80094f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80094f2:	4614      	mov	r4, r2
 80094f4:	461a      	mov	r2, r3
 80094f6:	4b09      	ldr	r3, [pc, #36]	@ (800951c <__assert_func+0x2c>)
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	4605      	mov	r5, r0
 80094fc:	68d8      	ldr	r0, [r3, #12]
 80094fe:	b14c      	cbz	r4, 8009514 <__assert_func+0x24>
 8009500:	4b07      	ldr	r3, [pc, #28]	@ (8009520 <__assert_func+0x30>)
 8009502:	9100      	str	r1, [sp, #0]
 8009504:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009508:	4906      	ldr	r1, [pc, #24]	@ (8009524 <__assert_func+0x34>)
 800950a:	462b      	mov	r3, r5
 800950c:	f000 fc9e 	bl	8009e4c <fiprintf>
 8009510:	f000 fcd8 	bl	8009ec4 <abort>
 8009514:	4b04      	ldr	r3, [pc, #16]	@ (8009528 <__assert_func+0x38>)
 8009516:	461c      	mov	r4, r3
 8009518:	e7f3      	b.n	8009502 <__assert_func+0x12>
 800951a:	bf00      	nop
 800951c:	20000030 	.word	0x20000030
 8009520:	0800a875 	.word	0x0800a875
 8009524:	0800a882 	.word	0x0800a882
 8009528:	0800a8b0 	.word	0x0800a8b0

0800952c <_free_r>:
 800952c:	b538      	push	{r3, r4, r5, lr}
 800952e:	4605      	mov	r5, r0
 8009530:	2900      	cmp	r1, #0
 8009532:	d041      	beq.n	80095b8 <_free_r+0x8c>
 8009534:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009538:	1f0c      	subs	r4, r1, #4
 800953a:	2b00      	cmp	r3, #0
 800953c:	bfb8      	it	lt
 800953e:	18e4      	addlt	r4, r4, r3
 8009540:	f000 f8e8 	bl	8009714 <__malloc_lock>
 8009544:	4a1d      	ldr	r2, [pc, #116]	@ (80095bc <_free_r+0x90>)
 8009546:	6813      	ldr	r3, [r2, #0]
 8009548:	b933      	cbnz	r3, 8009558 <_free_r+0x2c>
 800954a:	6063      	str	r3, [r4, #4]
 800954c:	6014      	str	r4, [r2, #0]
 800954e:	4628      	mov	r0, r5
 8009550:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009554:	f000 b8e4 	b.w	8009720 <__malloc_unlock>
 8009558:	42a3      	cmp	r3, r4
 800955a:	d908      	bls.n	800956e <_free_r+0x42>
 800955c:	6820      	ldr	r0, [r4, #0]
 800955e:	1821      	adds	r1, r4, r0
 8009560:	428b      	cmp	r3, r1
 8009562:	bf01      	itttt	eq
 8009564:	6819      	ldreq	r1, [r3, #0]
 8009566:	685b      	ldreq	r3, [r3, #4]
 8009568:	1809      	addeq	r1, r1, r0
 800956a:	6021      	streq	r1, [r4, #0]
 800956c:	e7ed      	b.n	800954a <_free_r+0x1e>
 800956e:	461a      	mov	r2, r3
 8009570:	685b      	ldr	r3, [r3, #4]
 8009572:	b10b      	cbz	r3, 8009578 <_free_r+0x4c>
 8009574:	42a3      	cmp	r3, r4
 8009576:	d9fa      	bls.n	800956e <_free_r+0x42>
 8009578:	6811      	ldr	r1, [r2, #0]
 800957a:	1850      	adds	r0, r2, r1
 800957c:	42a0      	cmp	r0, r4
 800957e:	d10b      	bne.n	8009598 <_free_r+0x6c>
 8009580:	6820      	ldr	r0, [r4, #0]
 8009582:	4401      	add	r1, r0
 8009584:	1850      	adds	r0, r2, r1
 8009586:	4283      	cmp	r3, r0
 8009588:	6011      	str	r1, [r2, #0]
 800958a:	d1e0      	bne.n	800954e <_free_r+0x22>
 800958c:	6818      	ldr	r0, [r3, #0]
 800958e:	685b      	ldr	r3, [r3, #4]
 8009590:	6053      	str	r3, [r2, #4]
 8009592:	4408      	add	r0, r1
 8009594:	6010      	str	r0, [r2, #0]
 8009596:	e7da      	b.n	800954e <_free_r+0x22>
 8009598:	d902      	bls.n	80095a0 <_free_r+0x74>
 800959a:	230c      	movs	r3, #12
 800959c:	602b      	str	r3, [r5, #0]
 800959e:	e7d6      	b.n	800954e <_free_r+0x22>
 80095a0:	6820      	ldr	r0, [r4, #0]
 80095a2:	1821      	adds	r1, r4, r0
 80095a4:	428b      	cmp	r3, r1
 80095a6:	bf04      	itt	eq
 80095a8:	6819      	ldreq	r1, [r3, #0]
 80095aa:	685b      	ldreq	r3, [r3, #4]
 80095ac:	6063      	str	r3, [r4, #4]
 80095ae:	bf04      	itt	eq
 80095b0:	1809      	addeq	r1, r1, r0
 80095b2:	6021      	streq	r1, [r4, #0]
 80095b4:	6054      	str	r4, [r2, #4]
 80095b6:	e7ca      	b.n	800954e <_free_r+0x22>
 80095b8:	bd38      	pop	{r3, r4, r5, pc}
 80095ba:	bf00      	nop
 80095bc:	20000e14 	.word	0x20000e14

080095c0 <malloc>:
 80095c0:	4b02      	ldr	r3, [pc, #8]	@ (80095cc <malloc+0xc>)
 80095c2:	4601      	mov	r1, r0
 80095c4:	6818      	ldr	r0, [r3, #0]
 80095c6:	f000 b825 	b.w	8009614 <_malloc_r>
 80095ca:	bf00      	nop
 80095cc:	20000030 	.word	0x20000030

080095d0 <sbrk_aligned>:
 80095d0:	b570      	push	{r4, r5, r6, lr}
 80095d2:	4e0f      	ldr	r6, [pc, #60]	@ (8009610 <sbrk_aligned+0x40>)
 80095d4:	460c      	mov	r4, r1
 80095d6:	6831      	ldr	r1, [r6, #0]
 80095d8:	4605      	mov	r5, r0
 80095da:	b911      	cbnz	r1, 80095e2 <sbrk_aligned+0x12>
 80095dc:	f000 fc62 	bl	8009ea4 <_sbrk_r>
 80095e0:	6030      	str	r0, [r6, #0]
 80095e2:	4621      	mov	r1, r4
 80095e4:	4628      	mov	r0, r5
 80095e6:	f000 fc5d 	bl	8009ea4 <_sbrk_r>
 80095ea:	1c43      	adds	r3, r0, #1
 80095ec:	d103      	bne.n	80095f6 <sbrk_aligned+0x26>
 80095ee:	f04f 34ff 	mov.w	r4, #4294967295
 80095f2:	4620      	mov	r0, r4
 80095f4:	bd70      	pop	{r4, r5, r6, pc}
 80095f6:	1cc4      	adds	r4, r0, #3
 80095f8:	f024 0403 	bic.w	r4, r4, #3
 80095fc:	42a0      	cmp	r0, r4
 80095fe:	d0f8      	beq.n	80095f2 <sbrk_aligned+0x22>
 8009600:	1a21      	subs	r1, r4, r0
 8009602:	4628      	mov	r0, r5
 8009604:	f000 fc4e 	bl	8009ea4 <_sbrk_r>
 8009608:	3001      	adds	r0, #1
 800960a:	d1f2      	bne.n	80095f2 <sbrk_aligned+0x22>
 800960c:	e7ef      	b.n	80095ee <sbrk_aligned+0x1e>
 800960e:	bf00      	nop
 8009610:	20000e10 	.word	0x20000e10

08009614 <_malloc_r>:
 8009614:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009618:	1ccd      	adds	r5, r1, #3
 800961a:	f025 0503 	bic.w	r5, r5, #3
 800961e:	3508      	adds	r5, #8
 8009620:	2d0c      	cmp	r5, #12
 8009622:	bf38      	it	cc
 8009624:	250c      	movcc	r5, #12
 8009626:	2d00      	cmp	r5, #0
 8009628:	4606      	mov	r6, r0
 800962a:	db01      	blt.n	8009630 <_malloc_r+0x1c>
 800962c:	42a9      	cmp	r1, r5
 800962e:	d904      	bls.n	800963a <_malloc_r+0x26>
 8009630:	230c      	movs	r3, #12
 8009632:	6033      	str	r3, [r6, #0]
 8009634:	2000      	movs	r0, #0
 8009636:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800963a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009710 <_malloc_r+0xfc>
 800963e:	f000 f869 	bl	8009714 <__malloc_lock>
 8009642:	f8d8 3000 	ldr.w	r3, [r8]
 8009646:	461c      	mov	r4, r3
 8009648:	bb44      	cbnz	r4, 800969c <_malloc_r+0x88>
 800964a:	4629      	mov	r1, r5
 800964c:	4630      	mov	r0, r6
 800964e:	f7ff ffbf 	bl	80095d0 <sbrk_aligned>
 8009652:	1c43      	adds	r3, r0, #1
 8009654:	4604      	mov	r4, r0
 8009656:	d158      	bne.n	800970a <_malloc_r+0xf6>
 8009658:	f8d8 4000 	ldr.w	r4, [r8]
 800965c:	4627      	mov	r7, r4
 800965e:	2f00      	cmp	r7, #0
 8009660:	d143      	bne.n	80096ea <_malloc_r+0xd6>
 8009662:	2c00      	cmp	r4, #0
 8009664:	d04b      	beq.n	80096fe <_malloc_r+0xea>
 8009666:	6823      	ldr	r3, [r4, #0]
 8009668:	4639      	mov	r1, r7
 800966a:	4630      	mov	r0, r6
 800966c:	eb04 0903 	add.w	r9, r4, r3
 8009670:	f000 fc18 	bl	8009ea4 <_sbrk_r>
 8009674:	4581      	cmp	r9, r0
 8009676:	d142      	bne.n	80096fe <_malloc_r+0xea>
 8009678:	6821      	ldr	r1, [r4, #0]
 800967a:	1a6d      	subs	r5, r5, r1
 800967c:	4629      	mov	r1, r5
 800967e:	4630      	mov	r0, r6
 8009680:	f7ff ffa6 	bl	80095d0 <sbrk_aligned>
 8009684:	3001      	adds	r0, #1
 8009686:	d03a      	beq.n	80096fe <_malloc_r+0xea>
 8009688:	6823      	ldr	r3, [r4, #0]
 800968a:	442b      	add	r3, r5
 800968c:	6023      	str	r3, [r4, #0]
 800968e:	f8d8 3000 	ldr.w	r3, [r8]
 8009692:	685a      	ldr	r2, [r3, #4]
 8009694:	bb62      	cbnz	r2, 80096f0 <_malloc_r+0xdc>
 8009696:	f8c8 7000 	str.w	r7, [r8]
 800969a:	e00f      	b.n	80096bc <_malloc_r+0xa8>
 800969c:	6822      	ldr	r2, [r4, #0]
 800969e:	1b52      	subs	r2, r2, r5
 80096a0:	d420      	bmi.n	80096e4 <_malloc_r+0xd0>
 80096a2:	2a0b      	cmp	r2, #11
 80096a4:	d917      	bls.n	80096d6 <_malloc_r+0xc2>
 80096a6:	1961      	adds	r1, r4, r5
 80096a8:	42a3      	cmp	r3, r4
 80096aa:	6025      	str	r5, [r4, #0]
 80096ac:	bf18      	it	ne
 80096ae:	6059      	strne	r1, [r3, #4]
 80096b0:	6863      	ldr	r3, [r4, #4]
 80096b2:	bf08      	it	eq
 80096b4:	f8c8 1000 	streq.w	r1, [r8]
 80096b8:	5162      	str	r2, [r4, r5]
 80096ba:	604b      	str	r3, [r1, #4]
 80096bc:	4630      	mov	r0, r6
 80096be:	f000 f82f 	bl	8009720 <__malloc_unlock>
 80096c2:	f104 000b 	add.w	r0, r4, #11
 80096c6:	1d23      	adds	r3, r4, #4
 80096c8:	f020 0007 	bic.w	r0, r0, #7
 80096cc:	1ac2      	subs	r2, r0, r3
 80096ce:	bf1c      	itt	ne
 80096d0:	1a1b      	subne	r3, r3, r0
 80096d2:	50a3      	strne	r3, [r4, r2]
 80096d4:	e7af      	b.n	8009636 <_malloc_r+0x22>
 80096d6:	6862      	ldr	r2, [r4, #4]
 80096d8:	42a3      	cmp	r3, r4
 80096da:	bf0c      	ite	eq
 80096dc:	f8c8 2000 	streq.w	r2, [r8]
 80096e0:	605a      	strne	r2, [r3, #4]
 80096e2:	e7eb      	b.n	80096bc <_malloc_r+0xa8>
 80096e4:	4623      	mov	r3, r4
 80096e6:	6864      	ldr	r4, [r4, #4]
 80096e8:	e7ae      	b.n	8009648 <_malloc_r+0x34>
 80096ea:	463c      	mov	r4, r7
 80096ec:	687f      	ldr	r7, [r7, #4]
 80096ee:	e7b6      	b.n	800965e <_malloc_r+0x4a>
 80096f0:	461a      	mov	r2, r3
 80096f2:	685b      	ldr	r3, [r3, #4]
 80096f4:	42a3      	cmp	r3, r4
 80096f6:	d1fb      	bne.n	80096f0 <_malloc_r+0xdc>
 80096f8:	2300      	movs	r3, #0
 80096fa:	6053      	str	r3, [r2, #4]
 80096fc:	e7de      	b.n	80096bc <_malloc_r+0xa8>
 80096fe:	230c      	movs	r3, #12
 8009700:	6033      	str	r3, [r6, #0]
 8009702:	4630      	mov	r0, r6
 8009704:	f000 f80c 	bl	8009720 <__malloc_unlock>
 8009708:	e794      	b.n	8009634 <_malloc_r+0x20>
 800970a:	6005      	str	r5, [r0, #0]
 800970c:	e7d6      	b.n	80096bc <_malloc_r+0xa8>
 800970e:	bf00      	nop
 8009710:	20000e14 	.word	0x20000e14

08009714 <__malloc_lock>:
 8009714:	4801      	ldr	r0, [pc, #4]	@ (800971c <__malloc_lock+0x8>)
 8009716:	f7ff beda 	b.w	80094ce <__retarget_lock_acquire_recursive>
 800971a:	bf00      	nop
 800971c:	20000e0c 	.word	0x20000e0c

08009720 <__malloc_unlock>:
 8009720:	4801      	ldr	r0, [pc, #4]	@ (8009728 <__malloc_unlock+0x8>)
 8009722:	f7ff bed5 	b.w	80094d0 <__retarget_lock_release_recursive>
 8009726:	bf00      	nop
 8009728:	20000e0c 	.word	0x20000e0c

0800972c <__ssputs_r>:
 800972c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009730:	688e      	ldr	r6, [r1, #8]
 8009732:	461f      	mov	r7, r3
 8009734:	42be      	cmp	r6, r7
 8009736:	680b      	ldr	r3, [r1, #0]
 8009738:	4682      	mov	sl, r0
 800973a:	460c      	mov	r4, r1
 800973c:	4690      	mov	r8, r2
 800973e:	d82d      	bhi.n	800979c <__ssputs_r+0x70>
 8009740:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009744:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009748:	d026      	beq.n	8009798 <__ssputs_r+0x6c>
 800974a:	6965      	ldr	r5, [r4, #20]
 800974c:	6909      	ldr	r1, [r1, #16]
 800974e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009752:	eba3 0901 	sub.w	r9, r3, r1
 8009756:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800975a:	1c7b      	adds	r3, r7, #1
 800975c:	444b      	add	r3, r9
 800975e:	106d      	asrs	r5, r5, #1
 8009760:	429d      	cmp	r5, r3
 8009762:	bf38      	it	cc
 8009764:	461d      	movcc	r5, r3
 8009766:	0553      	lsls	r3, r2, #21
 8009768:	d527      	bpl.n	80097ba <__ssputs_r+0x8e>
 800976a:	4629      	mov	r1, r5
 800976c:	f7ff ff52 	bl	8009614 <_malloc_r>
 8009770:	4606      	mov	r6, r0
 8009772:	b360      	cbz	r0, 80097ce <__ssputs_r+0xa2>
 8009774:	6921      	ldr	r1, [r4, #16]
 8009776:	464a      	mov	r2, r9
 8009778:	f7ff feab 	bl	80094d2 <memcpy>
 800977c:	89a3      	ldrh	r3, [r4, #12]
 800977e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009782:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009786:	81a3      	strh	r3, [r4, #12]
 8009788:	6126      	str	r6, [r4, #16]
 800978a:	6165      	str	r5, [r4, #20]
 800978c:	444e      	add	r6, r9
 800978e:	eba5 0509 	sub.w	r5, r5, r9
 8009792:	6026      	str	r6, [r4, #0]
 8009794:	60a5      	str	r5, [r4, #8]
 8009796:	463e      	mov	r6, r7
 8009798:	42be      	cmp	r6, r7
 800979a:	d900      	bls.n	800979e <__ssputs_r+0x72>
 800979c:	463e      	mov	r6, r7
 800979e:	6820      	ldr	r0, [r4, #0]
 80097a0:	4632      	mov	r2, r6
 80097a2:	4641      	mov	r1, r8
 80097a4:	f000 fb64 	bl	8009e70 <memmove>
 80097a8:	68a3      	ldr	r3, [r4, #8]
 80097aa:	1b9b      	subs	r3, r3, r6
 80097ac:	60a3      	str	r3, [r4, #8]
 80097ae:	6823      	ldr	r3, [r4, #0]
 80097b0:	4433      	add	r3, r6
 80097b2:	6023      	str	r3, [r4, #0]
 80097b4:	2000      	movs	r0, #0
 80097b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097ba:	462a      	mov	r2, r5
 80097bc:	f000 fb89 	bl	8009ed2 <_realloc_r>
 80097c0:	4606      	mov	r6, r0
 80097c2:	2800      	cmp	r0, #0
 80097c4:	d1e0      	bne.n	8009788 <__ssputs_r+0x5c>
 80097c6:	6921      	ldr	r1, [r4, #16]
 80097c8:	4650      	mov	r0, sl
 80097ca:	f7ff feaf 	bl	800952c <_free_r>
 80097ce:	230c      	movs	r3, #12
 80097d0:	f8ca 3000 	str.w	r3, [sl]
 80097d4:	89a3      	ldrh	r3, [r4, #12]
 80097d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80097da:	81a3      	strh	r3, [r4, #12]
 80097dc:	f04f 30ff 	mov.w	r0, #4294967295
 80097e0:	e7e9      	b.n	80097b6 <__ssputs_r+0x8a>
	...

080097e4 <_svfiprintf_r>:
 80097e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097e8:	4698      	mov	r8, r3
 80097ea:	898b      	ldrh	r3, [r1, #12]
 80097ec:	061b      	lsls	r3, r3, #24
 80097ee:	b09d      	sub	sp, #116	@ 0x74
 80097f0:	4607      	mov	r7, r0
 80097f2:	460d      	mov	r5, r1
 80097f4:	4614      	mov	r4, r2
 80097f6:	d510      	bpl.n	800981a <_svfiprintf_r+0x36>
 80097f8:	690b      	ldr	r3, [r1, #16]
 80097fa:	b973      	cbnz	r3, 800981a <_svfiprintf_r+0x36>
 80097fc:	2140      	movs	r1, #64	@ 0x40
 80097fe:	f7ff ff09 	bl	8009614 <_malloc_r>
 8009802:	6028      	str	r0, [r5, #0]
 8009804:	6128      	str	r0, [r5, #16]
 8009806:	b930      	cbnz	r0, 8009816 <_svfiprintf_r+0x32>
 8009808:	230c      	movs	r3, #12
 800980a:	603b      	str	r3, [r7, #0]
 800980c:	f04f 30ff 	mov.w	r0, #4294967295
 8009810:	b01d      	add	sp, #116	@ 0x74
 8009812:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009816:	2340      	movs	r3, #64	@ 0x40
 8009818:	616b      	str	r3, [r5, #20]
 800981a:	2300      	movs	r3, #0
 800981c:	9309      	str	r3, [sp, #36]	@ 0x24
 800981e:	2320      	movs	r3, #32
 8009820:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009824:	f8cd 800c 	str.w	r8, [sp, #12]
 8009828:	2330      	movs	r3, #48	@ 0x30
 800982a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80099c8 <_svfiprintf_r+0x1e4>
 800982e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009832:	f04f 0901 	mov.w	r9, #1
 8009836:	4623      	mov	r3, r4
 8009838:	469a      	mov	sl, r3
 800983a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800983e:	b10a      	cbz	r2, 8009844 <_svfiprintf_r+0x60>
 8009840:	2a25      	cmp	r2, #37	@ 0x25
 8009842:	d1f9      	bne.n	8009838 <_svfiprintf_r+0x54>
 8009844:	ebba 0b04 	subs.w	fp, sl, r4
 8009848:	d00b      	beq.n	8009862 <_svfiprintf_r+0x7e>
 800984a:	465b      	mov	r3, fp
 800984c:	4622      	mov	r2, r4
 800984e:	4629      	mov	r1, r5
 8009850:	4638      	mov	r0, r7
 8009852:	f7ff ff6b 	bl	800972c <__ssputs_r>
 8009856:	3001      	adds	r0, #1
 8009858:	f000 80a7 	beq.w	80099aa <_svfiprintf_r+0x1c6>
 800985c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800985e:	445a      	add	r2, fp
 8009860:	9209      	str	r2, [sp, #36]	@ 0x24
 8009862:	f89a 3000 	ldrb.w	r3, [sl]
 8009866:	2b00      	cmp	r3, #0
 8009868:	f000 809f 	beq.w	80099aa <_svfiprintf_r+0x1c6>
 800986c:	2300      	movs	r3, #0
 800986e:	f04f 32ff 	mov.w	r2, #4294967295
 8009872:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009876:	f10a 0a01 	add.w	sl, sl, #1
 800987a:	9304      	str	r3, [sp, #16]
 800987c:	9307      	str	r3, [sp, #28]
 800987e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009882:	931a      	str	r3, [sp, #104]	@ 0x68
 8009884:	4654      	mov	r4, sl
 8009886:	2205      	movs	r2, #5
 8009888:	f814 1b01 	ldrb.w	r1, [r4], #1
 800988c:	484e      	ldr	r0, [pc, #312]	@ (80099c8 <_svfiprintf_r+0x1e4>)
 800988e:	f7f6 fcbf 	bl	8000210 <memchr>
 8009892:	9a04      	ldr	r2, [sp, #16]
 8009894:	b9d8      	cbnz	r0, 80098ce <_svfiprintf_r+0xea>
 8009896:	06d0      	lsls	r0, r2, #27
 8009898:	bf44      	itt	mi
 800989a:	2320      	movmi	r3, #32
 800989c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80098a0:	0711      	lsls	r1, r2, #28
 80098a2:	bf44      	itt	mi
 80098a4:	232b      	movmi	r3, #43	@ 0x2b
 80098a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80098aa:	f89a 3000 	ldrb.w	r3, [sl]
 80098ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80098b0:	d015      	beq.n	80098de <_svfiprintf_r+0xfa>
 80098b2:	9a07      	ldr	r2, [sp, #28]
 80098b4:	4654      	mov	r4, sl
 80098b6:	2000      	movs	r0, #0
 80098b8:	f04f 0c0a 	mov.w	ip, #10
 80098bc:	4621      	mov	r1, r4
 80098be:	f811 3b01 	ldrb.w	r3, [r1], #1
 80098c2:	3b30      	subs	r3, #48	@ 0x30
 80098c4:	2b09      	cmp	r3, #9
 80098c6:	d94b      	bls.n	8009960 <_svfiprintf_r+0x17c>
 80098c8:	b1b0      	cbz	r0, 80098f8 <_svfiprintf_r+0x114>
 80098ca:	9207      	str	r2, [sp, #28]
 80098cc:	e014      	b.n	80098f8 <_svfiprintf_r+0x114>
 80098ce:	eba0 0308 	sub.w	r3, r0, r8
 80098d2:	fa09 f303 	lsl.w	r3, r9, r3
 80098d6:	4313      	orrs	r3, r2
 80098d8:	9304      	str	r3, [sp, #16]
 80098da:	46a2      	mov	sl, r4
 80098dc:	e7d2      	b.n	8009884 <_svfiprintf_r+0xa0>
 80098de:	9b03      	ldr	r3, [sp, #12]
 80098e0:	1d19      	adds	r1, r3, #4
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	9103      	str	r1, [sp, #12]
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	bfbb      	ittet	lt
 80098ea:	425b      	neglt	r3, r3
 80098ec:	f042 0202 	orrlt.w	r2, r2, #2
 80098f0:	9307      	strge	r3, [sp, #28]
 80098f2:	9307      	strlt	r3, [sp, #28]
 80098f4:	bfb8      	it	lt
 80098f6:	9204      	strlt	r2, [sp, #16]
 80098f8:	7823      	ldrb	r3, [r4, #0]
 80098fa:	2b2e      	cmp	r3, #46	@ 0x2e
 80098fc:	d10a      	bne.n	8009914 <_svfiprintf_r+0x130>
 80098fe:	7863      	ldrb	r3, [r4, #1]
 8009900:	2b2a      	cmp	r3, #42	@ 0x2a
 8009902:	d132      	bne.n	800996a <_svfiprintf_r+0x186>
 8009904:	9b03      	ldr	r3, [sp, #12]
 8009906:	1d1a      	adds	r2, r3, #4
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	9203      	str	r2, [sp, #12]
 800990c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009910:	3402      	adds	r4, #2
 8009912:	9305      	str	r3, [sp, #20]
 8009914:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80099d8 <_svfiprintf_r+0x1f4>
 8009918:	7821      	ldrb	r1, [r4, #0]
 800991a:	2203      	movs	r2, #3
 800991c:	4650      	mov	r0, sl
 800991e:	f7f6 fc77 	bl	8000210 <memchr>
 8009922:	b138      	cbz	r0, 8009934 <_svfiprintf_r+0x150>
 8009924:	9b04      	ldr	r3, [sp, #16]
 8009926:	eba0 000a 	sub.w	r0, r0, sl
 800992a:	2240      	movs	r2, #64	@ 0x40
 800992c:	4082      	lsls	r2, r0
 800992e:	4313      	orrs	r3, r2
 8009930:	3401      	adds	r4, #1
 8009932:	9304      	str	r3, [sp, #16]
 8009934:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009938:	4824      	ldr	r0, [pc, #144]	@ (80099cc <_svfiprintf_r+0x1e8>)
 800993a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800993e:	2206      	movs	r2, #6
 8009940:	f7f6 fc66 	bl	8000210 <memchr>
 8009944:	2800      	cmp	r0, #0
 8009946:	d036      	beq.n	80099b6 <_svfiprintf_r+0x1d2>
 8009948:	4b21      	ldr	r3, [pc, #132]	@ (80099d0 <_svfiprintf_r+0x1ec>)
 800994a:	bb1b      	cbnz	r3, 8009994 <_svfiprintf_r+0x1b0>
 800994c:	9b03      	ldr	r3, [sp, #12]
 800994e:	3307      	adds	r3, #7
 8009950:	f023 0307 	bic.w	r3, r3, #7
 8009954:	3308      	adds	r3, #8
 8009956:	9303      	str	r3, [sp, #12]
 8009958:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800995a:	4433      	add	r3, r6
 800995c:	9309      	str	r3, [sp, #36]	@ 0x24
 800995e:	e76a      	b.n	8009836 <_svfiprintf_r+0x52>
 8009960:	fb0c 3202 	mla	r2, ip, r2, r3
 8009964:	460c      	mov	r4, r1
 8009966:	2001      	movs	r0, #1
 8009968:	e7a8      	b.n	80098bc <_svfiprintf_r+0xd8>
 800996a:	2300      	movs	r3, #0
 800996c:	3401      	adds	r4, #1
 800996e:	9305      	str	r3, [sp, #20]
 8009970:	4619      	mov	r1, r3
 8009972:	f04f 0c0a 	mov.w	ip, #10
 8009976:	4620      	mov	r0, r4
 8009978:	f810 2b01 	ldrb.w	r2, [r0], #1
 800997c:	3a30      	subs	r2, #48	@ 0x30
 800997e:	2a09      	cmp	r2, #9
 8009980:	d903      	bls.n	800998a <_svfiprintf_r+0x1a6>
 8009982:	2b00      	cmp	r3, #0
 8009984:	d0c6      	beq.n	8009914 <_svfiprintf_r+0x130>
 8009986:	9105      	str	r1, [sp, #20]
 8009988:	e7c4      	b.n	8009914 <_svfiprintf_r+0x130>
 800998a:	fb0c 2101 	mla	r1, ip, r1, r2
 800998e:	4604      	mov	r4, r0
 8009990:	2301      	movs	r3, #1
 8009992:	e7f0      	b.n	8009976 <_svfiprintf_r+0x192>
 8009994:	ab03      	add	r3, sp, #12
 8009996:	9300      	str	r3, [sp, #0]
 8009998:	462a      	mov	r2, r5
 800999a:	4b0e      	ldr	r3, [pc, #56]	@ (80099d4 <_svfiprintf_r+0x1f0>)
 800999c:	a904      	add	r1, sp, #16
 800999e:	4638      	mov	r0, r7
 80099a0:	f3af 8000 	nop.w
 80099a4:	1c42      	adds	r2, r0, #1
 80099a6:	4606      	mov	r6, r0
 80099a8:	d1d6      	bne.n	8009958 <_svfiprintf_r+0x174>
 80099aa:	89ab      	ldrh	r3, [r5, #12]
 80099ac:	065b      	lsls	r3, r3, #25
 80099ae:	f53f af2d 	bmi.w	800980c <_svfiprintf_r+0x28>
 80099b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80099b4:	e72c      	b.n	8009810 <_svfiprintf_r+0x2c>
 80099b6:	ab03      	add	r3, sp, #12
 80099b8:	9300      	str	r3, [sp, #0]
 80099ba:	462a      	mov	r2, r5
 80099bc:	4b05      	ldr	r3, [pc, #20]	@ (80099d4 <_svfiprintf_r+0x1f0>)
 80099be:	a904      	add	r1, sp, #16
 80099c0:	4638      	mov	r0, r7
 80099c2:	f000 f879 	bl	8009ab8 <_printf_i>
 80099c6:	e7ed      	b.n	80099a4 <_svfiprintf_r+0x1c0>
 80099c8:	0800a8b1 	.word	0x0800a8b1
 80099cc:	0800a8bb 	.word	0x0800a8bb
 80099d0:	00000000 	.word	0x00000000
 80099d4:	0800972d 	.word	0x0800972d
 80099d8:	0800a8b7 	.word	0x0800a8b7

080099dc <_printf_common>:
 80099dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099e0:	4616      	mov	r6, r2
 80099e2:	4698      	mov	r8, r3
 80099e4:	688a      	ldr	r2, [r1, #8]
 80099e6:	690b      	ldr	r3, [r1, #16]
 80099e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80099ec:	4293      	cmp	r3, r2
 80099ee:	bfb8      	it	lt
 80099f0:	4613      	movlt	r3, r2
 80099f2:	6033      	str	r3, [r6, #0]
 80099f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80099f8:	4607      	mov	r7, r0
 80099fa:	460c      	mov	r4, r1
 80099fc:	b10a      	cbz	r2, 8009a02 <_printf_common+0x26>
 80099fe:	3301      	adds	r3, #1
 8009a00:	6033      	str	r3, [r6, #0]
 8009a02:	6823      	ldr	r3, [r4, #0]
 8009a04:	0699      	lsls	r1, r3, #26
 8009a06:	bf42      	ittt	mi
 8009a08:	6833      	ldrmi	r3, [r6, #0]
 8009a0a:	3302      	addmi	r3, #2
 8009a0c:	6033      	strmi	r3, [r6, #0]
 8009a0e:	6825      	ldr	r5, [r4, #0]
 8009a10:	f015 0506 	ands.w	r5, r5, #6
 8009a14:	d106      	bne.n	8009a24 <_printf_common+0x48>
 8009a16:	f104 0a19 	add.w	sl, r4, #25
 8009a1a:	68e3      	ldr	r3, [r4, #12]
 8009a1c:	6832      	ldr	r2, [r6, #0]
 8009a1e:	1a9b      	subs	r3, r3, r2
 8009a20:	42ab      	cmp	r3, r5
 8009a22:	dc26      	bgt.n	8009a72 <_printf_common+0x96>
 8009a24:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009a28:	6822      	ldr	r2, [r4, #0]
 8009a2a:	3b00      	subs	r3, #0
 8009a2c:	bf18      	it	ne
 8009a2e:	2301      	movne	r3, #1
 8009a30:	0692      	lsls	r2, r2, #26
 8009a32:	d42b      	bmi.n	8009a8c <_printf_common+0xb0>
 8009a34:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009a38:	4641      	mov	r1, r8
 8009a3a:	4638      	mov	r0, r7
 8009a3c:	47c8      	blx	r9
 8009a3e:	3001      	adds	r0, #1
 8009a40:	d01e      	beq.n	8009a80 <_printf_common+0xa4>
 8009a42:	6823      	ldr	r3, [r4, #0]
 8009a44:	6922      	ldr	r2, [r4, #16]
 8009a46:	f003 0306 	and.w	r3, r3, #6
 8009a4a:	2b04      	cmp	r3, #4
 8009a4c:	bf02      	ittt	eq
 8009a4e:	68e5      	ldreq	r5, [r4, #12]
 8009a50:	6833      	ldreq	r3, [r6, #0]
 8009a52:	1aed      	subeq	r5, r5, r3
 8009a54:	68a3      	ldr	r3, [r4, #8]
 8009a56:	bf0c      	ite	eq
 8009a58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009a5c:	2500      	movne	r5, #0
 8009a5e:	4293      	cmp	r3, r2
 8009a60:	bfc4      	itt	gt
 8009a62:	1a9b      	subgt	r3, r3, r2
 8009a64:	18ed      	addgt	r5, r5, r3
 8009a66:	2600      	movs	r6, #0
 8009a68:	341a      	adds	r4, #26
 8009a6a:	42b5      	cmp	r5, r6
 8009a6c:	d11a      	bne.n	8009aa4 <_printf_common+0xc8>
 8009a6e:	2000      	movs	r0, #0
 8009a70:	e008      	b.n	8009a84 <_printf_common+0xa8>
 8009a72:	2301      	movs	r3, #1
 8009a74:	4652      	mov	r2, sl
 8009a76:	4641      	mov	r1, r8
 8009a78:	4638      	mov	r0, r7
 8009a7a:	47c8      	blx	r9
 8009a7c:	3001      	adds	r0, #1
 8009a7e:	d103      	bne.n	8009a88 <_printf_common+0xac>
 8009a80:	f04f 30ff 	mov.w	r0, #4294967295
 8009a84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a88:	3501      	adds	r5, #1
 8009a8a:	e7c6      	b.n	8009a1a <_printf_common+0x3e>
 8009a8c:	18e1      	adds	r1, r4, r3
 8009a8e:	1c5a      	adds	r2, r3, #1
 8009a90:	2030      	movs	r0, #48	@ 0x30
 8009a92:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009a96:	4422      	add	r2, r4
 8009a98:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009a9c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009aa0:	3302      	adds	r3, #2
 8009aa2:	e7c7      	b.n	8009a34 <_printf_common+0x58>
 8009aa4:	2301      	movs	r3, #1
 8009aa6:	4622      	mov	r2, r4
 8009aa8:	4641      	mov	r1, r8
 8009aaa:	4638      	mov	r0, r7
 8009aac:	47c8      	blx	r9
 8009aae:	3001      	adds	r0, #1
 8009ab0:	d0e6      	beq.n	8009a80 <_printf_common+0xa4>
 8009ab2:	3601      	adds	r6, #1
 8009ab4:	e7d9      	b.n	8009a6a <_printf_common+0x8e>
	...

08009ab8 <_printf_i>:
 8009ab8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009abc:	7e0f      	ldrb	r7, [r1, #24]
 8009abe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009ac0:	2f78      	cmp	r7, #120	@ 0x78
 8009ac2:	4691      	mov	r9, r2
 8009ac4:	4680      	mov	r8, r0
 8009ac6:	460c      	mov	r4, r1
 8009ac8:	469a      	mov	sl, r3
 8009aca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009ace:	d807      	bhi.n	8009ae0 <_printf_i+0x28>
 8009ad0:	2f62      	cmp	r7, #98	@ 0x62
 8009ad2:	d80a      	bhi.n	8009aea <_printf_i+0x32>
 8009ad4:	2f00      	cmp	r7, #0
 8009ad6:	f000 80d1 	beq.w	8009c7c <_printf_i+0x1c4>
 8009ada:	2f58      	cmp	r7, #88	@ 0x58
 8009adc:	f000 80b8 	beq.w	8009c50 <_printf_i+0x198>
 8009ae0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009ae4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009ae8:	e03a      	b.n	8009b60 <_printf_i+0xa8>
 8009aea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009aee:	2b15      	cmp	r3, #21
 8009af0:	d8f6      	bhi.n	8009ae0 <_printf_i+0x28>
 8009af2:	a101      	add	r1, pc, #4	@ (adr r1, 8009af8 <_printf_i+0x40>)
 8009af4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009af8:	08009b51 	.word	0x08009b51
 8009afc:	08009b65 	.word	0x08009b65
 8009b00:	08009ae1 	.word	0x08009ae1
 8009b04:	08009ae1 	.word	0x08009ae1
 8009b08:	08009ae1 	.word	0x08009ae1
 8009b0c:	08009ae1 	.word	0x08009ae1
 8009b10:	08009b65 	.word	0x08009b65
 8009b14:	08009ae1 	.word	0x08009ae1
 8009b18:	08009ae1 	.word	0x08009ae1
 8009b1c:	08009ae1 	.word	0x08009ae1
 8009b20:	08009ae1 	.word	0x08009ae1
 8009b24:	08009c63 	.word	0x08009c63
 8009b28:	08009b8f 	.word	0x08009b8f
 8009b2c:	08009c1d 	.word	0x08009c1d
 8009b30:	08009ae1 	.word	0x08009ae1
 8009b34:	08009ae1 	.word	0x08009ae1
 8009b38:	08009c85 	.word	0x08009c85
 8009b3c:	08009ae1 	.word	0x08009ae1
 8009b40:	08009b8f 	.word	0x08009b8f
 8009b44:	08009ae1 	.word	0x08009ae1
 8009b48:	08009ae1 	.word	0x08009ae1
 8009b4c:	08009c25 	.word	0x08009c25
 8009b50:	6833      	ldr	r3, [r6, #0]
 8009b52:	1d1a      	adds	r2, r3, #4
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	6032      	str	r2, [r6, #0]
 8009b58:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009b5c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009b60:	2301      	movs	r3, #1
 8009b62:	e09c      	b.n	8009c9e <_printf_i+0x1e6>
 8009b64:	6833      	ldr	r3, [r6, #0]
 8009b66:	6820      	ldr	r0, [r4, #0]
 8009b68:	1d19      	adds	r1, r3, #4
 8009b6a:	6031      	str	r1, [r6, #0]
 8009b6c:	0606      	lsls	r6, r0, #24
 8009b6e:	d501      	bpl.n	8009b74 <_printf_i+0xbc>
 8009b70:	681d      	ldr	r5, [r3, #0]
 8009b72:	e003      	b.n	8009b7c <_printf_i+0xc4>
 8009b74:	0645      	lsls	r5, r0, #25
 8009b76:	d5fb      	bpl.n	8009b70 <_printf_i+0xb8>
 8009b78:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009b7c:	2d00      	cmp	r5, #0
 8009b7e:	da03      	bge.n	8009b88 <_printf_i+0xd0>
 8009b80:	232d      	movs	r3, #45	@ 0x2d
 8009b82:	426d      	negs	r5, r5
 8009b84:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009b88:	4858      	ldr	r0, [pc, #352]	@ (8009cec <_printf_i+0x234>)
 8009b8a:	230a      	movs	r3, #10
 8009b8c:	e011      	b.n	8009bb2 <_printf_i+0xfa>
 8009b8e:	6821      	ldr	r1, [r4, #0]
 8009b90:	6833      	ldr	r3, [r6, #0]
 8009b92:	0608      	lsls	r0, r1, #24
 8009b94:	f853 5b04 	ldr.w	r5, [r3], #4
 8009b98:	d402      	bmi.n	8009ba0 <_printf_i+0xe8>
 8009b9a:	0649      	lsls	r1, r1, #25
 8009b9c:	bf48      	it	mi
 8009b9e:	b2ad      	uxthmi	r5, r5
 8009ba0:	2f6f      	cmp	r7, #111	@ 0x6f
 8009ba2:	4852      	ldr	r0, [pc, #328]	@ (8009cec <_printf_i+0x234>)
 8009ba4:	6033      	str	r3, [r6, #0]
 8009ba6:	bf14      	ite	ne
 8009ba8:	230a      	movne	r3, #10
 8009baa:	2308      	moveq	r3, #8
 8009bac:	2100      	movs	r1, #0
 8009bae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009bb2:	6866      	ldr	r6, [r4, #4]
 8009bb4:	60a6      	str	r6, [r4, #8]
 8009bb6:	2e00      	cmp	r6, #0
 8009bb8:	db05      	blt.n	8009bc6 <_printf_i+0x10e>
 8009bba:	6821      	ldr	r1, [r4, #0]
 8009bbc:	432e      	orrs	r6, r5
 8009bbe:	f021 0104 	bic.w	r1, r1, #4
 8009bc2:	6021      	str	r1, [r4, #0]
 8009bc4:	d04b      	beq.n	8009c5e <_printf_i+0x1a6>
 8009bc6:	4616      	mov	r6, r2
 8009bc8:	fbb5 f1f3 	udiv	r1, r5, r3
 8009bcc:	fb03 5711 	mls	r7, r3, r1, r5
 8009bd0:	5dc7      	ldrb	r7, [r0, r7]
 8009bd2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009bd6:	462f      	mov	r7, r5
 8009bd8:	42bb      	cmp	r3, r7
 8009bda:	460d      	mov	r5, r1
 8009bdc:	d9f4      	bls.n	8009bc8 <_printf_i+0x110>
 8009bde:	2b08      	cmp	r3, #8
 8009be0:	d10b      	bne.n	8009bfa <_printf_i+0x142>
 8009be2:	6823      	ldr	r3, [r4, #0]
 8009be4:	07df      	lsls	r7, r3, #31
 8009be6:	d508      	bpl.n	8009bfa <_printf_i+0x142>
 8009be8:	6923      	ldr	r3, [r4, #16]
 8009bea:	6861      	ldr	r1, [r4, #4]
 8009bec:	4299      	cmp	r1, r3
 8009bee:	bfde      	ittt	le
 8009bf0:	2330      	movle	r3, #48	@ 0x30
 8009bf2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009bf6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009bfa:	1b92      	subs	r2, r2, r6
 8009bfc:	6122      	str	r2, [r4, #16]
 8009bfe:	f8cd a000 	str.w	sl, [sp]
 8009c02:	464b      	mov	r3, r9
 8009c04:	aa03      	add	r2, sp, #12
 8009c06:	4621      	mov	r1, r4
 8009c08:	4640      	mov	r0, r8
 8009c0a:	f7ff fee7 	bl	80099dc <_printf_common>
 8009c0e:	3001      	adds	r0, #1
 8009c10:	d14a      	bne.n	8009ca8 <_printf_i+0x1f0>
 8009c12:	f04f 30ff 	mov.w	r0, #4294967295
 8009c16:	b004      	add	sp, #16
 8009c18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c1c:	6823      	ldr	r3, [r4, #0]
 8009c1e:	f043 0320 	orr.w	r3, r3, #32
 8009c22:	6023      	str	r3, [r4, #0]
 8009c24:	4832      	ldr	r0, [pc, #200]	@ (8009cf0 <_printf_i+0x238>)
 8009c26:	2778      	movs	r7, #120	@ 0x78
 8009c28:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009c2c:	6823      	ldr	r3, [r4, #0]
 8009c2e:	6831      	ldr	r1, [r6, #0]
 8009c30:	061f      	lsls	r7, r3, #24
 8009c32:	f851 5b04 	ldr.w	r5, [r1], #4
 8009c36:	d402      	bmi.n	8009c3e <_printf_i+0x186>
 8009c38:	065f      	lsls	r7, r3, #25
 8009c3a:	bf48      	it	mi
 8009c3c:	b2ad      	uxthmi	r5, r5
 8009c3e:	6031      	str	r1, [r6, #0]
 8009c40:	07d9      	lsls	r1, r3, #31
 8009c42:	bf44      	itt	mi
 8009c44:	f043 0320 	orrmi.w	r3, r3, #32
 8009c48:	6023      	strmi	r3, [r4, #0]
 8009c4a:	b11d      	cbz	r5, 8009c54 <_printf_i+0x19c>
 8009c4c:	2310      	movs	r3, #16
 8009c4e:	e7ad      	b.n	8009bac <_printf_i+0xf4>
 8009c50:	4826      	ldr	r0, [pc, #152]	@ (8009cec <_printf_i+0x234>)
 8009c52:	e7e9      	b.n	8009c28 <_printf_i+0x170>
 8009c54:	6823      	ldr	r3, [r4, #0]
 8009c56:	f023 0320 	bic.w	r3, r3, #32
 8009c5a:	6023      	str	r3, [r4, #0]
 8009c5c:	e7f6      	b.n	8009c4c <_printf_i+0x194>
 8009c5e:	4616      	mov	r6, r2
 8009c60:	e7bd      	b.n	8009bde <_printf_i+0x126>
 8009c62:	6833      	ldr	r3, [r6, #0]
 8009c64:	6825      	ldr	r5, [r4, #0]
 8009c66:	6961      	ldr	r1, [r4, #20]
 8009c68:	1d18      	adds	r0, r3, #4
 8009c6a:	6030      	str	r0, [r6, #0]
 8009c6c:	062e      	lsls	r6, r5, #24
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	d501      	bpl.n	8009c76 <_printf_i+0x1be>
 8009c72:	6019      	str	r1, [r3, #0]
 8009c74:	e002      	b.n	8009c7c <_printf_i+0x1c4>
 8009c76:	0668      	lsls	r0, r5, #25
 8009c78:	d5fb      	bpl.n	8009c72 <_printf_i+0x1ba>
 8009c7a:	8019      	strh	r1, [r3, #0]
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	6123      	str	r3, [r4, #16]
 8009c80:	4616      	mov	r6, r2
 8009c82:	e7bc      	b.n	8009bfe <_printf_i+0x146>
 8009c84:	6833      	ldr	r3, [r6, #0]
 8009c86:	1d1a      	adds	r2, r3, #4
 8009c88:	6032      	str	r2, [r6, #0]
 8009c8a:	681e      	ldr	r6, [r3, #0]
 8009c8c:	6862      	ldr	r2, [r4, #4]
 8009c8e:	2100      	movs	r1, #0
 8009c90:	4630      	mov	r0, r6
 8009c92:	f7f6 fabd 	bl	8000210 <memchr>
 8009c96:	b108      	cbz	r0, 8009c9c <_printf_i+0x1e4>
 8009c98:	1b80      	subs	r0, r0, r6
 8009c9a:	6060      	str	r0, [r4, #4]
 8009c9c:	6863      	ldr	r3, [r4, #4]
 8009c9e:	6123      	str	r3, [r4, #16]
 8009ca0:	2300      	movs	r3, #0
 8009ca2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009ca6:	e7aa      	b.n	8009bfe <_printf_i+0x146>
 8009ca8:	6923      	ldr	r3, [r4, #16]
 8009caa:	4632      	mov	r2, r6
 8009cac:	4649      	mov	r1, r9
 8009cae:	4640      	mov	r0, r8
 8009cb0:	47d0      	blx	sl
 8009cb2:	3001      	adds	r0, #1
 8009cb4:	d0ad      	beq.n	8009c12 <_printf_i+0x15a>
 8009cb6:	6823      	ldr	r3, [r4, #0]
 8009cb8:	079b      	lsls	r3, r3, #30
 8009cba:	d413      	bmi.n	8009ce4 <_printf_i+0x22c>
 8009cbc:	68e0      	ldr	r0, [r4, #12]
 8009cbe:	9b03      	ldr	r3, [sp, #12]
 8009cc0:	4298      	cmp	r0, r3
 8009cc2:	bfb8      	it	lt
 8009cc4:	4618      	movlt	r0, r3
 8009cc6:	e7a6      	b.n	8009c16 <_printf_i+0x15e>
 8009cc8:	2301      	movs	r3, #1
 8009cca:	4632      	mov	r2, r6
 8009ccc:	4649      	mov	r1, r9
 8009cce:	4640      	mov	r0, r8
 8009cd0:	47d0      	blx	sl
 8009cd2:	3001      	adds	r0, #1
 8009cd4:	d09d      	beq.n	8009c12 <_printf_i+0x15a>
 8009cd6:	3501      	adds	r5, #1
 8009cd8:	68e3      	ldr	r3, [r4, #12]
 8009cda:	9903      	ldr	r1, [sp, #12]
 8009cdc:	1a5b      	subs	r3, r3, r1
 8009cde:	42ab      	cmp	r3, r5
 8009ce0:	dcf2      	bgt.n	8009cc8 <_printf_i+0x210>
 8009ce2:	e7eb      	b.n	8009cbc <_printf_i+0x204>
 8009ce4:	2500      	movs	r5, #0
 8009ce6:	f104 0619 	add.w	r6, r4, #25
 8009cea:	e7f5      	b.n	8009cd8 <_printf_i+0x220>
 8009cec:	0800a8c2 	.word	0x0800a8c2
 8009cf0:	0800a8d3 	.word	0x0800a8d3

08009cf4 <__sflush_r>:
 8009cf4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009cf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009cfc:	0716      	lsls	r6, r2, #28
 8009cfe:	4605      	mov	r5, r0
 8009d00:	460c      	mov	r4, r1
 8009d02:	d454      	bmi.n	8009dae <__sflush_r+0xba>
 8009d04:	684b      	ldr	r3, [r1, #4]
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	dc02      	bgt.n	8009d10 <__sflush_r+0x1c>
 8009d0a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	dd48      	ble.n	8009da2 <__sflush_r+0xae>
 8009d10:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009d12:	2e00      	cmp	r6, #0
 8009d14:	d045      	beq.n	8009da2 <__sflush_r+0xae>
 8009d16:	2300      	movs	r3, #0
 8009d18:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009d1c:	682f      	ldr	r7, [r5, #0]
 8009d1e:	6a21      	ldr	r1, [r4, #32]
 8009d20:	602b      	str	r3, [r5, #0]
 8009d22:	d030      	beq.n	8009d86 <__sflush_r+0x92>
 8009d24:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009d26:	89a3      	ldrh	r3, [r4, #12]
 8009d28:	0759      	lsls	r1, r3, #29
 8009d2a:	d505      	bpl.n	8009d38 <__sflush_r+0x44>
 8009d2c:	6863      	ldr	r3, [r4, #4]
 8009d2e:	1ad2      	subs	r2, r2, r3
 8009d30:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009d32:	b10b      	cbz	r3, 8009d38 <__sflush_r+0x44>
 8009d34:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009d36:	1ad2      	subs	r2, r2, r3
 8009d38:	2300      	movs	r3, #0
 8009d3a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009d3c:	6a21      	ldr	r1, [r4, #32]
 8009d3e:	4628      	mov	r0, r5
 8009d40:	47b0      	blx	r6
 8009d42:	1c43      	adds	r3, r0, #1
 8009d44:	89a3      	ldrh	r3, [r4, #12]
 8009d46:	d106      	bne.n	8009d56 <__sflush_r+0x62>
 8009d48:	6829      	ldr	r1, [r5, #0]
 8009d4a:	291d      	cmp	r1, #29
 8009d4c:	d82b      	bhi.n	8009da6 <__sflush_r+0xb2>
 8009d4e:	4a2a      	ldr	r2, [pc, #168]	@ (8009df8 <__sflush_r+0x104>)
 8009d50:	40ca      	lsrs	r2, r1
 8009d52:	07d6      	lsls	r6, r2, #31
 8009d54:	d527      	bpl.n	8009da6 <__sflush_r+0xb2>
 8009d56:	2200      	movs	r2, #0
 8009d58:	6062      	str	r2, [r4, #4]
 8009d5a:	04d9      	lsls	r1, r3, #19
 8009d5c:	6922      	ldr	r2, [r4, #16]
 8009d5e:	6022      	str	r2, [r4, #0]
 8009d60:	d504      	bpl.n	8009d6c <__sflush_r+0x78>
 8009d62:	1c42      	adds	r2, r0, #1
 8009d64:	d101      	bne.n	8009d6a <__sflush_r+0x76>
 8009d66:	682b      	ldr	r3, [r5, #0]
 8009d68:	b903      	cbnz	r3, 8009d6c <__sflush_r+0x78>
 8009d6a:	6560      	str	r0, [r4, #84]	@ 0x54
 8009d6c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009d6e:	602f      	str	r7, [r5, #0]
 8009d70:	b1b9      	cbz	r1, 8009da2 <__sflush_r+0xae>
 8009d72:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009d76:	4299      	cmp	r1, r3
 8009d78:	d002      	beq.n	8009d80 <__sflush_r+0x8c>
 8009d7a:	4628      	mov	r0, r5
 8009d7c:	f7ff fbd6 	bl	800952c <_free_r>
 8009d80:	2300      	movs	r3, #0
 8009d82:	6363      	str	r3, [r4, #52]	@ 0x34
 8009d84:	e00d      	b.n	8009da2 <__sflush_r+0xae>
 8009d86:	2301      	movs	r3, #1
 8009d88:	4628      	mov	r0, r5
 8009d8a:	47b0      	blx	r6
 8009d8c:	4602      	mov	r2, r0
 8009d8e:	1c50      	adds	r0, r2, #1
 8009d90:	d1c9      	bne.n	8009d26 <__sflush_r+0x32>
 8009d92:	682b      	ldr	r3, [r5, #0]
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d0c6      	beq.n	8009d26 <__sflush_r+0x32>
 8009d98:	2b1d      	cmp	r3, #29
 8009d9a:	d001      	beq.n	8009da0 <__sflush_r+0xac>
 8009d9c:	2b16      	cmp	r3, #22
 8009d9e:	d11e      	bne.n	8009dde <__sflush_r+0xea>
 8009da0:	602f      	str	r7, [r5, #0]
 8009da2:	2000      	movs	r0, #0
 8009da4:	e022      	b.n	8009dec <__sflush_r+0xf8>
 8009da6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009daa:	b21b      	sxth	r3, r3
 8009dac:	e01b      	b.n	8009de6 <__sflush_r+0xf2>
 8009dae:	690f      	ldr	r7, [r1, #16]
 8009db0:	2f00      	cmp	r7, #0
 8009db2:	d0f6      	beq.n	8009da2 <__sflush_r+0xae>
 8009db4:	0793      	lsls	r3, r2, #30
 8009db6:	680e      	ldr	r6, [r1, #0]
 8009db8:	bf08      	it	eq
 8009dba:	694b      	ldreq	r3, [r1, #20]
 8009dbc:	600f      	str	r7, [r1, #0]
 8009dbe:	bf18      	it	ne
 8009dc0:	2300      	movne	r3, #0
 8009dc2:	eba6 0807 	sub.w	r8, r6, r7
 8009dc6:	608b      	str	r3, [r1, #8]
 8009dc8:	f1b8 0f00 	cmp.w	r8, #0
 8009dcc:	dde9      	ble.n	8009da2 <__sflush_r+0xae>
 8009dce:	6a21      	ldr	r1, [r4, #32]
 8009dd0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009dd2:	4643      	mov	r3, r8
 8009dd4:	463a      	mov	r2, r7
 8009dd6:	4628      	mov	r0, r5
 8009dd8:	47b0      	blx	r6
 8009dda:	2800      	cmp	r0, #0
 8009ddc:	dc08      	bgt.n	8009df0 <__sflush_r+0xfc>
 8009dde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009de2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009de6:	81a3      	strh	r3, [r4, #12]
 8009de8:	f04f 30ff 	mov.w	r0, #4294967295
 8009dec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009df0:	4407      	add	r7, r0
 8009df2:	eba8 0800 	sub.w	r8, r8, r0
 8009df6:	e7e7      	b.n	8009dc8 <__sflush_r+0xd4>
 8009df8:	20400001 	.word	0x20400001

08009dfc <_fflush_r>:
 8009dfc:	b538      	push	{r3, r4, r5, lr}
 8009dfe:	690b      	ldr	r3, [r1, #16]
 8009e00:	4605      	mov	r5, r0
 8009e02:	460c      	mov	r4, r1
 8009e04:	b913      	cbnz	r3, 8009e0c <_fflush_r+0x10>
 8009e06:	2500      	movs	r5, #0
 8009e08:	4628      	mov	r0, r5
 8009e0a:	bd38      	pop	{r3, r4, r5, pc}
 8009e0c:	b118      	cbz	r0, 8009e16 <_fflush_r+0x1a>
 8009e0e:	6a03      	ldr	r3, [r0, #32]
 8009e10:	b90b      	cbnz	r3, 8009e16 <_fflush_r+0x1a>
 8009e12:	f7ff f9c3 	bl	800919c <__sinit>
 8009e16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d0f3      	beq.n	8009e06 <_fflush_r+0xa>
 8009e1e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009e20:	07d0      	lsls	r0, r2, #31
 8009e22:	d404      	bmi.n	8009e2e <_fflush_r+0x32>
 8009e24:	0599      	lsls	r1, r3, #22
 8009e26:	d402      	bmi.n	8009e2e <_fflush_r+0x32>
 8009e28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009e2a:	f7ff fb50 	bl	80094ce <__retarget_lock_acquire_recursive>
 8009e2e:	4628      	mov	r0, r5
 8009e30:	4621      	mov	r1, r4
 8009e32:	f7ff ff5f 	bl	8009cf4 <__sflush_r>
 8009e36:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009e38:	07da      	lsls	r2, r3, #31
 8009e3a:	4605      	mov	r5, r0
 8009e3c:	d4e4      	bmi.n	8009e08 <_fflush_r+0xc>
 8009e3e:	89a3      	ldrh	r3, [r4, #12]
 8009e40:	059b      	lsls	r3, r3, #22
 8009e42:	d4e1      	bmi.n	8009e08 <_fflush_r+0xc>
 8009e44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009e46:	f7ff fb43 	bl	80094d0 <__retarget_lock_release_recursive>
 8009e4a:	e7dd      	b.n	8009e08 <_fflush_r+0xc>

08009e4c <fiprintf>:
 8009e4c:	b40e      	push	{r1, r2, r3}
 8009e4e:	b503      	push	{r0, r1, lr}
 8009e50:	4601      	mov	r1, r0
 8009e52:	ab03      	add	r3, sp, #12
 8009e54:	4805      	ldr	r0, [pc, #20]	@ (8009e6c <fiprintf+0x20>)
 8009e56:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e5a:	6800      	ldr	r0, [r0, #0]
 8009e5c:	9301      	str	r3, [sp, #4]
 8009e5e:	f000 f88f 	bl	8009f80 <_vfiprintf_r>
 8009e62:	b002      	add	sp, #8
 8009e64:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e68:	b003      	add	sp, #12
 8009e6a:	4770      	bx	lr
 8009e6c:	20000030 	.word	0x20000030

08009e70 <memmove>:
 8009e70:	4288      	cmp	r0, r1
 8009e72:	b510      	push	{r4, lr}
 8009e74:	eb01 0402 	add.w	r4, r1, r2
 8009e78:	d902      	bls.n	8009e80 <memmove+0x10>
 8009e7a:	4284      	cmp	r4, r0
 8009e7c:	4623      	mov	r3, r4
 8009e7e:	d807      	bhi.n	8009e90 <memmove+0x20>
 8009e80:	1e43      	subs	r3, r0, #1
 8009e82:	42a1      	cmp	r1, r4
 8009e84:	d008      	beq.n	8009e98 <memmove+0x28>
 8009e86:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009e8a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009e8e:	e7f8      	b.n	8009e82 <memmove+0x12>
 8009e90:	4402      	add	r2, r0
 8009e92:	4601      	mov	r1, r0
 8009e94:	428a      	cmp	r2, r1
 8009e96:	d100      	bne.n	8009e9a <memmove+0x2a>
 8009e98:	bd10      	pop	{r4, pc}
 8009e9a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009e9e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009ea2:	e7f7      	b.n	8009e94 <memmove+0x24>

08009ea4 <_sbrk_r>:
 8009ea4:	b538      	push	{r3, r4, r5, lr}
 8009ea6:	4d06      	ldr	r5, [pc, #24]	@ (8009ec0 <_sbrk_r+0x1c>)
 8009ea8:	2300      	movs	r3, #0
 8009eaa:	4604      	mov	r4, r0
 8009eac:	4608      	mov	r0, r1
 8009eae:	602b      	str	r3, [r5, #0]
 8009eb0:	f7f8 fd4e 	bl	8002950 <_sbrk>
 8009eb4:	1c43      	adds	r3, r0, #1
 8009eb6:	d102      	bne.n	8009ebe <_sbrk_r+0x1a>
 8009eb8:	682b      	ldr	r3, [r5, #0]
 8009eba:	b103      	cbz	r3, 8009ebe <_sbrk_r+0x1a>
 8009ebc:	6023      	str	r3, [r4, #0]
 8009ebe:	bd38      	pop	{r3, r4, r5, pc}
 8009ec0:	20000e08 	.word	0x20000e08

08009ec4 <abort>:
 8009ec4:	b508      	push	{r3, lr}
 8009ec6:	2006      	movs	r0, #6
 8009ec8:	f000 fa2e 	bl	800a328 <raise>
 8009ecc:	2001      	movs	r0, #1
 8009ece:	f7f8 fcc7 	bl	8002860 <_exit>

08009ed2 <_realloc_r>:
 8009ed2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ed6:	4607      	mov	r7, r0
 8009ed8:	4614      	mov	r4, r2
 8009eda:	460d      	mov	r5, r1
 8009edc:	b921      	cbnz	r1, 8009ee8 <_realloc_r+0x16>
 8009ede:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009ee2:	4611      	mov	r1, r2
 8009ee4:	f7ff bb96 	b.w	8009614 <_malloc_r>
 8009ee8:	b92a      	cbnz	r2, 8009ef6 <_realloc_r+0x24>
 8009eea:	f7ff fb1f 	bl	800952c <_free_r>
 8009eee:	4625      	mov	r5, r4
 8009ef0:	4628      	mov	r0, r5
 8009ef2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ef6:	f000 fa33 	bl	800a360 <_malloc_usable_size_r>
 8009efa:	4284      	cmp	r4, r0
 8009efc:	4606      	mov	r6, r0
 8009efe:	d802      	bhi.n	8009f06 <_realloc_r+0x34>
 8009f00:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009f04:	d8f4      	bhi.n	8009ef0 <_realloc_r+0x1e>
 8009f06:	4621      	mov	r1, r4
 8009f08:	4638      	mov	r0, r7
 8009f0a:	f7ff fb83 	bl	8009614 <_malloc_r>
 8009f0e:	4680      	mov	r8, r0
 8009f10:	b908      	cbnz	r0, 8009f16 <_realloc_r+0x44>
 8009f12:	4645      	mov	r5, r8
 8009f14:	e7ec      	b.n	8009ef0 <_realloc_r+0x1e>
 8009f16:	42b4      	cmp	r4, r6
 8009f18:	4622      	mov	r2, r4
 8009f1a:	4629      	mov	r1, r5
 8009f1c:	bf28      	it	cs
 8009f1e:	4632      	movcs	r2, r6
 8009f20:	f7ff fad7 	bl	80094d2 <memcpy>
 8009f24:	4629      	mov	r1, r5
 8009f26:	4638      	mov	r0, r7
 8009f28:	f7ff fb00 	bl	800952c <_free_r>
 8009f2c:	e7f1      	b.n	8009f12 <_realloc_r+0x40>

08009f2e <__sfputc_r>:
 8009f2e:	6893      	ldr	r3, [r2, #8]
 8009f30:	3b01      	subs	r3, #1
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	b410      	push	{r4}
 8009f36:	6093      	str	r3, [r2, #8]
 8009f38:	da08      	bge.n	8009f4c <__sfputc_r+0x1e>
 8009f3a:	6994      	ldr	r4, [r2, #24]
 8009f3c:	42a3      	cmp	r3, r4
 8009f3e:	db01      	blt.n	8009f44 <__sfputc_r+0x16>
 8009f40:	290a      	cmp	r1, #10
 8009f42:	d103      	bne.n	8009f4c <__sfputc_r+0x1e>
 8009f44:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009f48:	f000 b932 	b.w	800a1b0 <__swbuf_r>
 8009f4c:	6813      	ldr	r3, [r2, #0]
 8009f4e:	1c58      	adds	r0, r3, #1
 8009f50:	6010      	str	r0, [r2, #0]
 8009f52:	7019      	strb	r1, [r3, #0]
 8009f54:	4608      	mov	r0, r1
 8009f56:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009f5a:	4770      	bx	lr

08009f5c <__sfputs_r>:
 8009f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f5e:	4606      	mov	r6, r0
 8009f60:	460f      	mov	r7, r1
 8009f62:	4614      	mov	r4, r2
 8009f64:	18d5      	adds	r5, r2, r3
 8009f66:	42ac      	cmp	r4, r5
 8009f68:	d101      	bne.n	8009f6e <__sfputs_r+0x12>
 8009f6a:	2000      	movs	r0, #0
 8009f6c:	e007      	b.n	8009f7e <__sfputs_r+0x22>
 8009f6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f72:	463a      	mov	r2, r7
 8009f74:	4630      	mov	r0, r6
 8009f76:	f7ff ffda 	bl	8009f2e <__sfputc_r>
 8009f7a:	1c43      	adds	r3, r0, #1
 8009f7c:	d1f3      	bne.n	8009f66 <__sfputs_r+0xa>
 8009f7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009f80 <_vfiprintf_r>:
 8009f80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f84:	460d      	mov	r5, r1
 8009f86:	b09d      	sub	sp, #116	@ 0x74
 8009f88:	4614      	mov	r4, r2
 8009f8a:	4698      	mov	r8, r3
 8009f8c:	4606      	mov	r6, r0
 8009f8e:	b118      	cbz	r0, 8009f98 <_vfiprintf_r+0x18>
 8009f90:	6a03      	ldr	r3, [r0, #32]
 8009f92:	b90b      	cbnz	r3, 8009f98 <_vfiprintf_r+0x18>
 8009f94:	f7ff f902 	bl	800919c <__sinit>
 8009f98:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009f9a:	07d9      	lsls	r1, r3, #31
 8009f9c:	d405      	bmi.n	8009faa <_vfiprintf_r+0x2a>
 8009f9e:	89ab      	ldrh	r3, [r5, #12]
 8009fa0:	059a      	lsls	r2, r3, #22
 8009fa2:	d402      	bmi.n	8009faa <_vfiprintf_r+0x2a>
 8009fa4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009fa6:	f7ff fa92 	bl	80094ce <__retarget_lock_acquire_recursive>
 8009faa:	89ab      	ldrh	r3, [r5, #12]
 8009fac:	071b      	lsls	r3, r3, #28
 8009fae:	d501      	bpl.n	8009fb4 <_vfiprintf_r+0x34>
 8009fb0:	692b      	ldr	r3, [r5, #16]
 8009fb2:	b99b      	cbnz	r3, 8009fdc <_vfiprintf_r+0x5c>
 8009fb4:	4629      	mov	r1, r5
 8009fb6:	4630      	mov	r0, r6
 8009fb8:	f000 f938 	bl	800a22c <__swsetup_r>
 8009fbc:	b170      	cbz	r0, 8009fdc <_vfiprintf_r+0x5c>
 8009fbe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009fc0:	07dc      	lsls	r4, r3, #31
 8009fc2:	d504      	bpl.n	8009fce <_vfiprintf_r+0x4e>
 8009fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8009fc8:	b01d      	add	sp, #116	@ 0x74
 8009fca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fce:	89ab      	ldrh	r3, [r5, #12]
 8009fd0:	0598      	lsls	r0, r3, #22
 8009fd2:	d4f7      	bmi.n	8009fc4 <_vfiprintf_r+0x44>
 8009fd4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009fd6:	f7ff fa7b 	bl	80094d0 <__retarget_lock_release_recursive>
 8009fda:	e7f3      	b.n	8009fc4 <_vfiprintf_r+0x44>
 8009fdc:	2300      	movs	r3, #0
 8009fde:	9309      	str	r3, [sp, #36]	@ 0x24
 8009fe0:	2320      	movs	r3, #32
 8009fe2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009fe6:	f8cd 800c 	str.w	r8, [sp, #12]
 8009fea:	2330      	movs	r3, #48	@ 0x30
 8009fec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a19c <_vfiprintf_r+0x21c>
 8009ff0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009ff4:	f04f 0901 	mov.w	r9, #1
 8009ff8:	4623      	mov	r3, r4
 8009ffa:	469a      	mov	sl, r3
 8009ffc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a000:	b10a      	cbz	r2, 800a006 <_vfiprintf_r+0x86>
 800a002:	2a25      	cmp	r2, #37	@ 0x25
 800a004:	d1f9      	bne.n	8009ffa <_vfiprintf_r+0x7a>
 800a006:	ebba 0b04 	subs.w	fp, sl, r4
 800a00a:	d00b      	beq.n	800a024 <_vfiprintf_r+0xa4>
 800a00c:	465b      	mov	r3, fp
 800a00e:	4622      	mov	r2, r4
 800a010:	4629      	mov	r1, r5
 800a012:	4630      	mov	r0, r6
 800a014:	f7ff ffa2 	bl	8009f5c <__sfputs_r>
 800a018:	3001      	adds	r0, #1
 800a01a:	f000 80a7 	beq.w	800a16c <_vfiprintf_r+0x1ec>
 800a01e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a020:	445a      	add	r2, fp
 800a022:	9209      	str	r2, [sp, #36]	@ 0x24
 800a024:	f89a 3000 	ldrb.w	r3, [sl]
 800a028:	2b00      	cmp	r3, #0
 800a02a:	f000 809f 	beq.w	800a16c <_vfiprintf_r+0x1ec>
 800a02e:	2300      	movs	r3, #0
 800a030:	f04f 32ff 	mov.w	r2, #4294967295
 800a034:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a038:	f10a 0a01 	add.w	sl, sl, #1
 800a03c:	9304      	str	r3, [sp, #16]
 800a03e:	9307      	str	r3, [sp, #28]
 800a040:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a044:	931a      	str	r3, [sp, #104]	@ 0x68
 800a046:	4654      	mov	r4, sl
 800a048:	2205      	movs	r2, #5
 800a04a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a04e:	4853      	ldr	r0, [pc, #332]	@ (800a19c <_vfiprintf_r+0x21c>)
 800a050:	f7f6 f8de 	bl	8000210 <memchr>
 800a054:	9a04      	ldr	r2, [sp, #16]
 800a056:	b9d8      	cbnz	r0, 800a090 <_vfiprintf_r+0x110>
 800a058:	06d1      	lsls	r1, r2, #27
 800a05a:	bf44      	itt	mi
 800a05c:	2320      	movmi	r3, #32
 800a05e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a062:	0713      	lsls	r3, r2, #28
 800a064:	bf44      	itt	mi
 800a066:	232b      	movmi	r3, #43	@ 0x2b
 800a068:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a06c:	f89a 3000 	ldrb.w	r3, [sl]
 800a070:	2b2a      	cmp	r3, #42	@ 0x2a
 800a072:	d015      	beq.n	800a0a0 <_vfiprintf_r+0x120>
 800a074:	9a07      	ldr	r2, [sp, #28]
 800a076:	4654      	mov	r4, sl
 800a078:	2000      	movs	r0, #0
 800a07a:	f04f 0c0a 	mov.w	ip, #10
 800a07e:	4621      	mov	r1, r4
 800a080:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a084:	3b30      	subs	r3, #48	@ 0x30
 800a086:	2b09      	cmp	r3, #9
 800a088:	d94b      	bls.n	800a122 <_vfiprintf_r+0x1a2>
 800a08a:	b1b0      	cbz	r0, 800a0ba <_vfiprintf_r+0x13a>
 800a08c:	9207      	str	r2, [sp, #28]
 800a08e:	e014      	b.n	800a0ba <_vfiprintf_r+0x13a>
 800a090:	eba0 0308 	sub.w	r3, r0, r8
 800a094:	fa09 f303 	lsl.w	r3, r9, r3
 800a098:	4313      	orrs	r3, r2
 800a09a:	9304      	str	r3, [sp, #16]
 800a09c:	46a2      	mov	sl, r4
 800a09e:	e7d2      	b.n	800a046 <_vfiprintf_r+0xc6>
 800a0a0:	9b03      	ldr	r3, [sp, #12]
 800a0a2:	1d19      	adds	r1, r3, #4
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	9103      	str	r1, [sp, #12]
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	bfbb      	ittet	lt
 800a0ac:	425b      	neglt	r3, r3
 800a0ae:	f042 0202 	orrlt.w	r2, r2, #2
 800a0b2:	9307      	strge	r3, [sp, #28]
 800a0b4:	9307      	strlt	r3, [sp, #28]
 800a0b6:	bfb8      	it	lt
 800a0b8:	9204      	strlt	r2, [sp, #16]
 800a0ba:	7823      	ldrb	r3, [r4, #0]
 800a0bc:	2b2e      	cmp	r3, #46	@ 0x2e
 800a0be:	d10a      	bne.n	800a0d6 <_vfiprintf_r+0x156>
 800a0c0:	7863      	ldrb	r3, [r4, #1]
 800a0c2:	2b2a      	cmp	r3, #42	@ 0x2a
 800a0c4:	d132      	bne.n	800a12c <_vfiprintf_r+0x1ac>
 800a0c6:	9b03      	ldr	r3, [sp, #12]
 800a0c8:	1d1a      	adds	r2, r3, #4
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	9203      	str	r2, [sp, #12]
 800a0ce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a0d2:	3402      	adds	r4, #2
 800a0d4:	9305      	str	r3, [sp, #20]
 800a0d6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a1ac <_vfiprintf_r+0x22c>
 800a0da:	7821      	ldrb	r1, [r4, #0]
 800a0dc:	2203      	movs	r2, #3
 800a0de:	4650      	mov	r0, sl
 800a0e0:	f7f6 f896 	bl	8000210 <memchr>
 800a0e4:	b138      	cbz	r0, 800a0f6 <_vfiprintf_r+0x176>
 800a0e6:	9b04      	ldr	r3, [sp, #16]
 800a0e8:	eba0 000a 	sub.w	r0, r0, sl
 800a0ec:	2240      	movs	r2, #64	@ 0x40
 800a0ee:	4082      	lsls	r2, r0
 800a0f0:	4313      	orrs	r3, r2
 800a0f2:	3401      	adds	r4, #1
 800a0f4:	9304      	str	r3, [sp, #16]
 800a0f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a0fa:	4829      	ldr	r0, [pc, #164]	@ (800a1a0 <_vfiprintf_r+0x220>)
 800a0fc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a100:	2206      	movs	r2, #6
 800a102:	f7f6 f885 	bl	8000210 <memchr>
 800a106:	2800      	cmp	r0, #0
 800a108:	d03f      	beq.n	800a18a <_vfiprintf_r+0x20a>
 800a10a:	4b26      	ldr	r3, [pc, #152]	@ (800a1a4 <_vfiprintf_r+0x224>)
 800a10c:	bb1b      	cbnz	r3, 800a156 <_vfiprintf_r+0x1d6>
 800a10e:	9b03      	ldr	r3, [sp, #12]
 800a110:	3307      	adds	r3, #7
 800a112:	f023 0307 	bic.w	r3, r3, #7
 800a116:	3308      	adds	r3, #8
 800a118:	9303      	str	r3, [sp, #12]
 800a11a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a11c:	443b      	add	r3, r7
 800a11e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a120:	e76a      	b.n	8009ff8 <_vfiprintf_r+0x78>
 800a122:	fb0c 3202 	mla	r2, ip, r2, r3
 800a126:	460c      	mov	r4, r1
 800a128:	2001      	movs	r0, #1
 800a12a:	e7a8      	b.n	800a07e <_vfiprintf_r+0xfe>
 800a12c:	2300      	movs	r3, #0
 800a12e:	3401      	adds	r4, #1
 800a130:	9305      	str	r3, [sp, #20]
 800a132:	4619      	mov	r1, r3
 800a134:	f04f 0c0a 	mov.w	ip, #10
 800a138:	4620      	mov	r0, r4
 800a13a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a13e:	3a30      	subs	r2, #48	@ 0x30
 800a140:	2a09      	cmp	r2, #9
 800a142:	d903      	bls.n	800a14c <_vfiprintf_r+0x1cc>
 800a144:	2b00      	cmp	r3, #0
 800a146:	d0c6      	beq.n	800a0d6 <_vfiprintf_r+0x156>
 800a148:	9105      	str	r1, [sp, #20]
 800a14a:	e7c4      	b.n	800a0d6 <_vfiprintf_r+0x156>
 800a14c:	fb0c 2101 	mla	r1, ip, r1, r2
 800a150:	4604      	mov	r4, r0
 800a152:	2301      	movs	r3, #1
 800a154:	e7f0      	b.n	800a138 <_vfiprintf_r+0x1b8>
 800a156:	ab03      	add	r3, sp, #12
 800a158:	9300      	str	r3, [sp, #0]
 800a15a:	462a      	mov	r2, r5
 800a15c:	4b12      	ldr	r3, [pc, #72]	@ (800a1a8 <_vfiprintf_r+0x228>)
 800a15e:	a904      	add	r1, sp, #16
 800a160:	4630      	mov	r0, r6
 800a162:	f3af 8000 	nop.w
 800a166:	4607      	mov	r7, r0
 800a168:	1c78      	adds	r0, r7, #1
 800a16a:	d1d6      	bne.n	800a11a <_vfiprintf_r+0x19a>
 800a16c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a16e:	07d9      	lsls	r1, r3, #31
 800a170:	d405      	bmi.n	800a17e <_vfiprintf_r+0x1fe>
 800a172:	89ab      	ldrh	r3, [r5, #12]
 800a174:	059a      	lsls	r2, r3, #22
 800a176:	d402      	bmi.n	800a17e <_vfiprintf_r+0x1fe>
 800a178:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a17a:	f7ff f9a9 	bl	80094d0 <__retarget_lock_release_recursive>
 800a17e:	89ab      	ldrh	r3, [r5, #12]
 800a180:	065b      	lsls	r3, r3, #25
 800a182:	f53f af1f 	bmi.w	8009fc4 <_vfiprintf_r+0x44>
 800a186:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a188:	e71e      	b.n	8009fc8 <_vfiprintf_r+0x48>
 800a18a:	ab03      	add	r3, sp, #12
 800a18c:	9300      	str	r3, [sp, #0]
 800a18e:	462a      	mov	r2, r5
 800a190:	4b05      	ldr	r3, [pc, #20]	@ (800a1a8 <_vfiprintf_r+0x228>)
 800a192:	a904      	add	r1, sp, #16
 800a194:	4630      	mov	r0, r6
 800a196:	f7ff fc8f 	bl	8009ab8 <_printf_i>
 800a19a:	e7e4      	b.n	800a166 <_vfiprintf_r+0x1e6>
 800a19c:	0800a8b1 	.word	0x0800a8b1
 800a1a0:	0800a8bb 	.word	0x0800a8bb
 800a1a4:	00000000 	.word	0x00000000
 800a1a8:	08009f5d 	.word	0x08009f5d
 800a1ac:	0800a8b7 	.word	0x0800a8b7

0800a1b0 <__swbuf_r>:
 800a1b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1b2:	460e      	mov	r6, r1
 800a1b4:	4614      	mov	r4, r2
 800a1b6:	4605      	mov	r5, r0
 800a1b8:	b118      	cbz	r0, 800a1c2 <__swbuf_r+0x12>
 800a1ba:	6a03      	ldr	r3, [r0, #32]
 800a1bc:	b90b      	cbnz	r3, 800a1c2 <__swbuf_r+0x12>
 800a1be:	f7fe ffed 	bl	800919c <__sinit>
 800a1c2:	69a3      	ldr	r3, [r4, #24]
 800a1c4:	60a3      	str	r3, [r4, #8]
 800a1c6:	89a3      	ldrh	r3, [r4, #12]
 800a1c8:	071a      	lsls	r2, r3, #28
 800a1ca:	d501      	bpl.n	800a1d0 <__swbuf_r+0x20>
 800a1cc:	6923      	ldr	r3, [r4, #16]
 800a1ce:	b943      	cbnz	r3, 800a1e2 <__swbuf_r+0x32>
 800a1d0:	4621      	mov	r1, r4
 800a1d2:	4628      	mov	r0, r5
 800a1d4:	f000 f82a 	bl	800a22c <__swsetup_r>
 800a1d8:	b118      	cbz	r0, 800a1e2 <__swbuf_r+0x32>
 800a1da:	f04f 37ff 	mov.w	r7, #4294967295
 800a1de:	4638      	mov	r0, r7
 800a1e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a1e2:	6823      	ldr	r3, [r4, #0]
 800a1e4:	6922      	ldr	r2, [r4, #16]
 800a1e6:	1a98      	subs	r0, r3, r2
 800a1e8:	6963      	ldr	r3, [r4, #20]
 800a1ea:	b2f6      	uxtb	r6, r6
 800a1ec:	4283      	cmp	r3, r0
 800a1ee:	4637      	mov	r7, r6
 800a1f0:	dc05      	bgt.n	800a1fe <__swbuf_r+0x4e>
 800a1f2:	4621      	mov	r1, r4
 800a1f4:	4628      	mov	r0, r5
 800a1f6:	f7ff fe01 	bl	8009dfc <_fflush_r>
 800a1fa:	2800      	cmp	r0, #0
 800a1fc:	d1ed      	bne.n	800a1da <__swbuf_r+0x2a>
 800a1fe:	68a3      	ldr	r3, [r4, #8]
 800a200:	3b01      	subs	r3, #1
 800a202:	60a3      	str	r3, [r4, #8]
 800a204:	6823      	ldr	r3, [r4, #0]
 800a206:	1c5a      	adds	r2, r3, #1
 800a208:	6022      	str	r2, [r4, #0]
 800a20a:	701e      	strb	r6, [r3, #0]
 800a20c:	6962      	ldr	r2, [r4, #20]
 800a20e:	1c43      	adds	r3, r0, #1
 800a210:	429a      	cmp	r2, r3
 800a212:	d004      	beq.n	800a21e <__swbuf_r+0x6e>
 800a214:	89a3      	ldrh	r3, [r4, #12]
 800a216:	07db      	lsls	r3, r3, #31
 800a218:	d5e1      	bpl.n	800a1de <__swbuf_r+0x2e>
 800a21a:	2e0a      	cmp	r6, #10
 800a21c:	d1df      	bne.n	800a1de <__swbuf_r+0x2e>
 800a21e:	4621      	mov	r1, r4
 800a220:	4628      	mov	r0, r5
 800a222:	f7ff fdeb 	bl	8009dfc <_fflush_r>
 800a226:	2800      	cmp	r0, #0
 800a228:	d0d9      	beq.n	800a1de <__swbuf_r+0x2e>
 800a22a:	e7d6      	b.n	800a1da <__swbuf_r+0x2a>

0800a22c <__swsetup_r>:
 800a22c:	b538      	push	{r3, r4, r5, lr}
 800a22e:	4b29      	ldr	r3, [pc, #164]	@ (800a2d4 <__swsetup_r+0xa8>)
 800a230:	4605      	mov	r5, r0
 800a232:	6818      	ldr	r0, [r3, #0]
 800a234:	460c      	mov	r4, r1
 800a236:	b118      	cbz	r0, 800a240 <__swsetup_r+0x14>
 800a238:	6a03      	ldr	r3, [r0, #32]
 800a23a:	b90b      	cbnz	r3, 800a240 <__swsetup_r+0x14>
 800a23c:	f7fe ffae 	bl	800919c <__sinit>
 800a240:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a244:	0719      	lsls	r1, r3, #28
 800a246:	d422      	bmi.n	800a28e <__swsetup_r+0x62>
 800a248:	06da      	lsls	r2, r3, #27
 800a24a:	d407      	bmi.n	800a25c <__swsetup_r+0x30>
 800a24c:	2209      	movs	r2, #9
 800a24e:	602a      	str	r2, [r5, #0]
 800a250:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a254:	81a3      	strh	r3, [r4, #12]
 800a256:	f04f 30ff 	mov.w	r0, #4294967295
 800a25a:	e033      	b.n	800a2c4 <__swsetup_r+0x98>
 800a25c:	0758      	lsls	r0, r3, #29
 800a25e:	d512      	bpl.n	800a286 <__swsetup_r+0x5a>
 800a260:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a262:	b141      	cbz	r1, 800a276 <__swsetup_r+0x4a>
 800a264:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a268:	4299      	cmp	r1, r3
 800a26a:	d002      	beq.n	800a272 <__swsetup_r+0x46>
 800a26c:	4628      	mov	r0, r5
 800a26e:	f7ff f95d 	bl	800952c <_free_r>
 800a272:	2300      	movs	r3, #0
 800a274:	6363      	str	r3, [r4, #52]	@ 0x34
 800a276:	89a3      	ldrh	r3, [r4, #12]
 800a278:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a27c:	81a3      	strh	r3, [r4, #12]
 800a27e:	2300      	movs	r3, #0
 800a280:	6063      	str	r3, [r4, #4]
 800a282:	6923      	ldr	r3, [r4, #16]
 800a284:	6023      	str	r3, [r4, #0]
 800a286:	89a3      	ldrh	r3, [r4, #12]
 800a288:	f043 0308 	orr.w	r3, r3, #8
 800a28c:	81a3      	strh	r3, [r4, #12]
 800a28e:	6923      	ldr	r3, [r4, #16]
 800a290:	b94b      	cbnz	r3, 800a2a6 <__swsetup_r+0x7a>
 800a292:	89a3      	ldrh	r3, [r4, #12]
 800a294:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a298:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a29c:	d003      	beq.n	800a2a6 <__swsetup_r+0x7a>
 800a29e:	4621      	mov	r1, r4
 800a2a0:	4628      	mov	r0, r5
 800a2a2:	f000 f88b 	bl	800a3bc <__smakebuf_r>
 800a2a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2aa:	f013 0201 	ands.w	r2, r3, #1
 800a2ae:	d00a      	beq.n	800a2c6 <__swsetup_r+0x9a>
 800a2b0:	2200      	movs	r2, #0
 800a2b2:	60a2      	str	r2, [r4, #8]
 800a2b4:	6962      	ldr	r2, [r4, #20]
 800a2b6:	4252      	negs	r2, r2
 800a2b8:	61a2      	str	r2, [r4, #24]
 800a2ba:	6922      	ldr	r2, [r4, #16]
 800a2bc:	b942      	cbnz	r2, 800a2d0 <__swsetup_r+0xa4>
 800a2be:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a2c2:	d1c5      	bne.n	800a250 <__swsetup_r+0x24>
 800a2c4:	bd38      	pop	{r3, r4, r5, pc}
 800a2c6:	0799      	lsls	r1, r3, #30
 800a2c8:	bf58      	it	pl
 800a2ca:	6962      	ldrpl	r2, [r4, #20]
 800a2cc:	60a2      	str	r2, [r4, #8]
 800a2ce:	e7f4      	b.n	800a2ba <__swsetup_r+0x8e>
 800a2d0:	2000      	movs	r0, #0
 800a2d2:	e7f7      	b.n	800a2c4 <__swsetup_r+0x98>
 800a2d4:	20000030 	.word	0x20000030

0800a2d8 <_raise_r>:
 800a2d8:	291f      	cmp	r1, #31
 800a2da:	b538      	push	{r3, r4, r5, lr}
 800a2dc:	4605      	mov	r5, r0
 800a2de:	460c      	mov	r4, r1
 800a2e0:	d904      	bls.n	800a2ec <_raise_r+0x14>
 800a2e2:	2316      	movs	r3, #22
 800a2e4:	6003      	str	r3, [r0, #0]
 800a2e6:	f04f 30ff 	mov.w	r0, #4294967295
 800a2ea:	bd38      	pop	{r3, r4, r5, pc}
 800a2ec:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a2ee:	b112      	cbz	r2, 800a2f6 <_raise_r+0x1e>
 800a2f0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a2f4:	b94b      	cbnz	r3, 800a30a <_raise_r+0x32>
 800a2f6:	4628      	mov	r0, r5
 800a2f8:	f000 f830 	bl	800a35c <_getpid_r>
 800a2fc:	4622      	mov	r2, r4
 800a2fe:	4601      	mov	r1, r0
 800a300:	4628      	mov	r0, r5
 800a302:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a306:	f000 b817 	b.w	800a338 <_kill_r>
 800a30a:	2b01      	cmp	r3, #1
 800a30c:	d00a      	beq.n	800a324 <_raise_r+0x4c>
 800a30e:	1c59      	adds	r1, r3, #1
 800a310:	d103      	bne.n	800a31a <_raise_r+0x42>
 800a312:	2316      	movs	r3, #22
 800a314:	6003      	str	r3, [r0, #0]
 800a316:	2001      	movs	r0, #1
 800a318:	e7e7      	b.n	800a2ea <_raise_r+0x12>
 800a31a:	2100      	movs	r1, #0
 800a31c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a320:	4620      	mov	r0, r4
 800a322:	4798      	blx	r3
 800a324:	2000      	movs	r0, #0
 800a326:	e7e0      	b.n	800a2ea <_raise_r+0x12>

0800a328 <raise>:
 800a328:	4b02      	ldr	r3, [pc, #8]	@ (800a334 <raise+0xc>)
 800a32a:	4601      	mov	r1, r0
 800a32c:	6818      	ldr	r0, [r3, #0]
 800a32e:	f7ff bfd3 	b.w	800a2d8 <_raise_r>
 800a332:	bf00      	nop
 800a334:	20000030 	.word	0x20000030

0800a338 <_kill_r>:
 800a338:	b538      	push	{r3, r4, r5, lr}
 800a33a:	4d07      	ldr	r5, [pc, #28]	@ (800a358 <_kill_r+0x20>)
 800a33c:	2300      	movs	r3, #0
 800a33e:	4604      	mov	r4, r0
 800a340:	4608      	mov	r0, r1
 800a342:	4611      	mov	r1, r2
 800a344:	602b      	str	r3, [r5, #0]
 800a346:	f7f8 fa7b 	bl	8002840 <_kill>
 800a34a:	1c43      	adds	r3, r0, #1
 800a34c:	d102      	bne.n	800a354 <_kill_r+0x1c>
 800a34e:	682b      	ldr	r3, [r5, #0]
 800a350:	b103      	cbz	r3, 800a354 <_kill_r+0x1c>
 800a352:	6023      	str	r3, [r4, #0]
 800a354:	bd38      	pop	{r3, r4, r5, pc}
 800a356:	bf00      	nop
 800a358:	20000e08 	.word	0x20000e08

0800a35c <_getpid_r>:
 800a35c:	f7f8 ba68 	b.w	8002830 <_getpid>

0800a360 <_malloc_usable_size_r>:
 800a360:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a364:	1f18      	subs	r0, r3, #4
 800a366:	2b00      	cmp	r3, #0
 800a368:	bfbc      	itt	lt
 800a36a:	580b      	ldrlt	r3, [r1, r0]
 800a36c:	18c0      	addlt	r0, r0, r3
 800a36e:	4770      	bx	lr

0800a370 <__swhatbuf_r>:
 800a370:	b570      	push	{r4, r5, r6, lr}
 800a372:	460c      	mov	r4, r1
 800a374:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a378:	2900      	cmp	r1, #0
 800a37a:	b096      	sub	sp, #88	@ 0x58
 800a37c:	4615      	mov	r5, r2
 800a37e:	461e      	mov	r6, r3
 800a380:	da0d      	bge.n	800a39e <__swhatbuf_r+0x2e>
 800a382:	89a3      	ldrh	r3, [r4, #12]
 800a384:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a388:	f04f 0100 	mov.w	r1, #0
 800a38c:	bf14      	ite	ne
 800a38e:	2340      	movne	r3, #64	@ 0x40
 800a390:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a394:	2000      	movs	r0, #0
 800a396:	6031      	str	r1, [r6, #0]
 800a398:	602b      	str	r3, [r5, #0]
 800a39a:	b016      	add	sp, #88	@ 0x58
 800a39c:	bd70      	pop	{r4, r5, r6, pc}
 800a39e:	466a      	mov	r2, sp
 800a3a0:	f000 f848 	bl	800a434 <_fstat_r>
 800a3a4:	2800      	cmp	r0, #0
 800a3a6:	dbec      	blt.n	800a382 <__swhatbuf_r+0x12>
 800a3a8:	9901      	ldr	r1, [sp, #4]
 800a3aa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a3ae:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a3b2:	4259      	negs	r1, r3
 800a3b4:	4159      	adcs	r1, r3
 800a3b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a3ba:	e7eb      	b.n	800a394 <__swhatbuf_r+0x24>

0800a3bc <__smakebuf_r>:
 800a3bc:	898b      	ldrh	r3, [r1, #12]
 800a3be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a3c0:	079d      	lsls	r5, r3, #30
 800a3c2:	4606      	mov	r6, r0
 800a3c4:	460c      	mov	r4, r1
 800a3c6:	d507      	bpl.n	800a3d8 <__smakebuf_r+0x1c>
 800a3c8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a3cc:	6023      	str	r3, [r4, #0]
 800a3ce:	6123      	str	r3, [r4, #16]
 800a3d0:	2301      	movs	r3, #1
 800a3d2:	6163      	str	r3, [r4, #20]
 800a3d4:	b003      	add	sp, #12
 800a3d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a3d8:	ab01      	add	r3, sp, #4
 800a3da:	466a      	mov	r2, sp
 800a3dc:	f7ff ffc8 	bl	800a370 <__swhatbuf_r>
 800a3e0:	9f00      	ldr	r7, [sp, #0]
 800a3e2:	4605      	mov	r5, r0
 800a3e4:	4639      	mov	r1, r7
 800a3e6:	4630      	mov	r0, r6
 800a3e8:	f7ff f914 	bl	8009614 <_malloc_r>
 800a3ec:	b948      	cbnz	r0, 800a402 <__smakebuf_r+0x46>
 800a3ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a3f2:	059a      	lsls	r2, r3, #22
 800a3f4:	d4ee      	bmi.n	800a3d4 <__smakebuf_r+0x18>
 800a3f6:	f023 0303 	bic.w	r3, r3, #3
 800a3fa:	f043 0302 	orr.w	r3, r3, #2
 800a3fe:	81a3      	strh	r3, [r4, #12]
 800a400:	e7e2      	b.n	800a3c8 <__smakebuf_r+0xc>
 800a402:	89a3      	ldrh	r3, [r4, #12]
 800a404:	6020      	str	r0, [r4, #0]
 800a406:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a40a:	81a3      	strh	r3, [r4, #12]
 800a40c:	9b01      	ldr	r3, [sp, #4]
 800a40e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a412:	b15b      	cbz	r3, 800a42c <__smakebuf_r+0x70>
 800a414:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a418:	4630      	mov	r0, r6
 800a41a:	f000 f81d 	bl	800a458 <_isatty_r>
 800a41e:	b128      	cbz	r0, 800a42c <__smakebuf_r+0x70>
 800a420:	89a3      	ldrh	r3, [r4, #12]
 800a422:	f023 0303 	bic.w	r3, r3, #3
 800a426:	f043 0301 	orr.w	r3, r3, #1
 800a42a:	81a3      	strh	r3, [r4, #12]
 800a42c:	89a3      	ldrh	r3, [r4, #12]
 800a42e:	431d      	orrs	r5, r3
 800a430:	81a5      	strh	r5, [r4, #12]
 800a432:	e7cf      	b.n	800a3d4 <__smakebuf_r+0x18>

0800a434 <_fstat_r>:
 800a434:	b538      	push	{r3, r4, r5, lr}
 800a436:	4d07      	ldr	r5, [pc, #28]	@ (800a454 <_fstat_r+0x20>)
 800a438:	2300      	movs	r3, #0
 800a43a:	4604      	mov	r4, r0
 800a43c:	4608      	mov	r0, r1
 800a43e:	4611      	mov	r1, r2
 800a440:	602b      	str	r3, [r5, #0]
 800a442:	f7f8 fa5d 	bl	8002900 <_fstat>
 800a446:	1c43      	adds	r3, r0, #1
 800a448:	d102      	bne.n	800a450 <_fstat_r+0x1c>
 800a44a:	682b      	ldr	r3, [r5, #0]
 800a44c:	b103      	cbz	r3, 800a450 <_fstat_r+0x1c>
 800a44e:	6023      	str	r3, [r4, #0]
 800a450:	bd38      	pop	{r3, r4, r5, pc}
 800a452:	bf00      	nop
 800a454:	20000e08 	.word	0x20000e08

0800a458 <_isatty_r>:
 800a458:	b538      	push	{r3, r4, r5, lr}
 800a45a:	4d06      	ldr	r5, [pc, #24]	@ (800a474 <_isatty_r+0x1c>)
 800a45c:	2300      	movs	r3, #0
 800a45e:	4604      	mov	r4, r0
 800a460:	4608      	mov	r0, r1
 800a462:	602b      	str	r3, [r5, #0]
 800a464:	f7f8 fa5c 	bl	8002920 <_isatty>
 800a468:	1c43      	adds	r3, r0, #1
 800a46a:	d102      	bne.n	800a472 <_isatty_r+0x1a>
 800a46c:	682b      	ldr	r3, [r5, #0]
 800a46e:	b103      	cbz	r3, 800a472 <_isatty_r+0x1a>
 800a470:	6023      	str	r3, [r4, #0]
 800a472:	bd38      	pop	{r3, r4, r5, pc}
 800a474:	20000e08 	.word	0x20000e08

0800a478 <_init>:
 800a478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a47a:	bf00      	nop
 800a47c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a47e:	bc08      	pop	{r3}
 800a480:	469e      	mov	lr, r3
 800a482:	4770      	bx	lr

0800a484 <_fini>:
 800a484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a486:	bf00      	nop
 800a488:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a48a:	bc08      	pop	{r3}
 800a48c:	469e      	mov	lr, r3
 800a48e:	4770      	bx	lr
