{
   "context" : "{  :  }",
   "name" : ".preheader => %15",
   "statements" : [
      {
         "accesses" : [
            {
               "kind" : "write",
               "relation" : "{ Stmt_1[i0, i1] -> MemRef_C[1536i0 + i1] }"
            }
         ],
         "domain" : "{ Stmt_1[i0, i1] : i0 >= 0 and i0 <= 1535 and i1 >= 0 and i1 <= 1535 }",
         "name" : "Stmt_1",
         "schedule" : "{ Stmt_1[i0, i1] -> [i0, i1, 0, 0] }"
      },
      {
         "accesses" : [
            {
               "kind" : "read",
               "relation" : "{ Stmt_3[i0, i1, i2] -> MemRef_C[1536i0 + i1] }"
            },
            {
               "kind" : "read",
               "relation" : "{ Stmt_3[i0, i1, i2] -> MemRef_A[1536i0 + i2] }"
            },
            {
               "kind" : "read",
               "relation" : "{ Stmt_3[i0, i1, i2] -> MemRef_B[i1 + 1536i2] }"
            },
            {
               "kind" : "write",
               "relation" : "{ Stmt_3[i0, i1, i2] -> MemRef_C[1536i0 + i1] }"
            }
         ],
         "domain" : "{ Stmt_3[i0, i1, i2] : i0 >= 0 and i0 <= 1535 and i1 >= 0 and i1 <= 1535 and i2 >= 0 and i2 <= 1535 }",
         "name" : "Stmt_3",
         "schedule" : "{ Stmt_3[i0, i1, i2] -> [1, o0, o1, o2, i0, i2, ii1, i1]: o0 <= i0 < o0 + 64 and o1 <= i1 < o1 + 64 and o2 <= i2 < o2 + 64 and o0 % 64 = 0 and o1 % 64 = 0 and o2 % 64 = 0 and ii1 % 4 = 0 and ii1 <= i1 < ii1 + 4}"
      }
   ]
}
