{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1608540165821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition " "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1608540165821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 21 16:42:45 2020 " "Processing started: Mon Dec 21 16:42:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1608540165821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1608540165821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off chuzuche -c chuzuche " "Command: quartus_map --read_settings_files=on --write_settings_files=off chuzuche -c chuzuche" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1608540165821 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1608540166087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 FDIV " "Found entity 1: FDIV" {  } { { "FDIV.v" "" { Text "E:/EDA/chuzuche/FDIV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1608540166116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1608540166116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mileage.v 1 1 " "Found 1 design units, including 1 entities, in source file mileage.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mileage " "Found entity 1: Mileage" {  } { { "Mileage.v" "" { Text "E:/EDA/chuzuche/Mileage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1608540166118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1608540166118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quzheng.v 1 1 " "Found 1 design units, including 1 entities, in source file quzheng.v" { { "Info" "ISGN_ENTITY_NAME" "1 quzheng " "Found entity 1: quzheng" {  } { { "quzheng.v" "" { Text "E:/EDA/chuzuche/quzheng.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1608540166122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1608540166122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fare.v 1 1 " "Found 1 design units, including 1 entities, in source file fare.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fare " "Found entity 1: Fare" {  } { { "Fare.v" "" { Text "E:/EDA/chuzuche/Fare.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1608540166126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1608540166126 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 deceder.v(24) " "Verilog HDL Expression warning at deceder.v(24): truncated literal to match 1 bits" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1608540166127 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "deceder.v(137) " "Verilog HDL warning at deceder.v(137): extended using \"x\" or \"z\"" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 137 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1608540166129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deceder.v 1 1 " "Found 1 design units, including 1 entities, in source file deceder.v" { { "Info" "ISGN_ENTITY_NAME" "1 deceder " "Found entity 1: deceder" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1608540166129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1608540166129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chuzuche.bdf 1 1 " "Found 1 design units, including 1 entities, in source file chuzuche.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 chuzuche " "Found entity 1: chuzuche" {  } { { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1608540166132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1608540166132 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "chuzuche " "Elaborating entity \"chuzuche\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1608540166165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deceder deceder:inst " "Elaborating entity \"deceder\" for hierarchy \"deceder:inst\"" {  } { { "chuzuche.bdf" "inst" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 248 832 1024 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1608540166204 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 deceder.v(27) " "Verilog HDL assignment warning at deceder.v(27): truncated value with size 32 to match size of target (16)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540166206 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 deceder.v(36) " "Verilog HDL assignment warning at deceder.v(36): truncated value with size 32 to match size of target (4)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540166206 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 deceder.v(37) " "Verilog HDL assignment warning at deceder.v(37): truncated value with size 32 to match size of target (16)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540166206 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 deceder.v(43) " "Verilog HDL assignment warning at deceder.v(43): truncated value with size 32 to match size of target (4)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540166206 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 deceder.v(44) " "Verilog HDL assignment warning at deceder.v(44): truncated value with size 32 to match size of target (16)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540166206 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 deceder.v(49) " "Verilog HDL assignment warning at deceder.v(49): truncated value with size 32 to match size of target (4)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540166206 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 deceder.v(50) " "Verilog HDL assignment warning at deceder.v(50): truncated value with size 32 to match size of target (16)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540166207 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 deceder.v(54) " "Verilog HDL assignment warning at deceder.v(54): truncated value with size 32 to match size of target (4)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540166207 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 deceder.v(55) " "Verilog HDL assignment warning at deceder.v(55): truncated value with size 32 to match size of target (16)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540166207 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 deceder.v(82) " "Verilog HDL assignment warning at deceder.v(82): truncated value with size 32 to match size of target (4)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540166208 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 deceder.v(83) " "Verilog HDL assignment warning at deceder.v(83): truncated value with size 32 to match size of target (16)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540166208 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 deceder.v(89) " "Verilog HDL assignment warning at deceder.v(89): truncated value with size 32 to match size of target (4)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540166208 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 deceder.v(90) " "Verilog HDL assignment warning at deceder.v(90): truncated value with size 32 to match size of target (16)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540166208 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 deceder.v(95) " "Verilog HDL assignment warning at deceder.v(95): truncated value with size 32 to match size of target (4)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540166208 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 deceder.v(96) " "Verilog HDL assignment warning at deceder.v(96): truncated value with size 32 to match size of target (16)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540166208 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 deceder.v(100) " "Verilog HDL assignment warning at deceder.v(100): truncated value with size 32 to match size of target (4)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540166208 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 deceder.v(101) " "Verilog HDL assignment warning at deceder.v(101): truncated value with size 32 to match size of target (16)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540166208 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 deceder.v(123) " "Verilog HDL assignment warning at deceder.v(123): truncated value with size 32 to match size of target (3)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540166210 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "m_one deceder.v(129) " "Verilog HDL Always Construct warning at deceder.v(129): variable \"m_one\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1608540166210 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "m_ten deceder.v(130) " "Verilog HDL Always Construct warning at deceder.v(130): variable \"m_ten\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1608540166210 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "m_hun deceder.v(131) " "Verilog HDL Always Construct warning at deceder.v(131): variable \"m_hun\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1608540166210 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "m_tho deceder.v(132) " "Verilog HDL Always Construct warning at deceder.v(132): variable \"m_tho\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1608540166210 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d_one deceder.v(133) " "Verilog HDL Always Construct warning at deceder.v(133): variable \"d_one\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1608540166210 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d_ten deceder.v(134) " "Verilog HDL Always Construct warning at deceder.v(134): variable \"d_ten\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1608540166211 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d_hun deceder.v(135) " "Verilog HDL Always Construct warning at deceder.v(135): variable \"d_hun\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1608540166211 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d_tho deceder.v(136) " "Verilog HDL Always Construct warning at deceder.v(136): variable \"d_tho\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1608540166211 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 deceder.v(137) " "Verilog HDL assignment warning at deceder.v(137): truncated value with size 32 to match size of target (4)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540166211 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 deceder.v(137) " "Verilog HDL assignment warning at deceder.v(137): truncated value with size 32 to match size of target (1)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540166211 "|chuzuche|deceder:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 deceder.v(137) " "Verilog HDL assignment warning at deceder.v(137): truncated value with size 32 to match size of target (8)" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540166211 "|chuzuche|deceder:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quzheng quzheng:inst3 " "Elaborating entity \"quzheng\" for hierarchy \"quzheng:inst3\"" {  } { { "chuzuche.bdf" "inst3" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 40 720 880 136 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1608540166251 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 quzheng.v(8) " "Verilog HDL assignment warning at quzheng.v(8): truncated value with size 32 to match size of target (13)" {  } { { "quzheng.v" "" { Text "E:/EDA/chuzuche/quzheng.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540166252 "|chuzuche|quzheng:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mileage Mileage:inst2 " "Elaborating entity \"Mileage\" for hierarchy \"Mileage:inst2\"" {  } { { "chuzuche.bdf" "inst2" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 40 504 648 136 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1608540166277 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Mileage.v(11) " "Verilog HDL assignment warning at Mileage.v(11): truncated value with size 32 to match size of target (13)" {  } { { "Mileage.v" "" { Text "E:/EDA/chuzuche/Mileage.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540166278 "|chuzuche|Mileage:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Mileage.v(12) " "Verilog HDL assignment warning at Mileage.v(12): truncated value with size 32 to match size of target (4)" {  } { { "Mileage.v" "" { Text "E:/EDA/chuzuche/Mileage.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540166278 "|chuzuche|Mileage:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FDIV FDIV:inst1 " "Elaborating entity \"FDIV\" for hierarchy \"FDIV:inst1\"" {  } { { "chuzuche.bdf" "inst1" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 40 264 360 136 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1608540166305 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 FDIV.v(9) " "Verilog HDL assignment warning at FDIV.v(9): truncated value with size 32 to match size of target (13)" {  } { { "FDIV.v" "" { Text "E:/EDA/chuzuche/FDIV.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540166305 "|chuzuche|FDIV:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fare Fare:inst4 " "Elaborating entity \"Fare\" for hierarchy \"Fare:inst4\"" {  } { { "chuzuche.bdf" "inst4" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 248 504 672 344 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1608540166334 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Fare.v(10) " "Verilog HDL assignment warning at Fare.v(10): truncated value with size 32 to match size of target (13)" {  } { { "Fare.v" "" { Text "E:/EDA/chuzuche/Fare.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540166335 "|chuzuche|Fare:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Fare.v(11) " "Verilog HDL assignment warning at Fare.v(11): truncated value with size 32 to match size of target (13)" {  } { { "Fare.v" "" { Text "E:/EDA/chuzuche/Fare.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540166336 "|chuzuche|Fare:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Fare.v(12) " "Verilog HDL assignment warning at Fare.v(12): truncated value with size 32 to match size of target (13)" {  } { { "Fare.v" "" { Text "E:/EDA/chuzuche/Fare.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608540166336 "|chuzuche|Fare:inst4"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/EDA/chuzuche/chuzuche.map.smsg " "Generated suppressed messages file E:/EDA/chuzuche/chuzuche.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1608540167445 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1608540167714 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1608540167714 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "442 " "Implemented 442 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1608540167987 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1608540167987 ""} { "Info" "ICUT_CUT_TM_LCELLS" "423 " "Implemented 423 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1608540167987 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1608540167987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "335 " "Peak virtual memory: 335 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1608540168100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 21 16:42:48 2020 " "Processing ended: Mon Dec 21 16:42:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1608540168100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1608540168100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1608540168100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1608540168100 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1608540169010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition " "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1608540169011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 21 16:42:48 2020 " "Processing started: Mon Dec 21 16:42:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1608540169011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1608540169011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off chuzuche -c chuzuche " "Command: quartus_fit --read_settings_files=off --write_settings_files=off chuzuche -c chuzuche" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1608540169011 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1608540169101 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "chuzuche EP3C55F484I7 " "Selected device EP3C55F484I7 for design \"chuzuche\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1608540169142 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1608540169185 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1608540169186 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1608540169186 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1608540169319 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F484C7 " "Device EP3C16F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1608540169724 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F484I7 " "Device EP3C16F484I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1608540169724 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C7 " "Device EP3C40F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1608540169724 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484I7 " "Device EP3C40F484I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1608540169724 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C7 " "Device EP3C55F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1608540169724 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C7 " "Device EP3C80F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1608540169724 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484I7 " "Device EP3C80F484I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1608540169724 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F484C7 " "Device EP3C120F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1608540169724 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F484I7 " "Device EP3C120F484I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1608540169724 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1608540169724 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 864 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1608540169726 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 866 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1608540169726 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 868 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1608540169726 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 870 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1608540169726 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 872 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1608540169726 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1608540169726 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1608540169727 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "No exact pin location assignment(s) for 19 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dp " "Pin dp not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { dp } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 304 1080 1256 320 "dp" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 25 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540170380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "scan\[7\] " "Pin scan\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { scan[7] } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 272 1080 1256 288 "scan" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 10 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540170380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "scan\[6\] " "Pin scan\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { scan[6] } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 272 1080 1256 288 "scan" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 11 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540170380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "scan\[5\] " "Pin scan\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { scan[5] } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 272 1080 1256 288 "scan" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 12 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540170380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "scan\[4\] " "Pin scan\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { scan[4] } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 272 1080 1256 288 "scan" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 13 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540170380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "scan\[3\] " "Pin scan\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { scan[3] } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 272 1080 1256 288 "scan" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 14 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540170380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "scan\[2\] " "Pin scan\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { scan[2] } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 272 1080 1256 288 "scan" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 15 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540170380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "scan\[1\] " "Pin scan\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { scan[1] } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 272 1080 1256 288 "scan" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 16 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540170380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "scan\[0\] " "Pin scan\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { scan[0] } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 272 1080 1256 288 "scan" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 17 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540170380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[6\] " "Pin seg\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { seg[6] } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 288 1080 1256 304 "seg" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 18 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540170380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[5\] " "Pin seg\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { seg[5] } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 288 1080 1256 304 "seg" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 19 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540170380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[4\] " "Pin seg\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { seg[4] } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 288 1080 1256 304 "seg" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 20 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540170380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[3\] " "Pin seg\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { seg[3] } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 288 1080 1256 304 "seg" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 21 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540170380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[2\] " "Pin seg\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { seg[2] } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 288 1080 1256 304 "seg" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 22 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540170380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[1\] " "Pin seg\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { seg[1] } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 288 1080 1256 304 "seg" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 23 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540170380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[0\] " "Pin seg\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { seg[0] } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 288 1080 1256 304 "seg" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 24 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540170380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk20mhz " "Pin clk20mhz not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { clk20mhz } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 384 520 688 400 "clk20mhz" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk20mhz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 26 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540170380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { rst } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 304 16 184 320 "rst" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 28 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540170380 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk50HZ " "Pin clk50HZ not assigned to an exact location on the device" {  } { { "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.0sp1/quartus/bin/pin_planner.ppl" { clk50HZ } } } { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 64 0 168 80 "clk50HZ" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50HZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 27 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1608540170380 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1608540170380 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "chuzuche.sdc " "Synopsys Design Constraints File file not found: 'chuzuche.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1608540170731 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1608540170731 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1608540170734 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1608540170735 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1608540170736 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk20mhz~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk20mhz~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1608540170771 ""}  } { { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 384 520 688 400 "clk20mhz" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk20mhz~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 856 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1608540170771 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50HZ~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk50HZ~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1608540170772 ""}  } { { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 64 0 168 80 "clk50HZ" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50HZ~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 858 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1608540170772 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FDIV:inst1\|M1  " "Automatically promoted node FDIV:inst1\|M1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1608540170772 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FDIV:inst1\|M1~2 " "Destination node FDIV:inst1\|M1~2" {  } { { "FDIV.v" "" { Text "E:/EDA/chuzuche/FDIV.v" 7 -1 0 } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FDIV:inst1|M1~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 792 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1608540170772 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1608540170772 ""}  } { { "FDIV.v" "" { Text "E:/EDA/chuzuche/FDIV.v" 7 -1 0 } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FDIV:inst1|M1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 65 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1608540170772 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "deceder:inst\|clk1khz  " "Automatically promoted node deceder:inst\|clk1khz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1608540170772 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "deceder:inst\|clk1khz~0 " "Destination node deceder:inst\|clk1khz~0" {  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 11 -1 0 } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { deceder:inst|clk1khz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 400 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1608540170772 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1608540170772 ""}  } { { "deceder.v" "" { Text "E:/EDA/chuzuche/deceder.v" 11 -1 0 } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { deceder:inst|clk1khz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 255 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1608540170772 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node rst~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1608540170772 ""}  } { { "chuzuche.bdf" "" { Schematic "E:/EDA/chuzuche/chuzuche.bdf" { { 304 16 184 320 "rst" "" } } } } { "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/EDA/chuzuche/" { { 0 { 0 ""} 0 857 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1608540170772 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1608540171030 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1608540171031 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1608540171031 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1608540171033 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1608540171034 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1608540171035 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1608540171035 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1608540171036 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1608540171036 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 0 16 0 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 0 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1608540171038 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1608540171038 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1608540171038 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 28 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1608540171040 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 41 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1608540171040 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1608540171040 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1608540171040 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 42 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1608540171040 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 38 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1608540171040 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1608540171040 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1608540171040 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1608540171040 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1608540171040 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1608540171054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1608540172296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1608540172469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1608540172473 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1608540173617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1608540173617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1608540174231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X44_Y43 X54_Y53 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X44_Y43 to location X54_Y53" {  } { { "loc" "" { Generic "E:/EDA/chuzuche/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X44_Y43 to location X54_Y53"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X44_Y43 to location X54_Y53"} 44 43 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1608540176153 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1608540176153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1608540177027 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1608540177029 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1608540177029 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1608540177107 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1608540177378 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1608540177419 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1608540177799 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/EDA/chuzuche/chuzuche.fit.smsg " "Generated suppressed messages file E:/EDA/chuzuche/chuzuche.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1608540179601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "608 " "Peak virtual memory: 608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1608540180328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 21 16:43:00 2020 " "Processing ended: Mon Dec 21 16:43:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1608540180328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1608540180328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1608540180328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1608540180328 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1608540181399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition " "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1608540181400 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 21 16:43:01 2020 " "Processing started: Mon Dec 21 16:43:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1608540181400 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1608540181400 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off chuzuche -c chuzuche " "Command: quartus_asm --read_settings_files=off --write_settings_files=off chuzuche -c chuzuche" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1608540181400 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1608540181447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition " "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1608540181447 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 21 16:43:01 2020 " "Processing started: Mon Dec 21 16:43:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1608540181447 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1608540181447 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta chuzuche -c chuzuche " "Command: quartus_sta chuzuche -c chuzuche" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1608540181447 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 0 1608540181504 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1608540181642 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1608540181642 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1608540181706 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1608540181706 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "chuzuche.sdc " "Synopsys Design Constraints File file not found: 'chuzuche.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1608540181980 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1608540181981 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FDIV:inst1\|M1 FDIV:inst1\|M1 " "create_clock -period 1.000 -name FDIV:inst1\|M1 FDIV:inst1\|M1" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1608540181982 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk50HZ clk50HZ " "create_clock -period 1.000 -name clk50HZ clk50HZ" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1608540181982 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk20mhz clk20mhz " "create_clock -period 1.000 -name clk20mhz clk20mhz" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1608540181982 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name deceder:inst\|clk1khz deceder:inst\|clk1khz " "create_clock -period 1.000 -name deceder:inst\|clk1khz deceder:inst\|clk1khz" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1608540181982 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1608540181982 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1608540182215 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1608540182215 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1608540182217 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "" 0 0 1608540182243 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1608540182274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.150 " "Worst-case setup slack is -7.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540182293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540182293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.150      -100.915 clk50HZ  " "   -7.150      -100.915 clk50HZ " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540182293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.692      -524.624 clk20mhz  " "   -6.692      -524.624 clk20mhz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540182293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.566       -22.237 FDIV:inst1\|M1  " "   -1.566       -22.237 FDIV:inst1\|M1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540182293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.197        -0.197 deceder:inst\|clk1khz  " "   -0.197        -0.197 deceder:inst\|clk1khz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540182293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1608540182293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.185 " "Worst-case hold slack is -0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540182312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540182312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.185        -0.185 clk50HZ  " "   -0.185        -0.185 clk50HZ " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540182312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.137        -0.137 clk20mhz  " "   -0.137        -0.137 clk20mhz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540182312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412         0.000 FDIV:inst1\|M1  " "    0.412         0.000 FDIV:inst1\|M1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540182312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413         0.000 deceder:inst\|clk1khz  " "    0.413         0.000 deceder:inst\|clk1khz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540182312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1608540182312 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1608540182331 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1608540182349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540182364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540182364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -148.205 clk20mhz  " "   -3.000      -148.205 clk20mhz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540182364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -37.695 clk50HZ  " "   -3.000       -37.695 clk50HZ " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540182364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -21.845 FDIV:inst1\|M1  " "   -1.285       -21.845 FDIV:inst1\|M1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540182364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -3.855 deceder:inst\|clk1khz  " "   -1.285        -3.855 deceder:inst\|clk1khz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540182364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1608540182364 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "" 0 0 1608540182972 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1608540182994 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1608540183392 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1608540183455 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1608540183463 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1608540183590 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1608540183625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.938 " "Worst-case setup slack is -5.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540183649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540183649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.938       -82.519 clk50HZ  " "   -5.938       -82.519 clk50HZ " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540183649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.515      -437.942 clk20mhz  " "   -5.515      -437.942 clk20mhz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540183649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.207       -17.613 FDIV:inst1\|M1  " "   -1.207       -17.613 FDIV:inst1\|M1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540183649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.029        -0.029 deceder:inst\|clk1khz  " "   -0.029        -0.029 deceder:inst\|clk1khz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540183649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1608540183649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.116 " "Worst-case hold slack is -0.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540183793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540183793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.116        -0.116 clk20mhz  " "   -0.116        -0.116 clk20mhz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540183793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.065        -0.065 clk50HZ  " "   -0.065        -0.065 clk50HZ " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540183793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340         0.000 deceder:inst\|clk1khz  " "    0.340         0.000 deceder:inst\|clk1khz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540183793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341         0.000 FDIV:inst1\|M1  " "    0.341         0.000 FDIV:inst1\|M1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540183793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1608540183793 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1608540183814 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1608540183831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540183851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540183851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -148.205 clk20mhz  " "   -3.000      -148.205 clk20mhz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540183851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -37.695 clk50HZ  " "   -3.000       -37.695 clk50HZ " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540183851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -21.845 FDIV:inst1\|M1  " "   -1.285       -21.845 FDIV:inst1\|M1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540183851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285        -3.855 deceder:inst\|clk1khz  " "   -1.285        -3.855 deceder:inst\|clk1khz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540183851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1608540183851 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1608540184406 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 21 16:43:04 2020 " "Processing ended: Mon Dec 21 16:43:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1608540184406 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1608540184406 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1608540184406 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1608540184406 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "" 0 0 1608540184982 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1608540185175 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1608540185181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.742 " "Worst-case setup slack is -2.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540185205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540185205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.742       -32.215 clk50HZ  " "   -2.742       -32.215 clk50HZ " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540185205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.583      -183.264 clk20mhz  " "   -2.583      -183.264 clk20mhz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540185205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.158        -1.924 FDIV:inst1\|M1  " "   -0.158        -1.924 FDIV:inst1\|M1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540185205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 deceder:inst\|clk1khz  " "    0.445         0.000 deceder:inst\|clk1khz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540185205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1608540185205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.186 " "Worst-case hold slack is -0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540185229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540185229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.186        -0.186 clk20mhz  " "   -0.186        -0.186 clk20mhz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540185229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.160        -0.160 clk50HZ  " "   -0.160        -0.160 clk50HZ " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540185229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177         0.000 FDIV:inst1\|M1  " "    0.177         0.000 FDIV:inst1\|M1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540185229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178         0.000 deceder:inst\|clk1khz  " "    0.178         0.000 deceder:inst\|clk1khz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540185229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1608540185229 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1608540185252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1608540185278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540185310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540185310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -123.626 clk20mhz  " "   -3.000      -123.626 clk20mhz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540185310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -31.438 clk50HZ  " "   -3.000       -31.438 clk50HZ " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540185310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -17.000 FDIV:inst1\|M1  " "   -1.000       -17.000 FDIV:inst1\|M1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540185310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -3.000 deceder:inst\|clk1khz  " "   -1.000        -3.000 deceder:inst\|clk1khz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1608540185310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1608540185310 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1608540186212 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1608540186213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "390 " "Peak virtual memory: 390 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1608540186521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 21 16:43:06 2020 " "Processing ended: Mon Dec 21 16:43:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1608540186521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1608540186521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1608540186521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1608540186521 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1608540187399 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 44 s " "Quartus II Full Compilation was successful. 0 errors, 44 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1608540187399 ""}
