// Seed: 1686067044
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input wor id_2,
    output wand id_3
);
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    output tri0 id_2,
    input supply0 id_3,
    output supply0 id_4,
    input uwire id_5,
    input supply0 id_6,
    output uwire id_7,
    input uwire id_8,
    input wor id_9,
    input supply0 id_10,
    output supply0 id_11,
    output wand id_12,
    output supply1 id_13
);
  assign id_4  = -1 + 1;
  assign id_12 = -1;
  xor primCall (id_4, id_16, id_9, id_6, id_15);
  wire [1 'h0 : $realtime] id_15;
  wire [1 : 1] id_16;
  assign id_4 = id_15;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_10,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
