Index: b/arch/arm/dts/rk3328-orangepi-r1-plus-lts-u-boot.dtsi
===================================================================
--- a/arch/arm/dts/rk3328-orangepi-r1-plus-lts-u-boot.dtsi	2023-03-12 20:43:07.612116830 +0800
+++ b/arch/arm/dts/rk3328-orangepi-r1-plus-lts-u-boot.dtsi	2023-03-12 20:49:19.578116273 +0800
@@ -1 +1,34 @@
-#include "rk3328-nanopi-r2s-u-boot.dtsi"
+#include "rk3328-u-boot.dtsi"
+#include "rk3328-sdram-lpddr3-666.dtsi"
+/ {
+	chosen {
+		u-boot,spl-boot-order = "same-as-spl", &sdmmc, &emmc;
+	};
+};
+
+&gpio0 {
+	u-boot,dm-spl;
+};
+
+&pinctrl {
+	u-boot,dm-spl;
+};
+
+&sdmmc0m1_pin {
+	u-boot,dm-spl;
+};
+
+&pcfg_pull_up_4ma {
+	u-boot,dm-spl;
+};
+
+/* Need this and all the pinctrl/gpio stuff above to set pinmux */
+&vcc_sd {
+	u-boot,dm-spl;
+};
+
+&gmac2io {
+	snps,reset-gpio = <&gpio1 RK_PC2 GPIO_ACTIVE_LOW>;
+	snps,reset-active-low;
+	snps,reset-delays-us = <0 15000 50000>;
+};
Index: b/arch/arm/dts/rk3328-orangepi-r1-plus-lts.dts
===================================================================
--- a/arch/arm/dts/rk3328-orangepi-r1-plus-lts.dts	2023-03-12 20:43:07.612116830 +0800
+++ b/arch/arm/dts/rk3328-orangepi-r1-plus-lts.dts	2023-03-12 20:50:26.213257369 +0800
@@ -5,3 +5,42 @@
 	model = "Xunlong Orange Pi R1 Plus LTS";
 	compatible = "xunlong,orangepi-r1-plus-lts", "rockchip,rk3328";
 };
+
+&gmac2io {
+	phy-handle = <&yt8531c>;
+	tx_delay = <0x19>;
+	rx_delay = <0x05>;
+
+	mdio {
+		/delete-node/ ethernet-phy@1;
+
+		yt8531c: ethernet-phy@0 {
+			compatible = "ethernet-phy-id4f51.e91b",
+				     "ethernet-phy-ieee802.3-c22";
+			reg = <0>;
+ 			
+ 			motorcomm,clk-out-frequency-hz = <125000000>;
+			motorcomm,keep-pll-enabled;
+			motorcomm,auto-sleep-disabled;
+
+			pinctrl-0 = <&eth_phy_reset_pin>;
+			pinctrl-names = "default";
+			reset-assert-us = <15000>;
+			reset-deassert-us = <50000>;
+			keep-clkout-on;
+			reset-gpios = <&gpio1 RK_PC2 GPIO_ACTIVE_LOW>;
+		};
+	};
+};
+
+&sys_led {
+       label = "orangepi-r1-plus-lts:red:sys";
+};
+
+&wan_led {
+       label = "orangepi-r1-plus-lts:green:wan";
+};
+
+&lan_led {
+       label = "orangepi-r1-plus-lts:green:lan";
+};
Index: b/arch/arm/dts/rk3328-orangepi-r1-plus.dts
===================================================================
--- a/arch/arm/dts/rk3328-orangepi-r1-plus.dts	2023-03-13 11:06:11.570714303 +0800
+++ b/arch/arm/dts/rk3328-orangepi-r1-plus.dts	2023-03-13 11:08:22.188938923 +0800
@@ -7,12 +7,12 @@
 };
 
 &spi0 {
-	status = "okay";
+	status = "disabled";
 
 	flash@0 {
 		compatible = "jedec,spi-nor";
 		reg = <0>;
-		spi-max-frequency = <50000000>;
+		spi-max-frequency = <10000000>;
 	};
 };
 
@@ -23,3 +23,21 @@
 &sys_led_pin {
 	rockchip,pins = <3 RK_PC5 RK_FUNC_GPIO &pcfg_pull_none>;
 };
+
+&lan_led {
+	label = "orangepi-r1-plus:green:lan";
+};
+
+&wan_led {
+	label = "orangepi-r1-plus:green:wan";
+};
+
+&rk805 {
+	interrupt-parent = <&gpio1>;
+	interrupts = <RK_PD0 IRQ_TYPE_LEVEL_LOW>;
+};
+
+&sdmmc {
+	cap-mmc-highspeed;
+	max-frequency = <150000000>;
+};
