{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638133824620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638133824620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 29 00:10:23 2021 " "Processing started: Mon Nov 29 00:10:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638133824620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638133824620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_vniirt -c test_vniirt " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_vniirt -c test_vniirt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638133824620 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638133824980 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638133824980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/veriloghdl/testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file src/veriloghdl/testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "src/VerilogHDL/testbench.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/testbench.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638133832477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638133832477 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sequence generator.v(39) " "Verilog HDL information at sequence generator.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "src/VerilogHDL/sequence generator.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/sequence generator.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638133832477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/veriloghdl/sequence generator.v 1 1 " "Found 1 design units, including 1 entities, in source file src/veriloghdl/sequence generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequence_generator " "Found entity 1: sequence_generator" {  } { { "src/VerilogHDL/sequence generator.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/sequence generator.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638133832477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638133832477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/veriloghdl/comparator.v 2 2 " "Found 2 design units, including 2 entities, in source file src/veriloghdl/comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "src/VerilogHDL/comparator.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/comparator.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638133832477 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder " "Found entity 2: decoder" {  } { { "src/VerilogHDL/comparator.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/comparator.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638133832477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638133832477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/veriloghdl/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/veriloghdl/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638133832487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638133832487 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_data testbench.v(50) " "Verilog HDL Implicit Net warning at testbench.v(50): created implicit net for \"out_data\"" {  } { { "src/VerilogHDL/testbench.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/testbench.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638133832487 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_valid testbench.v(51) " "Verilog HDL Implicit Net warning at testbench.v(51): created implicit net for \"out_valid\"" {  } { { "src/VerilogHDL/testbench.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/testbench.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638133832487 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_sop testbench.v(52) " "Verilog HDL Implicit Net warning at testbench.v(52): created implicit net for \"out_sop\"" {  } { { "src/VerilogHDL/testbench.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/testbench.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638133832487 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_eop testbench.v(53) " "Verilog HDL Implicit Net warning at testbench.v(53): created implicit net for \"out_eop\"" {  } { { "src/VerilogHDL/testbench.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/testbench.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638133832487 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638133832537 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "-1 31 0 oen_for_comparators top_module.v(129) " "Verilog HDL error at top_module.v(129): index -1 cannot fall outside the declared range \[31:0\] for vector \"oen_for_comparators\"" {  } { { "src/VerilogHDL/top_module.v" "" { Text "G:/fpga_projects/Quartus/test_vniirt/src/VerilogHDL/top_module.v" 129 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638133832577 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638133832577 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/fpga_projects/Quartus/test_vniirt/output_files/test_vniirt.map.smsg " "Generated suppressed messages file G:/fpga_projects/Quartus/test_vniirt/output_files/test_vniirt.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638133832597 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "634 " "Peak virtual memory: 634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638133832637 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 29 00:10:32 2021 " "Processing ended: Mon Nov 29 00:10:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638133832637 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638133832637 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638133832637 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638133832637 ""}
