verilog work "../src_4a/matmult_kernel.v"
verilog work "ipcore_dir/Output_RAM.v"
verilog work "ipcore_dir/Input_RAM_B.v"
verilog work "ipcore_dir/Input_RAM_A.v"
verilog work "../src_4a/matmult_top.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
