
ASSIGNMENT7.3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000ee4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  08001074  08001074  00002074  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080010b8  080010b8  00003054  2**0
                  CONTENTS
  4 .ARM          00000008  080010b8  080010b8  000020b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080010c0  080010c0  00003054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080010c0  080010c0  000020c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080010c4  080010c4  000020c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  20000000  080010c8  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00003054  2**0
                  CONTENTS
 10 .bss          0000016c  20000054  20000054  00003054  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200001c0  200001c0  00003054  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00003054  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001907  00000000  00000000  0000307e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000007e8  00000000  00000000  00004985  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000178  00000000  00000000  00005170  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000fb  00000000  00000000  000052e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000194de  00000000  00000000  000053e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001f34  00000000  00000000  0001e8c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008c43e  00000000  00000000  000207f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000acc33  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000090c  00000000  00000000  000acc78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 0000001f  00000000  00000000  000ad584  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000090  00000000  00000000  000ad5a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000054 	.word	0x20000054
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800105c 	.word	0x0800105c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000058 	.word	0x20000058
 80001cc:	0800105c 	.word	0x0800105c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <I2C_Start>:
    I2C1->CR1 |= I2C_CR1_ACK;
    // Enable I2C
    I2C1->CR1 |= I2C_CR1_PE;
}

void I2C_Start(void) {
 8000270:	b480      	push	{r7}
 8000272:	af00      	add	r7, sp, #0
	// CR1 -- send start bit
    I2C1->CR1 |= I2C_CR1_START;
 8000274:	4b08      	ldr	r3, [pc, #32]	@ (8000298 <I2C_Start+0x28>)
 8000276:	681b      	ldr	r3, [r3, #0]
 8000278:	4a07      	ldr	r2, [pc, #28]	@ (8000298 <I2C_Start+0x28>)
 800027a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800027e:	6013      	str	r3, [r2, #0]
	// SR1 -- poll for SB (start bit sent)
    while(!(I2C1->SR1 & I2C_SR1_SB));
 8000280:	bf00      	nop
 8000282:	4b05      	ldr	r3, [pc, #20]	@ (8000298 <I2C_Start+0x28>)
 8000284:	695b      	ldr	r3, [r3, #20]
 8000286:	f003 0301 	and.w	r3, r3, #1
 800028a:	2b00      	cmp	r3, #0
 800028c:	d0f9      	beq.n	8000282 <I2C_Start+0x12>
}
 800028e:	bf00      	nop
 8000290:	bf00      	nop
 8000292:	46bd      	mov	sp, r7
 8000294:	bc80      	pop	{r7}
 8000296:	4770      	bx	lr
 8000298:	40005400 	.word	0x40005400

0800029c <I2C_Stop>:
void I2C_RepeatStart(void) {
	I2C_Start();
}
void I2C_Stop(void) {
 800029c:	b480      	push	{r7}
 800029e:	af00      	add	r7, sp, #0
	// CR1 -- send stop bit
    I2C1->CR1 |= I2C_CR1_STOP;
 80002a0:	4b08      	ldr	r3, [pc, #32]	@ (80002c4 <I2C_Stop+0x28>)
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	4a07      	ldr	r2, [pc, #28]	@ (80002c4 <I2C_Stop+0x28>)
 80002a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80002aa:	6013      	str	r3, [r2, #0]
    // SR2 -- poll for bus to be release
    while(!(I2C1->SR2 & I2C_SR2_BUSY));
 80002ac:	bf00      	nop
 80002ae:	4b05      	ldr	r3, [pc, #20]	@ (80002c4 <I2C_Stop+0x28>)
 80002b0:	699b      	ldr	r3, [r3, #24]
 80002b2:	f003 0302 	and.w	r3, r3, #2
 80002b6:	2b00      	cmp	r3, #0
 80002b8:	d0f9      	beq.n	80002ae <I2C_Stop+0x12>
}
 80002ba:	bf00      	nop
 80002bc:	bf00      	nop
 80002be:	46bd      	mov	sp, r7
 80002c0:	bc80      	pop	{r7}
 80002c2:	4770      	bx	lr
 80002c4:	40005400 	.word	0x40005400

080002c8 <I2C_SendSlaveAddr>:
void I2C_SendSlaveAddr(uint8_t slaveAddr) {
 80002c8:	b480      	push	{r7}
 80002ca:	b083      	sub	sp, #12
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	4603      	mov	r3, r0
 80002d0:	71fb      	strb	r3, [r7, #7]
	// DR -- write slave addr in data regr
    I2C1->DR = slaveAddr;
 80002d2:	4a09      	ldr	r2, [pc, #36]	@ (80002f8 <I2C_SendSlaveAddr+0x30>)
 80002d4:	79fb      	ldrb	r3, [r7, #7]
 80002d6:	6113      	str	r3, [r2, #16]
	// SR1 -- poll for addr is transferred
    while (!(I2C1->SR1 & I2C_SR1_ADDR));
 80002d8:	bf00      	nop
 80002da:	4b07      	ldr	r3, [pc, #28]	@ (80002f8 <I2C_SendSlaveAddr+0x30>)
 80002dc:	695b      	ldr	r3, [r3, #20]
 80002de:	f003 0302 	and.w	r3, r3, #2
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d0f9      	beq.n	80002da <I2C_SendSlaveAddr+0x12>
    // dummy read to clear flags
    (void)I2C1->SR1;
 80002e6:	4b04      	ldr	r3, [pc, #16]	@ (80002f8 <I2C_SendSlaveAddr+0x30>)
 80002e8:	695b      	ldr	r3, [r3, #20]
    (void)I2C1->SR2;
 80002ea:	4b03      	ldr	r3, [pc, #12]	@ (80002f8 <I2C_SendSlaveAddr+0x30>)
 80002ec:	699b      	ldr	r3, [r3, #24]
}
 80002ee:	bf00      	nop
 80002f0:	370c      	adds	r7, #12
 80002f2:	46bd      	mov	sp, r7
 80002f4:	bc80      	pop	{r7}
 80002f6:	4770      	bx	lr
 80002f8:	40005400 	.word	0x40005400

080002fc <I2C_SendData>:
void I2C_SendData(uint8_t data) {
 80002fc:	b480      	push	{r7}
 80002fe:	b083      	sub	sp, #12
 8000300:	af00      	add	r7, sp, #0
 8000302:	4603      	mov	r3, r0
 8000304:	71fb      	strb	r3, [r7, #7]
	// SR1 -- wait while previous data is not transmitted
	while (!(I2C1->SR1 & I2C_SR1_TXE));
 8000306:	bf00      	nop
 8000308:	4b0a      	ldr	r3, [pc, #40]	@ (8000334 <I2C_SendData+0x38>)
 800030a:	695b      	ldr	r3, [r3, #20]
 800030c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000310:	2b00      	cmp	r3, #0
 8000312:	d0f9      	beq.n	8000308 <I2C_SendData+0xc>
	// DR -- write data in data regr
    I2C1->DR = data;
 8000314:	4a07      	ldr	r2, [pc, #28]	@ (8000334 <I2C_SendData+0x38>)
 8000316:	79fb      	ldrb	r3, [r7, #7]
 8000318:	6113      	str	r3, [r2, #16]
	// SR1 -- poll for BTF is transferred
    while (!(I2C1->SR1 & I2C_SR1_BTF));
 800031a:	bf00      	nop
 800031c:	4b05      	ldr	r3, [pc, #20]	@ (8000334 <I2C_SendData+0x38>)
 800031e:	695b      	ldr	r3, [r3, #20]
 8000320:	f003 0304 	and.w	r3, r3, #4
 8000324:	2b00      	cmp	r3, #0
 8000326:	d0f9      	beq.n	800031c <I2C_SendData+0x20>
}
 8000328:	bf00      	nop
 800032a:	bf00      	nop
 800032c:	370c      	adds	r7, #12
 800032e:	46bd      	mov	sp, r7
 8000330:	bc80      	pop	{r7}
 8000332:	4770      	bx	lr
 8000334:	40005400 	.word	0x40005400

08000338 <DelayMs>:
uint32_t DWT_Init(void);

#ifndef DELAY_MS
#define DELAY_MS

static inline void DelayMs(volatile uint32_t ms) {
 8000338:	b480      	push	{r7}
 800033a:	b085      	sub	sp, #20
 800033c:	af00      	add	r7, sp, #0
 800033e:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 8000340:	4b0e      	ldr	r3, [pc, #56]	@ (800037c <DelayMs+0x44>)
 8000342:	685b      	ldr	r3, [r3, #4]
 8000344:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 8000346:	4b0e      	ldr	r3, [pc, #56]	@ (8000380 <DelayMs+0x48>)
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	4a0e      	ldr	r2, [pc, #56]	@ (8000384 <DelayMs+0x4c>)
 800034c:	fba2 2303 	umull	r2, r3, r2, r3
 8000350:	099b      	lsrs	r3, r3, #6
 8000352:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	68ba      	ldr	r2, [r7, #8]
 8000358:	fb02 f303 	mul.w	r3, r2, r3
 800035c:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 800035e:	bf00      	nop
 8000360:	4b06      	ldr	r3, [pc, #24]	@ (800037c <DelayMs+0x44>)
 8000362:	685a      	ldr	r2, [r3, #4]
 8000364:	68fb      	ldr	r3, [r7, #12]
 8000366:	1ad2      	subs	r2, r2, r3
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	429a      	cmp	r2, r3
 800036c:	d3f8      	bcc.n	8000360 <DelayMs+0x28>
}
 800036e:	bf00      	nop
 8000370:	bf00      	nop
 8000372:	3714      	adds	r7, #20
 8000374:	46bd      	mov	sp, r7
 8000376:	bc80      	pop	{r7}
 8000378:	4770      	bx	lr
 800037a:	bf00      	nop
 800037c:	e0001000 	.word	0xe0001000
 8000380:	20000000 	.word	0x20000000
 8000384:	10624dd3 	.word	0x10624dd3

08000388 <Lcd_Write4BitAndCtrl>:
 *      Author: Nilesh
 */

#include "i2c_lcd.h"

void Lcd_Write4BitAndCtrl(uint8_t val) {
 8000388:	b580      	push	{r7, lr}
 800038a:	b082      	sub	sp, #8
 800038c:	af00      	add	r7, sp, #0
 800038e:	4603      	mov	r3, r0
 8000390:	71fb      	strb	r3, [r7, #7]
	I2C_Start();
 8000392:	f7ff ff6d 	bl	8000270 <I2C_Start>
	I2C_SendSlaveAddr(LCD_SLAVE_ADDR_W);
 8000396:	204e      	movs	r0, #78	@ 0x4e
 8000398:	f7ff ff96 	bl	80002c8 <I2C_SendSlaveAddr>
	I2C_SendData(val);
 800039c:	79fb      	ldrb	r3, [r7, #7]
 800039e:	4618      	mov	r0, r3
 80003a0:	f7ff ffac 	bl	80002fc <I2C_SendData>
	I2C_Stop();
 80003a4:	f7ff ff7a 	bl	800029c <I2C_Stop>
}
 80003a8:	bf00      	nop
 80003aa:	3708      	adds	r7, #8
 80003ac:	46bd      	mov	sp, r7
 80003ae:	bd80      	pop	{r7, pc}

080003b0 <Lcd_WriteByte>:

void Lcd_WriteByte(uint8_t rs, uint8_t val) {
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b084      	sub	sp, #16
 80003b4:	af00      	add	r7, sp, #0
 80003b6:	4603      	mov	r3, r0
 80003b8:	460a      	mov	r2, r1
 80003ba:	71fb      	strb	r3, [r7, #7]
 80003bc:	4613      	mov	r3, r2
 80003be:	71bb      	strb	r3, [r7, #6]
	uint8_t high = val & 0xF0, low = (val << 4) & 0xF0;
 80003c0:	79bb      	ldrb	r3, [r7, #6]
 80003c2:	f023 030f 	bic.w	r3, r3, #15
 80003c6:	73fb      	strb	r3, [r7, #15]
 80003c8:	79bb      	ldrb	r3, [r7, #6]
 80003ca:	011b      	lsls	r3, r3, #4
 80003cc:	73bb      	strb	r3, [r7, #14]
	uint8_t bvrs = (rs == LCD_CMD) ? 0 : BV(LCD_RS);
 80003ce:	79fb      	ldrb	r3, [r7, #7]
 80003d0:	2b80      	cmp	r3, #128	@ 0x80
 80003d2:	bf14      	ite	ne
 80003d4:	2301      	movne	r3, #1
 80003d6:	2300      	moveq	r3, #0
 80003d8:	b2db      	uxtb	r3, r3
 80003da:	737b      	strb	r3, [r7, #13]
	Lcd_Write4BitAndCtrl(high | bvrs | BV(LCD_EN) | BV(LCD_BL));
 80003dc:	7bfa      	ldrb	r2, [r7, #15]
 80003de:	7b7b      	ldrb	r3, [r7, #13]
 80003e0:	4313      	orrs	r3, r2
 80003e2:	b2db      	uxtb	r3, r3
 80003e4:	f043 030c 	orr.w	r3, r3, #12
 80003e8:	b2db      	uxtb	r3, r3
 80003ea:	4618      	mov	r0, r3
 80003ec:	f7ff ffcc 	bl	8000388 <Lcd_Write4BitAndCtrl>
	DelayMs(1);
 80003f0:	2001      	movs	r0, #1
 80003f2:	f7ff ffa1 	bl	8000338 <DelayMs>
	Lcd_Write4BitAndCtrl(high | bvrs | BV(LCD_BL));
 80003f6:	7bfa      	ldrb	r2, [r7, #15]
 80003f8:	7b7b      	ldrb	r3, [r7, #13]
 80003fa:	4313      	orrs	r3, r2
 80003fc:	b2db      	uxtb	r3, r3
 80003fe:	f043 0308 	orr.w	r3, r3, #8
 8000402:	b2db      	uxtb	r3, r3
 8000404:	4618      	mov	r0, r3
 8000406:	f7ff ffbf 	bl	8000388 <Lcd_Write4BitAndCtrl>

	Lcd_Write4BitAndCtrl(low | bvrs | BV(LCD_EN) | BV(LCD_BL));
 800040a:	7bba      	ldrb	r2, [r7, #14]
 800040c:	7b7b      	ldrb	r3, [r7, #13]
 800040e:	4313      	orrs	r3, r2
 8000410:	b2db      	uxtb	r3, r3
 8000412:	f043 030c 	orr.w	r3, r3, #12
 8000416:	b2db      	uxtb	r3, r3
 8000418:	4618      	mov	r0, r3
 800041a:	f7ff ffb5 	bl	8000388 <Lcd_Write4BitAndCtrl>
	DelayMs(1);
 800041e:	2001      	movs	r0, #1
 8000420:	f7ff ff8a 	bl	8000338 <DelayMs>
	Lcd_Write4BitAndCtrl(low | bvrs | BV(LCD_BL));
 8000424:	7bba      	ldrb	r2, [r7, #14]
 8000426:	7b7b      	ldrb	r3, [r7, #13]
 8000428:	4313      	orrs	r3, r2
 800042a:	b2db      	uxtb	r3, r3
 800042c:	f043 0308 	orr.w	r3, r3, #8
 8000430:	b2db      	uxtb	r3, r3
 8000432:	4618      	mov	r0, r3
 8000434:	f7ff ffa8 	bl	8000388 <Lcd_Write4BitAndCtrl>
}
 8000438:	bf00      	nop
 800043a:	3710      	adds	r7, #16
 800043c:	46bd      	mov	sp, r7
 800043e:	bd80      	pop	{r7, pc}

08000440 <Lcd_Puts>:
	Lcd_WriteByte(LCD_CMD, LCD_DISP_ON);
	DelayMs(1);
	return ret;
}

void Lcd_Puts(uint8_t line, char str[]) {
 8000440:	b580      	push	{r7, lr}
 8000442:	b084      	sub	sp, #16
 8000444:	af00      	add	r7, sp, #0
 8000446:	4603      	mov	r3, r0
 8000448:	6039      	str	r1, [r7, #0]
 800044a:	71fb      	strb	r3, [r7, #7]
	int i;
	Lcd_WriteByte(LCD_CMD, line); // line address
 800044c:	79fb      	ldrb	r3, [r7, #7]
 800044e:	4619      	mov	r1, r3
 8000450:	2080      	movs	r0, #128	@ 0x80
 8000452:	f7ff ffad 	bl	80003b0 <Lcd_WriteByte>
	DelayMs(1);
 8000456:	2001      	movs	r0, #1
 8000458:	f7ff ff6e 	bl	8000338 <DelayMs>
	for(i=0; str[i]!='\0'; i++)
 800045c:	2300      	movs	r3, #0
 800045e:	60fb      	str	r3, [r7, #12]
 8000460:	e00a      	b.n	8000478 <Lcd_Puts+0x38>
		Lcd_WriteByte(LCD_DATA, str[i]);
 8000462:	68fb      	ldr	r3, [r7, #12]
 8000464:	683a      	ldr	r2, [r7, #0]
 8000466:	4413      	add	r3, r2
 8000468:	781b      	ldrb	r3, [r3, #0]
 800046a:	4619      	mov	r1, r3
 800046c:	2001      	movs	r0, #1
 800046e:	f7ff ff9f 	bl	80003b0 <Lcd_WriteByte>
	for(i=0; str[i]!='\0'; i++)
 8000472:	68fb      	ldr	r3, [r7, #12]
 8000474:	3301      	adds	r3, #1
 8000476:	60fb      	str	r3, [r7, #12]
 8000478:	68fb      	ldr	r3, [r7, #12]
 800047a:	683a      	ldr	r2, [r7, #0]
 800047c:	4413      	add	r3, r2
 800047e:	781b      	ldrb	r3, [r3, #0]
 8000480:	2b00      	cmp	r3, #0
 8000482:	d1ee      	bne.n	8000462 <Lcd_Puts+0x22>
}
 8000484:	bf00      	nop
 8000486:	bf00      	nop
 8000488:	3710      	adds	r7, #16
 800048a:	46bd      	mov	sp, r7
 800048c:	bd80      	pop	{r7, pc}
	...

08000490 <DelayMs>:
static inline void DelayMs(volatile uint32_t ms) {
 8000490:	b480      	push	{r7}
 8000492:	b085      	sub	sp, #20
 8000494:	af00      	add	r7, sp, #0
 8000496:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 8000498:	4b0e      	ldr	r3, [pc, #56]	@ (80004d4 <DelayMs+0x44>)
 800049a:	685b      	ldr	r3, [r3, #4]
 800049c:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 800049e:	4b0e      	ldr	r3, [pc, #56]	@ (80004d8 <DelayMs+0x48>)
 80004a0:	681b      	ldr	r3, [r3, #0]
 80004a2:	4a0e      	ldr	r2, [pc, #56]	@ (80004dc <DelayMs+0x4c>)
 80004a4:	fba2 2303 	umull	r2, r3, r2, r3
 80004a8:	099b      	lsrs	r3, r3, #6
 80004aa:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	68ba      	ldr	r2, [r7, #8]
 80004b0:	fb02 f303 	mul.w	r3, r2, r3
 80004b4:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 80004b6:	bf00      	nop
 80004b8:	4b06      	ldr	r3, [pc, #24]	@ (80004d4 <DelayMs+0x44>)
 80004ba:	685a      	ldr	r2, [r3, #4]
 80004bc:	68fb      	ldr	r3, [r7, #12]
 80004be:	1ad2      	subs	r2, r2, r3
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	429a      	cmp	r2, r3
 80004c4:	d3f8      	bcc.n	80004b8 <DelayMs+0x28>
}
 80004c6:	bf00      	nop
 80004c8:	bf00      	nop
 80004ca:	3714      	adds	r7, #20
 80004cc:	46bd      	mov	sp, r7
 80004ce:	bc80      	pop	{r7}
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop
 80004d4:	e0001000 	.word	0xe0001000
 80004d8:	20000000 	.word	0x20000000
 80004dc:	10624dd3 	.word	0x10624dd3

080004e0 <main>:
#include "i2c_lcd.h"
#include "timer.h"


int main(void)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	b088      	sub	sp, #32
 80004e4:	af00      	add	r7, sp, #0
   SystemInit();
 80004e6:	f000 f851 	bl	800058c <SystemInit>
   Timer_Init(1000);
 80004ea:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80004ee:	f000 f89f 	bl	8000630 <Timer_Init>
   char str[32];

   while(1)
   {

	  sprintf(str,"count = %d \r\n",count);
 80004f2:	4b09      	ldr	r3, [pc, #36]	@ (8000518 <main+0x38>)
 80004f4:	681a      	ldr	r2, [r3, #0]
 80004f6:	463b      	mov	r3, r7
 80004f8:	4908      	ldr	r1, [pc, #32]	@ (800051c <main+0x3c>)
 80004fa:	4618      	mov	r0, r3
 80004fc:	f000 f916 	bl	800072c <siprintf>
	  Lcd_Puts(LCD_LINE1,str);
 8000500:	463b      	mov	r3, r7
 8000502:	4619      	mov	r1, r3
 8000504:	2080      	movs	r0, #128	@ 0x80
 8000506:	f7ff ff9b 	bl	8000440 <Lcd_Puts>
	  DelayMs(1000);
 800050a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800050e:	f7ff ffbf 	bl	8000490 <DelayMs>
	  sprintf(str,"count = %d \r\n",count);
 8000512:	bf00      	nop
 8000514:	e7ed      	b.n	80004f2 <main+0x12>
 8000516:	bf00      	nop
 8000518:	20000074 	.word	0x20000074
 800051c:	08001074 	.word	0x08001074

08000520 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b086      	sub	sp, #24
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000528:	4a14      	ldr	r2, [pc, #80]	@ (800057c <_sbrk+0x5c>)
 800052a:	4b15      	ldr	r3, [pc, #84]	@ (8000580 <_sbrk+0x60>)
 800052c:	1ad3      	subs	r3, r2, r3
 800052e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000530:	697b      	ldr	r3, [r7, #20]
 8000532:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000534:	4b13      	ldr	r3, [pc, #76]	@ (8000584 <_sbrk+0x64>)
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	2b00      	cmp	r3, #0
 800053a:	d102      	bne.n	8000542 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800053c:	4b11      	ldr	r3, [pc, #68]	@ (8000584 <_sbrk+0x64>)
 800053e:	4a12      	ldr	r2, [pc, #72]	@ (8000588 <_sbrk+0x68>)
 8000540:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000542:	4b10      	ldr	r3, [pc, #64]	@ (8000584 <_sbrk+0x64>)
 8000544:	681a      	ldr	r2, [r3, #0]
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	4413      	add	r3, r2
 800054a:	693a      	ldr	r2, [r7, #16]
 800054c:	429a      	cmp	r2, r3
 800054e:	d207      	bcs.n	8000560 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000550:	f000 f90c 	bl	800076c <__errno>
 8000554:	4603      	mov	r3, r0
 8000556:	220c      	movs	r2, #12
 8000558:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800055a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800055e:	e009      	b.n	8000574 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000560:	4b08      	ldr	r3, [pc, #32]	@ (8000584 <_sbrk+0x64>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000566:	4b07      	ldr	r3, [pc, #28]	@ (8000584 <_sbrk+0x64>)
 8000568:	681a      	ldr	r2, [r3, #0]
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	4413      	add	r3, r2
 800056e:	4a05      	ldr	r2, [pc, #20]	@ (8000584 <_sbrk+0x64>)
 8000570:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000572:	68fb      	ldr	r3, [r7, #12]
}
 8000574:	4618      	mov	r0, r3
 8000576:	3718      	adds	r7, #24
 8000578:	46bd      	mov	sp, r7
 800057a:	bd80      	pop	{r7, pc}
 800057c:	20020000 	.word	0x20020000
 8000580:	00000400 	.word	0x00000400
 8000584:	20000070 	.word	0x20000070
 8000588:	200001c0 	.word	0x200001c0

0800058c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	af00      	add	r7, sp, #0
  DWT_Init();
 8000590:	f000 f802 	bl	8000598 <DWT_Init>
}
 8000594:	bf00      	nop
 8000596:	bd80      	pop	{r7, pc}

08000598 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 8000598:	b480      	push	{r7}
 800059a:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 800059c:	4b14      	ldr	r3, [pc, #80]	@ (80005f0 <DWT_Init+0x58>)
 800059e:	68db      	ldr	r3, [r3, #12]
 80005a0:	4a13      	ldr	r2, [pc, #76]	@ (80005f0 <DWT_Init+0x58>)
 80005a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80005a6:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 80005a8:	4b11      	ldr	r3, [pc, #68]	@ (80005f0 <DWT_Init+0x58>)
 80005aa:	68db      	ldr	r3, [r3, #12]
 80005ac:	4a10      	ldr	r2, [pc, #64]	@ (80005f0 <DWT_Init+0x58>)
 80005ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80005b2:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 80005b4:	4b0f      	ldr	r3, [pc, #60]	@ (80005f4 <DWT_Init+0x5c>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	4a0e      	ldr	r2, [pc, #56]	@ (80005f4 <DWT_Init+0x5c>)
 80005ba:	f023 0301 	bic.w	r3, r3, #1
 80005be:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80005c0:	4b0c      	ldr	r3, [pc, #48]	@ (80005f4 <DWT_Init+0x5c>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	4a0b      	ldr	r2, [pc, #44]	@ (80005f4 <DWT_Init+0x5c>)
 80005c6:	f043 0301 	orr.w	r3, r3, #1
 80005ca:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 80005cc:	4b09      	ldr	r3, [pc, #36]	@ (80005f4 <DWT_Init+0x5c>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 80005d2:	bf00      	nop
    __ASM volatile ("NOP");
 80005d4:	bf00      	nop
    __ASM volatile ("NOP");
 80005d6:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 80005d8:	4b06      	ldr	r3, [pc, #24]	@ (80005f4 <DWT_Init+0x5c>)
 80005da:	685b      	ldr	r3, [r3, #4]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	bf0c      	ite	eq
 80005e0:	2301      	moveq	r3, #1
 80005e2:	2300      	movne	r3, #0
 80005e4:	b2db      	uxtb	r3, r3
}
 80005e6:	4618      	mov	r0, r3
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bc80      	pop	{r7}
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop
 80005f0:	e000edf0 	.word	0xe000edf0
 80005f4:	e0001000 	.word	0xe0001000

080005f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80005f8:	b480      	push	{r7}
 80005fa:	b083      	sub	sp, #12
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	4603      	mov	r3, r0
 8000600:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000606:	2b00      	cmp	r3, #0
 8000608:	db0b      	blt.n	8000622 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800060a:	79fb      	ldrb	r3, [r7, #7]
 800060c:	f003 021f 	and.w	r2, r3, #31
 8000610:	4906      	ldr	r1, [pc, #24]	@ (800062c <__NVIC_EnableIRQ+0x34>)
 8000612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000616:	095b      	lsrs	r3, r3, #5
 8000618:	2001      	movs	r0, #1
 800061a:	fa00 f202 	lsl.w	r2, r0, r2
 800061e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000622:	bf00      	nop
 8000624:	370c      	adds	r7, #12
 8000626:	46bd      	mov	sp, r7
 8000628:	bc80      	pop	{r7}
 800062a:	4770      	bx	lr
 800062c:	e000e100 	.word	0xe000e100

08000630 <Timer_Init>:

#include "timer.h"

volatile int count = 0;

void Timer_Init(uint32_t ms) {
 8000630:	b580      	push	{r7, lr}
 8000632:	b084      	sub	sp, #16
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
	//* Enable Timer APB clock
	RCC->APB1ENR |= RCC_APB1ENR_TIM6EN;
 8000638:	4b16      	ldr	r3, [pc, #88]	@ (8000694 <Timer_Init+0x64>)
 800063a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800063c:	4a15      	ldr	r2, [pc, #84]	@ (8000694 <Timer_Init+0x64>)
 800063e:	f043 0310 	orr.w	r3, r3, #16
 8000642:	6413      	str	r3, [r2, #64]	@ 0x40
	//* Set Timer clock -- PCLK = TCLK = 16 MHz : * Set PR = 16000
	TIM6->PSC = (PR-1);
 8000644:	4b14      	ldr	r3, [pc, #80]	@ (8000698 <Timer_Init+0x68>)
 8000646:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 800064a:	629a      	str	r2, [r3, #40]	@ 0x28
	//* Calculate number of clocks to count (CNT).
	uint32_t cnt = (TCLK / 1000) * ms / PR;
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8000652:	fb02 f303 	mul.w	r3, r2, r3
 8000656:	4a11      	ldr	r2, [pc, #68]	@ (800069c <Timer_Init+0x6c>)
 8000658:	fba2 2303 	umull	r2, r3, r2, r3
 800065c:	0a9b      	lsrs	r3, r3, #10
 800065e:	60fb      	str	r3, [r7, #12]
	//* Set CNT in ARR.
	TIM6->ARR = (cnt-1);
 8000660:	4a0d      	ldr	r2, [pc, #52]	@ (8000698 <Timer_Init+0x68>)
 8000662:	68fb      	ldr	r3, [r7, #12]
 8000664:	3b01      	subs	r3, #1
 8000666:	62d3      	str	r3, [r2, #44]	@ 0x2c
	//* Reset Timer Counter to 0.
	TIM6->CNT = 0;
 8000668:	4b0b      	ldr	r3, [pc, #44]	@ (8000698 <Timer_Init+0x68>)
 800066a:	2200      	movs	r2, #0
 800066c:	625a      	str	r2, [r3, #36]	@ 0x24
	//* Enable Timer Interrupt in DIER.
	TIM6->DIER |= TIM_DIER_UIE;
 800066e:	4b0a      	ldr	r3, [pc, #40]	@ (8000698 <Timer_Init+0x68>)
 8000670:	68db      	ldr	r3, [r3, #12]
 8000672:	4a09      	ldr	r2, [pc, #36]	@ (8000698 <Timer_Init+0x68>)
 8000674:	f043 0301 	orr.w	r3, r3, #1
 8000678:	60d3      	str	r3, [r2, #12]
	//* Enable Timer Interrupt in NVIC.
	NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800067a:	2036      	movs	r0, #54	@ 0x36
 800067c:	f7ff ffbc 	bl	80005f8 <__NVIC_EnableIRQ>
	//* Start Timer in CR1.
	TIM6->CR1 |= TIM_CR1_CEN;
 8000680:	4b05      	ldr	r3, [pc, #20]	@ (8000698 <Timer_Init+0x68>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	4a04      	ldr	r2, [pc, #16]	@ (8000698 <Timer_Init+0x68>)
 8000686:	f043 0301 	orr.w	r3, r3, #1
 800068a:	6013      	str	r3, [r2, #0]
}
 800068c:	bf00      	nop
 800068e:	3710      	adds	r7, #16
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}
 8000694:	40023800 	.word	0x40023800
 8000698:	40001000 	.word	0x40001000
 800069c:	10624dd3 	.word	0x10624dd3

080006a0 <TIM6_DAC_IRQHandler>:

void TIM6_DAC_IRQHandler(void) {
 80006a0:	b480      	push	{r7}
 80006a2:	af00      	add	r7, sp, #0
	//* Check if UIF flag is set (in SR).
	if(TIM6->SR & TIM_SR_UIF) {
 80006a4:	4b0a      	ldr	r3, [pc, #40]	@ (80006d0 <TIM6_DAC_IRQHandler+0x30>)
 80006a6:	691b      	ldr	r3, [r3, #16]
 80006a8:	f003 0301 	and.w	r3, r3, #1
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d00a      	beq.n	80006c6 <TIM6_DAC_IRQHandler+0x26>
		//* Clear UIF in SR (Ack)
		TIM6->SR &= ~TIM_SR_UIF;
 80006b0:	4b07      	ldr	r3, [pc, #28]	@ (80006d0 <TIM6_DAC_IRQHandler+0x30>)
 80006b2:	691b      	ldr	r3, [r3, #16]
 80006b4:	4a06      	ldr	r2, [pc, #24]	@ (80006d0 <TIM6_DAC_IRQHandler+0x30>)
 80006b6:	f023 0301 	bic.w	r3, r3, #1
 80006ba:	6113      	str	r3, [r2, #16]
		count++;
 80006bc:	4b05      	ldr	r3, [pc, #20]	@ (80006d4 <TIM6_DAC_IRQHandler+0x34>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	3301      	adds	r3, #1
 80006c2:	4a04      	ldr	r2, [pc, #16]	@ (80006d4 <TIM6_DAC_IRQHandler+0x34>)
 80006c4:	6013      	str	r3, [r2, #0]
		//* Perform interrupt handling -- Toggle LED
		//LedToggle(LED_BLUE_PIN);
	}
}
 80006c6:	bf00      	nop
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bc80      	pop	{r7}
 80006cc:	4770      	bx	lr
 80006ce:	bf00      	nop
 80006d0:	40001000 	.word	0x40001000
 80006d4:	20000074 	.word	0x20000074

080006d8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80006d8:	480d      	ldr	r0, [pc, #52]	@ (8000710 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80006da:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80006dc:	f7ff ff56 	bl	800058c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006e0:	480c      	ldr	r0, [pc, #48]	@ (8000714 <LoopForever+0x6>)
  ldr r1, =_edata
 80006e2:	490d      	ldr	r1, [pc, #52]	@ (8000718 <LoopForever+0xa>)
  ldr r2, =_sidata
 80006e4:	4a0d      	ldr	r2, [pc, #52]	@ (800071c <LoopForever+0xe>)
  movs r3, #0
 80006e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006e8:	e002      	b.n	80006f0 <LoopCopyDataInit>

080006ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006ee:	3304      	adds	r3, #4

080006f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006f4:	d3f9      	bcc.n	80006ea <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006f6:	4a0a      	ldr	r2, [pc, #40]	@ (8000720 <LoopForever+0x12>)
  ldr r4, =_ebss
 80006f8:	4c0a      	ldr	r4, [pc, #40]	@ (8000724 <LoopForever+0x16>)
  movs r3, #0
 80006fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006fc:	e001      	b.n	8000702 <LoopFillZerobss>

080006fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000700:	3204      	adds	r2, #4

08000702 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000702:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000704:	d3fb      	bcc.n	80006fe <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000706:	f000 f837 	bl	8000778 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800070a:	f7ff fee9 	bl	80004e0 <main>

0800070e <LoopForever>:

LoopForever:
  b LoopForever
 800070e:	e7fe      	b.n	800070e <LoopForever>
  ldr   r0, =_estack
 8000710:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000714:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000718:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 800071c:	080010c8 	.word	0x080010c8
  ldr r2, =_sbss
 8000720:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 8000724:	200001c0 	.word	0x200001c0

08000728 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000728:	e7fe      	b.n	8000728 <ADC_IRQHandler>
	...

0800072c <siprintf>:
 800072c:	b40e      	push	{r1, r2, r3}
 800072e:	b500      	push	{lr}
 8000730:	b09c      	sub	sp, #112	@ 0x70
 8000732:	ab1d      	add	r3, sp, #116	@ 0x74
 8000734:	9002      	str	r0, [sp, #8]
 8000736:	9006      	str	r0, [sp, #24]
 8000738:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800073c:	4809      	ldr	r0, [pc, #36]	@ (8000764 <siprintf+0x38>)
 800073e:	9107      	str	r1, [sp, #28]
 8000740:	9104      	str	r1, [sp, #16]
 8000742:	4909      	ldr	r1, [pc, #36]	@ (8000768 <siprintf+0x3c>)
 8000744:	f853 2b04 	ldr.w	r2, [r3], #4
 8000748:	9105      	str	r1, [sp, #20]
 800074a:	6800      	ldr	r0, [r0, #0]
 800074c:	9301      	str	r3, [sp, #4]
 800074e:	a902      	add	r1, sp, #8
 8000750:	f000 f98c 	bl	8000a6c <_svfiprintf_r>
 8000754:	9b02      	ldr	r3, [sp, #8]
 8000756:	2200      	movs	r2, #0
 8000758:	701a      	strb	r2, [r3, #0]
 800075a:	b01c      	add	sp, #112	@ 0x70
 800075c:	f85d eb04 	ldr.w	lr, [sp], #4
 8000760:	b003      	add	sp, #12
 8000762:	4770      	bx	lr
 8000764:	20000004 	.word	0x20000004
 8000768:	ffff0208 	.word	0xffff0208

0800076c <__errno>:
 800076c:	4b01      	ldr	r3, [pc, #4]	@ (8000774 <__errno+0x8>)
 800076e:	6818      	ldr	r0, [r3, #0]
 8000770:	4770      	bx	lr
 8000772:	bf00      	nop
 8000774:	20000004 	.word	0x20000004

08000778 <__libc_init_array>:
 8000778:	b570      	push	{r4, r5, r6, lr}
 800077a:	4d0d      	ldr	r5, [pc, #52]	@ (80007b0 <__libc_init_array+0x38>)
 800077c:	4c0d      	ldr	r4, [pc, #52]	@ (80007b4 <__libc_init_array+0x3c>)
 800077e:	1b64      	subs	r4, r4, r5
 8000780:	10a4      	asrs	r4, r4, #2
 8000782:	2600      	movs	r6, #0
 8000784:	42a6      	cmp	r6, r4
 8000786:	d109      	bne.n	800079c <__libc_init_array+0x24>
 8000788:	4d0b      	ldr	r5, [pc, #44]	@ (80007b8 <__libc_init_array+0x40>)
 800078a:	4c0c      	ldr	r4, [pc, #48]	@ (80007bc <__libc_init_array+0x44>)
 800078c:	f000 fc66 	bl	800105c <_init>
 8000790:	1b64      	subs	r4, r4, r5
 8000792:	10a4      	asrs	r4, r4, #2
 8000794:	2600      	movs	r6, #0
 8000796:	42a6      	cmp	r6, r4
 8000798:	d105      	bne.n	80007a6 <__libc_init_array+0x2e>
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f855 3b04 	ldr.w	r3, [r5], #4
 80007a0:	4798      	blx	r3
 80007a2:	3601      	adds	r6, #1
 80007a4:	e7ee      	b.n	8000784 <__libc_init_array+0xc>
 80007a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80007aa:	4798      	blx	r3
 80007ac:	3601      	adds	r6, #1
 80007ae:	e7f2      	b.n	8000796 <__libc_init_array+0x1e>
 80007b0:	080010c0 	.word	0x080010c0
 80007b4:	080010c0 	.word	0x080010c0
 80007b8:	080010c0 	.word	0x080010c0
 80007bc:	080010c4 	.word	0x080010c4

080007c0 <__retarget_lock_acquire_recursive>:
 80007c0:	4770      	bx	lr

080007c2 <__retarget_lock_release_recursive>:
 80007c2:	4770      	bx	lr

080007c4 <_free_r>:
 80007c4:	b538      	push	{r3, r4, r5, lr}
 80007c6:	4605      	mov	r5, r0
 80007c8:	2900      	cmp	r1, #0
 80007ca:	d041      	beq.n	8000850 <_free_r+0x8c>
 80007cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80007d0:	1f0c      	subs	r4, r1, #4
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	bfb8      	it	lt
 80007d6:	18e4      	addlt	r4, r4, r3
 80007d8:	f000 f8e0 	bl	800099c <__malloc_lock>
 80007dc:	4a1d      	ldr	r2, [pc, #116]	@ (8000854 <_free_r+0x90>)
 80007de:	6813      	ldr	r3, [r2, #0]
 80007e0:	b933      	cbnz	r3, 80007f0 <_free_r+0x2c>
 80007e2:	6063      	str	r3, [r4, #4]
 80007e4:	6014      	str	r4, [r2, #0]
 80007e6:	4628      	mov	r0, r5
 80007e8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80007ec:	f000 b8dc 	b.w	80009a8 <__malloc_unlock>
 80007f0:	42a3      	cmp	r3, r4
 80007f2:	d908      	bls.n	8000806 <_free_r+0x42>
 80007f4:	6820      	ldr	r0, [r4, #0]
 80007f6:	1821      	adds	r1, r4, r0
 80007f8:	428b      	cmp	r3, r1
 80007fa:	bf01      	itttt	eq
 80007fc:	6819      	ldreq	r1, [r3, #0]
 80007fe:	685b      	ldreq	r3, [r3, #4]
 8000800:	1809      	addeq	r1, r1, r0
 8000802:	6021      	streq	r1, [r4, #0]
 8000804:	e7ed      	b.n	80007e2 <_free_r+0x1e>
 8000806:	461a      	mov	r2, r3
 8000808:	685b      	ldr	r3, [r3, #4]
 800080a:	b10b      	cbz	r3, 8000810 <_free_r+0x4c>
 800080c:	42a3      	cmp	r3, r4
 800080e:	d9fa      	bls.n	8000806 <_free_r+0x42>
 8000810:	6811      	ldr	r1, [r2, #0]
 8000812:	1850      	adds	r0, r2, r1
 8000814:	42a0      	cmp	r0, r4
 8000816:	d10b      	bne.n	8000830 <_free_r+0x6c>
 8000818:	6820      	ldr	r0, [r4, #0]
 800081a:	4401      	add	r1, r0
 800081c:	1850      	adds	r0, r2, r1
 800081e:	4283      	cmp	r3, r0
 8000820:	6011      	str	r1, [r2, #0]
 8000822:	d1e0      	bne.n	80007e6 <_free_r+0x22>
 8000824:	6818      	ldr	r0, [r3, #0]
 8000826:	685b      	ldr	r3, [r3, #4]
 8000828:	6053      	str	r3, [r2, #4]
 800082a:	4408      	add	r0, r1
 800082c:	6010      	str	r0, [r2, #0]
 800082e:	e7da      	b.n	80007e6 <_free_r+0x22>
 8000830:	d902      	bls.n	8000838 <_free_r+0x74>
 8000832:	230c      	movs	r3, #12
 8000834:	602b      	str	r3, [r5, #0]
 8000836:	e7d6      	b.n	80007e6 <_free_r+0x22>
 8000838:	6820      	ldr	r0, [r4, #0]
 800083a:	1821      	adds	r1, r4, r0
 800083c:	428b      	cmp	r3, r1
 800083e:	bf04      	itt	eq
 8000840:	6819      	ldreq	r1, [r3, #0]
 8000842:	685b      	ldreq	r3, [r3, #4]
 8000844:	6063      	str	r3, [r4, #4]
 8000846:	bf04      	itt	eq
 8000848:	1809      	addeq	r1, r1, r0
 800084a:	6021      	streq	r1, [r4, #0]
 800084c:	6054      	str	r4, [r2, #4]
 800084e:	e7ca      	b.n	80007e6 <_free_r+0x22>
 8000850:	bd38      	pop	{r3, r4, r5, pc}
 8000852:	bf00      	nop
 8000854:	200001bc 	.word	0x200001bc

08000858 <sbrk_aligned>:
 8000858:	b570      	push	{r4, r5, r6, lr}
 800085a:	4e0f      	ldr	r6, [pc, #60]	@ (8000898 <sbrk_aligned+0x40>)
 800085c:	460c      	mov	r4, r1
 800085e:	6831      	ldr	r1, [r6, #0]
 8000860:	4605      	mov	r5, r0
 8000862:	b911      	cbnz	r1, 800086a <sbrk_aligned+0x12>
 8000864:	f000 fba6 	bl	8000fb4 <_sbrk_r>
 8000868:	6030      	str	r0, [r6, #0]
 800086a:	4621      	mov	r1, r4
 800086c:	4628      	mov	r0, r5
 800086e:	f000 fba1 	bl	8000fb4 <_sbrk_r>
 8000872:	1c43      	adds	r3, r0, #1
 8000874:	d103      	bne.n	800087e <sbrk_aligned+0x26>
 8000876:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800087a:	4620      	mov	r0, r4
 800087c:	bd70      	pop	{r4, r5, r6, pc}
 800087e:	1cc4      	adds	r4, r0, #3
 8000880:	f024 0403 	bic.w	r4, r4, #3
 8000884:	42a0      	cmp	r0, r4
 8000886:	d0f8      	beq.n	800087a <sbrk_aligned+0x22>
 8000888:	1a21      	subs	r1, r4, r0
 800088a:	4628      	mov	r0, r5
 800088c:	f000 fb92 	bl	8000fb4 <_sbrk_r>
 8000890:	3001      	adds	r0, #1
 8000892:	d1f2      	bne.n	800087a <sbrk_aligned+0x22>
 8000894:	e7ef      	b.n	8000876 <sbrk_aligned+0x1e>
 8000896:	bf00      	nop
 8000898:	200001b8 	.word	0x200001b8

0800089c <_malloc_r>:
 800089c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80008a0:	1ccd      	adds	r5, r1, #3
 80008a2:	f025 0503 	bic.w	r5, r5, #3
 80008a6:	3508      	adds	r5, #8
 80008a8:	2d0c      	cmp	r5, #12
 80008aa:	bf38      	it	cc
 80008ac:	250c      	movcc	r5, #12
 80008ae:	2d00      	cmp	r5, #0
 80008b0:	4606      	mov	r6, r0
 80008b2:	db01      	blt.n	80008b8 <_malloc_r+0x1c>
 80008b4:	42a9      	cmp	r1, r5
 80008b6:	d904      	bls.n	80008c2 <_malloc_r+0x26>
 80008b8:	230c      	movs	r3, #12
 80008ba:	6033      	str	r3, [r6, #0]
 80008bc:	2000      	movs	r0, #0
 80008be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80008c2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8000998 <_malloc_r+0xfc>
 80008c6:	f000 f869 	bl	800099c <__malloc_lock>
 80008ca:	f8d8 3000 	ldr.w	r3, [r8]
 80008ce:	461c      	mov	r4, r3
 80008d0:	bb44      	cbnz	r4, 8000924 <_malloc_r+0x88>
 80008d2:	4629      	mov	r1, r5
 80008d4:	4630      	mov	r0, r6
 80008d6:	f7ff ffbf 	bl	8000858 <sbrk_aligned>
 80008da:	1c43      	adds	r3, r0, #1
 80008dc:	4604      	mov	r4, r0
 80008de:	d158      	bne.n	8000992 <_malloc_r+0xf6>
 80008e0:	f8d8 4000 	ldr.w	r4, [r8]
 80008e4:	4627      	mov	r7, r4
 80008e6:	2f00      	cmp	r7, #0
 80008e8:	d143      	bne.n	8000972 <_malloc_r+0xd6>
 80008ea:	2c00      	cmp	r4, #0
 80008ec:	d04b      	beq.n	8000986 <_malloc_r+0xea>
 80008ee:	6823      	ldr	r3, [r4, #0]
 80008f0:	4639      	mov	r1, r7
 80008f2:	4630      	mov	r0, r6
 80008f4:	eb04 0903 	add.w	r9, r4, r3
 80008f8:	f000 fb5c 	bl	8000fb4 <_sbrk_r>
 80008fc:	4581      	cmp	r9, r0
 80008fe:	d142      	bne.n	8000986 <_malloc_r+0xea>
 8000900:	6821      	ldr	r1, [r4, #0]
 8000902:	1a6d      	subs	r5, r5, r1
 8000904:	4629      	mov	r1, r5
 8000906:	4630      	mov	r0, r6
 8000908:	f7ff ffa6 	bl	8000858 <sbrk_aligned>
 800090c:	3001      	adds	r0, #1
 800090e:	d03a      	beq.n	8000986 <_malloc_r+0xea>
 8000910:	6823      	ldr	r3, [r4, #0]
 8000912:	442b      	add	r3, r5
 8000914:	6023      	str	r3, [r4, #0]
 8000916:	f8d8 3000 	ldr.w	r3, [r8]
 800091a:	685a      	ldr	r2, [r3, #4]
 800091c:	bb62      	cbnz	r2, 8000978 <_malloc_r+0xdc>
 800091e:	f8c8 7000 	str.w	r7, [r8]
 8000922:	e00f      	b.n	8000944 <_malloc_r+0xa8>
 8000924:	6822      	ldr	r2, [r4, #0]
 8000926:	1b52      	subs	r2, r2, r5
 8000928:	d420      	bmi.n	800096c <_malloc_r+0xd0>
 800092a:	2a0b      	cmp	r2, #11
 800092c:	d917      	bls.n	800095e <_malloc_r+0xc2>
 800092e:	1961      	adds	r1, r4, r5
 8000930:	42a3      	cmp	r3, r4
 8000932:	6025      	str	r5, [r4, #0]
 8000934:	bf18      	it	ne
 8000936:	6059      	strne	r1, [r3, #4]
 8000938:	6863      	ldr	r3, [r4, #4]
 800093a:	bf08      	it	eq
 800093c:	f8c8 1000 	streq.w	r1, [r8]
 8000940:	5162      	str	r2, [r4, r5]
 8000942:	604b      	str	r3, [r1, #4]
 8000944:	4630      	mov	r0, r6
 8000946:	f000 f82f 	bl	80009a8 <__malloc_unlock>
 800094a:	f104 000b 	add.w	r0, r4, #11
 800094e:	1d23      	adds	r3, r4, #4
 8000950:	f020 0007 	bic.w	r0, r0, #7
 8000954:	1ac2      	subs	r2, r0, r3
 8000956:	bf1c      	itt	ne
 8000958:	1a1b      	subne	r3, r3, r0
 800095a:	50a3      	strne	r3, [r4, r2]
 800095c:	e7af      	b.n	80008be <_malloc_r+0x22>
 800095e:	6862      	ldr	r2, [r4, #4]
 8000960:	42a3      	cmp	r3, r4
 8000962:	bf0c      	ite	eq
 8000964:	f8c8 2000 	streq.w	r2, [r8]
 8000968:	605a      	strne	r2, [r3, #4]
 800096a:	e7eb      	b.n	8000944 <_malloc_r+0xa8>
 800096c:	4623      	mov	r3, r4
 800096e:	6864      	ldr	r4, [r4, #4]
 8000970:	e7ae      	b.n	80008d0 <_malloc_r+0x34>
 8000972:	463c      	mov	r4, r7
 8000974:	687f      	ldr	r7, [r7, #4]
 8000976:	e7b6      	b.n	80008e6 <_malloc_r+0x4a>
 8000978:	461a      	mov	r2, r3
 800097a:	685b      	ldr	r3, [r3, #4]
 800097c:	42a3      	cmp	r3, r4
 800097e:	d1fb      	bne.n	8000978 <_malloc_r+0xdc>
 8000980:	2300      	movs	r3, #0
 8000982:	6053      	str	r3, [r2, #4]
 8000984:	e7de      	b.n	8000944 <_malloc_r+0xa8>
 8000986:	230c      	movs	r3, #12
 8000988:	6033      	str	r3, [r6, #0]
 800098a:	4630      	mov	r0, r6
 800098c:	f000 f80c 	bl	80009a8 <__malloc_unlock>
 8000990:	e794      	b.n	80008bc <_malloc_r+0x20>
 8000992:	6005      	str	r5, [r0, #0]
 8000994:	e7d6      	b.n	8000944 <_malloc_r+0xa8>
 8000996:	bf00      	nop
 8000998:	200001bc 	.word	0x200001bc

0800099c <__malloc_lock>:
 800099c:	4801      	ldr	r0, [pc, #4]	@ (80009a4 <__malloc_lock+0x8>)
 800099e:	f7ff bf0f 	b.w	80007c0 <__retarget_lock_acquire_recursive>
 80009a2:	bf00      	nop
 80009a4:	200001b4 	.word	0x200001b4

080009a8 <__malloc_unlock>:
 80009a8:	4801      	ldr	r0, [pc, #4]	@ (80009b0 <__malloc_unlock+0x8>)
 80009aa:	f7ff bf0a 	b.w	80007c2 <__retarget_lock_release_recursive>
 80009ae:	bf00      	nop
 80009b0:	200001b4 	.word	0x200001b4

080009b4 <__ssputs_r>:
 80009b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009b8:	688e      	ldr	r6, [r1, #8]
 80009ba:	461f      	mov	r7, r3
 80009bc:	42be      	cmp	r6, r7
 80009be:	680b      	ldr	r3, [r1, #0]
 80009c0:	4682      	mov	sl, r0
 80009c2:	460c      	mov	r4, r1
 80009c4:	4690      	mov	r8, r2
 80009c6:	d82d      	bhi.n	8000a24 <__ssputs_r+0x70>
 80009c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80009cc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80009d0:	d026      	beq.n	8000a20 <__ssputs_r+0x6c>
 80009d2:	6965      	ldr	r5, [r4, #20]
 80009d4:	6909      	ldr	r1, [r1, #16]
 80009d6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80009da:	eba3 0901 	sub.w	r9, r3, r1
 80009de:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80009e2:	1c7b      	adds	r3, r7, #1
 80009e4:	444b      	add	r3, r9
 80009e6:	106d      	asrs	r5, r5, #1
 80009e8:	429d      	cmp	r5, r3
 80009ea:	bf38      	it	cc
 80009ec:	461d      	movcc	r5, r3
 80009ee:	0553      	lsls	r3, r2, #21
 80009f0:	d527      	bpl.n	8000a42 <__ssputs_r+0x8e>
 80009f2:	4629      	mov	r1, r5
 80009f4:	f7ff ff52 	bl	800089c <_malloc_r>
 80009f8:	4606      	mov	r6, r0
 80009fa:	b360      	cbz	r0, 8000a56 <__ssputs_r+0xa2>
 80009fc:	6921      	ldr	r1, [r4, #16]
 80009fe:	464a      	mov	r2, r9
 8000a00:	f000 fae8 	bl	8000fd4 <memcpy>
 8000a04:	89a3      	ldrh	r3, [r4, #12]
 8000a06:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8000a0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a0e:	81a3      	strh	r3, [r4, #12]
 8000a10:	6126      	str	r6, [r4, #16]
 8000a12:	6165      	str	r5, [r4, #20]
 8000a14:	444e      	add	r6, r9
 8000a16:	eba5 0509 	sub.w	r5, r5, r9
 8000a1a:	6026      	str	r6, [r4, #0]
 8000a1c:	60a5      	str	r5, [r4, #8]
 8000a1e:	463e      	mov	r6, r7
 8000a20:	42be      	cmp	r6, r7
 8000a22:	d900      	bls.n	8000a26 <__ssputs_r+0x72>
 8000a24:	463e      	mov	r6, r7
 8000a26:	6820      	ldr	r0, [r4, #0]
 8000a28:	4632      	mov	r2, r6
 8000a2a:	4641      	mov	r1, r8
 8000a2c:	f000 faa8 	bl	8000f80 <memmove>
 8000a30:	68a3      	ldr	r3, [r4, #8]
 8000a32:	1b9b      	subs	r3, r3, r6
 8000a34:	60a3      	str	r3, [r4, #8]
 8000a36:	6823      	ldr	r3, [r4, #0]
 8000a38:	4433      	add	r3, r6
 8000a3a:	6023      	str	r3, [r4, #0]
 8000a3c:	2000      	movs	r0, #0
 8000a3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a42:	462a      	mov	r2, r5
 8000a44:	f000 fad4 	bl	8000ff0 <_realloc_r>
 8000a48:	4606      	mov	r6, r0
 8000a4a:	2800      	cmp	r0, #0
 8000a4c:	d1e0      	bne.n	8000a10 <__ssputs_r+0x5c>
 8000a4e:	6921      	ldr	r1, [r4, #16]
 8000a50:	4650      	mov	r0, sl
 8000a52:	f7ff feb7 	bl	80007c4 <_free_r>
 8000a56:	230c      	movs	r3, #12
 8000a58:	f8ca 3000 	str.w	r3, [sl]
 8000a5c:	89a3      	ldrh	r3, [r4, #12]
 8000a5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a62:	81a3      	strh	r3, [r4, #12]
 8000a64:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000a68:	e7e9      	b.n	8000a3e <__ssputs_r+0x8a>
	...

08000a6c <_svfiprintf_r>:
 8000a6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000a70:	4698      	mov	r8, r3
 8000a72:	898b      	ldrh	r3, [r1, #12]
 8000a74:	061b      	lsls	r3, r3, #24
 8000a76:	b09d      	sub	sp, #116	@ 0x74
 8000a78:	4607      	mov	r7, r0
 8000a7a:	460d      	mov	r5, r1
 8000a7c:	4614      	mov	r4, r2
 8000a7e:	d510      	bpl.n	8000aa2 <_svfiprintf_r+0x36>
 8000a80:	690b      	ldr	r3, [r1, #16]
 8000a82:	b973      	cbnz	r3, 8000aa2 <_svfiprintf_r+0x36>
 8000a84:	2140      	movs	r1, #64	@ 0x40
 8000a86:	f7ff ff09 	bl	800089c <_malloc_r>
 8000a8a:	6028      	str	r0, [r5, #0]
 8000a8c:	6128      	str	r0, [r5, #16]
 8000a8e:	b930      	cbnz	r0, 8000a9e <_svfiprintf_r+0x32>
 8000a90:	230c      	movs	r3, #12
 8000a92:	603b      	str	r3, [r7, #0]
 8000a94:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000a98:	b01d      	add	sp, #116	@ 0x74
 8000a9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000a9e:	2340      	movs	r3, #64	@ 0x40
 8000aa0:	616b      	str	r3, [r5, #20]
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	9309      	str	r3, [sp, #36]	@ 0x24
 8000aa6:	2320      	movs	r3, #32
 8000aa8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8000aac:	f8cd 800c 	str.w	r8, [sp, #12]
 8000ab0:	2330      	movs	r3, #48	@ 0x30
 8000ab2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8000c50 <_svfiprintf_r+0x1e4>
 8000ab6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8000aba:	f04f 0901 	mov.w	r9, #1
 8000abe:	4623      	mov	r3, r4
 8000ac0:	469a      	mov	sl, r3
 8000ac2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000ac6:	b10a      	cbz	r2, 8000acc <_svfiprintf_r+0x60>
 8000ac8:	2a25      	cmp	r2, #37	@ 0x25
 8000aca:	d1f9      	bne.n	8000ac0 <_svfiprintf_r+0x54>
 8000acc:	ebba 0b04 	subs.w	fp, sl, r4
 8000ad0:	d00b      	beq.n	8000aea <_svfiprintf_r+0x7e>
 8000ad2:	465b      	mov	r3, fp
 8000ad4:	4622      	mov	r2, r4
 8000ad6:	4629      	mov	r1, r5
 8000ad8:	4638      	mov	r0, r7
 8000ada:	f7ff ff6b 	bl	80009b4 <__ssputs_r>
 8000ade:	3001      	adds	r0, #1
 8000ae0:	f000 80a7 	beq.w	8000c32 <_svfiprintf_r+0x1c6>
 8000ae4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8000ae6:	445a      	add	r2, fp
 8000ae8:	9209      	str	r2, [sp, #36]	@ 0x24
 8000aea:	f89a 3000 	ldrb.w	r3, [sl]
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	f000 809f 	beq.w	8000c32 <_svfiprintf_r+0x1c6>
 8000af4:	2300      	movs	r3, #0
 8000af6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000afa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8000afe:	f10a 0a01 	add.w	sl, sl, #1
 8000b02:	9304      	str	r3, [sp, #16]
 8000b04:	9307      	str	r3, [sp, #28]
 8000b06:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8000b0a:	931a      	str	r3, [sp, #104]	@ 0x68
 8000b0c:	4654      	mov	r4, sl
 8000b0e:	2205      	movs	r2, #5
 8000b10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000b14:	484e      	ldr	r0, [pc, #312]	@ (8000c50 <_svfiprintf_r+0x1e4>)
 8000b16:	f7ff fb5b 	bl	80001d0 <memchr>
 8000b1a:	9a04      	ldr	r2, [sp, #16]
 8000b1c:	b9d8      	cbnz	r0, 8000b56 <_svfiprintf_r+0xea>
 8000b1e:	06d0      	lsls	r0, r2, #27
 8000b20:	bf44      	itt	mi
 8000b22:	2320      	movmi	r3, #32
 8000b24:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000b28:	0711      	lsls	r1, r2, #28
 8000b2a:	bf44      	itt	mi
 8000b2c:	232b      	movmi	r3, #43	@ 0x2b
 8000b2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000b32:	f89a 3000 	ldrb.w	r3, [sl]
 8000b36:	2b2a      	cmp	r3, #42	@ 0x2a
 8000b38:	d015      	beq.n	8000b66 <_svfiprintf_r+0xfa>
 8000b3a:	9a07      	ldr	r2, [sp, #28]
 8000b3c:	4654      	mov	r4, sl
 8000b3e:	2000      	movs	r0, #0
 8000b40:	f04f 0c0a 	mov.w	ip, #10
 8000b44:	4621      	mov	r1, r4
 8000b46:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000b4a:	3b30      	subs	r3, #48	@ 0x30
 8000b4c:	2b09      	cmp	r3, #9
 8000b4e:	d94b      	bls.n	8000be8 <_svfiprintf_r+0x17c>
 8000b50:	b1b0      	cbz	r0, 8000b80 <_svfiprintf_r+0x114>
 8000b52:	9207      	str	r2, [sp, #28]
 8000b54:	e014      	b.n	8000b80 <_svfiprintf_r+0x114>
 8000b56:	eba0 0308 	sub.w	r3, r0, r8
 8000b5a:	fa09 f303 	lsl.w	r3, r9, r3
 8000b5e:	4313      	orrs	r3, r2
 8000b60:	9304      	str	r3, [sp, #16]
 8000b62:	46a2      	mov	sl, r4
 8000b64:	e7d2      	b.n	8000b0c <_svfiprintf_r+0xa0>
 8000b66:	9b03      	ldr	r3, [sp, #12]
 8000b68:	1d19      	adds	r1, r3, #4
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	9103      	str	r1, [sp, #12]
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	bfbb      	ittet	lt
 8000b72:	425b      	neglt	r3, r3
 8000b74:	f042 0202 	orrlt.w	r2, r2, #2
 8000b78:	9307      	strge	r3, [sp, #28]
 8000b7a:	9307      	strlt	r3, [sp, #28]
 8000b7c:	bfb8      	it	lt
 8000b7e:	9204      	strlt	r2, [sp, #16]
 8000b80:	7823      	ldrb	r3, [r4, #0]
 8000b82:	2b2e      	cmp	r3, #46	@ 0x2e
 8000b84:	d10a      	bne.n	8000b9c <_svfiprintf_r+0x130>
 8000b86:	7863      	ldrb	r3, [r4, #1]
 8000b88:	2b2a      	cmp	r3, #42	@ 0x2a
 8000b8a:	d132      	bne.n	8000bf2 <_svfiprintf_r+0x186>
 8000b8c:	9b03      	ldr	r3, [sp, #12]
 8000b8e:	1d1a      	adds	r2, r3, #4
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	9203      	str	r2, [sp, #12]
 8000b94:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8000b98:	3402      	adds	r4, #2
 8000b9a:	9305      	str	r3, [sp, #20]
 8000b9c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8000c54 <_svfiprintf_r+0x1e8>
 8000ba0:	7821      	ldrb	r1, [r4, #0]
 8000ba2:	2203      	movs	r2, #3
 8000ba4:	4650      	mov	r0, sl
 8000ba6:	f7ff fb13 	bl	80001d0 <memchr>
 8000baa:	b138      	cbz	r0, 8000bbc <_svfiprintf_r+0x150>
 8000bac:	9b04      	ldr	r3, [sp, #16]
 8000bae:	eba0 000a 	sub.w	r0, r0, sl
 8000bb2:	2240      	movs	r2, #64	@ 0x40
 8000bb4:	4082      	lsls	r2, r0
 8000bb6:	4313      	orrs	r3, r2
 8000bb8:	3401      	adds	r4, #1
 8000bba:	9304      	str	r3, [sp, #16]
 8000bbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000bc0:	4825      	ldr	r0, [pc, #148]	@ (8000c58 <_svfiprintf_r+0x1ec>)
 8000bc2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8000bc6:	2206      	movs	r2, #6
 8000bc8:	f7ff fb02 	bl	80001d0 <memchr>
 8000bcc:	2800      	cmp	r0, #0
 8000bce:	d036      	beq.n	8000c3e <_svfiprintf_r+0x1d2>
 8000bd0:	4b22      	ldr	r3, [pc, #136]	@ (8000c5c <_svfiprintf_r+0x1f0>)
 8000bd2:	bb1b      	cbnz	r3, 8000c1c <_svfiprintf_r+0x1b0>
 8000bd4:	9b03      	ldr	r3, [sp, #12]
 8000bd6:	3307      	adds	r3, #7
 8000bd8:	f023 0307 	bic.w	r3, r3, #7
 8000bdc:	3308      	adds	r3, #8
 8000bde:	9303      	str	r3, [sp, #12]
 8000be0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000be2:	4433      	add	r3, r6
 8000be4:	9309      	str	r3, [sp, #36]	@ 0x24
 8000be6:	e76a      	b.n	8000abe <_svfiprintf_r+0x52>
 8000be8:	fb0c 3202 	mla	r2, ip, r2, r3
 8000bec:	460c      	mov	r4, r1
 8000bee:	2001      	movs	r0, #1
 8000bf0:	e7a8      	b.n	8000b44 <_svfiprintf_r+0xd8>
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	3401      	adds	r4, #1
 8000bf6:	9305      	str	r3, [sp, #20]
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	f04f 0c0a 	mov.w	ip, #10
 8000bfe:	4620      	mov	r0, r4
 8000c00:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000c04:	3a30      	subs	r2, #48	@ 0x30
 8000c06:	2a09      	cmp	r2, #9
 8000c08:	d903      	bls.n	8000c12 <_svfiprintf_r+0x1a6>
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d0c6      	beq.n	8000b9c <_svfiprintf_r+0x130>
 8000c0e:	9105      	str	r1, [sp, #20]
 8000c10:	e7c4      	b.n	8000b9c <_svfiprintf_r+0x130>
 8000c12:	fb0c 2101 	mla	r1, ip, r1, r2
 8000c16:	4604      	mov	r4, r0
 8000c18:	2301      	movs	r3, #1
 8000c1a:	e7f0      	b.n	8000bfe <_svfiprintf_r+0x192>
 8000c1c:	ab03      	add	r3, sp, #12
 8000c1e:	9300      	str	r3, [sp, #0]
 8000c20:	462a      	mov	r2, r5
 8000c22:	4b0f      	ldr	r3, [pc, #60]	@ (8000c60 <_svfiprintf_r+0x1f4>)
 8000c24:	a904      	add	r1, sp, #16
 8000c26:	4638      	mov	r0, r7
 8000c28:	f3af 8000 	nop.w
 8000c2c:	1c42      	adds	r2, r0, #1
 8000c2e:	4606      	mov	r6, r0
 8000c30:	d1d6      	bne.n	8000be0 <_svfiprintf_r+0x174>
 8000c32:	89ab      	ldrh	r3, [r5, #12]
 8000c34:	065b      	lsls	r3, r3, #25
 8000c36:	f53f af2d 	bmi.w	8000a94 <_svfiprintf_r+0x28>
 8000c3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000c3c:	e72c      	b.n	8000a98 <_svfiprintf_r+0x2c>
 8000c3e:	ab03      	add	r3, sp, #12
 8000c40:	9300      	str	r3, [sp, #0]
 8000c42:	462a      	mov	r2, r5
 8000c44:	4b06      	ldr	r3, [pc, #24]	@ (8000c60 <_svfiprintf_r+0x1f4>)
 8000c46:	a904      	add	r1, sp, #16
 8000c48:	4638      	mov	r0, r7
 8000c4a:	f000 f879 	bl	8000d40 <_printf_i>
 8000c4e:	e7ed      	b.n	8000c2c <_svfiprintf_r+0x1c0>
 8000c50:	08001082 	.word	0x08001082
 8000c54:	08001088 	.word	0x08001088
 8000c58:	0800108c 	.word	0x0800108c
 8000c5c:	00000000 	.word	0x00000000
 8000c60:	080009b5 	.word	0x080009b5

08000c64 <_printf_common>:
 8000c64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c68:	4616      	mov	r6, r2
 8000c6a:	4698      	mov	r8, r3
 8000c6c:	688a      	ldr	r2, [r1, #8]
 8000c6e:	690b      	ldr	r3, [r1, #16]
 8000c70:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8000c74:	4293      	cmp	r3, r2
 8000c76:	bfb8      	it	lt
 8000c78:	4613      	movlt	r3, r2
 8000c7a:	6033      	str	r3, [r6, #0]
 8000c7c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8000c80:	4607      	mov	r7, r0
 8000c82:	460c      	mov	r4, r1
 8000c84:	b10a      	cbz	r2, 8000c8a <_printf_common+0x26>
 8000c86:	3301      	adds	r3, #1
 8000c88:	6033      	str	r3, [r6, #0]
 8000c8a:	6823      	ldr	r3, [r4, #0]
 8000c8c:	0699      	lsls	r1, r3, #26
 8000c8e:	bf42      	ittt	mi
 8000c90:	6833      	ldrmi	r3, [r6, #0]
 8000c92:	3302      	addmi	r3, #2
 8000c94:	6033      	strmi	r3, [r6, #0]
 8000c96:	6825      	ldr	r5, [r4, #0]
 8000c98:	f015 0506 	ands.w	r5, r5, #6
 8000c9c:	d106      	bne.n	8000cac <_printf_common+0x48>
 8000c9e:	f104 0a19 	add.w	sl, r4, #25
 8000ca2:	68e3      	ldr	r3, [r4, #12]
 8000ca4:	6832      	ldr	r2, [r6, #0]
 8000ca6:	1a9b      	subs	r3, r3, r2
 8000ca8:	42ab      	cmp	r3, r5
 8000caa:	dc26      	bgt.n	8000cfa <_printf_common+0x96>
 8000cac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8000cb0:	6822      	ldr	r2, [r4, #0]
 8000cb2:	3b00      	subs	r3, #0
 8000cb4:	bf18      	it	ne
 8000cb6:	2301      	movne	r3, #1
 8000cb8:	0692      	lsls	r2, r2, #26
 8000cba:	d42b      	bmi.n	8000d14 <_printf_common+0xb0>
 8000cbc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8000cc0:	4641      	mov	r1, r8
 8000cc2:	4638      	mov	r0, r7
 8000cc4:	47c8      	blx	r9
 8000cc6:	3001      	adds	r0, #1
 8000cc8:	d01e      	beq.n	8000d08 <_printf_common+0xa4>
 8000cca:	6823      	ldr	r3, [r4, #0]
 8000ccc:	6922      	ldr	r2, [r4, #16]
 8000cce:	f003 0306 	and.w	r3, r3, #6
 8000cd2:	2b04      	cmp	r3, #4
 8000cd4:	bf02      	ittt	eq
 8000cd6:	68e5      	ldreq	r5, [r4, #12]
 8000cd8:	6833      	ldreq	r3, [r6, #0]
 8000cda:	1aed      	subeq	r5, r5, r3
 8000cdc:	68a3      	ldr	r3, [r4, #8]
 8000cde:	bf0c      	ite	eq
 8000ce0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8000ce4:	2500      	movne	r5, #0
 8000ce6:	4293      	cmp	r3, r2
 8000ce8:	bfc4      	itt	gt
 8000cea:	1a9b      	subgt	r3, r3, r2
 8000cec:	18ed      	addgt	r5, r5, r3
 8000cee:	2600      	movs	r6, #0
 8000cf0:	341a      	adds	r4, #26
 8000cf2:	42b5      	cmp	r5, r6
 8000cf4:	d11a      	bne.n	8000d2c <_printf_common+0xc8>
 8000cf6:	2000      	movs	r0, #0
 8000cf8:	e008      	b.n	8000d0c <_printf_common+0xa8>
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	4652      	mov	r2, sl
 8000cfe:	4641      	mov	r1, r8
 8000d00:	4638      	mov	r0, r7
 8000d02:	47c8      	blx	r9
 8000d04:	3001      	adds	r0, #1
 8000d06:	d103      	bne.n	8000d10 <_printf_common+0xac>
 8000d08:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000d0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d10:	3501      	adds	r5, #1
 8000d12:	e7c6      	b.n	8000ca2 <_printf_common+0x3e>
 8000d14:	18e1      	adds	r1, r4, r3
 8000d16:	1c5a      	adds	r2, r3, #1
 8000d18:	2030      	movs	r0, #48	@ 0x30
 8000d1a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8000d1e:	4422      	add	r2, r4
 8000d20:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8000d24:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8000d28:	3302      	adds	r3, #2
 8000d2a:	e7c7      	b.n	8000cbc <_printf_common+0x58>
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	4622      	mov	r2, r4
 8000d30:	4641      	mov	r1, r8
 8000d32:	4638      	mov	r0, r7
 8000d34:	47c8      	blx	r9
 8000d36:	3001      	adds	r0, #1
 8000d38:	d0e6      	beq.n	8000d08 <_printf_common+0xa4>
 8000d3a:	3601      	adds	r6, #1
 8000d3c:	e7d9      	b.n	8000cf2 <_printf_common+0x8e>
	...

08000d40 <_printf_i>:
 8000d40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8000d44:	7e0f      	ldrb	r7, [r1, #24]
 8000d46:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8000d48:	2f78      	cmp	r7, #120	@ 0x78
 8000d4a:	4691      	mov	r9, r2
 8000d4c:	4680      	mov	r8, r0
 8000d4e:	460c      	mov	r4, r1
 8000d50:	469a      	mov	sl, r3
 8000d52:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8000d56:	d807      	bhi.n	8000d68 <_printf_i+0x28>
 8000d58:	2f62      	cmp	r7, #98	@ 0x62
 8000d5a:	d80a      	bhi.n	8000d72 <_printf_i+0x32>
 8000d5c:	2f00      	cmp	r7, #0
 8000d5e:	f000 80d2 	beq.w	8000f06 <_printf_i+0x1c6>
 8000d62:	2f58      	cmp	r7, #88	@ 0x58
 8000d64:	f000 80b9 	beq.w	8000eda <_printf_i+0x19a>
 8000d68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8000d6c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8000d70:	e03a      	b.n	8000de8 <_printf_i+0xa8>
 8000d72:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8000d76:	2b15      	cmp	r3, #21
 8000d78:	d8f6      	bhi.n	8000d68 <_printf_i+0x28>
 8000d7a:	a101      	add	r1, pc, #4	@ (adr r1, 8000d80 <_printf_i+0x40>)
 8000d7c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8000d80:	08000dd9 	.word	0x08000dd9
 8000d84:	08000ded 	.word	0x08000ded
 8000d88:	08000d69 	.word	0x08000d69
 8000d8c:	08000d69 	.word	0x08000d69
 8000d90:	08000d69 	.word	0x08000d69
 8000d94:	08000d69 	.word	0x08000d69
 8000d98:	08000ded 	.word	0x08000ded
 8000d9c:	08000d69 	.word	0x08000d69
 8000da0:	08000d69 	.word	0x08000d69
 8000da4:	08000d69 	.word	0x08000d69
 8000da8:	08000d69 	.word	0x08000d69
 8000dac:	08000eed 	.word	0x08000eed
 8000db0:	08000e17 	.word	0x08000e17
 8000db4:	08000ea7 	.word	0x08000ea7
 8000db8:	08000d69 	.word	0x08000d69
 8000dbc:	08000d69 	.word	0x08000d69
 8000dc0:	08000f0f 	.word	0x08000f0f
 8000dc4:	08000d69 	.word	0x08000d69
 8000dc8:	08000e17 	.word	0x08000e17
 8000dcc:	08000d69 	.word	0x08000d69
 8000dd0:	08000d69 	.word	0x08000d69
 8000dd4:	08000eaf 	.word	0x08000eaf
 8000dd8:	6833      	ldr	r3, [r6, #0]
 8000dda:	1d1a      	adds	r2, r3, #4
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	6032      	str	r2, [r6, #0]
 8000de0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8000de4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8000de8:	2301      	movs	r3, #1
 8000dea:	e09d      	b.n	8000f28 <_printf_i+0x1e8>
 8000dec:	6833      	ldr	r3, [r6, #0]
 8000dee:	6820      	ldr	r0, [r4, #0]
 8000df0:	1d19      	adds	r1, r3, #4
 8000df2:	6031      	str	r1, [r6, #0]
 8000df4:	0606      	lsls	r6, r0, #24
 8000df6:	d501      	bpl.n	8000dfc <_printf_i+0xbc>
 8000df8:	681d      	ldr	r5, [r3, #0]
 8000dfa:	e003      	b.n	8000e04 <_printf_i+0xc4>
 8000dfc:	0645      	lsls	r5, r0, #25
 8000dfe:	d5fb      	bpl.n	8000df8 <_printf_i+0xb8>
 8000e00:	f9b3 5000 	ldrsh.w	r5, [r3]
 8000e04:	2d00      	cmp	r5, #0
 8000e06:	da03      	bge.n	8000e10 <_printf_i+0xd0>
 8000e08:	232d      	movs	r3, #45	@ 0x2d
 8000e0a:	426d      	negs	r5, r5
 8000e0c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8000e10:	4859      	ldr	r0, [pc, #356]	@ (8000f78 <_printf_i+0x238>)
 8000e12:	230a      	movs	r3, #10
 8000e14:	e011      	b.n	8000e3a <_printf_i+0xfa>
 8000e16:	6821      	ldr	r1, [r4, #0]
 8000e18:	6833      	ldr	r3, [r6, #0]
 8000e1a:	0608      	lsls	r0, r1, #24
 8000e1c:	f853 5b04 	ldr.w	r5, [r3], #4
 8000e20:	d402      	bmi.n	8000e28 <_printf_i+0xe8>
 8000e22:	0649      	lsls	r1, r1, #25
 8000e24:	bf48      	it	mi
 8000e26:	b2ad      	uxthmi	r5, r5
 8000e28:	2f6f      	cmp	r7, #111	@ 0x6f
 8000e2a:	4853      	ldr	r0, [pc, #332]	@ (8000f78 <_printf_i+0x238>)
 8000e2c:	6033      	str	r3, [r6, #0]
 8000e2e:	bf14      	ite	ne
 8000e30:	230a      	movne	r3, #10
 8000e32:	2308      	moveq	r3, #8
 8000e34:	2100      	movs	r1, #0
 8000e36:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8000e3a:	6866      	ldr	r6, [r4, #4]
 8000e3c:	60a6      	str	r6, [r4, #8]
 8000e3e:	2e00      	cmp	r6, #0
 8000e40:	bfa2      	ittt	ge
 8000e42:	6821      	ldrge	r1, [r4, #0]
 8000e44:	f021 0104 	bicge.w	r1, r1, #4
 8000e48:	6021      	strge	r1, [r4, #0]
 8000e4a:	b90d      	cbnz	r5, 8000e50 <_printf_i+0x110>
 8000e4c:	2e00      	cmp	r6, #0
 8000e4e:	d04b      	beq.n	8000ee8 <_printf_i+0x1a8>
 8000e50:	4616      	mov	r6, r2
 8000e52:	fbb5 f1f3 	udiv	r1, r5, r3
 8000e56:	fb03 5711 	mls	r7, r3, r1, r5
 8000e5a:	5dc7      	ldrb	r7, [r0, r7]
 8000e5c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8000e60:	462f      	mov	r7, r5
 8000e62:	42bb      	cmp	r3, r7
 8000e64:	460d      	mov	r5, r1
 8000e66:	d9f4      	bls.n	8000e52 <_printf_i+0x112>
 8000e68:	2b08      	cmp	r3, #8
 8000e6a:	d10b      	bne.n	8000e84 <_printf_i+0x144>
 8000e6c:	6823      	ldr	r3, [r4, #0]
 8000e6e:	07df      	lsls	r7, r3, #31
 8000e70:	d508      	bpl.n	8000e84 <_printf_i+0x144>
 8000e72:	6923      	ldr	r3, [r4, #16]
 8000e74:	6861      	ldr	r1, [r4, #4]
 8000e76:	4299      	cmp	r1, r3
 8000e78:	bfde      	ittt	le
 8000e7a:	2330      	movle	r3, #48	@ 0x30
 8000e7c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8000e80:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8000e84:	1b92      	subs	r2, r2, r6
 8000e86:	6122      	str	r2, [r4, #16]
 8000e88:	f8cd a000 	str.w	sl, [sp]
 8000e8c:	464b      	mov	r3, r9
 8000e8e:	aa03      	add	r2, sp, #12
 8000e90:	4621      	mov	r1, r4
 8000e92:	4640      	mov	r0, r8
 8000e94:	f7ff fee6 	bl	8000c64 <_printf_common>
 8000e98:	3001      	adds	r0, #1
 8000e9a:	d14a      	bne.n	8000f32 <_printf_i+0x1f2>
 8000e9c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000ea0:	b004      	add	sp, #16
 8000ea2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea6:	6823      	ldr	r3, [r4, #0]
 8000ea8:	f043 0320 	orr.w	r3, r3, #32
 8000eac:	6023      	str	r3, [r4, #0]
 8000eae:	4833      	ldr	r0, [pc, #204]	@ (8000f7c <_printf_i+0x23c>)
 8000eb0:	2778      	movs	r7, #120	@ 0x78
 8000eb2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8000eb6:	6823      	ldr	r3, [r4, #0]
 8000eb8:	6831      	ldr	r1, [r6, #0]
 8000eba:	061f      	lsls	r7, r3, #24
 8000ebc:	f851 5b04 	ldr.w	r5, [r1], #4
 8000ec0:	d402      	bmi.n	8000ec8 <_printf_i+0x188>
 8000ec2:	065f      	lsls	r7, r3, #25
 8000ec4:	bf48      	it	mi
 8000ec6:	b2ad      	uxthmi	r5, r5
 8000ec8:	6031      	str	r1, [r6, #0]
 8000eca:	07d9      	lsls	r1, r3, #31
 8000ecc:	bf44      	itt	mi
 8000ece:	f043 0320 	orrmi.w	r3, r3, #32
 8000ed2:	6023      	strmi	r3, [r4, #0]
 8000ed4:	b11d      	cbz	r5, 8000ede <_printf_i+0x19e>
 8000ed6:	2310      	movs	r3, #16
 8000ed8:	e7ac      	b.n	8000e34 <_printf_i+0xf4>
 8000eda:	4827      	ldr	r0, [pc, #156]	@ (8000f78 <_printf_i+0x238>)
 8000edc:	e7e9      	b.n	8000eb2 <_printf_i+0x172>
 8000ede:	6823      	ldr	r3, [r4, #0]
 8000ee0:	f023 0320 	bic.w	r3, r3, #32
 8000ee4:	6023      	str	r3, [r4, #0]
 8000ee6:	e7f6      	b.n	8000ed6 <_printf_i+0x196>
 8000ee8:	4616      	mov	r6, r2
 8000eea:	e7bd      	b.n	8000e68 <_printf_i+0x128>
 8000eec:	6833      	ldr	r3, [r6, #0]
 8000eee:	6825      	ldr	r5, [r4, #0]
 8000ef0:	6961      	ldr	r1, [r4, #20]
 8000ef2:	1d18      	adds	r0, r3, #4
 8000ef4:	6030      	str	r0, [r6, #0]
 8000ef6:	062e      	lsls	r6, r5, #24
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	d501      	bpl.n	8000f00 <_printf_i+0x1c0>
 8000efc:	6019      	str	r1, [r3, #0]
 8000efe:	e002      	b.n	8000f06 <_printf_i+0x1c6>
 8000f00:	0668      	lsls	r0, r5, #25
 8000f02:	d5fb      	bpl.n	8000efc <_printf_i+0x1bc>
 8000f04:	8019      	strh	r1, [r3, #0]
 8000f06:	2300      	movs	r3, #0
 8000f08:	6123      	str	r3, [r4, #16]
 8000f0a:	4616      	mov	r6, r2
 8000f0c:	e7bc      	b.n	8000e88 <_printf_i+0x148>
 8000f0e:	6833      	ldr	r3, [r6, #0]
 8000f10:	1d1a      	adds	r2, r3, #4
 8000f12:	6032      	str	r2, [r6, #0]
 8000f14:	681e      	ldr	r6, [r3, #0]
 8000f16:	6862      	ldr	r2, [r4, #4]
 8000f18:	2100      	movs	r1, #0
 8000f1a:	4630      	mov	r0, r6
 8000f1c:	f7ff f958 	bl	80001d0 <memchr>
 8000f20:	b108      	cbz	r0, 8000f26 <_printf_i+0x1e6>
 8000f22:	1b80      	subs	r0, r0, r6
 8000f24:	6060      	str	r0, [r4, #4]
 8000f26:	6863      	ldr	r3, [r4, #4]
 8000f28:	6123      	str	r3, [r4, #16]
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8000f30:	e7aa      	b.n	8000e88 <_printf_i+0x148>
 8000f32:	6923      	ldr	r3, [r4, #16]
 8000f34:	4632      	mov	r2, r6
 8000f36:	4649      	mov	r1, r9
 8000f38:	4640      	mov	r0, r8
 8000f3a:	47d0      	blx	sl
 8000f3c:	3001      	adds	r0, #1
 8000f3e:	d0ad      	beq.n	8000e9c <_printf_i+0x15c>
 8000f40:	6823      	ldr	r3, [r4, #0]
 8000f42:	079b      	lsls	r3, r3, #30
 8000f44:	d413      	bmi.n	8000f6e <_printf_i+0x22e>
 8000f46:	68e0      	ldr	r0, [r4, #12]
 8000f48:	9b03      	ldr	r3, [sp, #12]
 8000f4a:	4298      	cmp	r0, r3
 8000f4c:	bfb8      	it	lt
 8000f4e:	4618      	movlt	r0, r3
 8000f50:	e7a6      	b.n	8000ea0 <_printf_i+0x160>
 8000f52:	2301      	movs	r3, #1
 8000f54:	4632      	mov	r2, r6
 8000f56:	4649      	mov	r1, r9
 8000f58:	4640      	mov	r0, r8
 8000f5a:	47d0      	blx	sl
 8000f5c:	3001      	adds	r0, #1
 8000f5e:	d09d      	beq.n	8000e9c <_printf_i+0x15c>
 8000f60:	3501      	adds	r5, #1
 8000f62:	68e3      	ldr	r3, [r4, #12]
 8000f64:	9903      	ldr	r1, [sp, #12]
 8000f66:	1a5b      	subs	r3, r3, r1
 8000f68:	42ab      	cmp	r3, r5
 8000f6a:	dcf2      	bgt.n	8000f52 <_printf_i+0x212>
 8000f6c:	e7eb      	b.n	8000f46 <_printf_i+0x206>
 8000f6e:	2500      	movs	r5, #0
 8000f70:	f104 0619 	add.w	r6, r4, #25
 8000f74:	e7f5      	b.n	8000f62 <_printf_i+0x222>
 8000f76:	bf00      	nop
 8000f78:	08001093 	.word	0x08001093
 8000f7c:	080010a4 	.word	0x080010a4

08000f80 <memmove>:
 8000f80:	4288      	cmp	r0, r1
 8000f82:	b510      	push	{r4, lr}
 8000f84:	eb01 0402 	add.w	r4, r1, r2
 8000f88:	d902      	bls.n	8000f90 <memmove+0x10>
 8000f8a:	4284      	cmp	r4, r0
 8000f8c:	4623      	mov	r3, r4
 8000f8e:	d807      	bhi.n	8000fa0 <memmove+0x20>
 8000f90:	1e43      	subs	r3, r0, #1
 8000f92:	42a1      	cmp	r1, r4
 8000f94:	d008      	beq.n	8000fa8 <memmove+0x28>
 8000f96:	f811 2b01 	ldrb.w	r2, [r1], #1
 8000f9a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8000f9e:	e7f8      	b.n	8000f92 <memmove+0x12>
 8000fa0:	4402      	add	r2, r0
 8000fa2:	4601      	mov	r1, r0
 8000fa4:	428a      	cmp	r2, r1
 8000fa6:	d100      	bne.n	8000faa <memmove+0x2a>
 8000fa8:	bd10      	pop	{r4, pc}
 8000faa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8000fae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8000fb2:	e7f7      	b.n	8000fa4 <memmove+0x24>

08000fb4 <_sbrk_r>:
 8000fb4:	b538      	push	{r3, r4, r5, lr}
 8000fb6:	4d06      	ldr	r5, [pc, #24]	@ (8000fd0 <_sbrk_r+0x1c>)
 8000fb8:	2300      	movs	r3, #0
 8000fba:	4604      	mov	r4, r0
 8000fbc:	4608      	mov	r0, r1
 8000fbe:	602b      	str	r3, [r5, #0]
 8000fc0:	f7ff faae 	bl	8000520 <_sbrk>
 8000fc4:	1c43      	adds	r3, r0, #1
 8000fc6:	d102      	bne.n	8000fce <_sbrk_r+0x1a>
 8000fc8:	682b      	ldr	r3, [r5, #0]
 8000fca:	b103      	cbz	r3, 8000fce <_sbrk_r+0x1a>
 8000fcc:	6023      	str	r3, [r4, #0]
 8000fce:	bd38      	pop	{r3, r4, r5, pc}
 8000fd0:	200001b0 	.word	0x200001b0

08000fd4 <memcpy>:
 8000fd4:	440a      	add	r2, r1
 8000fd6:	4291      	cmp	r1, r2
 8000fd8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8000fdc:	d100      	bne.n	8000fe0 <memcpy+0xc>
 8000fde:	4770      	bx	lr
 8000fe0:	b510      	push	{r4, lr}
 8000fe2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8000fe6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8000fea:	4291      	cmp	r1, r2
 8000fec:	d1f9      	bne.n	8000fe2 <memcpy+0xe>
 8000fee:	bd10      	pop	{r4, pc}

08000ff0 <_realloc_r>:
 8000ff0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000ff4:	4680      	mov	r8, r0
 8000ff6:	4615      	mov	r5, r2
 8000ff8:	460c      	mov	r4, r1
 8000ffa:	b921      	cbnz	r1, 8001006 <_realloc_r+0x16>
 8000ffc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001000:	4611      	mov	r1, r2
 8001002:	f7ff bc4b 	b.w	800089c <_malloc_r>
 8001006:	b92a      	cbnz	r2, 8001014 <_realloc_r+0x24>
 8001008:	f7ff fbdc 	bl	80007c4 <_free_r>
 800100c:	2400      	movs	r4, #0
 800100e:	4620      	mov	r0, r4
 8001010:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001014:	f000 f81a 	bl	800104c <_malloc_usable_size_r>
 8001018:	4285      	cmp	r5, r0
 800101a:	4606      	mov	r6, r0
 800101c:	d802      	bhi.n	8001024 <_realloc_r+0x34>
 800101e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8001022:	d8f4      	bhi.n	800100e <_realloc_r+0x1e>
 8001024:	4629      	mov	r1, r5
 8001026:	4640      	mov	r0, r8
 8001028:	f7ff fc38 	bl	800089c <_malloc_r>
 800102c:	4607      	mov	r7, r0
 800102e:	2800      	cmp	r0, #0
 8001030:	d0ec      	beq.n	800100c <_realloc_r+0x1c>
 8001032:	42b5      	cmp	r5, r6
 8001034:	462a      	mov	r2, r5
 8001036:	4621      	mov	r1, r4
 8001038:	bf28      	it	cs
 800103a:	4632      	movcs	r2, r6
 800103c:	f7ff ffca 	bl	8000fd4 <memcpy>
 8001040:	4621      	mov	r1, r4
 8001042:	4640      	mov	r0, r8
 8001044:	f7ff fbbe 	bl	80007c4 <_free_r>
 8001048:	463c      	mov	r4, r7
 800104a:	e7e0      	b.n	800100e <_realloc_r+0x1e>

0800104c <_malloc_usable_size_r>:
 800104c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001050:	1f18      	subs	r0, r3, #4
 8001052:	2b00      	cmp	r3, #0
 8001054:	bfbc      	itt	lt
 8001056:	580b      	ldrlt	r3, [r1, r0]
 8001058:	18c0      	addlt	r0, r0, r3
 800105a:	4770      	bx	lr

0800105c <_init>:
 800105c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800105e:	bf00      	nop
 8001060:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001062:	bc08      	pop	{r3}
 8001064:	469e      	mov	lr, r3
 8001066:	4770      	bx	lr

08001068 <_fini>:
 8001068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800106a:	bf00      	nop
 800106c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800106e:	bc08      	pop	{r3}
 8001070:	469e      	mov	lr, r3
 8001072:	4770      	bx	lr
