Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Fri Nov  3 21:17:09 2017
| Host         : Dell-Rodrigo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_MODULE_timing_summary_routed.rpt -warn_on_violation -rpx TOP_MODULE_timing_summary_routed.rpx
| Design       : TOP_MODULE
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 85 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.058        0.000                      0                  128        0.126        0.000                      0                  128        1.500        0.000                       0                    93  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_sys                 {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 2.000}        4.000           250.000         
  clk_out2_clk_wiz_0    {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 2.000}        4.000           250.000         
  clk_out2_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_sys                                                                                                                                                                   2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.503        0.000                      0                   39        0.207        0.000                      0                   39        1.500        0.000                       0                    37  
  clk_out2_clk_wiz_0         35.661        0.000                      0                   89        0.216        0.000                      0                   89       19.500        0.000                       0                    52  
  clkfbout_clk_wiz_0                                                                                                                                                      5.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.504        0.000                      0                   39        0.207        0.000                      0                   39        1.500        0.000                       0                    37  
  clk_out2_clk_wiz_0_1       35.663        0.000                      0                   89        0.216        0.000                      0                   89       19.500        0.000                       0                    52  
  clkfbout_clk_wiz_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0          1.058        0.000                      0                   30        0.141        0.000                      0                   30  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.503        0.000                      0                   39        0.144        0.000                      0                   39  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0          1.060        0.000                      0                   30        0.143        0.000                      0                   30  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         35.661        0.000                      0                   89        0.126        0.000                      0                   89  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.503        0.000                      0                   39        0.144        0.000                      0                   39  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0_1        1.058        0.000                      0                   30        0.141        0.000                      0                   30  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0_1        1.060        0.000                      0                   30        0.143        0.000                      0                   30  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       35.661        0.000                      0                   89        0.126        0.000                      0                   89  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_sys
  To Clock:  clk_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  CLK_INSTANCE/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  CLK_INSTANCE/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  CLK_INSTANCE/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  CLK_INSTANCE/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  CLK_INSTANCE/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  CLK_INSTANCE/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.642ns (33.619%)  route 1.268ns (66.381%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.106 r  TMDS_mod10_reg[0]/Q
                         net (fo=6, routed)           0.691     0.586    TMDS_mod10[0]
    SLICE_X38Y61         LUT4 (Prop_lut4_I1_O)        0.124     0.710 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.576     1.286    TMDS_mod10[3]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[0]/C
                         clock pessimism              0.650     3.376    
                         clock uncertainty           -0.063     3.313    
    SLICE_X38Y61         FDRE (Setup_fdre_C_R)       -0.524     2.789    TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.789    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.642ns (33.619%)  route 1.268ns (66.381%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.106 r  TMDS_mod10_reg[0]/Q
                         net (fo=6, routed)           0.691     0.586    TMDS_mod10[0]
    SLICE_X38Y61         LUT4 (Prop_lut4_I1_O)        0.124     0.710 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.576     1.286    TMDS_mod10[3]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[1]/C
                         clock pessimism              0.650     3.376    
                         clock uncertainty           -0.063     3.313    
    SLICE_X38Y61         FDRE (Setup_fdre_C_R)       -0.524     2.789    TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.789    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.642ns (33.619%)  route 1.268ns (66.381%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.106 r  TMDS_mod10_reg[0]/Q
                         net (fo=6, routed)           0.691     0.586    TMDS_mod10[0]
    SLICE_X38Y61         LUT4 (Prop_lut4_I1_O)        0.124     0.710 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.576     1.286    TMDS_mod10[3]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[2]/C
                         clock pessimism              0.650     3.376    
                         clock uncertainty           -0.063     3.313    
    SLICE_X38Y61         FDRE (Setup_fdre_C_R)       -0.524     2.789    TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.789    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.642ns (33.619%)  route 1.268ns (66.381%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.106 r  TMDS_mod10_reg[0]/Q
                         net (fo=6, routed)           0.691     0.586    TMDS_mod10[0]
    SLICE_X38Y61         LUT4 (Prop_lut4_I1_O)        0.124     0.710 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.576     1.286    TMDS_mod10[3]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[3]/C
                         clock pessimism              0.650     3.376    
                         clock uncertainty           -0.063     3.313    
    SLICE_X38Y61         FDRE (Setup_fdre_C_R)       -0.524     2.789    TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.789    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.795ns (42.406%)  route 1.080ns (57.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.478    -0.146 r  TMDS_mod10_reg[1]/Q
                         net (fo=5, routed)           1.080     0.934    TMDS_mod10[1]
    SLICE_X38Y61         LUT2 (Prop_lut2_I1_O)        0.317     1.251 r  TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000     1.251    TMDS_mod10[1]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[1]/C
                         clock pessimism              0.650     3.376    
                         clock uncertainty           -0.063     3.313    
    SLICE_X38Y61         FDRE (Setup_fdre_C_D)        0.118     3.431    TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          3.431    
                         arrival time                          -1.251    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.773ns (42.235%)  route 1.057ns (57.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.478    -0.146 r  TMDS_mod10_reg[1]/Q
                         net (fo=5, routed)           1.057     0.912    TMDS_mod10[1]
    SLICE_X38Y61         LUT3 (Prop_lut3_I1_O)        0.295     1.207 r  TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000     1.207    TMDS_mod10[2]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[2]/C
                         clock pessimism              0.650     3.376    
                         clock uncertainty           -0.063     3.313    
    SLICE_X38Y61         FDRE (Setup_fdre_C_D)        0.081     3.394    TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          3.394    
                         arrival time                          -1.207    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.199ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.799ns (43.044%)  route 1.057ns (56.956%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.478    -0.146 r  TMDS_mod10_reg[1]/Q
                         net (fo=5, routed)           1.057     0.912    TMDS_mod10[1]
    SLICE_X38Y61         LUT4 (Prop_lut4_I0_O)        0.321     1.233 r  TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000     1.233    TMDS_mod10[3]_i_2_n_0
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[3]/C
                         clock pessimism              0.650     3.376    
                         clock uncertainty           -0.063     3.313    
    SLICE_X38Y61         FDRE (Setup_fdre_C_D)        0.118     3.431    TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          3.431    
                         arrival time                          -1.233    
  -------------------------------------------------------------------
                         slack                                  2.199    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.580ns (34.696%)  route 1.092ns (65.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X39Y61         FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.168 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.092     0.924    encode_G/TMDS_shift_load
    SLICE_X42Y62         LUT3 (Prop_lut3_I1_O)        0.124     1.048 r  encode_G/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.048    encode_G_n_5
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[5]/C
                         clock pessimism              0.588     3.314    
                         clock uncertainty           -0.063     3.251    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)        0.079     3.330    TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          3.330    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.773ns (46.679%)  route 0.883ns (53.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.478    -0.146 f  TMDS_mod10_reg[1]/Q
                         net (fo=5, routed)           0.883     0.737    TMDS_mod10[1]
    SLICE_X39Y61         LUT4 (Prop_lut4_I1_O)        0.295     1.032 r  TMDS_shift_load_i_1/O
                         net (fo=1, routed)           0.000     1.032    TMDS_shift_load_i_1_n_0
    SLICE_X39Y61         FDRE                                         r  TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X39Y61         FDRE                                         r  TMDS_shift_load_reg/C
                         clock pessimism              0.628     3.354    
                         clock uncertainty           -0.063     3.291    
    SLICE_X39Y61         FDRE (Setup_fdre_C_D)        0.029     3.320    TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          3.320    
                         arrival time                          -1.032    
  -------------------------------------------------------------------
                         slack                                  2.288    

Slack (MET) :             2.289ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.612ns (35.923%)  route 1.092ns (64.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X39Y61         FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.168 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.092     0.924    encode_G/TMDS_shift_load
    SLICE_X42Y62         LUT3 (Prop_lut3_I1_O)        0.156     1.080 r  encode_G/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.080    encode_G_n_3
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[7]/C
                         clock pessimism              0.588     3.314    
                         clock uncertainty           -0.063     3.251    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)        0.118     3.369    TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          3.369    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                  2.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.583    -0.478    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.350 r  TMDS_shift_red_reg[4]/Q
                         net (fo=1, routed)           0.085    -0.265    encode_R/Q[3]
    SLICE_X39Y62         LUT3 (Prop_lut3_I2_O)        0.101    -0.164 r  encode_R/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    encode_R_n_6
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.852    -0.711    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[3]/C
                         clock pessimism              0.233    -0.478    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.107    -0.371    TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.247ns (74.675%)  route 0.084ns (25.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.476    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.148    -0.328 r  TMDS_shift_green_reg[6]/Q
                         net (fo=1, routed)           0.084    -0.244    encode_G/Q[5]
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.099    -0.145 r  encode_G/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    encode_G_n_5
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -0.709    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[5]/C
                         clock pessimism              0.233    -0.476    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.121    -0.355    TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.583    -0.478    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.350 r  TMDS_shift_red_reg[5]/Q
                         net (fo=1, routed)           0.086    -0.264    encode_R/Q[4]
    SLICE_X39Y62         LUT3 (Prop_lut3_I2_O)        0.104    -0.160 r  encode_R/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    encode_R_n_5
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.852    -0.711    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[4]/C
                         clock pessimism              0.233    -0.478    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.107    -0.371    TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 TMDS_shift_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.229ns (69.612%)  route 0.100ns (30.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.586    -0.475    clk_TMDS
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.347 r  TMDS_shift_blue_reg[4]/Q
                         net (fo=1, routed)           0.100    -0.247    encode_B/Q[3]
    SLICE_X40Y60         LUT3 (Prop_lut3_I2_O)        0.101    -0.146 r  encode_B/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    encode_B_n_6
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.856    -0.707    clk_TMDS
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.232    -0.475    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.107    -0.368    TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.190ns (57.721%)  route 0.139ns (42.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.583    -0.478    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  TMDS_shift_red_reg[6]/Q
                         net (fo=1, routed)           0.139    -0.198    encode_R/Q[5]
    SLICE_X39Y62         LUT3 (Prop_lut3_I2_O)        0.049    -0.149 r  encode_R/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    encode_R_n_4
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.852    -0.711    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[5]/C
                         clock pessimism              0.233    -0.478    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.107    -0.371    TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 TMDS_shift_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.232ns (68.497%)  route 0.107ns (31.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.586    -0.475    clk_TMDS
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.347 r  TMDS_shift_blue_reg[5]/Q
                         net (fo=1, routed)           0.107    -0.240    encode_B/Q[4]
    SLICE_X40Y60         LUT3 (Prop_lut3_I2_O)        0.104    -0.136 r  encode_B/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    encode_B_n_5
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.856    -0.707    clk_TMDS
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.232    -0.475    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.107    -0.368    TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.207ns (56.082%)  route 0.162ns (43.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.476    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.312 r  TMDS_shift_green_reg[5]/Q
                         net (fo=1, routed)           0.162    -0.150    encode_G/Q[4]
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.043    -0.107 r  encode_G/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    encode_G_n_6
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -0.709    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[4]/C
                         clock pessimism              0.233    -0.476    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.131    -0.345    TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.895%)  route 0.158ns (43.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.584    -0.477    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.158    -0.154    TMDS_mod10[2]
    SLICE_X39Y61         LUT4 (Prop_lut4_I0_O)        0.045    -0.109 r  TMDS_shift_load_i_1/O
                         net (fo=1, routed)           0.000    -0.109    TMDS_shift_load_i_1_n_0
    SLICE_X39Y61         FDRE                                         r  TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -0.709    clk_TMDS
    SLICE_X39Y61         FDRE                                         r  TMDS_shift_load_reg/C
                         clock pessimism              0.245    -0.464    
    SLICE_X39Y61         FDRE (Hold_fdre_C_D)         0.091    -0.373    TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.246ns (63.524%)  route 0.141ns (36.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.476    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.148    -0.328 r  TMDS_shift_green_reg[3]/Q
                         net (fo=1, routed)           0.141    -0.187    encode_G/Q[2]
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.098    -0.089 r  encode_G/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.089    encode_G_n_8
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -0.709    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[2]/C
                         clock pessimism              0.233    -0.476    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.121    -0.355    TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 TMDS_shift_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.183ns (46.544%)  route 0.210ns (53.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.476    clk_TMDS
    SLICE_X41Y62         FDRE                                         r  TMDS_shift_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  TMDS_shift_blue_reg[8]/Q
                         net (fo=1, routed)           0.210    -0.125    encode_B/Q[7]
    SLICE_X41Y61         LUT3 (Prop_lut3_I2_O)        0.042    -0.083 r  encode_B/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.083    encode_B_n_2
    SLICE_X41Y61         FDRE                                         r  TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.856    -0.707    clk_TMDS
    SLICE_X41Y61         FDRE                                         r  TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.248    -0.459    
    SLICE_X41Y61         FDRE (Hold_fdre_C_D)         0.107    -0.352    TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y17   CLK_INSTANCE/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y1  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X38Y61     TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X38Y61     TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X38Y61     TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X38Y61     TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y60     TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y60     TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y60     TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y60     TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y1  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y61     TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y61     TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y61     TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y61     TMDS_mod10_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X41Y62     TMDS_shift_blue_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X41Y62     TMDS_shift_blue_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y62     TMDS_shift_green_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y62     TMDS_shift_green_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y62     TMDS_shift_green_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y62     TMDS_shift_green_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y61     TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y61     TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y61     TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y61     TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y60     TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y60     TMDS_shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y60     TMDS_shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y60     TMDS_shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y60     TMDS_shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y60     TMDS_shift_blue_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.661ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 1.078ns (29.154%)  route 2.620ns (70.846%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 38.719 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.715     3.068    CounterY[9]_i_1_n_0
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.551    38.719    pixclk
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[1]/C
                         clock pessimism              0.625    39.343    
                         clock uncertainty           -0.090    39.253    
    SLICE_X38Y69         FDRE (Setup_fdre_C_R)       -0.524    38.729    CounterY_reg[1]
  -------------------------------------------------------------------
                         required time                         38.729    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                 35.661    

Slack (MET) :             35.661ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 1.078ns (29.154%)  route 2.620ns (70.846%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 38.719 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.715     3.068    CounterY[9]_i_1_n_0
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.551    38.719    pixclk
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[2]/C
                         clock pessimism              0.625    39.343    
                         clock uncertainty           -0.090    39.253    
    SLICE_X38Y69         FDRE (Setup_fdre_C_R)       -0.524    38.729    CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                         38.729    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                 35.661    

Slack (MET) :             35.661ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 1.078ns (29.154%)  route 2.620ns (70.846%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 38.719 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.715     3.068    CounterY[9]_i_1_n_0
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.551    38.719    pixclk
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[3]/C
                         clock pessimism              0.625    39.343    
                         clock uncertainty           -0.090    39.253    
    SLICE_X38Y69         FDRE (Setup_fdre_C_R)       -0.524    38.729    CounterY_reg[3]
  -------------------------------------------------------------------
                         required time                         38.729    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                 35.661    

Slack (MET) :             35.661ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 1.078ns (29.154%)  route 2.620ns (70.846%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 38.719 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.715     3.068    CounterY[9]_i_1_n_0
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.551    38.719    pixclk
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[4]/C
                         clock pessimism              0.625    39.343    
                         clock uncertainty           -0.090    39.253    
    SLICE_X38Y69         FDRE (Setup_fdre_C_R)       -0.524    38.729    CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                         38.729    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                 35.661    

Slack (MET) :             35.812ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 1.078ns (30.385%)  route 2.470ns (69.615%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 38.720 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.565     2.918    CounterY[9]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  CounterY_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.552    38.720    pixclk
    SLICE_X38Y68         FDRE                                         r  CounterY_reg[5]/C
                         clock pessimism              0.625    39.344    
                         clock uncertainty           -0.090    39.254    
    SLICE_X38Y68         FDRE (Setup_fdre_C_R)       -0.524    38.730    CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                         38.730    
                         arrival time                          -2.918    
  -------------------------------------------------------------------
                         slack                                 35.812    

Slack (MET) :             35.882ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 1.078ns (30.477%)  route 2.459ns (69.523%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 38.721 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.555     2.907    CounterY[9]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.553    38.721    pixclk
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[6]/C
                         clock pessimism              0.588    39.308    
                         clock uncertainty           -0.090    39.218    
    SLICE_X40Y68         FDRE (Setup_fdre_C_R)       -0.429    38.789    CounterY_reg[6]
  -------------------------------------------------------------------
                         required time                         38.789    
                         arrival time                          -2.907    
  -------------------------------------------------------------------
                         slack                                 35.882    

Slack (MET) :             35.882ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 1.078ns (30.477%)  route 2.459ns (69.523%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 38.721 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.555     2.907    CounterY[9]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.553    38.721    pixclk
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[7]/C
                         clock pessimism              0.588    39.308    
                         clock uncertainty           -0.090    39.218    
    SLICE_X40Y68         FDRE (Setup_fdre_C_R)       -0.429    38.789    CounterY_reg[7]
  -------------------------------------------------------------------
                         required time                         38.789    
                         arrival time                          -2.907    
  -------------------------------------------------------------------
                         slack                                 35.882    

Slack (MET) :             35.882ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 1.078ns (30.477%)  route 2.459ns (69.523%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 38.721 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.555     2.907    CounterY[9]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.553    38.721    pixclk
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[8]/C
                         clock pessimism              0.588    39.308    
                         clock uncertainty           -0.090    39.218    
    SLICE_X40Y68         FDRE (Setup_fdre_C_R)       -0.429    38.789    CounterY_reg[8]
  -------------------------------------------------------------------
                         required time                         38.789    
                         arrival time                          -2.907    
  -------------------------------------------------------------------
                         slack                                 35.882    

Slack (MET) :             35.882ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 1.078ns (30.477%)  route 2.459ns (69.523%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 38.721 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.555     2.907    CounterY[9]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.553    38.721    pixclk
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[9]/C
                         clock pessimism              0.588    39.308    
                         clock uncertainty           -0.090    39.218    
    SLICE_X40Y68         FDRE (Setup_fdre_C_R)       -0.429    38.789    CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                         38.789    
                         arrival time                          -2.907    
  -------------------------------------------------------------------
                         slack                                 35.882    

Slack (MET) :             36.037ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterX_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 1.078ns (32.406%)  route 2.249ns (67.594%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.278ns = ( 38.722 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           0.682     1.672    CounterX[9]_i_3_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.332     2.004 r  CounterX[9]_i_1/O
                         net (fo=18, routed)          0.693     2.697    CounterY
    SLICE_X38Y67         FDRE                                         r  CounterX_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.554    38.722    pixclk
    SLICE_X38Y67         FDRE                                         r  CounterX_reg[4]/C
                         clock pessimism              0.627    39.348    
                         clock uncertainty           -0.090    39.258    
    SLICE_X38Y67         FDRE (Setup_fdre_C_R)       -0.524    38.734    CounterX_reg[4]
  -------------------------------------------------------------------
                         required time                         38.734    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                 36.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.768%)  route 0.154ns (45.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.582    -0.479    pixclk
    SLICE_X41Y67         FDRE                                         r  CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  CounterX_reg[0]/Q
                         net (fo=7, routed)           0.154    -0.184    CounterX[0]
    SLICE_X39Y67         LUT6 (Prop_lut6_I2_O)        0.045    -0.139 r  CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    CounterX[5]_i_1_n_0
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.848    -0.715    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[5]/C
                         clock pessimism              0.268    -0.447    
    SLICE_X39Y67         FDRE (Hold_fdre_C_D)         0.092    -0.355    CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 CounterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.788%)  route 0.147ns (41.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.578    -0.483    pixclk
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.319 r  CounterY_reg[2]/Q
                         net (fo=7, routed)           0.147    -0.172    CounterY_reg_n_0_[2]
    SLICE_X38Y68         LUT6 (Prop_lut6_I4_O)        0.045    -0.127 r  CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    CounterY[5]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.847    -0.716    pixclk
    SLICE_X38Y68         FDRE                                         r  CounterY_reg[5]/C
                         clock pessimism              0.248    -0.468    
    SLICE_X38Y68         FDRE (Hold_fdre_C_D)         0.120    -0.348    CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.653%)  route 0.141ns (40.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.580    -0.481    pixclk
    SLICE_X38Y67         FDRE                                         r  CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.317 r  CounterX_reg[4]/Q
                         net (fo=4, routed)           0.141    -0.175    CounterX[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.045    -0.130 r  hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.130    hSync0
    SLICE_X40Y67         FDRE                                         r  hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.850    -0.713    pixclk
    SLICE_X40Y67         FDRE                                         r  hSync_reg/C
                         clock pessimism              0.268    -0.445    
    SLICE_X40Y67         FDRE (Hold_fdre_C_D)         0.092    -0.353    hSync_reg
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 CounterY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.581    -0.480    pixclk
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDRE (Prop_fdre_C_Q)         0.128    -0.352 r  CounterY_reg[8]/Q
                         net (fo=4, routed)           0.091    -0.261    CounterY_reg_n_0_[8]
    SLICE_X40Y68         LUT6 (Prop_lut6_I3_O)        0.099    -0.162 r  CounterY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.162    CounterY[9]_i_2_n_0
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.849    -0.714    pixclk
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[9]/C
                         clock pessimism              0.234    -0.480    
    SLICE_X40Y68         FDRE (Hold_fdre_C_D)         0.092    -0.388    CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.189ns (54.050%)  route 0.161ns (45.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.587    -0.474    pixclk
    SLICE_X43Y59         FDRE                                         r  green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  green_reg[7]/Q
                         net (fo=5, routed)           0.161    -0.172    encode_G/green[0]
    SLICE_X43Y61         LUT4 (Prop_lut4_I3_O)        0.048    -0.124 r  encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.124    encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X43Y61         FDRE                                         r  encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.856    -0.707    encode_G/clk_out2
    SLICE_X43Y61         FDRE                                         r  encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.248    -0.459    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.107    -0.352    encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.770%)  route 0.166ns (47.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.581    -0.480    pixclk
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.339 f  CounterY_reg[9]/Q
                         net (fo=4, routed)           0.166    -0.172    CounterY_reg_n_0_[9]
    SLICE_X39Y68         LUT6 (Prop_lut6_I1_O)        0.045    -0.127 r  vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.127    vSync0
    SLICE_X39Y68         FDRE                                         r  vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.847    -0.716    pixclk
    SLICE_X39Y68         FDRE                                         r  vSync_reg/C
                         clock pessimism              0.268    -0.448    
    SLICE_X39Y68         FDRE (Hold_fdre_C_D)         0.091    -0.357    vSync_reg
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 encode_R/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_R/clk_out2
    SLICE_X43Y61         FDRE                                         r  encode_R/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.334 f  encode_R/balance_acc_reg[2]/Q
                         net (fo=2, routed)           0.158    -0.176    encode_R/balance_acc[2]
    SLICE_X43Y61         LUT5 (Prop_lut5_I0_O)        0.042    -0.134 r  encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.134    encode_R/balance_acc[3]_i_2_n_0
    SLICE_X43Y61         FDRE                                         r  encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.856    -0.707    encode_R/clk_out2
    SLICE_X43Y61         FDRE                                         r  encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.232    -0.475    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.107    -0.368    encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.355%)  route 0.105ns (31.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.583    -0.478    pixclk
    SLICE_X40Y66         FDRE                                         r  CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.350 r  CounterX_reg[8]/Q
                         net (fo=7, routed)           0.105    -0.245    CounterX[8]
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.099    -0.146 r  CounterX[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.146    data0[9]
    SLICE_X40Y66         FDRE                                         r  CounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.851    -0.712    pixclk
    SLICE_X40Y66         FDRE                                         r  CounterX_reg[9]/C
                         clock pessimism              0.234    -0.478    
    SLICE_X40Y66         FDRE (Hold_fdre_C_D)         0.092    -0.386    CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 encode_G/balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_G/clk_out2
    SLICE_X43Y61         FDRE                                         r  encode_G/balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.334 f  encode_G/balance_acc_reg[0]/Q
                         net (fo=4, routed)           0.169    -0.165    encode_G/balance_acc[0]
    SLICE_X43Y61         LUT5 (Prop_lut5_I1_O)        0.043    -0.122 r  encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.122    encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X43Y61         FDRE                                         r  encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.856    -0.707    encode_G/clk_out2
    SLICE_X43Y61         FDRE                                         r  encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.232    -0.475    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.107    -0.368    encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 encode_B/balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_B/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_B/clk_out2
    SLICE_X42Y61         FDRE                                         r  encode_B/balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  encode_B/balance_acc_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.137    encode_B/balance_acc[0]
    SLICE_X42Y61         LUT4 (Prop_lut4_I1_O)        0.043    -0.094 r  encode_B/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.094    encode_B/balance_acc[1]_i_1__1_n_0
    SLICE_X42Y61         FDRE                                         r  encode_B/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.856    -0.707    encode_B/clk_out2
    SLICE_X42Y61         FDRE                                         r  encode_B/balance_acc_reg[1]/C
                         clock pessimism              0.232    -0.475    
    SLICE_X42Y61         FDRE (Hold_fdre_C_D)         0.131    -0.344    encode_B/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   CLK_INSTANCE/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y67     CounterX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y67     CounterX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y67     CounterX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y67     CounterX_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y67     CounterX_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y67     CounterX_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y66     CounterX_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y66     CounterX_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y68     CounterY_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y68     CounterY_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y68     CounterY_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y68     CounterY_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y68     CounterY_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y68     vSync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y67     CounterX_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y67     CounterX_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y67     CounterX_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y67     CounterX_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y67     CounterX_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y67     CounterX_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y67     CounterX_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y67     CounterX_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y67     CounterX_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y67     CounterX_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y67     CounterX_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y66     CounterX_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y66     CounterX_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y66     CounterX_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_INSTANCE/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   CLK_INSTANCE/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  CLK_INSTANCE/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  CLK_INSTANCE/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  CLK_INSTANCE/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  CLK_INSTANCE/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  CLK_INSTANCE/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  CLK_INSTANCE/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  CLK_INSTANCE/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  CLK_INSTANCE/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  CLK_INSTANCE/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  CLK_INSTANCE/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.642ns (33.619%)  route 1.268ns (66.381%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.106 r  TMDS_mod10_reg[0]/Q
                         net (fo=6, routed)           0.691     0.586    TMDS_mod10[0]
    SLICE_X38Y61         LUT4 (Prop_lut4_I1_O)        0.124     0.710 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.576     1.286    TMDS_mod10[3]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[0]/C
                         clock pessimism              0.650     3.376    
                         clock uncertainty           -0.063     3.314    
    SLICE_X38Y61         FDRE (Setup_fdre_C_R)       -0.524     2.790    TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.790    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.642ns (33.619%)  route 1.268ns (66.381%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.106 r  TMDS_mod10_reg[0]/Q
                         net (fo=6, routed)           0.691     0.586    TMDS_mod10[0]
    SLICE_X38Y61         LUT4 (Prop_lut4_I1_O)        0.124     0.710 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.576     1.286    TMDS_mod10[3]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[1]/C
                         clock pessimism              0.650     3.376    
                         clock uncertainty           -0.063     3.314    
    SLICE_X38Y61         FDRE (Setup_fdre_C_R)       -0.524     2.790    TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.790    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.642ns (33.619%)  route 1.268ns (66.381%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.106 r  TMDS_mod10_reg[0]/Q
                         net (fo=6, routed)           0.691     0.586    TMDS_mod10[0]
    SLICE_X38Y61         LUT4 (Prop_lut4_I1_O)        0.124     0.710 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.576     1.286    TMDS_mod10[3]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[2]/C
                         clock pessimism              0.650     3.376    
                         clock uncertainty           -0.063     3.314    
    SLICE_X38Y61         FDRE (Setup_fdre_C_R)       -0.524     2.790    TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.790    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.642ns (33.619%)  route 1.268ns (66.381%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.106 r  TMDS_mod10_reg[0]/Q
                         net (fo=6, routed)           0.691     0.586    TMDS_mod10[0]
    SLICE_X38Y61         LUT4 (Prop_lut4_I1_O)        0.124     0.710 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.576     1.286    TMDS_mod10[3]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[3]/C
                         clock pessimism              0.650     3.376    
                         clock uncertainty           -0.063     3.314    
    SLICE_X38Y61         FDRE (Setup_fdre_C_R)       -0.524     2.790    TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.790    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.795ns (42.406%)  route 1.080ns (57.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.478    -0.146 r  TMDS_mod10_reg[1]/Q
                         net (fo=5, routed)           1.080     0.934    TMDS_mod10[1]
    SLICE_X38Y61         LUT2 (Prop_lut2_I1_O)        0.317     1.251 r  TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000     1.251    TMDS_mod10[1]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[1]/C
                         clock pessimism              0.650     3.376    
                         clock uncertainty           -0.063     3.314    
    SLICE_X38Y61         FDRE (Setup_fdre_C_D)        0.118     3.432    TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          3.432    
                         arrival time                          -1.251    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.773ns (42.235%)  route 1.057ns (57.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.478    -0.146 r  TMDS_mod10_reg[1]/Q
                         net (fo=5, routed)           1.057     0.912    TMDS_mod10[1]
    SLICE_X38Y61         LUT3 (Prop_lut3_I1_O)        0.295     1.207 r  TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000     1.207    TMDS_mod10[2]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[2]/C
                         clock pessimism              0.650     3.376    
                         clock uncertainty           -0.063     3.314    
    SLICE_X38Y61         FDRE (Setup_fdre_C_D)        0.081     3.395    TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          3.395    
                         arrival time                          -1.207    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.199ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.799ns (43.044%)  route 1.057ns (56.956%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.478    -0.146 r  TMDS_mod10_reg[1]/Q
                         net (fo=5, routed)           1.057     0.912    TMDS_mod10[1]
    SLICE_X38Y61         LUT4 (Prop_lut4_I0_O)        0.321     1.233 r  TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000     1.233    TMDS_mod10[3]_i_2_n_0
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[3]/C
                         clock pessimism              0.650     3.376    
                         clock uncertainty           -0.063     3.314    
    SLICE_X38Y61         FDRE (Setup_fdre_C_D)        0.118     3.432    TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          3.432    
                         arrival time                          -1.233    
  -------------------------------------------------------------------
                         slack                                  2.199    

Slack (MET) :             2.283ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.580ns (34.696%)  route 1.092ns (65.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X39Y61         FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.168 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.092     0.924    encode_G/TMDS_shift_load
    SLICE_X42Y62         LUT3 (Prop_lut3_I1_O)        0.124     1.048 r  encode_G/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.048    encode_G_n_5
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[5]/C
                         clock pessimism              0.588     3.314    
                         clock uncertainty           -0.063     3.252    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)        0.079     3.331    TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          3.331    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                  2.283    

Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.773ns (46.679%)  route 0.883ns (53.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.478    -0.146 f  TMDS_mod10_reg[1]/Q
                         net (fo=5, routed)           0.883     0.737    TMDS_mod10[1]
    SLICE_X39Y61         LUT4 (Prop_lut4_I1_O)        0.295     1.032 r  TMDS_shift_load_i_1/O
                         net (fo=1, routed)           0.000     1.032    TMDS_shift_load_i_1_n_0
    SLICE_X39Y61         FDRE                                         r  TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X39Y61         FDRE                                         r  TMDS_shift_load_reg/C
                         clock pessimism              0.628     3.354    
                         clock uncertainty           -0.063     3.292    
    SLICE_X39Y61         FDRE (Setup_fdre_C_D)        0.029     3.321    TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          3.321    
                         arrival time                          -1.032    
  -------------------------------------------------------------------
                         slack                                  2.288    

Slack (MET) :             2.290ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.612ns (35.923%)  route 1.092ns (64.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X39Y61         FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.168 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.092     0.924    encode_G/TMDS_shift_load
    SLICE_X42Y62         LUT3 (Prop_lut3_I1_O)        0.156     1.080 r  encode_G/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.080    encode_G_n_3
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[7]/C
                         clock pessimism              0.588     3.314    
                         clock uncertainty           -0.063     3.252    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)        0.118     3.370    TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          3.370    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                  2.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.583    -0.478    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.350 r  TMDS_shift_red_reg[4]/Q
                         net (fo=1, routed)           0.085    -0.265    encode_R/Q[3]
    SLICE_X39Y62         LUT3 (Prop_lut3_I2_O)        0.101    -0.164 r  encode_R/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    encode_R_n_6
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.852    -0.711    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[3]/C
                         clock pessimism              0.233    -0.478    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.107    -0.371    TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.247ns (74.675%)  route 0.084ns (25.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.476    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.148    -0.328 r  TMDS_shift_green_reg[6]/Q
                         net (fo=1, routed)           0.084    -0.244    encode_G/Q[5]
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.099    -0.145 r  encode_G/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    encode_G_n_5
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -0.709    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[5]/C
                         clock pessimism              0.233    -0.476    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.121    -0.355    TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.583    -0.478    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.350 r  TMDS_shift_red_reg[5]/Q
                         net (fo=1, routed)           0.086    -0.264    encode_R/Q[4]
    SLICE_X39Y62         LUT3 (Prop_lut3_I2_O)        0.104    -0.160 r  encode_R/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    encode_R_n_5
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.852    -0.711    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[4]/C
                         clock pessimism              0.233    -0.478    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.107    -0.371    TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 TMDS_shift_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.229ns (69.612%)  route 0.100ns (30.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.586    -0.475    clk_TMDS
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.347 r  TMDS_shift_blue_reg[4]/Q
                         net (fo=1, routed)           0.100    -0.247    encode_B/Q[3]
    SLICE_X40Y60         LUT3 (Prop_lut3_I2_O)        0.101    -0.146 r  encode_B/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    encode_B_n_6
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.856    -0.707    clk_TMDS
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.232    -0.475    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.107    -0.368    TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.190ns (57.721%)  route 0.139ns (42.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.583    -0.478    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  TMDS_shift_red_reg[6]/Q
                         net (fo=1, routed)           0.139    -0.198    encode_R/Q[5]
    SLICE_X39Y62         LUT3 (Prop_lut3_I2_O)        0.049    -0.149 r  encode_R/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    encode_R_n_4
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.852    -0.711    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[5]/C
                         clock pessimism              0.233    -0.478    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.107    -0.371    TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 TMDS_shift_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.232ns (68.497%)  route 0.107ns (31.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.586    -0.475    clk_TMDS
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.347 r  TMDS_shift_blue_reg[5]/Q
                         net (fo=1, routed)           0.107    -0.240    encode_B/Q[4]
    SLICE_X40Y60         LUT3 (Prop_lut3_I2_O)        0.104    -0.136 r  encode_B/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    encode_B_n_5
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.856    -0.707    clk_TMDS
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.232    -0.475    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.107    -0.368    TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.207ns (56.082%)  route 0.162ns (43.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.476    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.312 r  TMDS_shift_green_reg[5]/Q
                         net (fo=1, routed)           0.162    -0.150    encode_G/Q[4]
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.043    -0.107 r  encode_G/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    encode_G_n_6
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -0.709    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[4]/C
                         clock pessimism              0.233    -0.476    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.131    -0.345    TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.895%)  route 0.158ns (43.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.584    -0.477    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.158    -0.154    TMDS_mod10[2]
    SLICE_X39Y61         LUT4 (Prop_lut4_I0_O)        0.045    -0.109 r  TMDS_shift_load_i_1/O
                         net (fo=1, routed)           0.000    -0.109    TMDS_shift_load_i_1_n_0
    SLICE_X39Y61         FDRE                                         r  TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -0.709    clk_TMDS
    SLICE_X39Y61         FDRE                                         r  TMDS_shift_load_reg/C
                         clock pessimism              0.245    -0.464    
    SLICE_X39Y61         FDRE (Hold_fdre_C_D)         0.091    -0.373    TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.246ns (63.524%)  route 0.141ns (36.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.476    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.148    -0.328 r  TMDS_shift_green_reg[3]/Q
                         net (fo=1, routed)           0.141    -0.187    encode_G/Q[2]
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.098    -0.089 r  encode_G/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.089    encode_G_n_8
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -0.709    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[2]/C
                         clock pessimism              0.233    -0.476    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.121    -0.355    TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 TMDS_shift_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.183ns (46.544%)  route 0.210ns (53.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.476    clk_TMDS
    SLICE_X41Y62         FDRE                                         r  TMDS_shift_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  TMDS_shift_blue_reg[8]/Q
                         net (fo=1, routed)           0.210    -0.125    encode_B/Q[7]
    SLICE_X41Y61         LUT3 (Prop_lut3_I2_O)        0.042    -0.083 r  encode_B/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.083    encode_B_n_2
    SLICE_X41Y61         FDRE                                         r  TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.856    -0.707    clk_TMDS
    SLICE_X41Y61         FDRE                                         r  TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.248    -0.459    
    SLICE_X41Y61         FDRE (Hold_fdre_C_D)         0.107    -0.352    TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y17   CLK_INSTANCE/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y1  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X38Y61     TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X38Y61     TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X38Y61     TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X38Y61     TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y60     TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y60     TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y60     TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y60     TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y1  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y61     TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y61     TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y61     TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y61     TMDS_mod10_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X41Y62     TMDS_shift_blue_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X41Y62     TMDS_shift_blue_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y62     TMDS_shift_green_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y62     TMDS_shift_green_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y62     TMDS_shift_green_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y62     TMDS_shift_green_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y61     TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y61     TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y61     TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y61     TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y60     TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y60     TMDS_shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y60     TMDS_shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y60     TMDS_shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y60     TMDS_shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y60     TMDS_shift_blue_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.663ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 1.078ns (29.154%)  route 2.620ns (70.846%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 38.719 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.715     3.068    CounterY[9]_i_1_n_0
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.551    38.719    pixclk
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[1]/C
                         clock pessimism              0.625    39.343    
                         clock uncertainty           -0.088    39.255    
    SLICE_X38Y69         FDRE (Setup_fdre_C_R)       -0.524    38.731    CounterY_reg[1]
  -------------------------------------------------------------------
                         required time                         38.731    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                 35.663    

Slack (MET) :             35.663ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 1.078ns (29.154%)  route 2.620ns (70.846%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 38.719 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.715     3.068    CounterY[9]_i_1_n_0
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.551    38.719    pixclk
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[2]/C
                         clock pessimism              0.625    39.343    
                         clock uncertainty           -0.088    39.255    
    SLICE_X38Y69         FDRE (Setup_fdre_C_R)       -0.524    38.731    CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                         38.731    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                 35.663    

Slack (MET) :             35.663ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 1.078ns (29.154%)  route 2.620ns (70.846%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 38.719 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.715     3.068    CounterY[9]_i_1_n_0
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.551    38.719    pixclk
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[3]/C
                         clock pessimism              0.625    39.343    
                         clock uncertainty           -0.088    39.255    
    SLICE_X38Y69         FDRE (Setup_fdre_C_R)       -0.524    38.731    CounterY_reg[3]
  -------------------------------------------------------------------
                         required time                         38.731    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                 35.663    

Slack (MET) :             35.663ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 1.078ns (29.154%)  route 2.620ns (70.846%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 38.719 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.715     3.068    CounterY[9]_i_1_n_0
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.551    38.719    pixclk
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[4]/C
                         clock pessimism              0.625    39.343    
                         clock uncertainty           -0.088    39.255    
    SLICE_X38Y69         FDRE (Setup_fdre_C_R)       -0.524    38.731    CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                         38.731    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                 35.663    

Slack (MET) :             35.814ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 1.078ns (30.385%)  route 2.470ns (69.615%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 38.720 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.565     2.918    CounterY[9]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  CounterY_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.552    38.720    pixclk
    SLICE_X38Y68         FDRE                                         r  CounterY_reg[5]/C
                         clock pessimism              0.625    39.344    
                         clock uncertainty           -0.088    39.256    
    SLICE_X38Y68         FDRE (Setup_fdre_C_R)       -0.524    38.732    CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                         38.732    
                         arrival time                          -2.918    
  -------------------------------------------------------------------
                         slack                                 35.814    

Slack (MET) :             35.884ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 1.078ns (30.477%)  route 2.459ns (69.523%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 38.721 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.555     2.907    CounterY[9]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.553    38.721    pixclk
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[6]/C
                         clock pessimism              0.588    39.308    
                         clock uncertainty           -0.088    39.220    
    SLICE_X40Y68         FDRE (Setup_fdre_C_R)       -0.429    38.791    CounterY_reg[6]
  -------------------------------------------------------------------
                         required time                         38.791    
                         arrival time                          -2.907    
  -------------------------------------------------------------------
                         slack                                 35.884    

Slack (MET) :             35.884ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 1.078ns (30.477%)  route 2.459ns (69.523%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 38.721 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.555     2.907    CounterY[9]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.553    38.721    pixclk
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[7]/C
                         clock pessimism              0.588    39.308    
                         clock uncertainty           -0.088    39.220    
    SLICE_X40Y68         FDRE (Setup_fdre_C_R)       -0.429    38.791    CounterY_reg[7]
  -------------------------------------------------------------------
                         required time                         38.791    
                         arrival time                          -2.907    
  -------------------------------------------------------------------
                         slack                                 35.884    

Slack (MET) :             35.884ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 1.078ns (30.477%)  route 2.459ns (69.523%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 38.721 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.555     2.907    CounterY[9]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.553    38.721    pixclk
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[8]/C
                         clock pessimism              0.588    39.308    
                         clock uncertainty           -0.088    39.220    
    SLICE_X40Y68         FDRE (Setup_fdre_C_R)       -0.429    38.791    CounterY_reg[8]
  -------------------------------------------------------------------
                         required time                         38.791    
                         arrival time                          -2.907    
  -------------------------------------------------------------------
                         slack                                 35.884    

Slack (MET) :             35.884ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 1.078ns (30.477%)  route 2.459ns (69.523%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 38.721 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.555     2.907    CounterY[9]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.553    38.721    pixclk
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[9]/C
                         clock pessimism              0.588    39.308    
                         clock uncertainty           -0.088    39.220    
    SLICE_X40Y68         FDRE (Setup_fdre_C_R)       -0.429    38.791    CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                         38.791    
                         arrival time                          -2.907    
  -------------------------------------------------------------------
                         slack                                 35.884    

Slack (MET) :             36.039ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterX_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 1.078ns (32.406%)  route 2.249ns (67.594%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.278ns = ( 38.722 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           0.682     1.672    CounterX[9]_i_3_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.332     2.004 r  CounterX[9]_i_1/O
                         net (fo=18, routed)          0.693     2.697    CounterY
    SLICE_X38Y67         FDRE                                         r  CounterX_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.554    38.722    pixclk
    SLICE_X38Y67         FDRE                                         r  CounterX_reg[4]/C
                         clock pessimism              0.627    39.348    
                         clock uncertainty           -0.088    39.260    
    SLICE_X38Y67         FDRE (Setup_fdre_C_R)       -0.524    38.736    CounterX_reg[4]
  -------------------------------------------------------------------
                         required time                         38.736    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                 36.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.768%)  route 0.154ns (45.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.582    -0.479    pixclk
    SLICE_X41Y67         FDRE                                         r  CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  CounterX_reg[0]/Q
                         net (fo=7, routed)           0.154    -0.184    CounterX[0]
    SLICE_X39Y67         LUT6 (Prop_lut6_I2_O)        0.045    -0.139 r  CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    CounterX[5]_i_1_n_0
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.848    -0.715    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[5]/C
                         clock pessimism              0.268    -0.447    
    SLICE_X39Y67         FDRE (Hold_fdre_C_D)         0.092    -0.355    CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 CounterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.788%)  route 0.147ns (41.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.578    -0.483    pixclk
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.319 r  CounterY_reg[2]/Q
                         net (fo=7, routed)           0.147    -0.172    CounterY_reg_n_0_[2]
    SLICE_X38Y68         LUT6 (Prop_lut6_I4_O)        0.045    -0.127 r  CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    CounterY[5]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.847    -0.716    pixclk
    SLICE_X38Y68         FDRE                                         r  CounterY_reg[5]/C
                         clock pessimism              0.248    -0.468    
    SLICE_X38Y68         FDRE (Hold_fdre_C_D)         0.120    -0.348    CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.653%)  route 0.141ns (40.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.580    -0.481    pixclk
    SLICE_X38Y67         FDRE                                         r  CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.317 r  CounterX_reg[4]/Q
                         net (fo=4, routed)           0.141    -0.175    CounterX[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.045    -0.130 r  hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.130    hSync0
    SLICE_X40Y67         FDRE                                         r  hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.850    -0.713    pixclk
    SLICE_X40Y67         FDRE                                         r  hSync_reg/C
                         clock pessimism              0.268    -0.445    
    SLICE_X40Y67         FDRE (Hold_fdre_C_D)         0.092    -0.353    hSync_reg
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 CounterY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.581    -0.480    pixclk
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDRE (Prop_fdre_C_Q)         0.128    -0.352 r  CounterY_reg[8]/Q
                         net (fo=4, routed)           0.091    -0.261    CounterY_reg_n_0_[8]
    SLICE_X40Y68         LUT6 (Prop_lut6_I3_O)        0.099    -0.162 r  CounterY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.162    CounterY[9]_i_2_n_0
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.849    -0.714    pixclk
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[9]/C
                         clock pessimism              0.234    -0.480    
    SLICE_X40Y68         FDRE (Hold_fdre_C_D)         0.092    -0.388    CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.189ns (54.050%)  route 0.161ns (45.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.587    -0.474    pixclk
    SLICE_X43Y59         FDRE                                         r  green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  green_reg[7]/Q
                         net (fo=5, routed)           0.161    -0.172    encode_G/green[0]
    SLICE_X43Y61         LUT4 (Prop_lut4_I3_O)        0.048    -0.124 r  encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.124    encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X43Y61         FDRE                                         r  encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.856    -0.707    encode_G/clk_out2
    SLICE_X43Y61         FDRE                                         r  encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.248    -0.459    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.107    -0.352    encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.770%)  route 0.166ns (47.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.581    -0.480    pixclk
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.339 f  CounterY_reg[9]/Q
                         net (fo=4, routed)           0.166    -0.172    CounterY_reg_n_0_[9]
    SLICE_X39Y68         LUT6 (Prop_lut6_I1_O)        0.045    -0.127 r  vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.127    vSync0
    SLICE_X39Y68         FDRE                                         r  vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.847    -0.716    pixclk
    SLICE_X39Y68         FDRE                                         r  vSync_reg/C
                         clock pessimism              0.268    -0.448    
    SLICE_X39Y68         FDRE (Hold_fdre_C_D)         0.091    -0.357    vSync_reg
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 encode_R/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_R/clk_out2
    SLICE_X43Y61         FDRE                                         r  encode_R/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.334 f  encode_R/balance_acc_reg[2]/Q
                         net (fo=2, routed)           0.158    -0.176    encode_R/balance_acc[2]
    SLICE_X43Y61         LUT5 (Prop_lut5_I0_O)        0.042    -0.134 r  encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.134    encode_R/balance_acc[3]_i_2_n_0
    SLICE_X43Y61         FDRE                                         r  encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.856    -0.707    encode_R/clk_out2
    SLICE_X43Y61         FDRE                                         r  encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.232    -0.475    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.107    -0.368    encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.355%)  route 0.105ns (31.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.583    -0.478    pixclk
    SLICE_X40Y66         FDRE                                         r  CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.350 r  CounterX_reg[8]/Q
                         net (fo=7, routed)           0.105    -0.245    CounterX[8]
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.099    -0.146 r  CounterX[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.146    data0[9]
    SLICE_X40Y66         FDRE                                         r  CounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.851    -0.712    pixclk
    SLICE_X40Y66         FDRE                                         r  CounterX_reg[9]/C
                         clock pessimism              0.234    -0.478    
    SLICE_X40Y66         FDRE (Hold_fdre_C_D)         0.092    -0.386    CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 encode_G/balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_G/clk_out2
    SLICE_X43Y61         FDRE                                         r  encode_G/balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.334 f  encode_G/balance_acc_reg[0]/Q
                         net (fo=4, routed)           0.169    -0.165    encode_G/balance_acc[0]
    SLICE_X43Y61         LUT5 (Prop_lut5_I1_O)        0.043    -0.122 r  encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.122    encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X43Y61         FDRE                                         r  encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.856    -0.707    encode_G/clk_out2
    SLICE_X43Y61         FDRE                                         r  encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.232    -0.475    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.107    -0.368    encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 encode_B/balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_B/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_B/clk_out2
    SLICE_X42Y61         FDRE                                         r  encode_B/balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  encode_B/balance_acc_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.137    encode_B/balance_acc[0]
    SLICE_X42Y61         LUT4 (Prop_lut4_I1_O)        0.043    -0.094 r  encode_B/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.094    encode_B/balance_acc[1]_i_1__1_n_0
    SLICE_X42Y61         FDRE                                         r  encode_B/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.856    -0.707    encode_B/clk_out2
    SLICE_X42Y61         FDRE                                         r  encode_B/balance_acc_reg[1]/C
                         clock pessimism              0.232    -0.475    
    SLICE_X42Y61         FDRE (Hold_fdre_C_D)         0.131    -0.344    encode_B/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   CLK_INSTANCE/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y67     CounterX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y67     CounterX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y67     CounterX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y67     CounterX_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y67     CounterX_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y67     CounterX_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y66     CounterX_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y66     CounterX_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y68     CounterY_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y68     CounterY_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y68     CounterY_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y68     CounterY_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y68     CounterY_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y68     vSync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y67     CounterX_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y67     CounterX_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y67     CounterX_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y67     CounterX_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y67     CounterX_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y67     CounterX_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y67     CounterX_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y67     CounterX_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y67     CounterX_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y67     CounterX_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y67     CounterX_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y66     CounterX_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y66     CounterX_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y66     CounterX_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_INSTANCE/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   CLK_INSTANCE/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  CLK_INSTANCE/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  CLK_INSTANCE/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  CLK_INSTANCE/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  CLK_INSTANCE/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.642ns (26.077%)  route 1.820ns (73.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.735    -0.624    encode_G/clk_out2
    SLICE_X42Y63         FDRE                                         r  encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.106 r  encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.820     1.714    encode_G/TMDS_reg_n_0_[0]
    SLICE_X42Y62         LUT3 (Prop_lut3_I0_O)        0.124     1.838 r  encode_G/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.838    encode_G_n_10
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[0]/C
                         clock pessimism              0.303     3.029    
                         clock uncertainty           -0.210     2.819    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)        0.077     2.896    TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          2.896    
                         arrival time                          -1.838    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.107ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.634ns (25.836%)  route 1.820ns (74.164%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.735    -0.624    encode_G/clk_out2
    SLICE_X42Y63         FDRE                                         r  encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.106 r  encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.820     1.714    encode_G/TMDS_reg_n_0_[0]
    SLICE_X42Y62         LUT3 (Prop_lut3_I0_O)        0.116     1.830 r  encode_G/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.830    encode_G_n_7
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[3]/C
                         clock pessimism              0.303     3.029    
                         clock uncertainty           -0.210     2.819    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)        0.118     2.937    TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          2.937    
                         arrival time                          -1.830    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.606ns (24.750%)  route 1.843ns (75.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.736    -0.623    encode_G/clk_out2
    SLICE_X43Y62         FDSE                                         r  encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDSE (Prop_fdse_C_Q)         0.456    -0.167 r  encode_G/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.843     1.676    encode_G/TMDS_reg_n_0_[2]
    SLICE_X42Y62         LUT3 (Prop_lut3_I0_O)        0.150     1.826 r  encode_G/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.826    encode_G_n_4
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[6]/C
                         clock pessimism              0.303     3.029    
                         clock uncertainty           -0.210     2.819    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)        0.118     2.937    TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          2.937    
                         arrival time                          -1.826    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.580ns (26.101%)  route 1.642ns (73.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 2.726 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.737    -0.622    encode_R/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.166 r  encode_R/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.642     1.476    encode_R/TMDS[2]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.124     1.600 r  encode_R/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.600    encode_R_n_3
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.558     2.726    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[6]/C
                         clock pessimism              0.303     3.028    
                         clock uncertainty           -0.210     2.818    
    SLICE_X39Y62         FDRE (Setup_fdre_C_D)        0.032     2.850    TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          2.850    
                         arrival time                          -1.600    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.605ns (26.978%)  route 1.638ns (73.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 2.726 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.737    -0.622    encode_R/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.166 r  encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.638     1.472    encode_R/TMDS[0]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.149     1.621 r  encode_R/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.621    encode_R_n_2
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.558     2.726    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[7]/C
                         clock pessimism              0.303     3.028    
                         clock uncertainty           -0.210     2.818    
    SLICE_X39Y62         FDRE (Setup_fdre_C_D)        0.075     2.893    TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          2.893    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.642ns (28.722%)  route 1.593ns (71.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.735    -0.624    encode_G/clk_out2
    SLICE_X42Y63         FDRE                                         r  encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.106 r  encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.593     1.488    encode_G/TMDS_reg_n_0_[0]
    SLICE_X42Y62         LUT3 (Prop_lut3_I0_O)        0.124     1.612 r  encode_G/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.612    encode_G_n_9
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[1]/C
                         clock pessimism              0.303     3.029    
                         clock uncertainty           -0.210     2.819    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)        0.081     2.900    TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          2.900    
                         arrival time                          -1.612    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.580ns (27.086%)  route 1.561ns (72.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 2.729 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.737    -0.622    encode_B/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.166 r  encode_B/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.561     1.396    encode_B/TMDS_reg_n_0_[0]
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.124     1.520 r  encode_B/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.520    encode_B_n_9
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.561     2.729    clk_TMDS
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.303     3.031    
                         clock uncertainty           -0.210     2.821    
    SLICE_X40Y60         FDRE (Setup_fdre_C_D)        0.029     2.850    TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          2.850    
                         arrival time                          -1.520    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.137ns  (logic 0.718ns (33.597%)  route 1.419ns (66.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 2.729 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.737    -0.622    encode_B/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.203 r  encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.419     1.216    encode_B/TMDS_reg_n_0_[2]
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.299     1.515 r  encode_B/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.515    encode_B_n_7
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.561     2.729    clk_TMDS
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.303     3.031    
                         clock uncertainty           -0.210     2.821    
    SLICE_X40Y60         FDRE (Setup_fdre_C_D)        0.031     2.852    TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          2.852    
                         arrival time                          -1.515    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.642ns (29.401%)  route 1.542ns (70.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.735    -0.624    encode_G/clk_out2
    SLICE_X42Y63         FDRE                                         r  encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.106 r  encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.542     1.436    encode_G/TMDS_reg_n_0_[0]
    SLICE_X42Y62         LUT3 (Prop_lut3_I0_O)        0.124     1.560 r  encode_G/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.560    encode_G_n_5
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[5]/C
                         clock pessimism              0.303     3.029    
                         clock uncertainty           -0.210     2.819    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)        0.079     2.898    TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          2.898    
                         arrival time                          -1.560    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.347ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 0.802ns (36.969%)  route 1.367ns (63.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 2.728 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.737    -0.622    encode_G/clk_out2
    SLICE_X42Y61         FDSE                                         r  encode_G/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDSE (Prop_fdse_C_Q)         0.478    -0.144 r  encode_G/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.367     1.224    encode_G/TMDS_reg_n_0_[9]
    SLICE_X41Y61         LUT2 (Prop_lut2_I1_O)        0.324     1.548 r  encode_G/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     1.548    encode_G_n_1
    SLICE_X41Y61         FDRE                                         r  TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.560     2.728    clk_TMDS
    SLICE_X41Y61         FDRE                                         r  TMDS_shift_green_reg[9]/C
                         clock pessimism              0.303     3.030    
                         clock uncertainty           -0.210     2.820    
    SLICE_X41Y61         FDRE (Setup_fdre_C_D)        0.075     2.895    TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          2.895    
                         arrival time                          -1.548    
  -------------------------------------------------------------------
                         slack                                  1.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.226ns (29.708%)  route 0.535ns (70.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_R/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.128    -0.347 r  encode_R/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.535     0.188    encode_R/TMDS[8]
    SLICE_X39Y61         LUT3 (Prop_lut3_I0_O)        0.098     0.286 r  encode_R/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     0.286    encode_R_n_1
    SLICE_X39Y61         FDRE                                         r  TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -0.709    clk_TMDS
    SLICE_X39Y61         FDRE                                         r  TMDS_shift_red_reg[8]/C
                         clock pessimism              0.552    -0.157    
                         clock uncertainty            0.210     0.053    
    SLICE_X39Y61         FDRE (Hold_fdre_C_D)         0.092     0.145    TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.226ns (28.838%)  route 0.558ns (71.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.585    -0.476    encode_B/clk_out2
    SLICE_X40Y62         FDRE                                         r  encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.348 r  encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.558     0.210    encode_B/TMDS_reg_n_0_[9]
    SLICE_X41Y62         LUT2 (Prop_lut2_I1_O)        0.098     0.308 r  encode_B/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     0.308    encode_B_n_0
    SLICE_X41Y62         FDRE                                         r  TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -0.709    clk_TMDS
    SLICE_X41Y62         FDRE                                         r  TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.552    -0.157    
                         clock uncertainty            0.210     0.053    
    SLICE_X41Y62         FDRE (Hold_fdre_C_D)         0.107     0.160    TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.190ns (23.952%)  route 0.603ns (76.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_B/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  encode_B/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.603     0.269    encode_B/TMDS_reg_n_0_[0]
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.049     0.318 r  encode_B/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     0.318    encode_B_n_4
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.856    -0.707    clk_TMDS
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.552    -0.155    
                         clock uncertainty            0.210     0.055    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.107     0.162    TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.162    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.567%)  route 0.603ns (76.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_B/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  encode_B/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.603     0.269    encode_B/TMDS_reg_n_0_[0]
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.045     0.314 r  encode_B/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.314    encode_B_n_8
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.856    -0.707    clk_TMDS
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.552    -0.155    
                         clock uncertainty            0.210     0.055    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.092     0.147    TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.171%)  route 0.617ns (76.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_R/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.617     0.283    encode_R/TMDS[0]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.045     0.328 r  encode_R/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.328    encode_R_n_4
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.852    -0.711    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[5]/C
                         clock pessimism              0.552    -0.159    
                         clock uncertainty            0.210     0.051    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.107     0.158    TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.187ns (23.267%)  route 0.617ns (76.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_R/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.617     0.283    encode_R/TMDS[0]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.046     0.329 r  encode_R/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     0.329    encode_R_n_6
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.852    -0.711    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[3]/C
                         clock pessimism              0.552    -0.159    
                         clock uncertainty            0.210     0.051    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.107     0.158    TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.227ns (28.566%)  route 0.568ns (71.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_B/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.128    -0.347 r  encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           0.568     0.221    encode_B/TMDS_reg_n_0_[2]
    SLICE_X41Y61         LUT3 (Prop_lut3_I0_O)        0.099     0.320 r  encode_B/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     0.320    encode_B_n_3
    SLICE_X41Y61         FDRE                                         r  TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.856    -0.707    clk_TMDS
    SLICE_X41Y61         FDRE                                         r  TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.552    -0.155    
                         clock uncertainty            0.210     0.055    
    SLICE_X41Y61         FDRE (Hold_fdre_C_D)         0.091     0.146    TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.171%)  route 0.617ns (76.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_R/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.617     0.283    encode_R/TMDS[0]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.045     0.328 r  encode_R/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     0.328    encode_R_n_8
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.852    -0.711    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[1]/C
                         clock pessimism              0.552    -0.159    
                         clock uncertainty            0.210     0.051    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.092     0.143    TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.171%)  route 0.617ns (76.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_R/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.617     0.283    encode_R/TMDS[0]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.045     0.328 r  encode_R/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     0.328    encode_R_n_9
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.852    -0.711    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[0]/C
                         clock pessimism              0.552    -0.159    
                         clock uncertainty            0.210     0.051    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.091     0.142    TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.208ns (24.512%)  route 0.641ns (75.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.584    -0.477    encode_G/clk_out2
    SLICE_X42Y63         FDRE                                         r  encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.313 r  encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.641     0.328    encode_G/TMDS_reg_n_0_[0]
    SLICE_X42Y62         LUT3 (Prop_lut3_I0_O)        0.044     0.372 r  encode_G/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.372    encode_G_n_3
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -0.709    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[7]/C
                         clock pessimism              0.552    -0.157    
                         clock uncertainty            0.210     0.053    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.131     0.184    TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.184    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.188    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.642ns (33.619%)  route 1.268ns (66.381%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.106 r  TMDS_mod10_reg[0]/Q
                         net (fo=6, routed)           0.691     0.586    TMDS_mod10[0]
    SLICE_X38Y61         LUT4 (Prop_lut4_I1_O)        0.124     0.710 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.576     1.286    TMDS_mod10[3]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[0]/C
                         clock pessimism              0.650     3.376    
                         clock uncertainty           -0.063     3.313    
    SLICE_X38Y61         FDRE (Setup_fdre_C_R)       -0.524     2.789    TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.789    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.642ns (33.619%)  route 1.268ns (66.381%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.106 r  TMDS_mod10_reg[0]/Q
                         net (fo=6, routed)           0.691     0.586    TMDS_mod10[0]
    SLICE_X38Y61         LUT4 (Prop_lut4_I1_O)        0.124     0.710 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.576     1.286    TMDS_mod10[3]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[1]/C
                         clock pessimism              0.650     3.376    
                         clock uncertainty           -0.063     3.313    
    SLICE_X38Y61         FDRE (Setup_fdre_C_R)       -0.524     2.789    TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.789    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.642ns (33.619%)  route 1.268ns (66.381%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.106 r  TMDS_mod10_reg[0]/Q
                         net (fo=6, routed)           0.691     0.586    TMDS_mod10[0]
    SLICE_X38Y61         LUT4 (Prop_lut4_I1_O)        0.124     0.710 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.576     1.286    TMDS_mod10[3]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[2]/C
                         clock pessimism              0.650     3.376    
                         clock uncertainty           -0.063     3.313    
    SLICE_X38Y61         FDRE (Setup_fdre_C_R)       -0.524     2.789    TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.789    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.642ns (33.619%)  route 1.268ns (66.381%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.106 r  TMDS_mod10_reg[0]/Q
                         net (fo=6, routed)           0.691     0.586    TMDS_mod10[0]
    SLICE_X38Y61         LUT4 (Prop_lut4_I1_O)        0.124     0.710 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.576     1.286    TMDS_mod10[3]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[3]/C
                         clock pessimism              0.650     3.376    
                         clock uncertainty           -0.063     3.313    
    SLICE_X38Y61         FDRE (Setup_fdre_C_R)       -0.524     2.789    TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.789    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.795ns (42.406%)  route 1.080ns (57.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.478    -0.146 r  TMDS_mod10_reg[1]/Q
                         net (fo=5, routed)           1.080     0.934    TMDS_mod10[1]
    SLICE_X38Y61         LUT2 (Prop_lut2_I1_O)        0.317     1.251 r  TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000     1.251    TMDS_mod10[1]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[1]/C
                         clock pessimism              0.650     3.376    
                         clock uncertainty           -0.063     3.313    
    SLICE_X38Y61         FDRE (Setup_fdre_C_D)        0.118     3.431    TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          3.431    
                         arrival time                          -1.251    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.773ns (42.235%)  route 1.057ns (57.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.478    -0.146 r  TMDS_mod10_reg[1]/Q
                         net (fo=5, routed)           1.057     0.912    TMDS_mod10[1]
    SLICE_X38Y61         LUT3 (Prop_lut3_I1_O)        0.295     1.207 r  TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000     1.207    TMDS_mod10[2]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[2]/C
                         clock pessimism              0.650     3.376    
                         clock uncertainty           -0.063     3.313    
    SLICE_X38Y61         FDRE (Setup_fdre_C_D)        0.081     3.394    TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          3.394    
                         arrival time                          -1.207    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.199ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.799ns (43.044%)  route 1.057ns (56.956%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.478    -0.146 r  TMDS_mod10_reg[1]/Q
                         net (fo=5, routed)           1.057     0.912    TMDS_mod10[1]
    SLICE_X38Y61         LUT4 (Prop_lut4_I0_O)        0.321     1.233 r  TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000     1.233    TMDS_mod10[3]_i_2_n_0
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[3]/C
                         clock pessimism              0.650     3.376    
                         clock uncertainty           -0.063     3.313    
    SLICE_X38Y61         FDRE (Setup_fdre_C_D)        0.118     3.431    TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          3.431    
                         arrival time                          -1.233    
  -------------------------------------------------------------------
                         slack                                  2.199    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.580ns (34.696%)  route 1.092ns (65.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X39Y61         FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.168 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.092     0.924    encode_G/TMDS_shift_load
    SLICE_X42Y62         LUT3 (Prop_lut3_I1_O)        0.124     1.048 r  encode_G/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.048    encode_G_n_5
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[5]/C
                         clock pessimism              0.588     3.314    
                         clock uncertainty           -0.063     3.251    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)        0.079     3.330    TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          3.330    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.773ns (46.679%)  route 0.883ns (53.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.478    -0.146 f  TMDS_mod10_reg[1]/Q
                         net (fo=5, routed)           0.883     0.737    TMDS_mod10[1]
    SLICE_X39Y61         LUT4 (Prop_lut4_I1_O)        0.295     1.032 r  TMDS_shift_load_i_1/O
                         net (fo=1, routed)           0.000     1.032    TMDS_shift_load_i_1_n_0
    SLICE_X39Y61         FDRE                                         r  TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X39Y61         FDRE                                         r  TMDS_shift_load_reg/C
                         clock pessimism              0.628     3.354    
                         clock uncertainty           -0.063     3.291    
    SLICE_X39Y61         FDRE (Setup_fdre_C_D)        0.029     3.320    TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          3.320    
                         arrival time                          -1.032    
  -------------------------------------------------------------------
                         slack                                  2.288    

Slack (MET) :             2.289ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.612ns (35.923%)  route 1.092ns (64.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X39Y61         FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.168 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.092     0.924    encode_G/TMDS_shift_load
    SLICE_X42Y62         LUT3 (Prop_lut3_I1_O)        0.156     1.080 r  encode_G/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.080    encode_G_n_3
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[7]/C
                         clock pessimism              0.588     3.314    
                         clock uncertainty           -0.063     3.251    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)        0.118     3.369    TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          3.369    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                  2.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.583    -0.478    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.350 r  TMDS_shift_red_reg[4]/Q
                         net (fo=1, routed)           0.085    -0.265    encode_R/Q[3]
    SLICE_X39Y62         LUT3 (Prop_lut3_I2_O)        0.101    -0.164 r  encode_R/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    encode_R_n_6
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.852    -0.711    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[3]/C
                         clock pessimism              0.233    -0.478    
                         clock uncertainty            0.063    -0.415    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.107    -0.308    TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.247ns (74.675%)  route 0.084ns (25.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.476    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.148    -0.328 r  TMDS_shift_green_reg[6]/Q
                         net (fo=1, routed)           0.084    -0.244    encode_G/Q[5]
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.099    -0.145 r  encode_G/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    encode_G_n_5
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -0.709    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[5]/C
                         clock pessimism              0.233    -0.476    
                         clock uncertainty            0.063    -0.413    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.121    -0.292    TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.583    -0.478    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.350 r  TMDS_shift_red_reg[5]/Q
                         net (fo=1, routed)           0.086    -0.264    encode_R/Q[4]
    SLICE_X39Y62         LUT3 (Prop_lut3_I2_O)        0.104    -0.160 r  encode_R/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    encode_R_n_5
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.852    -0.711    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[4]/C
                         clock pessimism              0.233    -0.478    
                         clock uncertainty            0.063    -0.415    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.107    -0.308    TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 TMDS_shift_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.229ns (69.612%)  route 0.100ns (30.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.586    -0.475    clk_TMDS
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.347 r  TMDS_shift_blue_reg[4]/Q
                         net (fo=1, routed)           0.100    -0.247    encode_B/Q[3]
    SLICE_X40Y60         LUT3 (Prop_lut3_I2_O)        0.101    -0.146 r  encode_B/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    encode_B_n_6
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.856    -0.707    clk_TMDS
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.232    -0.475    
                         clock uncertainty            0.063    -0.412    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.107    -0.305    TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.190ns (57.721%)  route 0.139ns (42.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.583    -0.478    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  TMDS_shift_red_reg[6]/Q
                         net (fo=1, routed)           0.139    -0.198    encode_R/Q[5]
    SLICE_X39Y62         LUT3 (Prop_lut3_I2_O)        0.049    -0.149 r  encode_R/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    encode_R_n_4
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.852    -0.711    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[5]/C
                         clock pessimism              0.233    -0.478    
                         clock uncertainty            0.063    -0.415    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.107    -0.308    TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 TMDS_shift_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.232ns (68.497%)  route 0.107ns (31.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.586    -0.475    clk_TMDS
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.347 r  TMDS_shift_blue_reg[5]/Q
                         net (fo=1, routed)           0.107    -0.240    encode_B/Q[4]
    SLICE_X40Y60         LUT3 (Prop_lut3_I2_O)        0.104    -0.136 r  encode_B/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    encode_B_n_5
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.856    -0.707    clk_TMDS
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.232    -0.475    
                         clock uncertainty            0.063    -0.412    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.107    -0.305    TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.207ns (56.082%)  route 0.162ns (43.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.476    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.312 r  TMDS_shift_green_reg[5]/Q
                         net (fo=1, routed)           0.162    -0.150    encode_G/Q[4]
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.043    -0.107 r  encode_G/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    encode_G_n_6
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -0.709    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[4]/C
                         clock pessimism              0.233    -0.476    
                         clock uncertainty            0.063    -0.413    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.131    -0.282    TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.895%)  route 0.158ns (43.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.584    -0.477    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.158    -0.154    TMDS_mod10[2]
    SLICE_X39Y61         LUT4 (Prop_lut4_I0_O)        0.045    -0.109 r  TMDS_shift_load_i_1/O
                         net (fo=1, routed)           0.000    -0.109    TMDS_shift_load_i_1_n_0
    SLICE_X39Y61         FDRE                                         r  TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -0.709    clk_TMDS
    SLICE_X39Y61         FDRE                                         r  TMDS_shift_load_reg/C
                         clock pessimism              0.245    -0.464    
                         clock uncertainty            0.063    -0.401    
    SLICE_X39Y61         FDRE (Hold_fdre_C_D)         0.091    -0.310    TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.246ns (63.524%)  route 0.141ns (36.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.476    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.148    -0.328 r  TMDS_shift_green_reg[3]/Q
                         net (fo=1, routed)           0.141    -0.187    encode_G/Q[2]
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.098    -0.089 r  encode_G/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.089    encode_G_n_8
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -0.709    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[2]/C
                         clock pessimism              0.233    -0.476    
                         clock uncertainty            0.063    -0.413    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.121    -0.292    TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 TMDS_shift_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.183ns (46.544%)  route 0.210ns (53.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.476    clk_TMDS
    SLICE_X41Y62         FDRE                                         r  TMDS_shift_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  TMDS_shift_blue_reg[8]/Q
                         net (fo=1, routed)           0.210    -0.125    encode_B/Q[7]
    SLICE_X41Y61         LUT3 (Prop_lut3_I2_O)        0.042    -0.083 r  encode_B/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.083    encode_B_n_2
    SLICE_X41Y61         FDRE                                         r  TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.856    -0.707    clk_TMDS
    SLICE_X41Y61         FDRE                                         r  TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.248    -0.459    
                         clock uncertainty            0.063    -0.396    
    SLICE_X41Y61         FDRE (Hold_fdre_C_D)         0.107    -0.289    TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.206    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.642ns (26.077%)  route 1.820ns (73.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.735    -0.624    encode_G/clk_out2
    SLICE_X42Y63         FDRE                                         r  encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.106 r  encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.820     1.714    encode_G/TMDS_reg_n_0_[0]
    SLICE_X42Y62         LUT3 (Prop_lut3_I0_O)        0.124     1.838 r  encode_G/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.838    encode_G_n_10
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[0]/C
                         clock pessimism              0.303     3.029    
                         clock uncertainty           -0.208     2.821    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)        0.077     2.898    TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          2.898    
                         arrival time                          -1.838    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.634ns (25.836%)  route 1.820ns (74.164%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.735    -0.624    encode_G/clk_out2
    SLICE_X42Y63         FDRE                                         r  encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.106 r  encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.820     1.714    encode_G/TMDS_reg_n_0_[0]
    SLICE_X42Y62         LUT3 (Prop_lut3_I0_O)        0.116     1.830 r  encode_G/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.830    encode_G_n_7
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[3]/C
                         clock pessimism              0.303     3.029    
                         clock uncertainty           -0.208     2.821    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)        0.118     2.939    TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          2.939    
                         arrival time                          -1.830    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.606ns (24.750%)  route 1.843ns (75.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.736    -0.623    encode_G/clk_out2
    SLICE_X43Y62         FDSE                                         r  encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDSE (Prop_fdse_C_Q)         0.456    -0.167 r  encode_G/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.843     1.676    encode_G/TMDS_reg_n_0_[2]
    SLICE_X42Y62         LUT3 (Prop_lut3_I0_O)        0.150     1.826 r  encode_G/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.826    encode_G_n_4
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[6]/C
                         clock pessimism              0.303     3.029    
                         clock uncertainty           -0.208     2.821    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)        0.118     2.939    TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          2.939    
                         arrival time                          -1.826    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.252ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.580ns (26.101%)  route 1.642ns (73.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 2.726 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.737    -0.622    encode_R/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.166 r  encode_R/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.642     1.476    encode_R/TMDS[2]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.124     1.600 r  encode_R/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.600    encode_R_n_3
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.558     2.726    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[6]/C
                         clock pessimism              0.303     3.028    
                         clock uncertainty           -0.208     2.820    
    SLICE_X39Y62         FDRE (Setup_fdre_C_D)        0.032     2.852    TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          2.852    
                         arrival time                          -1.600    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.605ns (26.978%)  route 1.638ns (73.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 2.726 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.737    -0.622    encode_R/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.166 r  encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.638     1.472    encode_R/TMDS[0]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.149     1.621 r  encode_R/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.621    encode_R_n_2
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.558     2.726    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[7]/C
                         clock pessimism              0.303     3.028    
                         clock uncertainty           -0.208     2.820    
    SLICE_X39Y62         FDRE (Setup_fdre_C_D)        0.075     2.895    TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          2.895    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.642ns (28.722%)  route 1.593ns (71.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.735    -0.624    encode_G/clk_out2
    SLICE_X42Y63         FDRE                                         r  encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.106 r  encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.593     1.488    encode_G/TMDS_reg_n_0_[0]
    SLICE_X42Y62         LUT3 (Prop_lut3_I0_O)        0.124     1.612 r  encode_G/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.612    encode_G_n_9
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[1]/C
                         clock pessimism              0.303     3.029    
                         clock uncertainty           -0.208     2.821    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)        0.081     2.902    TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          2.902    
                         arrival time                          -1.612    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.333ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.580ns (27.086%)  route 1.561ns (72.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 2.729 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.737    -0.622    encode_B/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.166 r  encode_B/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.561     1.396    encode_B/TMDS_reg_n_0_[0]
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.124     1.520 r  encode_B/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.520    encode_B_n_9
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.561     2.729    clk_TMDS
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.303     3.031    
                         clock uncertainty           -0.208     2.823    
    SLICE_X40Y60         FDRE (Setup_fdre_C_D)        0.029     2.852    TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          2.852    
                         arrival time                          -1.520    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.137ns  (logic 0.718ns (33.597%)  route 1.419ns (66.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 2.729 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.737    -0.622    encode_B/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.203 r  encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.419     1.216    encode_B/TMDS_reg_n_0_[2]
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.299     1.515 r  encode_B/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.515    encode_B_n_7
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.561     2.729    clk_TMDS
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.303     3.031    
                         clock uncertainty           -0.208     2.823    
    SLICE_X40Y60         FDRE (Setup_fdre_C_D)        0.031     2.854    TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          2.854    
                         arrival time                          -1.515    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.642ns (29.401%)  route 1.542ns (70.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.735    -0.624    encode_G/clk_out2
    SLICE_X42Y63         FDRE                                         r  encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.106 r  encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.542     1.436    encode_G/TMDS_reg_n_0_[0]
    SLICE_X42Y62         LUT3 (Prop_lut3_I0_O)        0.124     1.560 r  encode_G/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.560    encode_G_n_5
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[5]/C
                         clock pessimism              0.303     3.029    
                         clock uncertainty           -0.208     2.821    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)        0.079     2.900    TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          2.900    
                         arrival time                          -1.560    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 0.802ns (36.969%)  route 1.367ns (63.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 2.728 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.737    -0.622    encode_G/clk_out2
    SLICE_X42Y61         FDSE                                         r  encode_G/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDSE (Prop_fdse_C_Q)         0.478    -0.144 r  encode_G/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.367     1.224    encode_G/TMDS_reg_n_0_[9]
    SLICE_X41Y61         LUT2 (Prop_lut2_I1_O)        0.324     1.548 r  encode_G/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     1.548    encode_G_n_1
    SLICE_X41Y61         FDRE                                         r  TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.560     2.728    clk_TMDS
    SLICE_X41Y61         FDRE                                         r  TMDS_shift_green_reg[9]/C
                         clock pessimism              0.303     3.030    
                         clock uncertainty           -0.208     2.822    
    SLICE_X41Y61         FDRE (Setup_fdre_C_D)        0.075     2.897    TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          2.897    
                         arrival time                          -1.548    
  -------------------------------------------------------------------
                         slack                                  1.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.226ns (29.708%)  route 0.535ns (70.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_R/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.128    -0.347 r  encode_R/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.535     0.188    encode_R/TMDS[8]
    SLICE_X39Y61         LUT3 (Prop_lut3_I0_O)        0.098     0.286 r  encode_R/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     0.286    encode_R_n_1
    SLICE_X39Y61         FDRE                                         r  TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -0.709    clk_TMDS
    SLICE_X39Y61         FDRE                                         r  TMDS_shift_red_reg[8]/C
                         clock pessimism              0.552    -0.157    
                         clock uncertainty            0.208     0.051    
    SLICE_X39Y61         FDRE (Hold_fdre_C_D)         0.092     0.143    TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.226ns (28.838%)  route 0.558ns (71.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.585    -0.476    encode_B/clk_out2
    SLICE_X40Y62         FDRE                                         r  encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.348 r  encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.558     0.210    encode_B/TMDS_reg_n_0_[9]
    SLICE_X41Y62         LUT2 (Prop_lut2_I1_O)        0.098     0.308 r  encode_B/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     0.308    encode_B_n_0
    SLICE_X41Y62         FDRE                                         r  TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -0.709    clk_TMDS
    SLICE_X41Y62         FDRE                                         r  TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.552    -0.157    
                         clock uncertainty            0.208     0.051    
    SLICE_X41Y62         FDRE (Hold_fdre_C_D)         0.107     0.158    TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.190ns (23.952%)  route 0.603ns (76.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_B/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  encode_B/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.603     0.269    encode_B/TMDS_reg_n_0_[0]
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.049     0.318 r  encode_B/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     0.318    encode_B_n_4
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.856    -0.707    clk_TMDS
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.552    -0.155    
                         clock uncertainty            0.208     0.053    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.107     0.160    TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.567%)  route 0.603ns (76.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_B/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  encode_B/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.603     0.269    encode_B/TMDS_reg_n_0_[0]
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.045     0.314 r  encode_B/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.314    encode_B_n_8
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.856    -0.707    clk_TMDS
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.552    -0.155    
                         clock uncertainty            0.208     0.053    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.092     0.145    TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.171%)  route 0.617ns (76.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_R/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.617     0.283    encode_R/TMDS[0]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.045     0.328 r  encode_R/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.328    encode_R_n_4
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.852    -0.711    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[5]/C
                         clock pessimism              0.552    -0.159    
                         clock uncertainty            0.208     0.049    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.107     0.156    TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.187ns (23.267%)  route 0.617ns (76.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_R/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.617     0.283    encode_R/TMDS[0]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.046     0.329 r  encode_R/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     0.329    encode_R_n_6
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.852    -0.711    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[3]/C
                         clock pessimism              0.552    -0.159    
                         clock uncertainty            0.208     0.049    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.107     0.156    TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.227ns (28.566%)  route 0.568ns (71.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_B/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.128    -0.347 r  encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           0.568     0.221    encode_B/TMDS_reg_n_0_[2]
    SLICE_X41Y61         LUT3 (Prop_lut3_I0_O)        0.099     0.320 r  encode_B/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     0.320    encode_B_n_3
    SLICE_X41Y61         FDRE                                         r  TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.856    -0.707    clk_TMDS
    SLICE_X41Y61         FDRE                                         r  TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.552    -0.155    
                         clock uncertainty            0.208     0.053    
    SLICE_X41Y61         FDRE (Hold_fdre_C_D)         0.091     0.144    TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.171%)  route 0.617ns (76.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_R/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.617     0.283    encode_R/TMDS[0]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.045     0.328 r  encode_R/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     0.328    encode_R_n_8
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.852    -0.711    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[1]/C
                         clock pessimism              0.552    -0.159    
                         clock uncertainty            0.208     0.049    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.092     0.141    TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.171%)  route 0.617ns (76.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_R/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.617     0.283    encode_R/TMDS[0]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.045     0.328 r  encode_R/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     0.328    encode_R_n_9
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.852    -0.711    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[0]/C
                         clock pessimism              0.552    -0.159    
                         clock uncertainty            0.208     0.049    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.091     0.140    TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.208ns (24.512%)  route 0.641ns (75.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.584    -0.477    encode_G/clk_out2
    SLICE_X42Y63         FDRE                                         r  encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.313 r  encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.641     0.328    encode_G/TMDS_reg_n_0_[0]
    SLICE_X42Y62         LUT3 (Prop_lut3_I0_O)        0.044     0.372 r  encode_G/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.372    encode_G_n_3
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -0.709    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[7]/C
                         clock pessimism              0.552    -0.157    
                         clock uncertainty            0.208     0.051    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.131     0.182    TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.190    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.661ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 1.078ns (29.154%)  route 2.620ns (70.846%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 38.719 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.715     3.068    CounterY[9]_i_1_n_0
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.551    38.719    pixclk
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[1]/C
                         clock pessimism              0.625    39.343    
                         clock uncertainty           -0.090    39.253    
    SLICE_X38Y69         FDRE (Setup_fdre_C_R)       -0.524    38.729    CounterY_reg[1]
  -------------------------------------------------------------------
                         required time                         38.729    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                 35.661    

Slack (MET) :             35.661ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 1.078ns (29.154%)  route 2.620ns (70.846%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 38.719 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.715     3.068    CounterY[9]_i_1_n_0
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.551    38.719    pixclk
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[2]/C
                         clock pessimism              0.625    39.343    
                         clock uncertainty           -0.090    39.253    
    SLICE_X38Y69         FDRE (Setup_fdre_C_R)       -0.524    38.729    CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                         38.729    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                 35.661    

Slack (MET) :             35.661ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 1.078ns (29.154%)  route 2.620ns (70.846%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 38.719 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.715     3.068    CounterY[9]_i_1_n_0
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.551    38.719    pixclk
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[3]/C
                         clock pessimism              0.625    39.343    
                         clock uncertainty           -0.090    39.253    
    SLICE_X38Y69         FDRE (Setup_fdre_C_R)       -0.524    38.729    CounterY_reg[3]
  -------------------------------------------------------------------
                         required time                         38.729    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                 35.661    

Slack (MET) :             35.661ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 1.078ns (29.154%)  route 2.620ns (70.846%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 38.719 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.715     3.068    CounterY[9]_i_1_n_0
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.551    38.719    pixclk
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[4]/C
                         clock pessimism              0.625    39.343    
                         clock uncertainty           -0.090    39.253    
    SLICE_X38Y69         FDRE (Setup_fdre_C_R)       -0.524    38.729    CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                         38.729    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                 35.661    

Slack (MET) :             35.812ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 1.078ns (30.385%)  route 2.470ns (69.615%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 38.720 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.565     2.918    CounterY[9]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  CounterY_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.552    38.720    pixclk
    SLICE_X38Y68         FDRE                                         r  CounterY_reg[5]/C
                         clock pessimism              0.625    39.344    
                         clock uncertainty           -0.090    39.254    
    SLICE_X38Y68         FDRE (Setup_fdre_C_R)       -0.524    38.730    CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                         38.730    
                         arrival time                          -2.918    
  -------------------------------------------------------------------
                         slack                                 35.812    

Slack (MET) :             35.882ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 1.078ns (30.477%)  route 2.459ns (69.523%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 38.721 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.555     2.907    CounterY[9]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.553    38.721    pixclk
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[6]/C
                         clock pessimism              0.588    39.308    
                         clock uncertainty           -0.090    39.218    
    SLICE_X40Y68         FDRE (Setup_fdre_C_R)       -0.429    38.789    CounterY_reg[6]
  -------------------------------------------------------------------
                         required time                         38.789    
                         arrival time                          -2.907    
  -------------------------------------------------------------------
                         slack                                 35.882    

Slack (MET) :             35.882ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 1.078ns (30.477%)  route 2.459ns (69.523%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 38.721 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.555     2.907    CounterY[9]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.553    38.721    pixclk
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[7]/C
                         clock pessimism              0.588    39.308    
                         clock uncertainty           -0.090    39.218    
    SLICE_X40Y68         FDRE (Setup_fdre_C_R)       -0.429    38.789    CounterY_reg[7]
  -------------------------------------------------------------------
                         required time                         38.789    
                         arrival time                          -2.907    
  -------------------------------------------------------------------
                         slack                                 35.882    

Slack (MET) :             35.882ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 1.078ns (30.477%)  route 2.459ns (69.523%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 38.721 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.555     2.907    CounterY[9]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.553    38.721    pixclk
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[8]/C
                         clock pessimism              0.588    39.308    
                         clock uncertainty           -0.090    39.218    
    SLICE_X40Y68         FDRE (Setup_fdre_C_R)       -0.429    38.789    CounterY_reg[8]
  -------------------------------------------------------------------
                         required time                         38.789    
                         arrival time                          -2.907    
  -------------------------------------------------------------------
                         slack                                 35.882    

Slack (MET) :             35.882ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 1.078ns (30.477%)  route 2.459ns (69.523%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 38.721 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.555     2.907    CounterY[9]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.553    38.721    pixclk
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[9]/C
                         clock pessimism              0.588    39.308    
                         clock uncertainty           -0.090    39.218    
    SLICE_X40Y68         FDRE (Setup_fdre_C_R)       -0.429    38.789    CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                         38.789    
                         arrival time                          -2.907    
  -------------------------------------------------------------------
                         slack                                 35.882    

Slack (MET) :             36.037ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterX_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 1.078ns (32.406%)  route 2.249ns (67.594%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.278ns = ( 38.722 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           0.682     1.672    CounterX[9]_i_3_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.332     2.004 r  CounterX[9]_i_1/O
                         net (fo=18, routed)          0.693     2.697    CounterY
    SLICE_X38Y67         FDRE                                         r  CounterX_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.554    38.722    pixclk
    SLICE_X38Y67         FDRE                                         r  CounterX_reg[4]/C
                         clock pessimism              0.627    39.348    
                         clock uncertainty           -0.090    39.258    
    SLICE_X38Y67         FDRE (Setup_fdre_C_R)       -0.524    38.734    CounterX_reg[4]
  -------------------------------------------------------------------
                         required time                         38.734    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                 36.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.768%)  route 0.154ns (45.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.582    -0.479    pixclk
    SLICE_X41Y67         FDRE                                         r  CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  CounterX_reg[0]/Q
                         net (fo=7, routed)           0.154    -0.184    CounterX[0]
    SLICE_X39Y67         LUT6 (Prop_lut6_I2_O)        0.045    -0.139 r  CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    CounterX[5]_i_1_n_0
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.848    -0.715    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[5]/C
                         clock pessimism              0.268    -0.447    
                         clock uncertainty            0.090    -0.357    
    SLICE_X39Y67         FDRE (Hold_fdre_C_D)         0.092    -0.265    CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 CounterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.788%)  route 0.147ns (41.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.578    -0.483    pixclk
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.319 r  CounterY_reg[2]/Q
                         net (fo=7, routed)           0.147    -0.172    CounterY_reg_n_0_[2]
    SLICE_X38Y68         LUT6 (Prop_lut6_I4_O)        0.045    -0.127 r  CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    CounterY[5]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.847    -0.716    pixclk
    SLICE_X38Y68         FDRE                                         r  CounterY_reg[5]/C
                         clock pessimism              0.248    -0.468    
                         clock uncertainty            0.090    -0.378    
    SLICE_X38Y68         FDRE (Hold_fdre_C_D)         0.120    -0.258    CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.653%)  route 0.141ns (40.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.580    -0.481    pixclk
    SLICE_X38Y67         FDRE                                         r  CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.317 r  CounterX_reg[4]/Q
                         net (fo=4, routed)           0.141    -0.175    CounterX[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.045    -0.130 r  hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.130    hSync0
    SLICE_X40Y67         FDRE                                         r  hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.850    -0.713    pixclk
    SLICE_X40Y67         FDRE                                         r  hSync_reg/C
                         clock pessimism              0.268    -0.445    
                         clock uncertainty            0.090    -0.355    
    SLICE_X40Y67         FDRE (Hold_fdre_C_D)         0.092    -0.263    hSync_reg
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 CounterY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.581    -0.480    pixclk
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDRE (Prop_fdre_C_Q)         0.128    -0.352 r  CounterY_reg[8]/Q
                         net (fo=4, routed)           0.091    -0.261    CounterY_reg_n_0_[8]
    SLICE_X40Y68         LUT6 (Prop_lut6_I3_O)        0.099    -0.162 r  CounterY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.162    CounterY[9]_i_2_n_0
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.849    -0.714    pixclk
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[9]/C
                         clock pessimism              0.234    -0.480    
                         clock uncertainty            0.090    -0.390    
    SLICE_X40Y68         FDRE (Hold_fdre_C_D)         0.092    -0.298    CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.189ns (54.050%)  route 0.161ns (45.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.587    -0.474    pixclk
    SLICE_X43Y59         FDRE                                         r  green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  green_reg[7]/Q
                         net (fo=5, routed)           0.161    -0.172    encode_G/green[0]
    SLICE_X43Y61         LUT4 (Prop_lut4_I3_O)        0.048    -0.124 r  encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.124    encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X43Y61         FDRE                                         r  encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.856    -0.707    encode_G/clk_out2
    SLICE_X43Y61         FDRE                                         r  encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.248    -0.459    
                         clock uncertainty            0.090    -0.369    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.107    -0.262    encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.770%)  route 0.166ns (47.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.581    -0.480    pixclk
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.339 f  CounterY_reg[9]/Q
                         net (fo=4, routed)           0.166    -0.172    CounterY_reg_n_0_[9]
    SLICE_X39Y68         LUT6 (Prop_lut6_I1_O)        0.045    -0.127 r  vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.127    vSync0
    SLICE_X39Y68         FDRE                                         r  vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.847    -0.716    pixclk
    SLICE_X39Y68         FDRE                                         r  vSync_reg/C
                         clock pessimism              0.268    -0.448    
                         clock uncertainty            0.090    -0.358    
    SLICE_X39Y68         FDRE (Hold_fdre_C_D)         0.091    -0.267    vSync_reg
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 encode_R/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_R/clk_out2
    SLICE_X43Y61         FDRE                                         r  encode_R/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.334 f  encode_R/balance_acc_reg[2]/Q
                         net (fo=2, routed)           0.158    -0.176    encode_R/balance_acc[2]
    SLICE_X43Y61         LUT5 (Prop_lut5_I0_O)        0.042    -0.134 r  encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.134    encode_R/balance_acc[3]_i_2_n_0
    SLICE_X43Y61         FDRE                                         r  encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.856    -0.707    encode_R/clk_out2
    SLICE_X43Y61         FDRE                                         r  encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.232    -0.475    
                         clock uncertainty            0.090    -0.385    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.107    -0.278    encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.355%)  route 0.105ns (31.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.583    -0.478    pixclk
    SLICE_X40Y66         FDRE                                         r  CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.350 r  CounterX_reg[8]/Q
                         net (fo=7, routed)           0.105    -0.245    CounterX[8]
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.099    -0.146 r  CounterX[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.146    data0[9]
    SLICE_X40Y66         FDRE                                         r  CounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.851    -0.712    pixclk
    SLICE_X40Y66         FDRE                                         r  CounterX_reg[9]/C
                         clock pessimism              0.234    -0.478    
                         clock uncertainty            0.090    -0.388    
    SLICE_X40Y66         FDRE (Hold_fdre_C_D)         0.092    -0.296    CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 encode_G/balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_G/clk_out2
    SLICE_X43Y61         FDRE                                         r  encode_G/balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.334 f  encode_G/balance_acc_reg[0]/Q
                         net (fo=4, routed)           0.169    -0.165    encode_G/balance_acc[0]
    SLICE_X43Y61         LUT5 (Prop_lut5_I1_O)        0.043    -0.122 r  encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.122    encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X43Y61         FDRE                                         r  encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.856    -0.707    encode_G/clk_out2
    SLICE_X43Y61         FDRE                                         r  encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.232    -0.475    
                         clock uncertainty            0.090    -0.385    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.107    -0.278    encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 encode_B/balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_B/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_B/clk_out2
    SLICE_X42Y61         FDRE                                         r  encode_B/balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  encode_B/balance_acc_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.137    encode_B/balance_acc[0]
    SLICE_X42Y61         LUT4 (Prop_lut4_I1_O)        0.043    -0.094 r  encode_B/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.094    encode_B/balance_acc[1]_i_1__1_n_0
    SLICE_X42Y61         FDRE                                         r  encode_B/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.856    -0.707    encode_B/clk_out2
    SLICE_X42Y61         FDRE                                         r  encode_B/balance_acc_reg[1]/C
                         clock pessimism              0.232    -0.475    
                         clock uncertainty            0.090    -0.385    
    SLICE_X42Y61         FDRE (Hold_fdre_C_D)         0.131    -0.254    encode_B/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.160    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.642ns (33.619%)  route 1.268ns (66.381%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.106 r  TMDS_mod10_reg[0]/Q
                         net (fo=6, routed)           0.691     0.586    TMDS_mod10[0]
    SLICE_X38Y61         LUT4 (Prop_lut4_I1_O)        0.124     0.710 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.576     1.286    TMDS_mod10[3]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[0]/C
                         clock pessimism              0.650     3.376    
                         clock uncertainty           -0.063     3.313    
    SLICE_X38Y61         FDRE (Setup_fdre_C_R)       -0.524     2.789    TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.789    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.642ns (33.619%)  route 1.268ns (66.381%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.106 r  TMDS_mod10_reg[0]/Q
                         net (fo=6, routed)           0.691     0.586    TMDS_mod10[0]
    SLICE_X38Y61         LUT4 (Prop_lut4_I1_O)        0.124     0.710 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.576     1.286    TMDS_mod10[3]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[1]/C
                         clock pessimism              0.650     3.376    
                         clock uncertainty           -0.063     3.313    
    SLICE_X38Y61         FDRE (Setup_fdre_C_R)       -0.524     2.789    TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.789    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.642ns (33.619%)  route 1.268ns (66.381%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.106 r  TMDS_mod10_reg[0]/Q
                         net (fo=6, routed)           0.691     0.586    TMDS_mod10[0]
    SLICE_X38Y61         LUT4 (Prop_lut4_I1_O)        0.124     0.710 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.576     1.286    TMDS_mod10[3]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[2]/C
                         clock pessimism              0.650     3.376    
                         clock uncertainty           -0.063     3.313    
    SLICE_X38Y61         FDRE (Setup_fdre_C_R)       -0.524     2.789    TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.789    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.642ns (33.619%)  route 1.268ns (66.381%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.106 r  TMDS_mod10_reg[0]/Q
                         net (fo=6, routed)           0.691     0.586    TMDS_mod10[0]
    SLICE_X38Y61         LUT4 (Prop_lut4_I1_O)        0.124     0.710 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.576     1.286    TMDS_mod10[3]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[3]/C
                         clock pessimism              0.650     3.376    
                         clock uncertainty           -0.063     3.313    
    SLICE_X38Y61         FDRE (Setup_fdre_C_R)       -0.524     2.789    TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.789    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.795ns (42.406%)  route 1.080ns (57.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.478    -0.146 r  TMDS_mod10_reg[1]/Q
                         net (fo=5, routed)           1.080     0.934    TMDS_mod10[1]
    SLICE_X38Y61         LUT2 (Prop_lut2_I1_O)        0.317     1.251 r  TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000     1.251    TMDS_mod10[1]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[1]/C
                         clock pessimism              0.650     3.376    
                         clock uncertainty           -0.063     3.313    
    SLICE_X38Y61         FDRE (Setup_fdre_C_D)        0.118     3.431    TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          3.431    
                         arrival time                          -1.251    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.773ns (42.235%)  route 1.057ns (57.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.478    -0.146 r  TMDS_mod10_reg[1]/Q
                         net (fo=5, routed)           1.057     0.912    TMDS_mod10[1]
    SLICE_X38Y61         LUT3 (Prop_lut3_I1_O)        0.295     1.207 r  TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000     1.207    TMDS_mod10[2]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[2]/C
                         clock pessimism              0.650     3.376    
                         clock uncertainty           -0.063     3.313    
    SLICE_X38Y61         FDRE (Setup_fdre_C_D)        0.081     3.394    TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          3.394    
                         arrival time                          -1.207    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.199ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.799ns (43.044%)  route 1.057ns (56.956%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.478    -0.146 r  TMDS_mod10_reg[1]/Q
                         net (fo=5, routed)           1.057     0.912    TMDS_mod10[1]
    SLICE_X38Y61         LUT4 (Prop_lut4_I0_O)        0.321     1.233 r  TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000     1.233    TMDS_mod10[3]_i_2_n_0
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[3]/C
                         clock pessimism              0.650     3.376    
                         clock uncertainty           -0.063     3.313    
    SLICE_X38Y61         FDRE (Setup_fdre_C_D)        0.118     3.431    TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          3.431    
                         arrival time                          -1.233    
  -------------------------------------------------------------------
                         slack                                  2.199    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.580ns (34.696%)  route 1.092ns (65.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X39Y61         FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.168 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.092     0.924    encode_G/TMDS_shift_load
    SLICE_X42Y62         LUT3 (Prop_lut3_I1_O)        0.124     1.048 r  encode_G/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.048    encode_G_n_5
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[5]/C
                         clock pessimism              0.588     3.314    
                         clock uncertainty           -0.063     3.251    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)        0.079     3.330    TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          3.330    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.773ns (46.679%)  route 0.883ns (53.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.478    -0.146 f  TMDS_mod10_reg[1]/Q
                         net (fo=5, routed)           0.883     0.737    TMDS_mod10[1]
    SLICE_X39Y61         LUT4 (Prop_lut4_I1_O)        0.295     1.032 r  TMDS_shift_load_i_1/O
                         net (fo=1, routed)           0.000     1.032    TMDS_shift_load_i_1_n_0
    SLICE_X39Y61         FDRE                                         r  TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X39Y61         FDRE                                         r  TMDS_shift_load_reg/C
                         clock pessimism              0.628     3.354    
                         clock uncertainty           -0.063     3.291    
    SLICE_X39Y61         FDRE (Setup_fdre_C_D)        0.029     3.320    TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          3.320    
                         arrival time                          -1.032    
  -------------------------------------------------------------------
                         slack                                  2.288    

Slack (MET) :             2.289ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.612ns (35.923%)  route 1.092ns (64.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.735    -0.624    clk_TMDS
    SLICE_X39Y61         FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.168 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.092     0.924    encode_G/TMDS_shift_load
    SLICE_X42Y62         LUT3 (Prop_lut3_I1_O)        0.156     1.080 r  encode_G/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.080    encode_G_n_3
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[7]/C
                         clock pessimism              0.588     3.314    
                         clock uncertainty           -0.063     3.251    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)        0.118     3.369    TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          3.369    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                  2.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.583    -0.478    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.350 r  TMDS_shift_red_reg[4]/Q
                         net (fo=1, routed)           0.085    -0.265    encode_R/Q[3]
    SLICE_X39Y62         LUT3 (Prop_lut3_I2_O)        0.101    -0.164 r  encode_R/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    encode_R_n_6
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.852    -0.711    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[3]/C
                         clock pessimism              0.233    -0.478    
                         clock uncertainty            0.063    -0.415    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.107    -0.308    TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.247ns (74.675%)  route 0.084ns (25.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.476    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.148    -0.328 r  TMDS_shift_green_reg[6]/Q
                         net (fo=1, routed)           0.084    -0.244    encode_G/Q[5]
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.099    -0.145 r  encode_G/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    encode_G_n_5
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -0.709    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[5]/C
                         clock pessimism              0.233    -0.476    
                         clock uncertainty            0.063    -0.413    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.121    -0.292    TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.583    -0.478    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.350 r  TMDS_shift_red_reg[5]/Q
                         net (fo=1, routed)           0.086    -0.264    encode_R/Q[4]
    SLICE_X39Y62         LUT3 (Prop_lut3_I2_O)        0.104    -0.160 r  encode_R/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    encode_R_n_5
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.852    -0.711    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[4]/C
                         clock pessimism              0.233    -0.478    
                         clock uncertainty            0.063    -0.415    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.107    -0.308    TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 TMDS_shift_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.229ns (69.612%)  route 0.100ns (30.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.586    -0.475    clk_TMDS
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.347 r  TMDS_shift_blue_reg[4]/Q
                         net (fo=1, routed)           0.100    -0.247    encode_B/Q[3]
    SLICE_X40Y60         LUT3 (Prop_lut3_I2_O)        0.101    -0.146 r  encode_B/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    encode_B_n_6
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.856    -0.707    clk_TMDS
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.232    -0.475    
                         clock uncertainty            0.063    -0.412    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.107    -0.305    TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.190ns (57.721%)  route 0.139ns (42.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.583    -0.478    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  TMDS_shift_red_reg[6]/Q
                         net (fo=1, routed)           0.139    -0.198    encode_R/Q[5]
    SLICE_X39Y62         LUT3 (Prop_lut3_I2_O)        0.049    -0.149 r  encode_R/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    encode_R_n_4
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.852    -0.711    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[5]/C
                         clock pessimism              0.233    -0.478    
                         clock uncertainty            0.063    -0.415    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.107    -0.308    TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 TMDS_shift_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.232ns (68.497%)  route 0.107ns (31.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.586    -0.475    clk_TMDS
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.347 r  TMDS_shift_blue_reg[5]/Q
                         net (fo=1, routed)           0.107    -0.240    encode_B/Q[4]
    SLICE_X40Y60         LUT3 (Prop_lut3_I2_O)        0.104    -0.136 r  encode_B/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    encode_B_n_5
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.856    -0.707    clk_TMDS
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.232    -0.475    
                         clock uncertainty            0.063    -0.412    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.107    -0.305    TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.207ns (56.082%)  route 0.162ns (43.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.476    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.312 r  TMDS_shift_green_reg[5]/Q
                         net (fo=1, routed)           0.162    -0.150    encode_G/Q[4]
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.043    -0.107 r  encode_G/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    encode_G_n_6
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -0.709    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[4]/C
                         clock pessimism              0.233    -0.476    
                         clock uncertainty            0.063    -0.413    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.131    -0.282    TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.895%)  route 0.158ns (43.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.584    -0.477    clk_TMDS
    SLICE_X38Y61         FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.158    -0.154    TMDS_mod10[2]
    SLICE_X39Y61         LUT4 (Prop_lut4_I0_O)        0.045    -0.109 r  TMDS_shift_load_i_1/O
                         net (fo=1, routed)           0.000    -0.109    TMDS_shift_load_i_1_n_0
    SLICE_X39Y61         FDRE                                         r  TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -0.709    clk_TMDS
    SLICE_X39Y61         FDRE                                         r  TMDS_shift_load_reg/C
                         clock pessimism              0.245    -0.464    
                         clock uncertainty            0.063    -0.401    
    SLICE_X39Y61         FDRE (Hold_fdre_C_D)         0.091    -0.310    TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.246ns (63.524%)  route 0.141ns (36.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.476    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.148    -0.328 r  TMDS_shift_green_reg[3]/Q
                         net (fo=1, routed)           0.141    -0.187    encode_G/Q[2]
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.098    -0.089 r  encode_G/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.089    encode_G_n_8
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -0.709    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[2]/C
                         clock pessimism              0.233    -0.476    
                         clock uncertainty            0.063    -0.413    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.121    -0.292    TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 TMDS_shift_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.183ns (46.544%)  route 0.210ns (53.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.585    -0.476    clk_TMDS
    SLICE_X41Y62         FDRE                                         r  TMDS_shift_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  TMDS_shift_blue_reg[8]/Q
                         net (fo=1, routed)           0.210    -0.125    encode_B/Q[7]
    SLICE_X41Y61         LUT3 (Prop_lut3_I2_O)        0.042    -0.083 r  encode_B/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.083    encode_B_n_2
    SLICE_X41Y61         FDRE                                         r  TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.856    -0.707    clk_TMDS
    SLICE_X41Y61         FDRE                                         r  TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.248    -0.459    
                         clock uncertainty            0.063    -0.396    
    SLICE_X41Y61         FDRE (Hold_fdre_C_D)         0.107    -0.289    TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.206    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.642ns (26.077%)  route 1.820ns (73.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.735    -0.624    encode_G/clk_out2
    SLICE_X42Y63         FDRE                                         r  encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.106 r  encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.820     1.714    encode_G/TMDS_reg_n_0_[0]
    SLICE_X42Y62         LUT3 (Prop_lut3_I0_O)        0.124     1.838 r  encode_G/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.838    encode_G_n_10
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[0]/C
                         clock pessimism              0.303     3.029    
                         clock uncertainty           -0.210     2.819    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)        0.077     2.896    TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          2.896    
                         arrival time                          -1.838    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.107ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.634ns (25.836%)  route 1.820ns (74.164%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.735    -0.624    encode_G/clk_out2
    SLICE_X42Y63         FDRE                                         r  encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.106 r  encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.820     1.714    encode_G/TMDS_reg_n_0_[0]
    SLICE_X42Y62         LUT3 (Prop_lut3_I0_O)        0.116     1.830 r  encode_G/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.830    encode_G_n_7
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[3]/C
                         clock pessimism              0.303     3.029    
                         clock uncertainty           -0.210     2.819    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)        0.118     2.937    TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          2.937    
                         arrival time                          -1.830    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.606ns (24.750%)  route 1.843ns (75.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.736    -0.623    encode_G/clk_out2
    SLICE_X43Y62         FDSE                                         r  encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDSE (Prop_fdse_C_Q)         0.456    -0.167 r  encode_G/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.843     1.676    encode_G/TMDS_reg_n_0_[2]
    SLICE_X42Y62         LUT3 (Prop_lut3_I0_O)        0.150     1.826 r  encode_G/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.826    encode_G_n_4
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[6]/C
                         clock pessimism              0.303     3.029    
                         clock uncertainty           -0.210     2.819    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)        0.118     2.937    TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          2.937    
                         arrival time                          -1.826    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.580ns (26.101%)  route 1.642ns (73.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 2.726 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.737    -0.622    encode_R/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.166 r  encode_R/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.642     1.476    encode_R/TMDS[2]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.124     1.600 r  encode_R/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.600    encode_R_n_3
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.558     2.726    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[6]/C
                         clock pessimism              0.303     3.028    
                         clock uncertainty           -0.210     2.818    
    SLICE_X39Y62         FDRE (Setup_fdre_C_D)        0.032     2.850    TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          2.850    
                         arrival time                          -1.600    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.605ns (26.978%)  route 1.638ns (73.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 2.726 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.737    -0.622    encode_R/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.166 r  encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.638     1.472    encode_R/TMDS[0]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.149     1.621 r  encode_R/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.621    encode_R_n_2
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.558     2.726    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[7]/C
                         clock pessimism              0.303     3.028    
                         clock uncertainty           -0.210     2.818    
    SLICE_X39Y62         FDRE (Setup_fdre_C_D)        0.075     2.893    TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          2.893    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.642ns (28.722%)  route 1.593ns (71.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.735    -0.624    encode_G/clk_out2
    SLICE_X42Y63         FDRE                                         r  encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.106 r  encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.593     1.488    encode_G/TMDS_reg_n_0_[0]
    SLICE_X42Y62         LUT3 (Prop_lut3_I0_O)        0.124     1.612 r  encode_G/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.612    encode_G_n_9
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[1]/C
                         clock pessimism              0.303     3.029    
                         clock uncertainty           -0.210     2.819    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)        0.081     2.900    TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          2.900    
                         arrival time                          -1.612    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.580ns (27.086%)  route 1.561ns (72.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 2.729 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.737    -0.622    encode_B/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.166 r  encode_B/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.561     1.396    encode_B/TMDS_reg_n_0_[0]
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.124     1.520 r  encode_B/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.520    encode_B_n_9
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.561     2.729    clk_TMDS
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.303     3.031    
                         clock uncertainty           -0.210     2.821    
    SLICE_X40Y60         FDRE (Setup_fdre_C_D)        0.029     2.850    TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          2.850    
                         arrival time                          -1.520    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.137ns  (logic 0.718ns (33.597%)  route 1.419ns (66.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 2.729 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.737    -0.622    encode_B/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.203 r  encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.419     1.216    encode_B/TMDS_reg_n_0_[2]
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.299     1.515 r  encode_B/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.515    encode_B_n_7
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.561     2.729    clk_TMDS
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.303     3.031    
                         clock uncertainty           -0.210     2.821    
    SLICE_X40Y60         FDRE (Setup_fdre_C_D)        0.031     2.852    TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          2.852    
                         arrival time                          -1.515    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.642ns (29.401%)  route 1.542ns (70.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.735    -0.624    encode_G/clk_out2
    SLICE_X42Y63         FDRE                                         r  encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.106 r  encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.542     1.436    encode_G/TMDS_reg_n_0_[0]
    SLICE_X42Y62         LUT3 (Prop_lut3_I0_O)        0.124     1.560 r  encode_G/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.560    encode_G_n_5
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[5]/C
                         clock pessimism              0.303     3.029    
                         clock uncertainty           -0.210     2.819    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)        0.079     2.898    TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          2.898    
                         arrival time                          -1.560    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.347ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 0.802ns (36.969%)  route 1.367ns (63.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 2.728 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.737    -0.622    encode_G/clk_out2
    SLICE_X42Y61         FDSE                                         r  encode_G/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDSE (Prop_fdse_C_Q)         0.478    -0.144 r  encode_G/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.367     1.224    encode_G/TMDS_reg_n_0_[9]
    SLICE_X41Y61         LUT2 (Prop_lut2_I1_O)        0.324     1.548 r  encode_G/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     1.548    encode_G_n_1
    SLICE_X41Y61         FDRE                                         r  TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.560     2.728    clk_TMDS
    SLICE_X41Y61         FDRE                                         r  TMDS_shift_green_reg[9]/C
                         clock pessimism              0.303     3.030    
                         clock uncertainty           -0.210     2.820    
    SLICE_X41Y61         FDRE (Setup_fdre_C_D)        0.075     2.895    TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          2.895    
                         arrival time                          -1.548    
  -------------------------------------------------------------------
                         slack                                  1.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.226ns (29.708%)  route 0.535ns (70.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_R/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.128    -0.347 r  encode_R/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.535     0.188    encode_R/TMDS[8]
    SLICE_X39Y61         LUT3 (Prop_lut3_I0_O)        0.098     0.286 r  encode_R/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     0.286    encode_R_n_1
    SLICE_X39Y61         FDRE                                         r  TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -0.709    clk_TMDS
    SLICE_X39Y61         FDRE                                         r  TMDS_shift_red_reg[8]/C
                         clock pessimism              0.552    -0.157    
                         clock uncertainty            0.210     0.053    
    SLICE_X39Y61         FDRE (Hold_fdre_C_D)         0.092     0.145    TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.226ns (28.838%)  route 0.558ns (71.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.585    -0.476    encode_B/clk_out2
    SLICE_X40Y62         FDRE                                         r  encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.348 r  encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.558     0.210    encode_B/TMDS_reg_n_0_[9]
    SLICE_X41Y62         LUT2 (Prop_lut2_I1_O)        0.098     0.308 r  encode_B/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     0.308    encode_B_n_0
    SLICE_X41Y62         FDRE                                         r  TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -0.709    clk_TMDS
    SLICE_X41Y62         FDRE                                         r  TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.552    -0.157    
                         clock uncertainty            0.210     0.053    
    SLICE_X41Y62         FDRE (Hold_fdre_C_D)         0.107     0.160    TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.190ns (23.952%)  route 0.603ns (76.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_B/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  encode_B/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.603     0.269    encode_B/TMDS_reg_n_0_[0]
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.049     0.318 r  encode_B/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     0.318    encode_B_n_4
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.856    -0.707    clk_TMDS
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.552    -0.155    
                         clock uncertainty            0.210     0.055    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.107     0.162    TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.162    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.567%)  route 0.603ns (76.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_B/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  encode_B/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.603     0.269    encode_B/TMDS_reg_n_0_[0]
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.045     0.314 r  encode_B/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.314    encode_B_n_8
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.856    -0.707    clk_TMDS
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.552    -0.155    
                         clock uncertainty            0.210     0.055    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.092     0.147    TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.171%)  route 0.617ns (76.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_R/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.617     0.283    encode_R/TMDS[0]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.045     0.328 r  encode_R/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.328    encode_R_n_4
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.852    -0.711    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[5]/C
                         clock pessimism              0.552    -0.159    
                         clock uncertainty            0.210     0.051    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.107     0.158    TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.187ns (23.267%)  route 0.617ns (76.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_R/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.617     0.283    encode_R/TMDS[0]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.046     0.329 r  encode_R/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     0.329    encode_R_n_6
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.852    -0.711    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[3]/C
                         clock pessimism              0.552    -0.159    
                         clock uncertainty            0.210     0.051    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.107     0.158    TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.227ns (28.566%)  route 0.568ns (71.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_B/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.128    -0.347 r  encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           0.568     0.221    encode_B/TMDS_reg_n_0_[2]
    SLICE_X41Y61         LUT3 (Prop_lut3_I0_O)        0.099     0.320 r  encode_B/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     0.320    encode_B_n_3
    SLICE_X41Y61         FDRE                                         r  TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.856    -0.707    clk_TMDS
    SLICE_X41Y61         FDRE                                         r  TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.552    -0.155    
                         clock uncertainty            0.210     0.055    
    SLICE_X41Y61         FDRE (Hold_fdre_C_D)         0.091     0.146    TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.171%)  route 0.617ns (76.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_R/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.617     0.283    encode_R/TMDS[0]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.045     0.328 r  encode_R/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     0.328    encode_R_n_8
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.852    -0.711    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[1]/C
                         clock pessimism              0.552    -0.159    
                         clock uncertainty            0.210     0.051    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.092     0.143    TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.171%)  route 0.617ns (76.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_R/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.617     0.283    encode_R/TMDS[0]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.045     0.328 r  encode_R/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     0.328    encode_R_n_9
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.852    -0.711    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[0]/C
                         clock pessimism              0.552    -0.159    
                         clock uncertainty            0.210     0.051    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.091     0.142    TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.208ns (24.512%)  route 0.641ns (75.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.584    -0.477    encode_G/clk_out2
    SLICE_X42Y63         FDRE                                         r  encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.313 r  encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.641     0.328    encode_G/TMDS_reg_n_0_[0]
    SLICE_X42Y62         LUT3 (Prop_lut3_I0_O)        0.044     0.372 r  encode_G/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.372    encode_G_n_3
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -0.709    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[7]/C
                         clock pessimism              0.552    -0.157    
                         clock uncertainty            0.210     0.053    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.131     0.184    TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.184    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.188    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.642ns (26.077%)  route 1.820ns (73.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.735    -0.624    encode_G/clk_out2
    SLICE_X42Y63         FDRE                                         r  encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.106 r  encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.820     1.714    encode_G/TMDS_reg_n_0_[0]
    SLICE_X42Y62         LUT3 (Prop_lut3_I0_O)        0.124     1.838 r  encode_G/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.838    encode_G_n_10
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[0]/C
                         clock pessimism              0.303     3.029    
                         clock uncertainty           -0.208     2.821    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)        0.077     2.898    TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          2.898    
                         arrival time                          -1.838    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.634ns (25.836%)  route 1.820ns (74.164%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.735    -0.624    encode_G/clk_out2
    SLICE_X42Y63         FDRE                                         r  encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.106 r  encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.820     1.714    encode_G/TMDS_reg_n_0_[0]
    SLICE_X42Y62         LUT3 (Prop_lut3_I0_O)        0.116     1.830 r  encode_G/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.830    encode_G_n_7
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[3]/C
                         clock pessimism              0.303     3.029    
                         clock uncertainty           -0.208     2.821    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)        0.118     2.939    TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          2.939    
                         arrival time                          -1.830    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.606ns (24.750%)  route 1.843ns (75.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.736    -0.623    encode_G/clk_out2
    SLICE_X43Y62         FDSE                                         r  encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDSE (Prop_fdse_C_Q)         0.456    -0.167 r  encode_G/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.843     1.676    encode_G/TMDS_reg_n_0_[2]
    SLICE_X42Y62         LUT3 (Prop_lut3_I0_O)        0.150     1.826 r  encode_G/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.826    encode_G_n_4
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[6]/C
                         clock pessimism              0.303     3.029    
                         clock uncertainty           -0.208     2.821    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)        0.118     2.939    TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          2.939    
                         arrival time                          -1.826    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.252ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.580ns (26.101%)  route 1.642ns (73.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 2.726 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.737    -0.622    encode_R/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.166 r  encode_R/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.642     1.476    encode_R/TMDS[2]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.124     1.600 r  encode_R/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.600    encode_R_n_3
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.558     2.726    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[6]/C
                         clock pessimism              0.303     3.028    
                         clock uncertainty           -0.208     2.820    
    SLICE_X39Y62         FDRE (Setup_fdre_C_D)        0.032     2.852    TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          2.852    
                         arrival time                          -1.600    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.605ns (26.978%)  route 1.638ns (73.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 2.726 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.737    -0.622    encode_R/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.166 r  encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.638     1.472    encode_R/TMDS[0]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.149     1.621 r  encode_R/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.621    encode_R_n_2
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.558     2.726    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[7]/C
                         clock pessimism              0.303     3.028    
                         clock uncertainty           -0.208     2.820    
    SLICE_X39Y62         FDRE (Setup_fdre_C_D)        0.075     2.895    TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          2.895    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.642ns (28.722%)  route 1.593ns (71.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.735    -0.624    encode_G/clk_out2
    SLICE_X42Y63         FDRE                                         r  encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.106 r  encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.593     1.488    encode_G/TMDS_reg_n_0_[0]
    SLICE_X42Y62         LUT3 (Prop_lut3_I0_O)        0.124     1.612 r  encode_G/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.612    encode_G_n_9
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[1]/C
                         clock pessimism              0.303     3.029    
                         clock uncertainty           -0.208     2.821    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)        0.081     2.902    TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          2.902    
                         arrival time                          -1.612    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.333ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.580ns (27.086%)  route 1.561ns (72.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 2.729 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.737    -0.622    encode_B/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.166 r  encode_B/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.561     1.396    encode_B/TMDS_reg_n_0_[0]
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.124     1.520 r  encode_B/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.520    encode_B_n_9
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.561     2.729    clk_TMDS
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.303     3.031    
                         clock uncertainty           -0.208     2.823    
    SLICE_X40Y60         FDRE (Setup_fdre_C_D)        0.029     2.852    TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          2.852    
                         arrival time                          -1.520    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.137ns  (logic 0.718ns (33.597%)  route 1.419ns (66.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 2.729 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.737    -0.622    encode_B/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.203 r  encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.419     1.216    encode_B/TMDS_reg_n_0_[2]
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.299     1.515 r  encode_B/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.515    encode_B_n_7
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.561     2.729    clk_TMDS
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.303     3.031    
                         clock uncertainty           -0.208     2.823    
    SLICE_X40Y60         FDRE (Setup_fdre_C_D)        0.031     2.854    TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          2.854    
                         arrival time                          -1.515    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.642ns (29.401%)  route 1.542ns (70.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 2.727 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.735    -0.624    encode_G/clk_out2
    SLICE_X42Y63         FDRE                                         r  encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.106 r  encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.542     1.436    encode_G/TMDS_reg_n_0_[0]
    SLICE_X42Y62         LUT3 (Prop_lut3_I0_O)        0.124     1.560 r  encode_G/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.560    encode_G_n_5
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.559     2.727    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[5]/C
                         clock pessimism              0.303     3.029    
                         clock uncertainty           -0.208     2.821    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)        0.079     2.900    TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          2.900    
                         arrival time                          -1.560    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 0.802ns (36.969%)  route 1.367ns (63.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 2.728 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.737    -0.622    encode_G/clk_out2
    SLICE_X42Y61         FDSE                                         r  encode_G/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDSE (Prop_fdse_C_Q)         0.478    -0.144 r  encode_G/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.367     1.224    encode_G/TMDS_reg_n_0_[9]
    SLICE_X41Y61         LUT2 (Prop_lut2_I1_O)        0.324     1.548 r  encode_G/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     1.548    encode_G_n_1
    SLICE_X41Y61         FDRE                                         r  TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.560     2.728    clk_TMDS
    SLICE_X41Y61         FDRE                                         r  TMDS_shift_green_reg[9]/C
                         clock pessimism              0.303     3.030    
                         clock uncertainty           -0.208     2.822    
    SLICE_X41Y61         FDRE (Setup_fdre_C_D)        0.075     2.897    TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          2.897    
                         arrival time                          -1.548    
  -------------------------------------------------------------------
                         slack                                  1.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.226ns (29.708%)  route 0.535ns (70.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_R/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.128    -0.347 r  encode_R/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.535     0.188    encode_R/TMDS[8]
    SLICE_X39Y61         LUT3 (Prop_lut3_I0_O)        0.098     0.286 r  encode_R/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     0.286    encode_R_n_1
    SLICE_X39Y61         FDRE                                         r  TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -0.709    clk_TMDS
    SLICE_X39Y61         FDRE                                         r  TMDS_shift_red_reg[8]/C
                         clock pessimism              0.552    -0.157    
                         clock uncertainty            0.208     0.051    
    SLICE_X39Y61         FDRE (Hold_fdre_C_D)         0.092     0.143    TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.226ns (28.838%)  route 0.558ns (71.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.585    -0.476    encode_B/clk_out2
    SLICE_X40Y62         FDRE                                         r  encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.348 r  encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.558     0.210    encode_B/TMDS_reg_n_0_[9]
    SLICE_X41Y62         LUT2 (Prop_lut2_I1_O)        0.098     0.308 r  encode_B/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     0.308    encode_B_n_0
    SLICE_X41Y62         FDRE                                         r  TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -0.709    clk_TMDS
    SLICE_X41Y62         FDRE                                         r  TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.552    -0.157    
                         clock uncertainty            0.208     0.051    
    SLICE_X41Y62         FDRE (Hold_fdre_C_D)         0.107     0.158    TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.190ns (23.952%)  route 0.603ns (76.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_B/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  encode_B/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.603     0.269    encode_B/TMDS_reg_n_0_[0]
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.049     0.318 r  encode_B/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     0.318    encode_B_n_4
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.856    -0.707    clk_TMDS
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.552    -0.155    
                         clock uncertainty            0.208     0.053    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.107     0.160    TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.567%)  route 0.603ns (76.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_B/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  encode_B/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.603     0.269    encode_B/TMDS_reg_n_0_[0]
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.045     0.314 r  encode_B/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.314    encode_B_n_8
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.856    -0.707    clk_TMDS
    SLICE_X40Y60         FDRE                                         r  TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.552    -0.155    
                         clock uncertainty            0.208     0.053    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.092     0.145    TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.171%)  route 0.617ns (76.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_R/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.617     0.283    encode_R/TMDS[0]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.045     0.328 r  encode_R/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.328    encode_R_n_4
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.852    -0.711    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[5]/C
                         clock pessimism              0.552    -0.159    
                         clock uncertainty            0.208     0.049    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.107     0.156    TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.187ns (23.267%)  route 0.617ns (76.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_R/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.617     0.283    encode_R/TMDS[0]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.046     0.329 r  encode_R/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     0.329    encode_R_n_6
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.852    -0.711    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[3]/C
                         clock pessimism              0.552    -0.159    
                         clock uncertainty            0.208     0.049    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.107     0.156    TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.227ns (28.566%)  route 0.568ns (71.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_B/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.128    -0.347 r  encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           0.568     0.221    encode_B/TMDS_reg_n_0_[2]
    SLICE_X41Y61         LUT3 (Prop_lut3_I0_O)        0.099     0.320 r  encode_B/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     0.320    encode_B_n_3
    SLICE_X41Y61         FDRE                                         r  TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.856    -0.707    clk_TMDS
    SLICE_X41Y61         FDRE                                         r  TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.552    -0.155    
                         clock uncertainty            0.208     0.053    
    SLICE_X41Y61         FDRE (Hold_fdre_C_D)         0.091     0.144    TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.171%)  route 0.617ns (76.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_R/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.617     0.283    encode_R/TMDS[0]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.045     0.328 r  encode_R/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     0.328    encode_R_n_8
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.852    -0.711    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[1]/C
                         clock pessimism              0.552    -0.159    
                         clock uncertainty            0.208     0.049    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.092     0.141    TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.171%)  route 0.617ns (76.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_R/clk_out2
    SLICE_X40Y61         FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.617     0.283    encode_R/TMDS[0]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.045     0.328 r  encode_R/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     0.328    encode_R_n_9
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.852    -0.711    clk_TMDS
    SLICE_X39Y62         FDRE                                         r  TMDS_shift_red_reg[0]/C
                         clock pessimism              0.552    -0.159    
                         clock uncertainty            0.208     0.049    
    SLICE_X39Y62         FDRE (Hold_fdre_C_D)         0.091     0.140    TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.208ns (24.512%)  route 0.641ns (75.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.584    -0.477    encode_G/clk_out2
    SLICE_X42Y63         FDRE                                         r  encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.313 r  encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.641     0.328    encode_G/TMDS_reg_n_0_[0]
    SLICE_X42Y62         LUT3 (Prop_lut3_I0_O)        0.044     0.372 r  encode_G/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.372    encode_G_n_3
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.854    -0.709    clk_TMDS
    SLICE_X42Y62         FDRE                                         r  TMDS_shift_green_reg[7]/C
                         clock pessimism              0.552    -0.157    
                         clock uncertainty            0.208     0.051    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.131     0.182    TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.190    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.661ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 1.078ns (29.154%)  route 2.620ns (70.846%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 38.719 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.715     3.068    CounterY[9]_i_1_n_0
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.551    38.719    pixclk
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[1]/C
                         clock pessimism              0.625    39.343    
                         clock uncertainty           -0.090    39.253    
    SLICE_X38Y69         FDRE (Setup_fdre_C_R)       -0.524    38.729    CounterY_reg[1]
  -------------------------------------------------------------------
                         required time                         38.729    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                 35.661    

Slack (MET) :             35.661ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 1.078ns (29.154%)  route 2.620ns (70.846%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 38.719 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.715     3.068    CounterY[9]_i_1_n_0
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.551    38.719    pixclk
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[2]/C
                         clock pessimism              0.625    39.343    
                         clock uncertainty           -0.090    39.253    
    SLICE_X38Y69         FDRE (Setup_fdre_C_R)       -0.524    38.729    CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                         38.729    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                 35.661    

Slack (MET) :             35.661ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 1.078ns (29.154%)  route 2.620ns (70.846%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 38.719 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.715     3.068    CounterY[9]_i_1_n_0
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.551    38.719    pixclk
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[3]/C
                         clock pessimism              0.625    39.343    
                         clock uncertainty           -0.090    39.253    
    SLICE_X38Y69         FDRE (Setup_fdre_C_R)       -0.524    38.729    CounterY_reg[3]
  -------------------------------------------------------------------
                         required time                         38.729    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                 35.661    

Slack (MET) :             35.661ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 1.078ns (29.154%)  route 2.620ns (70.846%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 38.719 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.715     3.068    CounterY[9]_i_1_n_0
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.551    38.719    pixclk
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[4]/C
                         clock pessimism              0.625    39.343    
                         clock uncertainty           -0.090    39.253    
    SLICE_X38Y69         FDRE (Setup_fdre_C_R)       -0.524    38.729    CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                         38.729    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                 35.661    

Slack (MET) :             35.812ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 1.078ns (30.385%)  route 2.470ns (69.615%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 38.720 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.565     2.918    CounterY[9]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  CounterY_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.552    38.720    pixclk
    SLICE_X38Y68         FDRE                                         r  CounterY_reg[5]/C
                         clock pessimism              0.625    39.344    
                         clock uncertainty           -0.090    39.254    
    SLICE_X38Y68         FDRE (Setup_fdre_C_R)       -0.524    38.730    CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                         38.730    
                         arrival time                          -2.918    
  -------------------------------------------------------------------
                         slack                                 35.812    

Slack (MET) :             35.882ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 1.078ns (30.477%)  route 2.459ns (69.523%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 38.721 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.555     2.907    CounterY[9]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.553    38.721    pixclk
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[6]/C
                         clock pessimism              0.588    39.308    
                         clock uncertainty           -0.090    39.218    
    SLICE_X40Y68         FDRE (Setup_fdre_C_R)       -0.429    38.789    CounterY_reg[6]
  -------------------------------------------------------------------
                         required time                         38.789    
                         arrival time                          -2.907    
  -------------------------------------------------------------------
                         slack                                 35.882    

Slack (MET) :             35.882ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 1.078ns (30.477%)  route 2.459ns (69.523%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 38.721 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.555     2.907    CounterY[9]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.553    38.721    pixclk
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[7]/C
                         clock pessimism              0.588    39.308    
                         clock uncertainty           -0.090    39.218    
    SLICE_X40Y68         FDRE (Setup_fdre_C_R)       -0.429    38.789    CounterY_reg[7]
  -------------------------------------------------------------------
                         required time                         38.789    
                         arrival time                          -2.907    
  -------------------------------------------------------------------
                         slack                                 35.882    

Slack (MET) :             35.882ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 1.078ns (30.477%)  route 2.459ns (69.523%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 38.721 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.555     2.907    CounterY[9]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.553    38.721    pixclk
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[8]/C
                         clock pessimism              0.588    39.308    
                         clock uncertainty           -0.090    39.218    
    SLICE_X40Y68         FDRE (Setup_fdre_C_R)       -0.429    38.789    CounterY_reg[8]
  -------------------------------------------------------------------
                         required time                         38.789    
                         arrival time                          -2.907    
  -------------------------------------------------------------------
                         slack                                 35.882    

Slack (MET) :             35.882ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 1.078ns (30.477%)  route 2.459ns (69.523%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns = ( 38.721 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           1.031     2.021    CounterX[9]_i_3_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332     2.353 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.555     2.907    CounterY[9]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.553    38.721    pixclk
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[9]/C
                         clock pessimism              0.588    39.308    
                         clock uncertainty           -0.090    39.218    
    SLICE_X40Y68         FDRE (Setup_fdre_C_R)       -0.429    38.789    CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                         38.789    
                         arrival time                          -2.907    
  -------------------------------------------------------------------
                         slack                                 35.882    

Slack (MET) :             36.037ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterX_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 1.078ns (32.406%)  route 2.249ns (67.594%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.278ns = ( 38.722 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.729    -0.630    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.211 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.874     0.663    CounterX[3]
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.327     0.990 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           0.682     1.672    CounterX[9]_i_3_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.332     2.004 r  CounterX[9]_i_1/O
                         net (fo=18, routed)          0.693     2.697    CounterY
    SLICE_X38Y67         FDRE                                         r  CounterX_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          1.554    38.722    pixclk
    SLICE_X38Y67         FDRE                                         r  CounterX_reg[4]/C
                         clock pessimism              0.627    39.348    
                         clock uncertainty           -0.090    39.258    
    SLICE_X38Y67         FDRE (Setup_fdre_C_R)       -0.524    38.734    CounterX_reg[4]
  -------------------------------------------------------------------
                         required time                         38.734    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                 36.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.768%)  route 0.154ns (45.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.582    -0.479    pixclk
    SLICE_X41Y67         FDRE                                         r  CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  CounterX_reg[0]/Q
                         net (fo=7, routed)           0.154    -0.184    CounterX[0]
    SLICE_X39Y67         LUT6 (Prop_lut6_I2_O)        0.045    -0.139 r  CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    CounterX[5]_i_1_n_0
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.848    -0.715    pixclk
    SLICE_X39Y67         FDRE                                         r  CounterX_reg[5]/C
                         clock pessimism              0.268    -0.447    
                         clock uncertainty            0.090    -0.357    
    SLICE_X39Y67         FDRE (Hold_fdre_C_D)         0.092    -0.265    CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 CounterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.788%)  route 0.147ns (41.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.578    -0.483    pixclk
    SLICE_X38Y69         FDRE                                         r  CounterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.319 r  CounterY_reg[2]/Q
                         net (fo=7, routed)           0.147    -0.172    CounterY_reg_n_0_[2]
    SLICE_X38Y68         LUT6 (Prop_lut6_I4_O)        0.045    -0.127 r  CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    CounterY[5]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.847    -0.716    pixclk
    SLICE_X38Y68         FDRE                                         r  CounterY_reg[5]/C
                         clock pessimism              0.248    -0.468    
                         clock uncertainty            0.090    -0.378    
    SLICE_X38Y68         FDRE (Hold_fdre_C_D)         0.120    -0.258    CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.653%)  route 0.141ns (40.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.580    -0.481    pixclk
    SLICE_X38Y67         FDRE                                         r  CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.317 r  CounterX_reg[4]/Q
                         net (fo=4, routed)           0.141    -0.175    CounterX[4]
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.045    -0.130 r  hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.130    hSync0
    SLICE_X40Y67         FDRE                                         r  hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.850    -0.713    pixclk
    SLICE_X40Y67         FDRE                                         r  hSync_reg/C
                         clock pessimism              0.268    -0.445    
                         clock uncertainty            0.090    -0.355    
    SLICE_X40Y67         FDRE (Hold_fdre_C_D)         0.092    -0.263    hSync_reg
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 CounterY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.581    -0.480    pixclk
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDRE (Prop_fdre_C_Q)         0.128    -0.352 r  CounterY_reg[8]/Q
                         net (fo=4, routed)           0.091    -0.261    CounterY_reg_n_0_[8]
    SLICE_X40Y68         LUT6 (Prop_lut6_I3_O)        0.099    -0.162 r  CounterY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.162    CounterY[9]_i_2_n_0
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.849    -0.714    pixclk
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[9]/C
                         clock pessimism              0.234    -0.480    
                         clock uncertainty            0.090    -0.390    
    SLICE_X40Y68         FDRE (Hold_fdre_C_D)         0.092    -0.298    CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.189ns (54.050%)  route 0.161ns (45.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.587    -0.474    pixclk
    SLICE_X43Y59         FDRE                                         r  green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  green_reg[7]/Q
                         net (fo=5, routed)           0.161    -0.172    encode_G/green[0]
    SLICE_X43Y61         LUT4 (Prop_lut4_I3_O)        0.048    -0.124 r  encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.124    encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X43Y61         FDRE                                         r  encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.856    -0.707    encode_G/clk_out2
    SLICE_X43Y61         FDRE                                         r  encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.248    -0.459    
                         clock uncertainty            0.090    -0.369    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.107    -0.262    encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.770%)  route 0.166ns (47.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.581    -0.480    pixclk
    SLICE_X40Y68         FDRE                                         r  CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.339 f  CounterY_reg[9]/Q
                         net (fo=4, routed)           0.166    -0.172    CounterY_reg_n_0_[9]
    SLICE_X39Y68         LUT6 (Prop_lut6_I1_O)        0.045    -0.127 r  vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.127    vSync0
    SLICE_X39Y68         FDRE                                         r  vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.847    -0.716    pixclk
    SLICE_X39Y68         FDRE                                         r  vSync_reg/C
                         clock pessimism              0.268    -0.448    
                         clock uncertainty            0.090    -0.358    
    SLICE_X39Y68         FDRE (Hold_fdre_C_D)         0.091    -0.267    vSync_reg
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 encode_R/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_R/clk_out2
    SLICE_X43Y61         FDRE                                         r  encode_R/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.334 f  encode_R/balance_acc_reg[2]/Q
                         net (fo=2, routed)           0.158    -0.176    encode_R/balance_acc[2]
    SLICE_X43Y61         LUT5 (Prop_lut5_I0_O)        0.042    -0.134 r  encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.134    encode_R/balance_acc[3]_i_2_n_0
    SLICE_X43Y61         FDRE                                         r  encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.856    -0.707    encode_R/clk_out2
    SLICE_X43Y61         FDRE                                         r  encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.232    -0.475    
                         clock uncertainty            0.090    -0.385    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.107    -0.278    encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.355%)  route 0.105ns (31.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.583    -0.478    pixclk
    SLICE_X40Y66         FDRE                                         r  CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.350 r  CounterX_reg[8]/Q
                         net (fo=7, routed)           0.105    -0.245    CounterX[8]
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.099    -0.146 r  CounterX[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.146    data0[9]
    SLICE_X40Y66         FDRE                                         r  CounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.851    -0.712    pixclk
    SLICE_X40Y66         FDRE                                         r  CounterX_reg[9]/C
                         clock pessimism              0.234    -0.478    
                         clock uncertainty            0.090    -0.388    
    SLICE_X40Y66         FDRE (Hold_fdre_C_D)         0.092    -0.296    CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 encode_G/balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_G/clk_out2
    SLICE_X43Y61         FDRE                                         r  encode_G/balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.334 f  encode_G/balance_acc_reg[0]/Q
                         net (fo=4, routed)           0.169    -0.165    encode_G/balance_acc[0]
    SLICE_X43Y61         LUT5 (Prop_lut5_I1_O)        0.043    -0.122 r  encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.122    encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X43Y61         FDRE                                         r  encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.856    -0.707    encode_G/clk_out2
    SLICE_X43Y61         FDRE                                         r  encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.232    -0.475    
                         clock uncertainty            0.090    -0.385    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.107    -0.278    encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 encode_B/balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_B/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.586    -0.475    encode_B/clk_out2
    SLICE_X42Y61         FDRE                                         r  encode_B/balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  encode_B/balance_acc_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.137    encode_B/balance_acc[0]
    SLICE_X42Y61         LUT4 (Prop_lut4_I1_O)        0.043    -0.094 r  encode_B/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.094    encode_B/balance_acc[1]_i_1__1_n_0
    SLICE_X42Y61         FDRE                                         r  encode_B/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=51, routed)          0.856    -0.707    encode_B/clk_out2
    SLICE_X42Y61         FDRE                                         r  encode_B/balance_acc_reg[1]/C
                         clock pessimism              0.232    -0.475    
                         clock uncertainty            0.090    -0.385    
    SLICE_X42Y61         FDRE (Hold_fdre_C_D)         0.131    -0.254    encode_B/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.160    





