{
    "CompileStatus": "Successful",
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "relu_0000",
        "relu_0000",
        "std",
        "std",
        "pe3x3_0000",
        "pe3x3_0000",
        "pe1x1_0000",
        "pe1x1_0000",
        "sirv_sim_ram_0000",
        "sirv_sim_ram_0000",
        "mems_0000",
        "mems_0000",
        "chnl_acum",
        "chnl_acum",
        "par2ser",
        "par2ser",
        "mul",
        "mul"
    ],
    "CompileProcesses": [
        "cgproc.68486.json",
        "cgproc.68488.json"
    ],
    "MlibObjs": {},
    "CurCompileUdps": {},
    "PrevCompiledModules": {},
    "NameTable": {
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ],
        "par2ser": [
            "par2ser",
            "xambZ",
            "module"
        ],
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "acc_top": [
            "acc_top",
            "RkdQt",
            "module"
        ],
        "pe3x3_0000": [
            "pe3x3_0000",
            "KZf9Z",
            "module"
        ],
        "mems_0000": [
            "mems_0000",
            "j2qaC",
            "module"
        ],
        "mul": [
            "mul",
            "vqBLs",
            "module"
        ],
        "pe1x1_0000": [
            "pe1x1_0000",
            "GVwwK",
            "module"
        ],
        "chnl_acum": [
            "chnl_acum",
            "MpLAm",
            "module"
        ],
        "relu_0000": [
            "relu_0000",
            "cfUDI",
            "module"
        ],
        "sirv_sim_ram_0000": [
            "sirv_sim_ram_0000",
            "ZeJCj",
            "module"
        ]
    },
    "LVLData": [
        "SIM"
    ],
    "CompileStrategy": "fullobj",
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 111435
    },
    "PEModules": [],
    "stat": {
        "ru_self_cgstart": {
            "ru_utime_sec": 0.61627600000000005,
            "ru_nvcsw": 18,
            "ru_majflt": 1,
            "ru_stime_sec": 0.021815000000000001,
            "ru_maxrss_kb": 94300,
            "ru_minflt": 9106,
            "ru_nivcsw": 27
        },
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0013960000000000001,
            "ru_nvcsw": 1,
            "ru_majflt": 0,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 25988,
            "ru_minflt": 194,
            "ru_nivcsw": 0
        },
        "totalObjSize": 364793,
        "mopSpeed": 76067.856910428018,
        "mop/quad": 2.5571558796718321,
        "ru_childs_end": {
            "ru_utime_sec": 0.082448999999999995,
            "ru_nvcsw": 16,
            "ru_majflt": 0,
            "ru_stime_sec": 0.014303,
            "ru_maxrss_kb": 69700,
            "ru_minflt": 3430,
            "ru_nivcsw": 1
        },
        "Frontend(%)": 76.970614390056255,
        "nMops": 14026,
        "nQuads": 5485,
        "ru_self_end": {
            "ru_utime_sec": 0.80066400000000004,
            "ru_nvcsw": 32,
            "ru_majflt": 1,
            "ru_stime_sec": 0.026688,
            "ru_maxrss_kb": 102740,
            "ru_minflt": 12422,
            "ru_nivcsw": 58
        },
        "quadSpeed": 29747.055122893031,
        "outputSizePerQuad": 66.0,
        "CodeGen(%)": 23.029385609943745
    },
    "Misc": {
        "archive_dir": "archive.0",
        "daidir": "simv.daidir",
        "cwd": "/home/riscv/RepVGG_acc/rtl",
        "csrc": "csrc",
        "csrc_abs": "/home/riscv/RepVGG_acc/rtl/csrc",
        "daidir_abs": "/home/riscv/RepVGG_acc/rtl/simv.daidir",
        "default_output_dir": "csrc"
    }
}