Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Nov 21 20:33:20 2021
| Host         : Apollo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TEST_timing_summary_routed.rpt -pb TEST_timing_summary_routed.pb -rpx TEST_timing_summary_routed.rpx -warn_on_violation
| Design       : TEST
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       11          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (21)
5. checking no_input_delay (12)
6. checking no_output_delay (14)
7. checking multiple_clock (494)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: graphicsCard/displayEngine/Hcounter/v_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (21)
-------------------------------------------------
 There are 21 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (494)
--------------------------------
 There are 494 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.634        0.000                      0                 4758        0.021        0.000                      0                 4758        2.633        0.000                       0                   499  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          5.634        0.000                      0                 4758        0.194        0.000                      0                 4758       12.000        0.000                       0                   495  
  clkfbout_clk_wiz_0                                                                                                                                                      2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        5.640        0.000                      0                 4758        0.194        0.000                      0                 4758       12.000        0.000                       0                   495  
  clkfbout_clk_wiz_0_1                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          5.634        0.000                      0                 4758        0.021        0.000                      0                 4758  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        5.634        0.000                      0                 4758        0.021        0.000                      0                 4758  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 graphicsCard/command_processor/y1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.547ns  (logic 5.364ns (28.920%)  route 13.183ns (71.080%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 23.189 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.807    -2.240    graphicsCard/command_processor/clk_out1
    SLICE_X66Y49         FDRE                                         r  graphicsCard/command_processor/y1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.722 r  graphicsCard/command_processor/y1_reg[7]/Q
                         net (fo=8, routed)           1.036    -0.685    graphicsCard/line_drawing/xyToMem_return__0[7]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    -0.561 r  graphicsCard/line_drawing/y_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.561    graphicsCard/line_drawing/y_out_carry__0_i_1_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.185 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.185    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.138 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.692     0.829    graphicsCard/A[9]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.023     4.852 r  graphicsCard/xyToMem_return__0/P[7]
                         net (fo=118, routed)        11.455    16.308    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y38         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.728    23.189    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.680    
                         clock uncertainty           -0.173    22.508    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.942    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.942    
                         arrival time                         -16.308    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 graphicsCard/command_processor/y1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.209ns  (logic 5.364ns (29.457%)  route 12.845ns (70.543%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 23.186 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.807    -2.240    graphicsCard/command_processor/clk_out1
    SLICE_X66Y49         FDRE                                         r  graphicsCard/command_processor/y1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.722 r  graphicsCard/command_processor/y1_reg[7]/Q
                         net (fo=8, routed)           1.036    -0.685    graphicsCard/line_drawing/xyToMem_return__0[7]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    -0.561 r  graphicsCard/line_drawing/y_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.561    graphicsCard/line_drawing/y_out_carry__0_i_1_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.185 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.185    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.138 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.692     0.829    graphicsCard/A[9]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.023     4.852 r  graphicsCard/xyToMem_return__0/P[7]
                         net (fo=118, routed)        11.117    15.970    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.725    23.186    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.677    
                         clock uncertainty           -0.173    22.505    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.939    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                         -15.970    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             6.303ns  (required time - arrival time)
  Source:                 graphicsCard/command_processor/y1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.871ns  (logic 5.364ns (30.014%)  route 12.507ns (69.986%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 23.182 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.807    -2.240    graphicsCard/command_processor/clk_out1
    SLICE_X66Y49         FDRE                                         r  graphicsCard/command_processor/y1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.722 r  graphicsCard/command_processor/y1_reg[7]/Q
                         net (fo=8, routed)           1.036    -0.685    graphicsCard/line_drawing/xyToMem_return__0[7]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    -0.561 r  graphicsCard/line_drawing/y_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.561    graphicsCard/line_drawing/y_out_carry__0_i_1_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.185 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.185    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.138 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.692     0.829    graphicsCard/A[9]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.023     4.852 r  graphicsCard/xyToMem_return__0/P[7]
                         net (fo=118, routed)        10.779    15.632    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y36         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.721    23.182    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.673    
                         clock uncertainty           -0.173    22.501    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.935    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.935    
                         arrival time                         -15.632    
  -------------------------------------------------------------------
                         slack                                  6.303    

Slack (MET) :             6.532ns  (required time - arrival time)
  Source:                 graphicsCard/command_processor/y1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.649ns  (logic 5.364ns (30.393%)  route 12.285ns (69.607%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 23.189 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.807    -2.240    graphicsCard/command_processor/clk_out1
    SLICE_X66Y49         FDRE                                         r  graphicsCard/command_processor/y1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.722 r  graphicsCard/command_processor/y1_reg[7]/Q
                         net (fo=8, routed)           1.036    -0.685    graphicsCard/line_drawing/xyToMem_return__0[7]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    -0.561 r  graphicsCard/line_drawing/y_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.561    graphicsCard/line_drawing/y_out_carry__0_i_1_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.185 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.185    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.138 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.692     0.829    graphicsCard/A[9]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      4.023     4.852 r  graphicsCard/xyToMem_return__0/P[5]
                         net (fo=118, routed)        10.557    15.409    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y38         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.728    23.189    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.680    
                         clock uncertainty           -0.173    22.508    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    21.942    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.942    
                         arrival time                         -15.409    
  -------------------------------------------------------------------
                         slack                                  6.532    

Slack (MET) :             6.636ns  (required time - arrival time)
  Source:                 graphicsCard/command_processor/y1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.533ns  (logic 5.364ns (30.593%)  route 12.169ns (69.407%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 23.177 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.807    -2.240    graphicsCard/command_processor/clk_out1
    SLICE_X66Y49         FDRE                                         r  graphicsCard/command_processor/y1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.722 r  graphicsCard/command_processor/y1_reg[7]/Q
                         net (fo=8, routed)           1.036    -0.685    graphicsCard/line_drawing/xyToMem_return__0[7]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    -0.561 r  graphicsCard/line_drawing/y_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.561    graphicsCard/line_drawing/y_out_carry__0_i_1_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.185 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.185    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.138 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.692     0.829    graphicsCard/A[9]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.023     4.852 r  graphicsCard/xyToMem_return__0/P[7]
                         net (fo=118, routed)        10.441    15.294    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y35         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.716    23.177    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.668    
                         clock uncertainty           -0.173    22.496    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.930    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.930    
                         arrival time                         -15.294    
  -------------------------------------------------------------------
                         slack                                  6.636    

Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.417ns  (logic 2.408ns (13.825%)  route 15.009ns (86.175%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 23.188 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.711    -2.336    graphicsCard/clk_0
    DSP48_X1Y34          DSP48E1                                      r  graphicsCard/xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      2.291    -0.045 f  graphicsCard/xyToMem_return/P[12]
                         net (fo=120, routed)        13.740    13.695    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/addrb[12]
    SLICE_X8Y170         LUT4 (Prop_lut4_I1_O)        0.117    13.812 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__40/O
                         net (fo=1, routed)           1.269    15.081    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__40_n_0
    RAMB36_X0Y38         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.727    23.188    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.509    22.679    
                         clock uncertainty           -0.173    22.507    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.667    21.840    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.840    
                         arrival time                         -15.081    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.824ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.372ns  (logic 2.407ns (13.855%)  route 14.965ns (86.145%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 23.189 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.711    -2.336    graphicsCard/clk_0
    DSP48_X1Y34          DSP48E1                                      r  graphicsCard/xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      2.291    -0.045 f  graphicsCard/xyToMem_return/P[18]
                         net (fo=119, routed)        14.089    14.043    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addrb[14]
    SLICE_X8Y152         LUT4 (Prop_lut4_I0_O)        0.116    14.159 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__43/O
                         net (fo=1, routed)           0.877    15.036    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__43_n_0
    RAMB36_X0Y31         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.728    23.189    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.509    22.680    
                         clock uncertainty           -0.173    22.508    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    21.861    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.861    
                         arrival time                         -15.036    
  -------------------------------------------------------------------
                         slack                                  6.824    

Slack (MET) :             6.867ns  (required time - arrival time)
  Source:                 graphicsCard/command_processor/y1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.311ns  (logic 5.364ns (30.986%)  route 11.947ns (69.014%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 23.186 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.807    -2.240    graphicsCard/command_processor/clk_out1
    SLICE_X66Y49         FDRE                                         r  graphicsCard/command_processor/y1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.722 r  graphicsCard/command_processor/y1_reg[7]/Q
                         net (fo=8, routed)           1.036    -0.685    graphicsCard/line_drawing/xyToMem_return__0[7]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    -0.561 r  graphicsCard/line_drawing/y_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.561    graphicsCard/line_drawing/y_out_carry__0_i_1_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.185 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.185    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.138 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.692     0.829    graphicsCard/A[9]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      4.023     4.852 r  graphicsCard/xyToMem_return__0/P[5]
                         net (fo=118, routed)        10.219    15.071    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.725    23.186    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.677    
                         clock uncertainty           -0.173    22.505    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    21.939    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                         -15.071    
  -------------------------------------------------------------------
                         slack                                  6.867    

Slack (MET) :             6.970ns  (required time - arrival time)
  Source:                 graphicsCard/command_processor/y1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.196ns  (logic 5.364ns (31.193%)  route 11.832ns (68.807%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.807    -2.240    graphicsCard/command_processor/clk_out1
    SLICE_X66Y49         FDRE                                         r  graphicsCard/command_processor/y1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.722 r  graphicsCard/command_processor/y1_reg[7]/Q
                         net (fo=8, routed)           1.036    -0.685    graphicsCard/line_drawing/xyToMem_return__0[7]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    -0.561 r  graphicsCard/line_drawing/y_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.561    graphicsCard/line_drawing/y_out_carry__0_i_1_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.185 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.185    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.138 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.692     0.829    graphicsCard/A[9]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     4.852 r  graphicsCard/xyToMem_return__0/P[1]
                         net (fo=118, routed)        10.104    14.956    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y34         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.713    23.174    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.665    
                         clock uncertainty           -0.173    22.493    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    21.927    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.927    
                         arrival time                         -14.956    
  -------------------------------------------------------------------
                         slack                                  6.970    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 graphicsCard/command_processor/y1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.195ns  (logic 5.364ns (31.194%)  route 11.831ns (68.806%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.807    -2.240    graphicsCard/command_processor/clk_out1
    SLICE_X66Y49         FDRE                                         r  graphicsCard/command_processor/y1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.722 r  graphicsCard/command_processor/y1_reg[7]/Q
                         net (fo=8, routed)           1.036    -0.685    graphicsCard/line_drawing/xyToMem_return__0[7]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    -0.561 r  graphicsCard/line_drawing/y_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.561    graphicsCard/line_drawing/y_out_carry__0_i_1_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.185 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.185    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.138 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.692     0.829    graphicsCard/A[9]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.023     4.852 r  graphicsCard/xyToMem_return__0/P[7]
                         net (fo=118, routed)        10.103    14.956    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y34         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.713    23.174    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.665    
                         clock uncertainty           -0.173    22.493    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.927    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.927    
                         arrival time                         -14.956    
  -------------------------------------------------------------------
                         slack                                  6.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/color_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.568    -0.544    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X66Y54         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[64]/Q
                         net (fo=1, routed)           0.113    -0.267    graphicsCard/command_processor/dout[44]
    SLICE_X67Y54         FDRE                                         r  graphicsCard/command_processor/color_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X67Y54         FDRE                                         r  graphicsCard/command_processor/color_reg[4]/C
                         clock pessimism             -0.219    -0.531    
    SLICE_X67Y54         FDRE (Hold_fdre_C_D)         0.070    -0.461    graphicsCard/command_processor/color_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.732%)  route 0.137ns (49.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.569    -0.543    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X64Y50         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[40]/Q
                         net (fo=1, routed)           0.137    -0.265    graphicsCard/command_processor/dout[20]
    SLICE_X65Y50         FDRE                                         r  graphicsCard/command_processor/y1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.841    -0.311    graphicsCard/command_processor/clk_out1
    SLICE_X65Y50         FDRE                                         r  graphicsCard/command_processor/y1_reg[0]/C
                         clock pessimism             -0.219    -0.530    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.059    -0.471    graphicsCard/command_processor/y1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/x2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.354%)  route 0.121ns (48.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.635    -0.477    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X64Y48         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.349 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[33]/Q
                         net (fo=1, routed)           0.121    -0.227    graphicsCard/command_processor/dout[13]
    SLICE_X64Y49         FDRE                                         r  graphicsCard/command_processor/x2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.911    -0.241    graphicsCard/command_processor/clk_out1
    SLICE_X64Y49         FDRE                                         r  graphicsCard/command_processor/x2_reg[3]/C
                         clock pessimism             -0.219    -0.461    
    SLICE_X64Y49         FDRE (Hold_fdre_C_D)         0.017    -0.444    graphicsCard/command_processor/x2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/x2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.967%)  route 0.118ns (48.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.635    -0.477    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X64Y48         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.349 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[30]/Q
                         net (fo=1, routed)           0.118    -0.230    graphicsCard/command_processor/dout[10]
    SLICE_X65Y49         FDRE                                         r  graphicsCard/command_processor/x2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.911    -0.241    graphicsCard/command_processor/clk_out1
    SLICE_X65Y49         FDRE                                         r  graphicsCard/command_processor/x2_reg[0]/C
                         clock pessimism             -0.219    -0.461    
    SLICE_X65Y49         FDRE (Hold_fdre_C_D)         0.013    -0.448    graphicsCard/command_processor/x2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.972%)  route 0.166ns (54.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.635    -0.477    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X64Y48         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/Q
                         net (fo=1, routed)           0.166    -0.170    graphicsCard/command_processor/dout[3]
    SLICE_X64Y49         FDRE                                         r  graphicsCard/command_processor/y2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.911    -0.241    graphicsCard/command_processor/clk_out1
    SLICE_X64Y49         FDRE                                         r  graphicsCard/command_processor/y2_reg[3]/C
                         clock pessimism             -0.219    -0.461    
    SLICE_X64Y49         FDRE (Hold_fdre_C_D)         0.070    -0.391    graphicsCard/command_processor/y2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 graphicsCard/command_processor/y2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/line_drawing/negdy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.353ns (64.127%)  route 0.197ns (35.873%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.635    -0.477    graphicsCard/command_processor/clk_out1
    SLICE_X64Y47         FDRE                                         r  graphicsCard/command_processor/y2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  graphicsCard/command_processor/y2_reg[2]/Q
                         net (fo=7, routed)           0.197    -0.139    graphicsCard/line_drawing/negdy_reg[9]_0[2]
    SLICE_X62Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119    -0.020 r  graphicsCard/line_drawing/a_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.020    graphicsCard/line_drawing/a_carry_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.020 r  graphicsCard/line_drawing/a_carry__0/CO[3]
                         net (fo=1, routed)           0.001     0.021    graphicsCard/line_drawing/a_carry__0_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.074 r  graphicsCard/line_drawing/a_carry__1/O[0]
                         net (fo=7, routed)           0.000     0.074    graphicsCard/line_drawing/y2_reg[8][0]
    SLICE_X62Y50         FDRE                                         r  graphicsCard/line_drawing/negdy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.840    -0.312    graphicsCard/line_drawing/clk_out1
    SLICE_X62Y50         FDRE                                         r  graphicsCard/line_drawing/negdy_reg[8]/C
                         clock pessimism              0.035    -0.277    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.130    -0.147    graphicsCard/line_drawing/negdy_reg[8]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/color_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.494%)  route 0.156ns (52.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.569    -0.543    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X69Y51         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/Q
                         net (fo=1, routed)           0.156    -0.246    graphicsCard/command_processor/dout[41]
    SLICE_X70Y51         FDRE                                         r  graphicsCard/command_processor/color_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.841    -0.311    graphicsCard/command_processor/clk_out1
    SLICE_X70Y51         FDRE                                         r  graphicsCard/command_processor/color_reg[1]/C
                         clock pessimism             -0.216    -0.527    
    SLICE_X70Y51         FDRE (Hold_fdre_C_D)         0.059    -0.468    graphicsCard/command_processor/color_reg[1]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.634    -0.478    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X63Y46         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/Q
                         net (fo=1, routed)           0.172    -0.164    graphicsCard/command_processor/dout[0]
    SLICE_X63Y47         FDRE                                         r  graphicsCard/command_processor/y2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.910    -0.242    graphicsCard/command_processor/clk_out1
    SLICE_X63Y47         FDRE                                         r  graphicsCard/command_processor/y2_reg[0]/C
                         clock pessimism             -0.218    -0.461    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.070    -0.391    graphicsCard/command_processor/y2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.212ns (56.360%)  route 0.164ns (43.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.634    -0.478    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X66Y46         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.314 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=6, routed)           0.164    -0.150    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[6]
    SLICE_X66Y47         LUT5 (Prop_lut5_I2_O)        0.048    -0.102 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[9]
    SLICE_X66Y47         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.911    -0.241    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X66Y47         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                         clock pessimism             -0.219    -0.461    
    SLICE_X66Y47         FDRE (Hold_fdre_C_D)         0.131    -0.330    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/x2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.634    -0.478    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X63Y46         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/Q
                         net (fo=1, routed)           0.170    -0.166    graphicsCard/command_processor/dout[11]
    SLICE_X63Y47         FDRE                                         r  graphicsCard/command_processor/x2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.910    -0.242    graphicsCard/command_processor/clk_out1
    SLICE_X63Y47         FDRE                                         r  graphicsCard/command_processor/x2_reg[1]/C
                         clock pessimism             -0.218    -0.461    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.066    -0.395    graphicsCard/command_processor/x2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y9     graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y9     graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y10    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y10    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y21    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y21    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y17    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y17    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y17    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y17    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X69Y49    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X69Y49    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X69Y49    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X69Y49    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X69Y49    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X69Y49    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X66Y50    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X66Y50    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X69Y52    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X69Y52    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X69Y49    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X69Y49    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X69Y49    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X69Y49    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X69Y49    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X69Y49    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X66Y50    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X66Y50    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X69Y52    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X69Y52    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { graphicsCard/clockModule/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  graphicsCard/clockModule/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 graphicsCard/command_processor/y1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.547ns  (logic 5.364ns (28.920%)  route 13.183ns (71.080%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 23.189 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.807    -2.240    graphicsCard/command_processor/clk_out1
    SLICE_X66Y49         FDRE                                         r  graphicsCard/command_processor/y1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.722 r  graphicsCard/command_processor/y1_reg[7]/Q
                         net (fo=8, routed)           1.036    -0.685    graphicsCard/line_drawing/xyToMem_return__0[7]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    -0.561 r  graphicsCard/line_drawing/y_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.561    graphicsCard/line_drawing/y_out_carry__0_i_1_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.185 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.185    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.138 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.692     0.829    graphicsCard/A[9]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.023     4.852 r  graphicsCard/xyToMem_return__0/P[7]
                         net (fo=118, routed)        11.455    16.308    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y38         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.728    23.189    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.680    
                         clock uncertainty           -0.167    22.514    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.948    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.948    
                         arrival time                         -16.308    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 graphicsCard/command_processor/y1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.209ns  (logic 5.364ns (29.457%)  route 12.845ns (70.543%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 23.186 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.807    -2.240    graphicsCard/command_processor/clk_out1
    SLICE_X66Y49         FDRE                                         r  graphicsCard/command_processor/y1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.722 r  graphicsCard/command_processor/y1_reg[7]/Q
                         net (fo=8, routed)           1.036    -0.685    graphicsCard/line_drawing/xyToMem_return__0[7]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    -0.561 r  graphicsCard/line_drawing/y_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.561    graphicsCard/line_drawing/y_out_carry__0_i_1_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.185 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.185    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.138 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.692     0.829    graphicsCard/A[9]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.023     4.852 r  graphicsCard/xyToMem_return__0/P[7]
                         net (fo=118, routed)        11.117    15.970    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.725    23.186    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.677    
                         clock uncertainty           -0.167    22.511    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.945    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.945    
                         arrival time                         -15.970    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 graphicsCard/command_processor/y1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.871ns  (logic 5.364ns (30.014%)  route 12.507ns (69.986%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 23.182 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.807    -2.240    graphicsCard/command_processor/clk_out1
    SLICE_X66Y49         FDRE                                         r  graphicsCard/command_processor/y1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.722 r  graphicsCard/command_processor/y1_reg[7]/Q
                         net (fo=8, routed)           1.036    -0.685    graphicsCard/line_drawing/xyToMem_return__0[7]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    -0.561 r  graphicsCard/line_drawing/y_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.561    graphicsCard/line_drawing/y_out_carry__0_i_1_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.185 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.185    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.138 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.692     0.829    graphicsCard/A[9]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.023     4.852 r  graphicsCard/xyToMem_return__0/P[7]
                         net (fo=118, routed)        10.779    15.632    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y36         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.721    23.182    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.673    
                         clock uncertainty           -0.167    22.507    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.941    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.941    
                         arrival time                         -15.632    
  -------------------------------------------------------------------
                         slack                                  6.309    

Slack (MET) :             6.538ns  (required time - arrival time)
  Source:                 graphicsCard/command_processor/y1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.649ns  (logic 5.364ns (30.393%)  route 12.285ns (69.607%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 23.189 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.807    -2.240    graphicsCard/command_processor/clk_out1
    SLICE_X66Y49         FDRE                                         r  graphicsCard/command_processor/y1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.722 r  graphicsCard/command_processor/y1_reg[7]/Q
                         net (fo=8, routed)           1.036    -0.685    graphicsCard/line_drawing/xyToMem_return__0[7]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    -0.561 r  graphicsCard/line_drawing/y_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.561    graphicsCard/line_drawing/y_out_carry__0_i_1_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.185 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.185    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.138 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.692     0.829    graphicsCard/A[9]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      4.023     4.852 r  graphicsCard/xyToMem_return__0/P[5]
                         net (fo=118, routed)        10.557    15.409    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y38         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.728    23.189    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.680    
                         clock uncertainty           -0.167    22.514    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    21.948    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.948    
                         arrival time                         -15.409    
  -------------------------------------------------------------------
                         slack                                  6.538    

Slack (MET) :             6.642ns  (required time - arrival time)
  Source:                 graphicsCard/command_processor/y1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.533ns  (logic 5.364ns (30.593%)  route 12.169ns (69.407%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 23.177 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.807    -2.240    graphicsCard/command_processor/clk_out1
    SLICE_X66Y49         FDRE                                         r  graphicsCard/command_processor/y1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.722 r  graphicsCard/command_processor/y1_reg[7]/Q
                         net (fo=8, routed)           1.036    -0.685    graphicsCard/line_drawing/xyToMem_return__0[7]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    -0.561 r  graphicsCard/line_drawing/y_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.561    graphicsCard/line_drawing/y_out_carry__0_i_1_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.185 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.185    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.138 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.692     0.829    graphicsCard/A[9]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.023     4.852 r  graphicsCard/xyToMem_return__0/P[7]
                         net (fo=118, routed)        10.441    15.294    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y35         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.716    23.177    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.668    
                         clock uncertainty           -0.167    22.502    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.936    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.936    
                         arrival time                         -15.294    
  -------------------------------------------------------------------
                         slack                                  6.642    

Slack (MET) :             6.765ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.417ns  (logic 2.408ns (13.825%)  route 15.009ns (86.175%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 23.188 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.711    -2.336    graphicsCard/clk_0
    DSP48_X1Y34          DSP48E1                                      r  graphicsCard/xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      2.291    -0.045 f  graphicsCard/xyToMem_return/P[12]
                         net (fo=120, routed)        13.740    13.695    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/addrb[12]
    SLICE_X8Y170         LUT4 (Prop_lut4_I1_O)        0.117    13.812 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__40/O
                         net (fo=1, routed)           1.269    15.081    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__40_n_0
    RAMB36_X0Y38         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.727    23.188    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.509    22.679    
                         clock uncertainty           -0.167    22.513    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.667    21.846    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.846    
                         arrival time                         -15.081    
  -------------------------------------------------------------------
                         slack                                  6.765    

Slack (MET) :             6.830ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.372ns  (logic 2.407ns (13.855%)  route 14.965ns (86.145%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 23.189 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.711    -2.336    graphicsCard/clk_0
    DSP48_X1Y34          DSP48E1                                      r  graphicsCard/xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      2.291    -0.045 f  graphicsCard/xyToMem_return/P[18]
                         net (fo=119, routed)        14.089    14.043    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addrb[14]
    SLICE_X8Y152         LUT4 (Prop_lut4_I0_O)        0.116    14.159 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__43/O
                         net (fo=1, routed)           0.877    15.036    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__43_n_0
    RAMB36_X0Y31         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.728    23.189    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.509    22.680    
                         clock uncertainty           -0.167    22.514    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    21.867    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.867    
                         arrival time                         -15.036    
  -------------------------------------------------------------------
                         slack                                  6.830    

Slack (MET) :             6.873ns  (required time - arrival time)
  Source:                 graphicsCard/command_processor/y1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.311ns  (logic 5.364ns (30.986%)  route 11.947ns (69.014%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 23.186 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.807    -2.240    graphicsCard/command_processor/clk_out1
    SLICE_X66Y49         FDRE                                         r  graphicsCard/command_processor/y1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.722 r  graphicsCard/command_processor/y1_reg[7]/Q
                         net (fo=8, routed)           1.036    -0.685    graphicsCard/line_drawing/xyToMem_return__0[7]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    -0.561 r  graphicsCard/line_drawing/y_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.561    graphicsCard/line_drawing/y_out_carry__0_i_1_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.185 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.185    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.138 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.692     0.829    graphicsCard/A[9]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      4.023     4.852 r  graphicsCard/xyToMem_return__0/P[5]
                         net (fo=118, routed)        10.219    15.071    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.725    23.186    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.677    
                         clock uncertainty           -0.167    22.511    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    21.945    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.945    
                         arrival time                         -15.071    
  -------------------------------------------------------------------
                         slack                                  6.873    

Slack (MET) :             6.976ns  (required time - arrival time)
  Source:                 graphicsCard/command_processor/y1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.196ns  (logic 5.364ns (31.193%)  route 11.832ns (68.807%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.807    -2.240    graphicsCard/command_processor/clk_out1
    SLICE_X66Y49         FDRE                                         r  graphicsCard/command_processor/y1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.722 r  graphicsCard/command_processor/y1_reg[7]/Q
                         net (fo=8, routed)           1.036    -0.685    graphicsCard/line_drawing/xyToMem_return__0[7]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    -0.561 r  graphicsCard/line_drawing/y_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.561    graphicsCard/line_drawing/y_out_carry__0_i_1_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.185 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.185    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.138 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.692     0.829    graphicsCard/A[9]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     4.852 r  graphicsCard/xyToMem_return__0/P[1]
                         net (fo=118, routed)        10.104    14.956    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y34         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.713    23.174    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.665    
                         clock uncertainty           -0.167    22.499    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    21.933    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.933    
                         arrival time                         -14.956    
  -------------------------------------------------------------------
                         slack                                  6.976    

Slack (MET) :             6.977ns  (required time - arrival time)
  Source:                 graphicsCard/command_processor/y1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.195ns  (logic 5.364ns (31.194%)  route 11.831ns (68.806%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.807    -2.240    graphicsCard/command_processor/clk_out1
    SLICE_X66Y49         FDRE                                         r  graphicsCard/command_processor/y1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.722 r  graphicsCard/command_processor/y1_reg[7]/Q
                         net (fo=8, routed)           1.036    -0.685    graphicsCard/line_drawing/xyToMem_return__0[7]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    -0.561 r  graphicsCard/line_drawing/y_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.561    graphicsCard/line_drawing/y_out_carry__0_i_1_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.185 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.185    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.138 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.692     0.829    graphicsCard/A[9]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.023     4.852 r  graphicsCard/xyToMem_return__0/P[7]
                         net (fo=118, routed)        10.103    14.956    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y34         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.713    23.174    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.665    
                         clock uncertainty           -0.167    22.499    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.933    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.933    
                         arrival time                         -14.956    
  -------------------------------------------------------------------
                         slack                                  6.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/color_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.568    -0.544    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X66Y54         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[64]/Q
                         net (fo=1, routed)           0.113    -0.267    graphicsCard/command_processor/dout[44]
    SLICE_X67Y54         FDRE                                         r  graphicsCard/command_processor/color_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X67Y54         FDRE                                         r  graphicsCard/command_processor/color_reg[4]/C
                         clock pessimism             -0.219    -0.531    
    SLICE_X67Y54         FDRE (Hold_fdre_C_D)         0.070    -0.461    graphicsCard/command_processor/color_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.732%)  route 0.137ns (49.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.569    -0.543    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X64Y50         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[40]/Q
                         net (fo=1, routed)           0.137    -0.265    graphicsCard/command_processor/dout[20]
    SLICE_X65Y50         FDRE                                         r  graphicsCard/command_processor/y1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.841    -0.311    graphicsCard/command_processor/clk_out1
    SLICE_X65Y50         FDRE                                         r  graphicsCard/command_processor/y1_reg[0]/C
                         clock pessimism             -0.219    -0.530    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.059    -0.471    graphicsCard/command_processor/y1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/x2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.354%)  route 0.121ns (48.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.635    -0.477    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X64Y48         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.349 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[33]/Q
                         net (fo=1, routed)           0.121    -0.227    graphicsCard/command_processor/dout[13]
    SLICE_X64Y49         FDRE                                         r  graphicsCard/command_processor/x2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.911    -0.241    graphicsCard/command_processor/clk_out1
    SLICE_X64Y49         FDRE                                         r  graphicsCard/command_processor/x2_reg[3]/C
                         clock pessimism             -0.219    -0.461    
    SLICE_X64Y49         FDRE (Hold_fdre_C_D)         0.017    -0.444    graphicsCard/command_processor/x2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/x2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.967%)  route 0.118ns (48.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.635    -0.477    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X64Y48         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.349 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[30]/Q
                         net (fo=1, routed)           0.118    -0.230    graphicsCard/command_processor/dout[10]
    SLICE_X65Y49         FDRE                                         r  graphicsCard/command_processor/x2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.911    -0.241    graphicsCard/command_processor/clk_out1
    SLICE_X65Y49         FDRE                                         r  graphicsCard/command_processor/x2_reg[0]/C
                         clock pessimism             -0.219    -0.461    
    SLICE_X65Y49         FDRE (Hold_fdre_C_D)         0.013    -0.448    graphicsCard/command_processor/x2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.972%)  route 0.166ns (54.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.635    -0.477    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X64Y48         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/Q
                         net (fo=1, routed)           0.166    -0.170    graphicsCard/command_processor/dout[3]
    SLICE_X64Y49         FDRE                                         r  graphicsCard/command_processor/y2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.911    -0.241    graphicsCard/command_processor/clk_out1
    SLICE_X64Y49         FDRE                                         r  graphicsCard/command_processor/y2_reg[3]/C
                         clock pessimism             -0.219    -0.461    
    SLICE_X64Y49         FDRE (Hold_fdre_C_D)         0.070    -0.391    graphicsCard/command_processor/y2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 graphicsCard/command_processor/y2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/line_drawing/negdy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.353ns (64.127%)  route 0.197ns (35.873%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.635    -0.477    graphicsCard/command_processor/clk_out1
    SLICE_X64Y47         FDRE                                         r  graphicsCard/command_processor/y2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  graphicsCard/command_processor/y2_reg[2]/Q
                         net (fo=7, routed)           0.197    -0.139    graphicsCard/line_drawing/negdy_reg[9]_0[2]
    SLICE_X62Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119    -0.020 r  graphicsCard/line_drawing/a_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.020    graphicsCard/line_drawing/a_carry_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.020 r  graphicsCard/line_drawing/a_carry__0/CO[3]
                         net (fo=1, routed)           0.001     0.021    graphicsCard/line_drawing/a_carry__0_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.074 r  graphicsCard/line_drawing/a_carry__1/O[0]
                         net (fo=7, routed)           0.000     0.074    graphicsCard/line_drawing/y2_reg[8][0]
    SLICE_X62Y50         FDRE                                         r  graphicsCard/line_drawing/negdy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.840    -0.312    graphicsCard/line_drawing/clk_out1
    SLICE_X62Y50         FDRE                                         r  graphicsCard/line_drawing/negdy_reg[8]/C
                         clock pessimism              0.035    -0.277    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.130    -0.147    graphicsCard/line_drawing/negdy_reg[8]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/color_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.494%)  route 0.156ns (52.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.569    -0.543    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X69Y51         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/Q
                         net (fo=1, routed)           0.156    -0.246    graphicsCard/command_processor/dout[41]
    SLICE_X70Y51         FDRE                                         r  graphicsCard/command_processor/color_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.841    -0.311    graphicsCard/command_processor/clk_out1
    SLICE_X70Y51         FDRE                                         r  graphicsCard/command_processor/color_reg[1]/C
                         clock pessimism             -0.216    -0.527    
    SLICE_X70Y51         FDRE (Hold_fdre_C_D)         0.059    -0.468    graphicsCard/command_processor/color_reg[1]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.634    -0.478    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X63Y46         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/Q
                         net (fo=1, routed)           0.172    -0.164    graphicsCard/command_processor/dout[0]
    SLICE_X63Y47         FDRE                                         r  graphicsCard/command_processor/y2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.910    -0.242    graphicsCard/command_processor/clk_out1
    SLICE_X63Y47         FDRE                                         r  graphicsCard/command_processor/y2_reg[0]/C
                         clock pessimism             -0.218    -0.461    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.070    -0.391    graphicsCard/command_processor/y2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.212ns (56.360%)  route 0.164ns (43.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.634    -0.478    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X66Y46         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.314 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=6, routed)           0.164    -0.150    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[6]
    SLICE_X66Y47         LUT5 (Prop_lut5_I2_O)        0.048    -0.102 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[9]
    SLICE_X66Y47         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.911    -0.241    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X66Y47         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                         clock pessimism             -0.219    -0.461    
    SLICE_X66Y47         FDRE (Hold_fdre_C_D)         0.131    -0.330    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/x2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.634    -0.478    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X63Y46         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/Q
                         net (fo=1, routed)           0.170    -0.166    graphicsCard/command_processor/dout[11]
    SLICE_X63Y47         FDRE                                         r  graphicsCard/command_processor/x2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.910    -0.242    graphicsCard/command_processor/clk_out1
    SLICE_X63Y47         FDRE                                         r  graphicsCard/command_processor/x2_reg[1]/C
                         clock pessimism             -0.218    -0.461    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.066    -0.395    graphicsCard/command_processor/x2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y9     graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y9     graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y10    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y10    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y21    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y21    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y17    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y17    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y17    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y17    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X69Y49    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X69Y49    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X69Y49    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X69Y49    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X69Y49    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X69Y49    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X66Y50    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X66Y50    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X69Y52    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X69Y52    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X69Y49    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X69Y49    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X69Y49    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X69Y49    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X69Y49    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X69Y49    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X66Y50    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X66Y50    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X69Y52    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X69Y52    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { graphicsCard/clockModule/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  graphicsCard/clockModule/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 graphicsCard/command_processor/y1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.547ns  (logic 5.364ns (28.920%)  route 13.183ns (71.080%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 23.189 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.807    -2.240    graphicsCard/command_processor/clk_out1
    SLICE_X66Y49         FDRE                                         r  graphicsCard/command_processor/y1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.722 r  graphicsCard/command_processor/y1_reg[7]/Q
                         net (fo=8, routed)           1.036    -0.685    graphicsCard/line_drawing/xyToMem_return__0[7]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    -0.561 r  graphicsCard/line_drawing/y_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.561    graphicsCard/line_drawing/y_out_carry__0_i_1_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.185 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.185    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.138 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.692     0.829    graphicsCard/A[9]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.023     4.852 r  graphicsCard/xyToMem_return__0/P[7]
                         net (fo=118, routed)        11.455    16.308    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y38         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.728    23.189    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.680    
                         clock uncertainty           -0.173    22.508    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.942    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.942    
                         arrival time                         -16.308    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 graphicsCard/command_processor/y1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.209ns  (logic 5.364ns (29.457%)  route 12.845ns (70.543%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 23.186 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.807    -2.240    graphicsCard/command_processor/clk_out1
    SLICE_X66Y49         FDRE                                         r  graphicsCard/command_processor/y1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.722 r  graphicsCard/command_processor/y1_reg[7]/Q
                         net (fo=8, routed)           1.036    -0.685    graphicsCard/line_drawing/xyToMem_return__0[7]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    -0.561 r  graphicsCard/line_drawing/y_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.561    graphicsCard/line_drawing/y_out_carry__0_i_1_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.185 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.185    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.138 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.692     0.829    graphicsCard/A[9]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.023     4.852 r  graphicsCard/xyToMem_return__0/P[7]
                         net (fo=118, routed)        11.117    15.970    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.725    23.186    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.677    
                         clock uncertainty           -0.173    22.505    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.939    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                         -15.970    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             6.303ns  (required time - arrival time)
  Source:                 graphicsCard/command_processor/y1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.871ns  (logic 5.364ns (30.014%)  route 12.507ns (69.986%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 23.182 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.807    -2.240    graphicsCard/command_processor/clk_out1
    SLICE_X66Y49         FDRE                                         r  graphicsCard/command_processor/y1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.722 r  graphicsCard/command_processor/y1_reg[7]/Q
                         net (fo=8, routed)           1.036    -0.685    graphicsCard/line_drawing/xyToMem_return__0[7]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    -0.561 r  graphicsCard/line_drawing/y_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.561    graphicsCard/line_drawing/y_out_carry__0_i_1_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.185 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.185    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.138 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.692     0.829    graphicsCard/A[9]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.023     4.852 r  graphicsCard/xyToMem_return__0/P[7]
                         net (fo=118, routed)        10.779    15.632    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y36         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.721    23.182    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.673    
                         clock uncertainty           -0.173    22.501    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.935    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.935    
                         arrival time                         -15.632    
  -------------------------------------------------------------------
                         slack                                  6.303    

Slack (MET) :             6.532ns  (required time - arrival time)
  Source:                 graphicsCard/command_processor/y1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.649ns  (logic 5.364ns (30.393%)  route 12.285ns (69.607%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 23.189 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.807    -2.240    graphicsCard/command_processor/clk_out1
    SLICE_X66Y49         FDRE                                         r  graphicsCard/command_processor/y1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.722 r  graphicsCard/command_processor/y1_reg[7]/Q
                         net (fo=8, routed)           1.036    -0.685    graphicsCard/line_drawing/xyToMem_return__0[7]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    -0.561 r  graphicsCard/line_drawing/y_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.561    graphicsCard/line_drawing/y_out_carry__0_i_1_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.185 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.185    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.138 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.692     0.829    graphicsCard/A[9]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      4.023     4.852 r  graphicsCard/xyToMem_return__0/P[5]
                         net (fo=118, routed)        10.557    15.409    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y38         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.728    23.189    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.680    
                         clock uncertainty           -0.173    22.508    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    21.942    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.942    
                         arrival time                         -15.409    
  -------------------------------------------------------------------
                         slack                                  6.532    

Slack (MET) :             6.636ns  (required time - arrival time)
  Source:                 graphicsCard/command_processor/y1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.533ns  (logic 5.364ns (30.593%)  route 12.169ns (69.407%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 23.177 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.807    -2.240    graphicsCard/command_processor/clk_out1
    SLICE_X66Y49         FDRE                                         r  graphicsCard/command_processor/y1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.722 r  graphicsCard/command_processor/y1_reg[7]/Q
                         net (fo=8, routed)           1.036    -0.685    graphicsCard/line_drawing/xyToMem_return__0[7]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    -0.561 r  graphicsCard/line_drawing/y_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.561    graphicsCard/line_drawing/y_out_carry__0_i_1_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.185 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.185    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.138 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.692     0.829    graphicsCard/A[9]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.023     4.852 r  graphicsCard/xyToMem_return__0/P[7]
                         net (fo=118, routed)        10.441    15.294    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y35         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.716    23.177    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.668    
                         clock uncertainty           -0.173    22.496    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.930    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.930    
                         arrival time                         -15.294    
  -------------------------------------------------------------------
                         slack                                  6.636    

Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.417ns  (logic 2.408ns (13.825%)  route 15.009ns (86.175%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 23.188 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.711    -2.336    graphicsCard/clk_0
    DSP48_X1Y34          DSP48E1                                      r  graphicsCard/xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      2.291    -0.045 f  graphicsCard/xyToMem_return/P[12]
                         net (fo=120, routed)        13.740    13.695    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/addrb[12]
    SLICE_X8Y170         LUT4 (Prop_lut4_I1_O)        0.117    13.812 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__40/O
                         net (fo=1, routed)           1.269    15.081    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__40_n_0
    RAMB36_X0Y38         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.727    23.188    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.509    22.679    
                         clock uncertainty           -0.173    22.507    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.667    21.840    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.840    
                         arrival time                         -15.081    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.824ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.372ns  (logic 2.407ns (13.855%)  route 14.965ns (86.145%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 23.189 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.711    -2.336    graphicsCard/clk_0
    DSP48_X1Y34          DSP48E1                                      r  graphicsCard/xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      2.291    -0.045 f  graphicsCard/xyToMem_return/P[18]
                         net (fo=119, routed)        14.089    14.043    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addrb[14]
    SLICE_X8Y152         LUT4 (Prop_lut4_I0_O)        0.116    14.159 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__43/O
                         net (fo=1, routed)           0.877    15.036    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__43_n_0
    RAMB36_X0Y31         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.728    23.189    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.509    22.680    
                         clock uncertainty           -0.173    22.508    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    21.861    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.861    
                         arrival time                         -15.036    
  -------------------------------------------------------------------
                         slack                                  6.824    

Slack (MET) :             6.867ns  (required time - arrival time)
  Source:                 graphicsCard/command_processor/y1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.311ns  (logic 5.364ns (30.986%)  route 11.947ns (69.014%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 23.186 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.807    -2.240    graphicsCard/command_processor/clk_out1
    SLICE_X66Y49         FDRE                                         r  graphicsCard/command_processor/y1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.722 r  graphicsCard/command_processor/y1_reg[7]/Q
                         net (fo=8, routed)           1.036    -0.685    graphicsCard/line_drawing/xyToMem_return__0[7]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    -0.561 r  graphicsCard/line_drawing/y_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.561    graphicsCard/line_drawing/y_out_carry__0_i_1_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.185 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.185    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.138 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.692     0.829    graphicsCard/A[9]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      4.023     4.852 r  graphicsCard/xyToMem_return__0/P[5]
                         net (fo=118, routed)        10.219    15.071    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.725    23.186    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.677    
                         clock uncertainty           -0.173    22.505    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    21.939    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                         -15.071    
  -------------------------------------------------------------------
                         slack                                  6.867    

Slack (MET) :             6.970ns  (required time - arrival time)
  Source:                 graphicsCard/command_processor/y1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.196ns  (logic 5.364ns (31.193%)  route 11.832ns (68.807%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.807    -2.240    graphicsCard/command_processor/clk_out1
    SLICE_X66Y49         FDRE                                         r  graphicsCard/command_processor/y1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.722 r  graphicsCard/command_processor/y1_reg[7]/Q
                         net (fo=8, routed)           1.036    -0.685    graphicsCard/line_drawing/xyToMem_return__0[7]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    -0.561 r  graphicsCard/line_drawing/y_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.561    graphicsCard/line_drawing/y_out_carry__0_i_1_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.185 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.185    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.138 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.692     0.829    graphicsCard/A[9]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     4.852 r  graphicsCard/xyToMem_return__0/P[1]
                         net (fo=118, routed)        10.104    14.956    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y34         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.713    23.174    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.665    
                         clock uncertainty           -0.173    22.493    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    21.927    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.927    
                         arrival time                         -14.956    
  -------------------------------------------------------------------
                         slack                                  6.970    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 graphicsCard/command_processor/y1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.195ns  (logic 5.364ns (31.194%)  route 11.831ns (68.806%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.807    -2.240    graphicsCard/command_processor/clk_out1
    SLICE_X66Y49         FDRE                                         r  graphicsCard/command_processor/y1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.722 r  graphicsCard/command_processor/y1_reg[7]/Q
                         net (fo=8, routed)           1.036    -0.685    graphicsCard/line_drawing/xyToMem_return__0[7]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    -0.561 r  graphicsCard/line_drawing/y_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.561    graphicsCard/line_drawing/y_out_carry__0_i_1_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.185 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.185    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.138 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.692     0.829    graphicsCard/A[9]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.023     4.852 r  graphicsCard/xyToMem_return__0/P[7]
                         net (fo=118, routed)        10.103    14.956    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y34         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.713    23.174    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.665    
                         clock uncertainty           -0.173    22.493    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.927    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.927    
                         arrival time                         -14.956    
  -------------------------------------------------------------------
                         slack                                  6.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/color_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.568    -0.544    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X66Y54         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[64]/Q
                         net (fo=1, routed)           0.113    -0.267    graphicsCard/command_processor/dout[44]
    SLICE_X67Y54         FDRE                                         r  graphicsCard/command_processor/color_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X67Y54         FDRE                                         r  graphicsCard/command_processor/color_reg[4]/C
                         clock pessimism             -0.219    -0.531    
                         clock uncertainty            0.173    -0.358    
    SLICE_X67Y54         FDRE (Hold_fdre_C_D)         0.070    -0.288    graphicsCard/command_processor/color_reg[4]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.732%)  route 0.137ns (49.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.569    -0.543    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X64Y50         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[40]/Q
                         net (fo=1, routed)           0.137    -0.265    graphicsCard/command_processor/dout[20]
    SLICE_X65Y50         FDRE                                         r  graphicsCard/command_processor/y1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.841    -0.311    graphicsCard/command_processor/clk_out1
    SLICE_X65Y50         FDRE                                         r  graphicsCard/command_processor/y1_reg[0]/C
                         clock pessimism             -0.219    -0.530    
                         clock uncertainty            0.173    -0.357    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.059    -0.298    graphicsCard/command_processor/y1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/x2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.354%)  route 0.121ns (48.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.635    -0.477    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X64Y48         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.349 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[33]/Q
                         net (fo=1, routed)           0.121    -0.227    graphicsCard/command_processor/dout[13]
    SLICE_X64Y49         FDRE                                         r  graphicsCard/command_processor/x2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.911    -0.241    graphicsCard/command_processor/clk_out1
    SLICE_X64Y49         FDRE                                         r  graphicsCard/command_processor/x2_reg[3]/C
                         clock pessimism             -0.219    -0.461    
                         clock uncertainty            0.173    -0.288    
    SLICE_X64Y49         FDRE (Hold_fdre_C_D)         0.017    -0.271    graphicsCard/command_processor/x2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/x2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.967%)  route 0.118ns (48.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.635    -0.477    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X64Y48         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.349 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[30]/Q
                         net (fo=1, routed)           0.118    -0.230    graphicsCard/command_processor/dout[10]
    SLICE_X65Y49         FDRE                                         r  graphicsCard/command_processor/x2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.911    -0.241    graphicsCard/command_processor/clk_out1
    SLICE_X65Y49         FDRE                                         r  graphicsCard/command_processor/x2_reg[0]/C
                         clock pessimism             -0.219    -0.461    
                         clock uncertainty            0.173    -0.288    
    SLICE_X65Y49         FDRE (Hold_fdre_C_D)         0.013    -0.275    graphicsCard/command_processor/x2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.972%)  route 0.166ns (54.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.635    -0.477    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X64Y48         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/Q
                         net (fo=1, routed)           0.166    -0.170    graphicsCard/command_processor/dout[3]
    SLICE_X64Y49         FDRE                                         r  graphicsCard/command_processor/y2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.911    -0.241    graphicsCard/command_processor/clk_out1
    SLICE_X64Y49         FDRE                                         r  graphicsCard/command_processor/y2_reg[3]/C
                         clock pessimism             -0.219    -0.461    
                         clock uncertainty            0.173    -0.288    
    SLICE_X64Y49         FDRE (Hold_fdre_C_D)         0.070    -0.218    graphicsCard/command_processor/y2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 graphicsCard/command_processor/y2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/line_drawing/negdy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.353ns (64.127%)  route 0.197ns (35.873%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.635    -0.477    graphicsCard/command_processor/clk_out1
    SLICE_X64Y47         FDRE                                         r  graphicsCard/command_processor/y2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  graphicsCard/command_processor/y2_reg[2]/Q
                         net (fo=7, routed)           0.197    -0.139    graphicsCard/line_drawing/negdy_reg[9]_0[2]
    SLICE_X62Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119    -0.020 r  graphicsCard/line_drawing/a_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.020    graphicsCard/line_drawing/a_carry_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.020 r  graphicsCard/line_drawing/a_carry__0/CO[3]
                         net (fo=1, routed)           0.001     0.021    graphicsCard/line_drawing/a_carry__0_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.074 r  graphicsCard/line_drawing/a_carry__1/O[0]
                         net (fo=7, routed)           0.000     0.074    graphicsCard/line_drawing/y2_reg[8][0]
    SLICE_X62Y50         FDRE                                         r  graphicsCard/line_drawing/negdy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.840    -0.312    graphicsCard/line_drawing/clk_out1
    SLICE_X62Y50         FDRE                                         r  graphicsCard/line_drawing/negdy_reg[8]/C
                         clock pessimism              0.035    -0.277    
                         clock uncertainty            0.173    -0.104    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.130     0.026    graphicsCard/line_drawing/negdy_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/color_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.494%)  route 0.156ns (52.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.569    -0.543    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X69Y51         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/Q
                         net (fo=1, routed)           0.156    -0.246    graphicsCard/command_processor/dout[41]
    SLICE_X70Y51         FDRE                                         r  graphicsCard/command_processor/color_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.841    -0.311    graphicsCard/command_processor/clk_out1
    SLICE_X70Y51         FDRE                                         r  graphicsCard/command_processor/color_reg[1]/C
                         clock pessimism             -0.216    -0.527    
                         clock uncertainty            0.173    -0.354    
    SLICE_X70Y51         FDRE (Hold_fdre_C_D)         0.059    -0.295    graphicsCard/command_processor/color_reg[1]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.634    -0.478    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X63Y46         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/Q
                         net (fo=1, routed)           0.172    -0.164    graphicsCard/command_processor/dout[0]
    SLICE_X63Y47         FDRE                                         r  graphicsCard/command_processor/y2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.910    -0.242    graphicsCard/command_processor/clk_out1
    SLICE_X63Y47         FDRE                                         r  graphicsCard/command_processor/y2_reg[0]/C
                         clock pessimism             -0.218    -0.461    
                         clock uncertainty            0.173    -0.288    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.070    -0.218    graphicsCard/command_processor/y2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.212ns (56.360%)  route 0.164ns (43.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.634    -0.478    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X66Y46         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.314 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=6, routed)           0.164    -0.150    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[6]
    SLICE_X66Y47         LUT5 (Prop_lut5_I2_O)        0.048    -0.102 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[9]
    SLICE_X66Y47         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.911    -0.241    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X66Y47         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                         clock pessimism             -0.219    -0.461    
                         clock uncertainty            0.173    -0.288    
    SLICE_X66Y47         FDRE (Hold_fdre_C_D)         0.131    -0.157    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/x2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.634    -0.478    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X63Y46         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/Q
                         net (fo=1, routed)           0.170    -0.166    graphicsCard/command_processor/dout[11]
    SLICE_X63Y47         FDRE                                         r  graphicsCard/command_processor/x2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.910    -0.242    graphicsCard/command_processor/clk_out1
    SLICE_X63Y47         FDRE                                         r  graphicsCard/command_processor/x2_reg[1]/C
                         clock pessimism             -0.218    -0.461    
                         clock uncertainty            0.173    -0.288    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.066    -0.222    graphicsCard/command_processor/x2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.055    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 graphicsCard/command_processor/y1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.547ns  (logic 5.364ns (28.920%)  route 13.183ns (71.080%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 23.189 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.807    -2.240    graphicsCard/command_processor/clk_out1
    SLICE_X66Y49         FDRE                                         r  graphicsCard/command_processor/y1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.722 r  graphicsCard/command_processor/y1_reg[7]/Q
                         net (fo=8, routed)           1.036    -0.685    graphicsCard/line_drawing/xyToMem_return__0[7]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    -0.561 r  graphicsCard/line_drawing/y_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.561    graphicsCard/line_drawing/y_out_carry__0_i_1_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.185 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.185    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.138 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.692     0.829    graphicsCard/A[9]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.023     4.852 r  graphicsCard/xyToMem_return__0/P[7]
                         net (fo=118, routed)        11.455    16.308    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y38         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.728    23.189    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.680    
                         clock uncertainty           -0.173    22.508    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.942    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.942    
                         arrival time                         -16.308    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 graphicsCard/command_processor/y1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.209ns  (logic 5.364ns (29.457%)  route 12.845ns (70.543%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 23.186 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.807    -2.240    graphicsCard/command_processor/clk_out1
    SLICE_X66Y49         FDRE                                         r  graphicsCard/command_processor/y1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.722 r  graphicsCard/command_processor/y1_reg[7]/Q
                         net (fo=8, routed)           1.036    -0.685    graphicsCard/line_drawing/xyToMem_return__0[7]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    -0.561 r  graphicsCard/line_drawing/y_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.561    graphicsCard/line_drawing/y_out_carry__0_i_1_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.185 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.185    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.138 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.692     0.829    graphicsCard/A[9]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.023     4.852 r  graphicsCard/xyToMem_return__0/P[7]
                         net (fo=118, routed)        11.117    15.970    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.725    23.186    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.677    
                         clock uncertainty           -0.173    22.505    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.939    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                         -15.970    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             6.303ns  (required time - arrival time)
  Source:                 graphicsCard/command_processor/y1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.871ns  (logic 5.364ns (30.014%)  route 12.507ns (69.986%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 23.182 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.807    -2.240    graphicsCard/command_processor/clk_out1
    SLICE_X66Y49         FDRE                                         r  graphicsCard/command_processor/y1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.722 r  graphicsCard/command_processor/y1_reg[7]/Q
                         net (fo=8, routed)           1.036    -0.685    graphicsCard/line_drawing/xyToMem_return__0[7]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    -0.561 r  graphicsCard/line_drawing/y_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.561    graphicsCard/line_drawing/y_out_carry__0_i_1_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.185 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.185    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.138 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.692     0.829    graphicsCard/A[9]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.023     4.852 r  graphicsCard/xyToMem_return__0/P[7]
                         net (fo=118, routed)        10.779    15.632    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y36         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.721    23.182    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.673    
                         clock uncertainty           -0.173    22.501    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.935    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.935    
                         arrival time                         -15.632    
  -------------------------------------------------------------------
                         slack                                  6.303    

Slack (MET) :             6.532ns  (required time - arrival time)
  Source:                 graphicsCard/command_processor/y1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.649ns  (logic 5.364ns (30.393%)  route 12.285ns (69.607%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 23.189 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.807    -2.240    graphicsCard/command_processor/clk_out1
    SLICE_X66Y49         FDRE                                         r  graphicsCard/command_processor/y1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.722 r  graphicsCard/command_processor/y1_reg[7]/Q
                         net (fo=8, routed)           1.036    -0.685    graphicsCard/line_drawing/xyToMem_return__0[7]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    -0.561 r  graphicsCard/line_drawing/y_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.561    graphicsCard/line_drawing/y_out_carry__0_i_1_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.185 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.185    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.138 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.692     0.829    graphicsCard/A[9]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      4.023     4.852 r  graphicsCard/xyToMem_return__0/P[5]
                         net (fo=118, routed)        10.557    15.409    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y38         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.728    23.189    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.680    
                         clock uncertainty           -0.173    22.508    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    21.942    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.942    
                         arrival time                         -15.409    
  -------------------------------------------------------------------
                         slack                                  6.532    

Slack (MET) :             6.636ns  (required time - arrival time)
  Source:                 graphicsCard/command_processor/y1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.533ns  (logic 5.364ns (30.593%)  route 12.169ns (69.407%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 23.177 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.807    -2.240    graphicsCard/command_processor/clk_out1
    SLICE_X66Y49         FDRE                                         r  graphicsCard/command_processor/y1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.722 r  graphicsCard/command_processor/y1_reg[7]/Q
                         net (fo=8, routed)           1.036    -0.685    graphicsCard/line_drawing/xyToMem_return__0[7]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    -0.561 r  graphicsCard/line_drawing/y_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.561    graphicsCard/line_drawing/y_out_carry__0_i_1_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.185 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.185    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.138 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.692     0.829    graphicsCard/A[9]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.023     4.852 r  graphicsCard/xyToMem_return__0/P[7]
                         net (fo=118, routed)        10.441    15.294    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y35         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.716    23.177    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.668    
                         clock uncertainty           -0.173    22.496    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.930    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.930    
                         arrival time                         -15.294    
  -------------------------------------------------------------------
                         slack                                  6.636    

Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.417ns  (logic 2.408ns (13.825%)  route 15.009ns (86.175%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 23.188 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.711    -2.336    graphicsCard/clk_0
    DSP48_X1Y34          DSP48E1                                      r  graphicsCard/xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      2.291    -0.045 f  graphicsCard/xyToMem_return/P[12]
                         net (fo=120, routed)        13.740    13.695    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/addrb[12]
    SLICE_X8Y170         LUT4 (Prop_lut4_I1_O)        0.117    13.812 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__40/O
                         net (fo=1, routed)           1.269    15.081    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__40_n_0
    RAMB36_X0Y38         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.727    23.188    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.509    22.679    
                         clock uncertainty           -0.173    22.507    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.667    21.840    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.840    
                         arrival time                         -15.081    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.824ns  (required time - arrival time)
  Source:                 graphicsCard/xyToMem_return/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.372ns  (logic 2.407ns (13.855%)  route 14.965ns (86.145%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 23.189 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.711    -2.336    graphicsCard/clk_0
    DSP48_X1Y34          DSP48E1                                      r  graphicsCard/xyToMem_return/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      2.291    -0.045 f  graphicsCard/xyToMem_return/P[18]
                         net (fo=119, routed)        14.089    14.043    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addrb[14]
    SLICE_X8Y152         LUT4 (Prop_lut4_I0_O)        0.116    14.159 r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__43/O
                         net (fo=1, routed)           0.877    15.036    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__43_n_0
    RAMB36_X0Y31         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.728    23.189    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.509    22.680    
                         clock uncertainty           -0.173    22.508    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    21.861    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.861    
                         arrival time                         -15.036    
  -------------------------------------------------------------------
                         slack                                  6.824    

Slack (MET) :             6.867ns  (required time - arrival time)
  Source:                 graphicsCard/command_processor/y1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.311ns  (logic 5.364ns (30.986%)  route 11.947ns (69.014%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 23.186 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.807    -2.240    graphicsCard/command_processor/clk_out1
    SLICE_X66Y49         FDRE                                         r  graphicsCard/command_processor/y1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.722 r  graphicsCard/command_processor/y1_reg[7]/Q
                         net (fo=8, routed)           1.036    -0.685    graphicsCard/line_drawing/xyToMem_return__0[7]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    -0.561 r  graphicsCard/line_drawing/y_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.561    graphicsCard/line_drawing/y_out_carry__0_i_1_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.185 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.185    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.138 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.692     0.829    graphicsCard/A[9]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      4.023     4.852 r  graphicsCard/xyToMem_return__0/P[5]
                         net (fo=118, routed)        10.219    15.071    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.725    23.186    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.677    
                         clock uncertainty           -0.173    22.505    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    21.939    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                         -15.071    
  -------------------------------------------------------------------
                         slack                                  6.867    

Slack (MET) :             6.970ns  (required time - arrival time)
  Source:                 graphicsCard/command_processor/y1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.196ns  (logic 5.364ns (31.193%)  route 11.832ns (68.807%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.807    -2.240    graphicsCard/command_processor/clk_out1
    SLICE_X66Y49         FDRE                                         r  graphicsCard/command_processor/y1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.722 r  graphicsCard/command_processor/y1_reg[7]/Q
                         net (fo=8, routed)           1.036    -0.685    graphicsCard/line_drawing/xyToMem_return__0[7]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    -0.561 r  graphicsCard/line_drawing/y_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.561    graphicsCard/line_drawing/y_out_carry__0_i_1_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.185 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.185    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.138 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.692     0.829    graphicsCard/A[9]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     4.852 r  graphicsCard/xyToMem_return__0/P[1]
                         net (fo=118, routed)        10.104    14.956    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y34         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.713    23.174    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.665    
                         clock uncertainty           -0.173    22.493    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    21.927    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.927    
                         arrival time                         -14.956    
  -------------------------------------------------------------------
                         slack                                  6.970    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 graphicsCard/command_processor/y1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.195ns  (logic 5.364ns (31.194%)  route 11.831ns (68.806%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.807    -2.240    graphicsCard/command_processor/clk_out1
    SLICE_X66Y49         FDRE                                         r  graphicsCard/command_processor/y1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.722 r  graphicsCard/command_processor/y1_reg[7]/Q
                         net (fo=8, routed)           1.036    -0.685    graphicsCard/line_drawing/xyToMem_return__0[7]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    -0.561 r  graphicsCard/line_drawing/y_out_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.561    graphicsCard/line_drawing/y_out_carry__0_i_1_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    -0.185 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.185    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.138 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.692     0.829    graphicsCard/A[9]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.023     4.852 r  graphicsCard/xyToMem_return__0/P[7]
                         net (fo=118, routed)        10.103    14.956    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y34         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         1.713    23.174    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.665    
                         clock uncertainty           -0.173    22.493    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.927    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.927    
                         arrival time                         -14.956    
  -------------------------------------------------------------------
                         slack                                  6.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/color_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.568    -0.544    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X66Y54         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[64]/Q
                         net (fo=1, routed)           0.113    -0.267    graphicsCard/command_processor/dout[44]
    SLICE_X67Y54         FDRE                                         r  graphicsCard/command_processor/color_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X67Y54         FDRE                                         r  graphicsCard/command_processor/color_reg[4]/C
                         clock pessimism             -0.219    -0.531    
                         clock uncertainty            0.173    -0.358    
    SLICE_X67Y54         FDRE (Hold_fdre_C_D)         0.070    -0.288    graphicsCard/command_processor/color_reg[4]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.732%)  route 0.137ns (49.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.569    -0.543    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X64Y50         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[40]/Q
                         net (fo=1, routed)           0.137    -0.265    graphicsCard/command_processor/dout[20]
    SLICE_X65Y50         FDRE                                         r  graphicsCard/command_processor/y1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.841    -0.311    graphicsCard/command_processor/clk_out1
    SLICE_X65Y50         FDRE                                         r  graphicsCard/command_processor/y1_reg[0]/C
                         clock pessimism             -0.219    -0.530    
                         clock uncertainty            0.173    -0.357    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.059    -0.298    graphicsCard/command_processor/y1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/x2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.354%)  route 0.121ns (48.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.635    -0.477    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X64Y48         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.349 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[33]/Q
                         net (fo=1, routed)           0.121    -0.227    graphicsCard/command_processor/dout[13]
    SLICE_X64Y49         FDRE                                         r  graphicsCard/command_processor/x2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.911    -0.241    graphicsCard/command_processor/clk_out1
    SLICE_X64Y49         FDRE                                         r  graphicsCard/command_processor/x2_reg[3]/C
                         clock pessimism             -0.219    -0.461    
                         clock uncertainty            0.173    -0.288    
    SLICE_X64Y49         FDRE (Hold_fdre_C_D)         0.017    -0.271    graphicsCard/command_processor/x2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/x2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.967%)  route 0.118ns (48.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.635    -0.477    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X64Y48         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.349 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[30]/Q
                         net (fo=1, routed)           0.118    -0.230    graphicsCard/command_processor/dout[10]
    SLICE_X65Y49         FDRE                                         r  graphicsCard/command_processor/x2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.911    -0.241    graphicsCard/command_processor/clk_out1
    SLICE_X65Y49         FDRE                                         r  graphicsCard/command_processor/x2_reg[0]/C
                         clock pessimism             -0.219    -0.461    
                         clock uncertainty            0.173    -0.288    
    SLICE_X65Y49         FDRE (Hold_fdre_C_D)         0.013    -0.275    graphicsCard/command_processor/x2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.972%)  route 0.166ns (54.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.635    -0.477    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X64Y48         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/Q
                         net (fo=1, routed)           0.166    -0.170    graphicsCard/command_processor/dout[3]
    SLICE_X64Y49         FDRE                                         r  graphicsCard/command_processor/y2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.911    -0.241    graphicsCard/command_processor/clk_out1
    SLICE_X64Y49         FDRE                                         r  graphicsCard/command_processor/y2_reg[3]/C
                         clock pessimism             -0.219    -0.461    
                         clock uncertainty            0.173    -0.288    
    SLICE_X64Y49         FDRE (Hold_fdre_C_D)         0.070    -0.218    graphicsCard/command_processor/y2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 graphicsCard/command_processor/y2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/line_drawing/negdy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.353ns (64.127%)  route 0.197ns (35.873%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.635    -0.477    graphicsCard/command_processor/clk_out1
    SLICE_X64Y47         FDRE                                         r  graphicsCard/command_processor/y2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  graphicsCard/command_processor/y2_reg[2]/Q
                         net (fo=7, routed)           0.197    -0.139    graphicsCard/line_drawing/negdy_reg[9]_0[2]
    SLICE_X62Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119    -0.020 r  graphicsCard/line_drawing/a_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.020    graphicsCard/line_drawing/a_carry_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.020 r  graphicsCard/line_drawing/a_carry__0/CO[3]
                         net (fo=1, routed)           0.001     0.021    graphicsCard/line_drawing/a_carry__0_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.074 r  graphicsCard/line_drawing/a_carry__1/O[0]
                         net (fo=7, routed)           0.000     0.074    graphicsCard/line_drawing/y2_reg[8][0]
    SLICE_X62Y50         FDRE                                         r  graphicsCard/line_drawing/negdy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.840    -0.312    graphicsCard/line_drawing/clk_out1
    SLICE_X62Y50         FDRE                                         r  graphicsCard/line_drawing/negdy_reg[8]/C
                         clock pessimism              0.035    -0.277    
                         clock uncertainty            0.173    -0.104    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.130     0.026    graphicsCard/line_drawing/negdy_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/color_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.494%)  route 0.156ns (52.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.569    -0.543    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X69Y51         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/Q
                         net (fo=1, routed)           0.156    -0.246    graphicsCard/command_processor/dout[41]
    SLICE_X70Y51         FDRE                                         r  graphicsCard/command_processor/color_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.841    -0.311    graphicsCard/command_processor/clk_out1
    SLICE_X70Y51         FDRE                                         r  graphicsCard/command_processor/color_reg[1]/C
                         clock pessimism             -0.216    -0.527    
                         clock uncertainty            0.173    -0.354    
    SLICE_X70Y51         FDRE (Hold_fdre_C_D)         0.059    -0.295    graphicsCard/command_processor/color_reg[1]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.634    -0.478    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X63Y46         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/Q
                         net (fo=1, routed)           0.172    -0.164    graphicsCard/command_processor/dout[0]
    SLICE_X63Y47         FDRE                                         r  graphicsCard/command_processor/y2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.910    -0.242    graphicsCard/command_processor/clk_out1
    SLICE_X63Y47         FDRE                                         r  graphicsCard/command_processor/y2_reg[0]/C
                         clock pessimism             -0.218    -0.461    
                         clock uncertainty            0.173    -0.288    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.070    -0.218    graphicsCard/command_processor/y2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.212ns (56.360%)  route 0.164ns (43.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.634    -0.478    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X66Y46         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.314 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=6, routed)           0.164    -0.150    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[6]
    SLICE_X66Y47         LUT5 (Prop_lut5_I2_O)        0.048    -0.102 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[9]
    SLICE_X66Y47         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.911    -0.241    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X66Y47         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                         clock pessimism             -0.219    -0.461    
                         clock uncertainty            0.173    -0.288    
    SLICE_X66Y47         FDRE (Hold_fdre_C_D)         0.131    -0.157    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/x2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.634    -0.478    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X63Y46         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/Q
                         net (fo=1, routed)           0.170    -0.166    graphicsCard/command_processor/dout[11]
    SLICE_X63Y47         FDRE                                         r  graphicsCard/command_processor/x2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=494, routed)         0.910    -0.242    graphicsCard/command_processor/clk_out1
    SLICE_X63Y47         FDRE                                         r  graphicsCard/command_processor/x2_reg[1]/C
                         clock pessimism             -0.218    -0.461    
                         clock uncertainty            0.173    -0.288    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.066    -0.222    graphicsCard/command_processor/x2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.055    





