#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Apr 13 05:56:46 2020
# Process ID: 8184
# Current directory: C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4124 C:\Users\flap9\MyData\Workspaces\hw-syn-lab\lab_6\lab_6.xpr
# Log file: C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/vivado.log
# Journal file: C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.xpr
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:]
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 793.500 ; gain = 172.789
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Common 17-344] 'open_run' was cancelled
delete_fileset [get_filesets vga_sync] -merge [current_fileset]
INFO: [Project 1-386] Moving file 'C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v' from fileset 'vga_sync' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file 'C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/vga_sync/new/vga_sync_ooc.xdc' from fileset 'vga_sync' to fileset 'sources_1'.
update_compile_order -fileset sources_1
synth_design -effort_level quick
Command: synth_design -effort_level quick
WARNING: [Vivado_Tcl 4-135] The effort_level switch has been deprecated. Please use the -directive switch. Processing will continue in the default mode.
Starting synth_design
Using part: xc7a35tcpg236-1
Top: system
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15416 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 961.359 ; gain = 61.309
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/system.v:45]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:23]
	Parameter H_DISPLAY bound to: 640 - type: integer 
	Parameter H_L_BORDER bound to: 48 - type: integer 
	Parameter H_R_BORDER bound to: 16 - type: integer 
	Parameter H_RETRACE bound to: 96 - type: integer 
	Parameter H_MAX bound to: 799 - type: integer 
	Parameter START_H_RETRACE bound to: 656 - type: integer 
	Parameter END_H_RETRACE bound to: 751 - type: integer 
	Parameter V_DISPLAY bound to: 480 - type: integer 
	Parameter V_T_BORDER bound to: 10 - type: integer 
	Parameter V_B_BORDER bound to: 33 - type: integer 
	Parameter V_RETRACE bound to: 2 - type: integer 
	Parameter V_MAX bound to: 524 - type: integer 
	Parameter START_V_RETRACE bound to: 513 - type: integer 
	Parameter END_V_RETRACE bound to: 514 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (1#1) [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:23]
INFO: [Synth 8-6157] synthesizing module 'pixel_gen_l6' [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/pixel_gen_l6.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pixel_gen_l6' (2#1) [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/pixel_gen_l6.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/system.v:45]
WARNING: [Synth 8-3331] design system has unconnected port sw[11]
WARNING: [Synth 8-3331] design system has unconnected port sw[10]
WARNING: [Synth 8-3331] design system has unconnected port sw[9]
WARNING: [Synth 8-3331] design system has unconnected port sw[8]
WARNING: [Synth 8-3331] design system has unconnected port sw[7]
WARNING: [Synth 8-3331] design system has unconnected port sw[6]
WARNING: [Synth 8-3331] design system has unconnected port sw[5]
WARNING: [Synth 8-3331] design system has unconnected port sw[4]
WARNING: [Synth 8-3331] design system has unconnected port sw[3]
WARNING: [Synth 8-3331] design system has unconnected port sw[2]
WARNING: [Synth 8-3331] design system has unconnected port sw[1]
WARNING: [Synth 8-3331] design system has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1002.941 ; gain = 102.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1002.941 ; gain = 102.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1002.941 ; gain = 102.891
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1267.750 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1267.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1267.867 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1267.867 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1267.867 ; gain = 367.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1267.867 ; gain = 367.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1267.867 ; gain = 367.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1267.867 ; gain = 367.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module pixel_gen_l6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/pixel_gen_l6.v:33]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/pixel_gen_l6.v:33]
DSP Report: Generating DSP PIXELGEN/dist0, operation Mode is: A*B.
DSP Report: operator PIXELGEN/dist0 is absorbed into DSP PIXELGEN/dist0.
DSP Report: operator PIXELGEN/dist0 is absorbed into DSP PIXELGEN/dist0.
DSP Report: Generating DSP PIXELGEN/dist0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PIXELGEN/dist0 is absorbed into DSP PIXELGEN/dist0.
DSP Report: operator PIXELGEN/dist0 is absorbed into DSP PIXELGEN/dist0.
DSP Report: Generating DSP PIXELGEN/dist0, operation Mode is: A*B.
DSP Report: operator PIXELGEN/dist0 is absorbed into DSP PIXELGEN/dist0.
DSP Report: operator PIXELGEN/dist0 is absorbed into DSP PIXELGEN/dist0.
DSP Report: Generating DSP PIXELGEN/dist0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PIXELGEN/dist0 is absorbed into DSP PIXELGEN/dist0.
DSP Report: operator PIXELGEN/dist0 is absorbed into DSP PIXELGEN/dist0.
DSP Report: Generating DSP PIXELGEN/dist0, operation Mode is: A*B.
DSP Report: operator PIXELGEN/dist0 is absorbed into DSP PIXELGEN/dist0.
DSP Report: operator PIXELGEN/dist0 is absorbed into DSP PIXELGEN/dist0.
DSP Report: Generating DSP PIXELGEN/dist0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PIXELGEN/dist0 is absorbed into DSP PIXELGEN/dist0.
DSP Report: operator PIXELGEN/dist0 is absorbed into DSP PIXELGEN/dist0.
DSP Report: Generating DSP PIXELGEN/dist0, operation Mode is: A*B.
DSP Report: operator PIXELGEN/dist0 is absorbed into DSP PIXELGEN/dist0.
DSP Report: operator PIXELGEN/dist0 is absorbed into DSP PIXELGEN/dist0.
DSP Report: Generating DSP PIXELGEN/dist0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PIXELGEN/dist0 is absorbed into DSP PIXELGEN/dist0.
DSP Report: operator PIXELGEN/dist0 is absorbed into DSP PIXELGEN/dist0.
WARNING: [Synth 8-3331] design system has unconnected port sw[11]
WARNING: [Synth 8-3331] design system has unconnected port sw[10]
WARNING: [Synth 8-3331] design system has unconnected port sw[9]
WARNING: [Synth 8-3331] design system has unconnected port sw[8]
WARNING: [Synth 8-3331] design system has unconnected port sw[7]
WARNING: [Synth 8-3331] design system has unconnected port sw[6]
WARNING: [Synth 8-3331] design system has unconnected port sw[5]
WARNING: [Synth 8-3331] design system has unconnected port sw[4]
WARNING: [Synth 8-3331] design system has unconnected port sw[3]
WARNING: [Synth 8-3331] design system has unconnected port sw[2]
WARNING: [Synth 8-3331] design system has unconnected port sw[1]
WARNING: [Synth 8-3331] design system has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1267.867 ; gain = 367.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|system      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system      | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system      | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system      | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system      | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system      | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system      | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system      | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:74]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:74]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:74]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:74]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:75]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:75]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:75]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:75]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1321.387 ; gain = 421.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1343.352 ; gain = 443.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:74]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:74]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:74]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:74]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:75]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:75]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:75]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:75]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1343.352 ; gain = 443.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1343.352 ; gain = 443.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1343.352 ; gain = 443.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1343.352 ; gain = 443.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1343.352 ; gain = 443.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1343.352 ; gain = 443.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1343.352 ; gain = 443.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    16|
|3     |DSP48E1 |     6|
|4     |LUT1    |     4|
|5     |LUT2    |    68|
|6     |LUT3    |     7|
|7     |LUT4    |     9|
|8     |LUT5    |    18|
|9     |LUT6    |    16|
|10    |FDCE    |    24|
|11    |IBUF    |     2|
|12    |OBUF    |    14|
+------+--------+------+

Report Instance Areas: 
+------+-----------+-------------+------+
|      |Instance   |Module       |Cells |
+------+-----------+-------------+------+
|1     |top        |             |   185|
|2     |  PIXELGEN |pixel_gen_l6 |    90|
|3     |  VGASYNC  |vga_sync     |    78|
+------+-----------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1343.352 ; gain = 443.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1343.352 ; gain = 178.375
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1343.352 ; gain = 443.301
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/constrs_1/imports/lib/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1343.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1440.379 ; gain = 540.328
design_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:]
[Mon Apr 13 06:43:29 2020] Launched synth_1...
Run output will be captured here: C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.runs/synth_1/runme.log
[Mon Apr 13 06:43:29 2020] Launched impl_1...
Run output will be captured here: C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.runs/impl_1/runme.log
close [ open C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/uart.v w ]
add_files C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/uart.v
update_compile_order -fileset sources_1
close_design
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA13E5A
set_property PROGRAM.FILE {C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:]
[Mon Apr 13 06:49:33 2020] Launched synth_1...
Run output will be captured here: C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.runs/synth_1/runme.log
[Mon Apr 13 06:49:33 2020] Launched impl_1...
Run output will be captured here: C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:]
[Mon Apr 13 06:55:21 2020] Launched synth_1...
Run output will be captured here: C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.runs/synth_1/runme.log
[Mon Apr 13 06:55:21 2020] Launched impl_1...
Run output will be captured here: C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_sync.v:]
[Mon Apr 13 06:59:04 2020] Launched synth_1...
Run output will be captured here: C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.runs/synth_1/runme.log
[Mon Apr 13 06:59:04 2020] Launched impl_1...
Run output will be captured here: C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.runs/impl_1/runme.log
close [ open C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/clk9600.v w ]
add_files C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/clk9600.v
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.runs/impl_1/system.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA13E5A
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 13 07:39:18 2020...
