-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\parallel_8_phase_voltages\hdlsrc\parallel_8_phase_voltages\parallel_8_sim_phase_voltages_dut.vhd
-- Created: 2022-11-08 12:05:36
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: parallel_8_sim_phase_voltages_dut
-- Source Path: parallel_8_sim_phase_voltages/parallel_8_sim_phase_voltages_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY parallel_8_sim_phase_voltages_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        theta_el                          :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En20
        theta_el_offset_AXI               :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En20
        u_dc_link_voltage_AXI             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        Index                             :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32
        done_delay_compensation           :   IN    std_logic;  -- ufix1
        done_min_cost_function_and_vopt   :   IN    std_logic;  -- ufix1
        current_valid_in                  :   IN    std_logic;  -- ufix1
        ce_out                            :   OUT   std_logic;  -- ufix1
        done_phase_voltages               :   OUT   std_logic;  -- ufix1
        phase_voltages_per_switching_state_0 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_1 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_2 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_3 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_4 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_5 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_6 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_7 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_8 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_9 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_10 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_11 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_12 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_13 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_14 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_15 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_16 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_17 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_18 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_19 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_20 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_21 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_22 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_23 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_24 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_25 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_26 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_27 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_28 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_29 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_30 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        phase_voltages_per_switching_state_31 :   OUT   std_logic_vector(23 DOWNTO 0)  -- sfix24_En11
        );
END parallel_8_sim_phase_voltages_dut;


ARCHITECTURE rtl OF parallel_8_sim_phase_voltages_dut IS

  -- Component Declarations
  COMPONENT parallel_8_sim_phase_voltages_src_Phase_voltages_per_switching_state1
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          theta_el                        :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En20
          theta_el_offset_AXI             :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En20
          u_dc_link_voltage_AXI           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Index                           :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32
          done_delay_compensation         :   IN    std_logic;  -- ufix1
          done_min_cost_function_and_vopt :   IN    std_logic;  -- ufix1
          current_valid_in                :   IN    std_logic;  -- ufix1
          ce_out                          :   OUT   std_logic;  -- ufix1
          done_phase_voltages             :   OUT   std_logic;  -- ufix1
          phase_voltages_per_switching_state_0 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_1 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_2 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_3 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_4 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_5 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_6 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_7 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_8 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_9 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_10 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_11 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_12 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_13 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_14 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_15 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_16 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_17 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_18 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_19 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_20 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_21 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_22 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_23 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_24 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_25 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_26 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_27 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_28 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_29 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_30 :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_31 :   OUT   std_logic_vector(23 DOWNTO 0)  -- sfix24_En11
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : parallel_8_sim_phase_voltages_src_Phase_voltages_per_switching_state1
    USE ENTITY work.parallel_8_sim_phase_voltages_src_Phase_voltages_per_switching_state1(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL done_phase_voltages_sig          : std_logic;  -- ufix1
  SIGNAL phase_voltages_per_switching_state_0_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_1_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_2_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_3_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_4_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_5_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_6_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_7_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_8_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_9_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_10_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_11_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_12_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_13_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_14_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_15_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_16_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_17_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_18_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_19_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_20_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_21_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_22_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_23_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_24_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_25_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_26_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_27_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_28_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_29_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_30_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_31_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24

BEGIN
  u_parallel_8_sim_phase_voltages_src_Phase_voltages_per_switching_state1 : parallel_8_sim_phase_voltages_src_Phase_voltages_per_switching_state1
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              theta_el => theta_el,  -- sfix24_En20
              theta_el_offset_AXI => theta_el_offset_AXI,  -- sfix24_En20
              u_dc_link_voltage_AXI => u_dc_link_voltage_AXI,  -- ufix32
              Index => Index,  -- sfix32
              done_delay_compensation => done_delay_compensation,  -- ufix1
              done_min_cost_function_and_vopt => done_min_cost_function_and_vopt,  -- ufix1
              current_valid_in => current_valid_in,  -- ufix1
              ce_out => ce_out_sig,  -- ufix1
              done_phase_voltages => done_phase_voltages_sig,  -- ufix1
              phase_voltages_per_switching_state_0 => phase_voltages_per_switching_state_0_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_1 => phase_voltages_per_switching_state_1_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_2 => phase_voltages_per_switching_state_2_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_3 => phase_voltages_per_switching_state_3_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_4 => phase_voltages_per_switching_state_4_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_5 => phase_voltages_per_switching_state_5_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_6 => phase_voltages_per_switching_state_6_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_7 => phase_voltages_per_switching_state_7_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_8 => phase_voltages_per_switching_state_8_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_9 => phase_voltages_per_switching_state_9_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_10 => phase_voltages_per_switching_state_10_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_11 => phase_voltages_per_switching_state_11_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_12 => phase_voltages_per_switching_state_12_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_13 => phase_voltages_per_switching_state_13_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_14 => phase_voltages_per_switching_state_14_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_15 => phase_voltages_per_switching_state_15_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_16 => phase_voltages_per_switching_state_16_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_17 => phase_voltages_per_switching_state_17_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_18 => phase_voltages_per_switching_state_18_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_19 => phase_voltages_per_switching_state_19_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_20 => phase_voltages_per_switching_state_20_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_21 => phase_voltages_per_switching_state_21_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_22 => phase_voltages_per_switching_state_22_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_23 => phase_voltages_per_switching_state_23_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_24 => phase_voltages_per_switching_state_24_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_25 => phase_voltages_per_switching_state_25_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_26 => phase_voltages_per_switching_state_26_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_27 => phase_voltages_per_switching_state_27_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_28 => phase_voltages_per_switching_state_28_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_29 => phase_voltages_per_switching_state_29_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_30 => phase_voltages_per_switching_state_30_sig,  -- sfix24_En11
              phase_voltages_per_switching_state_31 => phase_voltages_per_switching_state_31_sig  -- sfix24_En11
              );

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  done_phase_voltages <= done_phase_voltages_sig;

  phase_voltages_per_switching_state_0 <= phase_voltages_per_switching_state_0_sig;

  phase_voltages_per_switching_state_1 <= phase_voltages_per_switching_state_1_sig;

  phase_voltages_per_switching_state_2 <= phase_voltages_per_switching_state_2_sig;

  phase_voltages_per_switching_state_3 <= phase_voltages_per_switching_state_3_sig;

  phase_voltages_per_switching_state_4 <= phase_voltages_per_switching_state_4_sig;

  phase_voltages_per_switching_state_5 <= phase_voltages_per_switching_state_5_sig;

  phase_voltages_per_switching_state_6 <= phase_voltages_per_switching_state_6_sig;

  phase_voltages_per_switching_state_7 <= phase_voltages_per_switching_state_7_sig;

  phase_voltages_per_switching_state_8 <= phase_voltages_per_switching_state_8_sig;

  phase_voltages_per_switching_state_9 <= phase_voltages_per_switching_state_9_sig;

  phase_voltages_per_switching_state_10 <= phase_voltages_per_switching_state_10_sig;

  phase_voltages_per_switching_state_11 <= phase_voltages_per_switching_state_11_sig;

  phase_voltages_per_switching_state_12 <= phase_voltages_per_switching_state_12_sig;

  phase_voltages_per_switching_state_13 <= phase_voltages_per_switching_state_13_sig;

  phase_voltages_per_switching_state_14 <= phase_voltages_per_switching_state_14_sig;

  phase_voltages_per_switching_state_15 <= phase_voltages_per_switching_state_15_sig;

  phase_voltages_per_switching_state_16 <= phase_voltages_per_switching_state_16_sig;

  phase_voltages_per_switching_state_17 <= phase_voltages_per_switching_state_17_sig;

  phase_voltages_per_switching_state_18 <= phase_voltages_per_switching_state_18_sig;

  phase_voltages_per_switching_state_19 <= phase_voltages_per_switching_state_19_sig;

  phase_voltages_per_switching_state_20 <= phase_voltages_per_switching_state_20_sig;

  phase_voltages_per_switching_state_21 <= phase_voltages_per_switching_state_21_sig;

  phase_voltages_per_switching_state_22 <= phase_voltages_per_switching_state_22_sig;

  phase_voltages_per_switching_state_23 <= phase_voltages_per_switching_state_23_sig;

  phase_voltages_per_switching_state_24 <= phase_voltages_per_switching_state_24_sig;

  phase_voltages_per_switching_state_25 <= phase_voltages_per_switching_state_25_sig;

  phase_voltages_per_switching_state_26 <= phase_voltages_per_switching_state_26_sig;

  phase_voltages_per_switching_state_27 <= phase_voltages_per_switching_state_27_sig;

  phase_voltages_per_switching_state_28 <= phase_voltages_per_switching_state_28_sig;

  phase_voltages_per_switching_state_29 <= phase_voltages_per_switching_state_29_sig;

  phase_voltages_per_switching_state_30 <= phase_voltages_per_switching_state_30_sig;

  phase_voltages_per_switching_state_31 <= phase_voltages_per_switching_state_31_sig;

END rtl;

