

================================================================
== Vivado HLS Report for 'obj_detector'
================================================================
* Date:           Thu Dec  1 08:40:52 2016

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        proj1_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     16.62|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  36741|  36741|  36742|  36742|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-------+-------+----------+-----------+-----------+------+----------+
        |           |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-------+-------+----------+-----------+-----------+------+----------+
        |- CONV     |  20286|  20286|      3381|          -|          -|     6|    no    |
        |- ReLU     |   7218|   7218|      1203|          -|          -|     6|    no    |
        |- Maxpool  |   1752|   1752|       292|          -|          -|     6|    no    |
        +-----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------+--------------+-------------+
|       RTL Ports       | Dir | Bits| Protocol| Source Object|    C Type   |
+-----------------------+-----+-----+---------+--------------+-------------+
|s_axi_control_AWVALID  |  in |    1|  s_axi  |    control   | return void |
|s_axi_control_AWREADY  | out |    1|  s_axi  |    control   | return void |
|s_axi_control_AWADDR   |  in |    5|  s_axi  |    control   | return void |
|s_axi_control_WVALID   |  in |    1|  s_axi  |    control   | return void |
|s_axi_control_WREADY   | out |    1|  s_axi  |    control   | return void |
|s_axi_control_WDATA    |  in |   32|  s_axi  |    control   | return void |
|s_axi_control_WSTRB    |  in |    4|  s_axi  |    control   | return void |
|s_axi_control_ARVALID  |  in |    1|  s_axi  |    control   | return void |
|s_axi_control_ARREADY  | out |    1|  s_axi  |    control   | return void |
|s_axi_control_ARADDR   |  in |    5|  s_axi  |    control   | return void |
|s_axi_control_RVALID   | out |    1|  s_axi  |    control   | return void |
|s_axi_control_RREADY   |  in |    1|  s_axi  |    control   | return void |
|s_axi_control_RDATA    | out |   32|  s_axi  |    control   | return void |
|s_axi_control_RRESP    | out |    2|  s_axi  |    control   | return void |
|s_axi_control_BVALID   | out |    1|  s_axi  |    control   | return void |
|s_axi_control_BREADY   |  in |    1|  s_axi  |    control   | return void |
|s_axi_control_BRESP    | out |    2|  s_axi  |    control   | return void |
+-----------------------+-----+-----+---------+--------------+-------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
	4  / (exitcond2)
3 --> 
	2  / true
4 --> 
	5  / (!exitcond1)
	6  / (exitcond1)
5 --> 
	4  / true
6 --> 
	7  / (!exitcond)
	8  / (exitcond)
7 --> 
	6  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_14 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %A) nounwind, !map !0

ST_1: stg_15 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([150 x float]* %W0) nounwind, !map !6

ST_1: stg_16 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([1728 x float]* %W1) nounwind, !map !13

ST_1: stg_17 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap([2 x float]* %res) nounwind, !map !20

ST_1: stg_18 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @obj_detector_str) nounwind

ST_1: s0 [1/1] 0.00ns
:5  %s0 = alloca [3456 x float], align 4

ST_1: s1 [1/1] 0.00ns
:6  %s1 = alloca [3456 x float], align 4

ST_1: s2_0 [1/1] 0.00ns
:7  %s2_0 = alloca [72 x float], align 4

ST_1: s2_1 [1/1] 0.00ns
:8  %s2_1 = alloca [72 x float], align 4

ST_1: s2_2 [1/1] 0.00ns
:9  %s2_2 = alloca [72 x float], align 4

ST_1: s2_3 [1/1] 0.00ns
:10  %s2_3 = alloca [72 x float], align 4

ST_1: s2_4 [1/1] 0.00ns
:11  %s2_4 = alloca [72 x float], align 4

ST_1: s2_5 [1/1] 0.00ns
:12  %s2_5 = alloca [72 x float], align 4

ST_1: s2_6 [1/1] 0.00ns
:13  %s2_6 = alloca [72 x float], align 4

ST_1: s2_7 [1/1] 0.00ns
:14  %s2_7 = alloca [72 x float], align 4

ST_1: s2_8 [1/1] 0.00ns
:15  %s2_8 = alloca [72 x float], align 4

ST_1: s2_9 [1/1] 0.00ns
:16  %s2_9 = alloca [72 x float], align 4

ST_1: s2_10 [1/1] 0.00ns
:17  %s2_10 = alloca [72 x float], align 4

ST_1: s2_11 [1/1] 0.00ns
:18  %s2_11 = alloca [72 x float], align 4

ST_1: s3 [1/1] 0.00ns
:19  %s3 = alloca [864 x float], align 16

ST_1: stg_34 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecMemCore([150 x float]* %W0, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: stg_35 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecMemCore([784 x float]* %A, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: stg_36 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecInterface([2 x float]* %res, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: stg_37 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecInterface([1728 x float]* %W1, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: stg_38 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecInterface([150 x float]* %W0, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: stg_39 [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecInterface([784 x float]* %A, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: stg_40 [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @p_str4, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: stg_41 [1/1] 1.57ns
:27  br label %1


 <State 2>: 8.10ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i3 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond2 [1/1] 1.62ns
:1  %exitcond2 = icmp eq i3 %i, -2

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

ST_2: i_1 [1/1] 0.80ns
:3  %i_1 = add i3 %i, 1

ST_2: stg_46 [1/1] 1.57ns
:4  br i1 %exitcond2, label %.preheader3, label %2

ST_2: stg_47 [2/2] 8.10ns
:1  call fastcc void @obj_detector_convolve([784 x float]* %A, [150 x float]* %W0, i3 %i, [3456 x float]* %s0, i3 %i) nounwind


 <State 3>: 0.00ns
ST_3: stg_48 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str5) nounwind

ST_3: stg_49 [1/2] 0.00ns
:1  call fastcc void @obj_detector_convolve([784 x float]* %A, [150 x float]* %W0, i3 %i, [3456 x float]* %s0, i3 %i) nounwind

ST_3: stg_50 [1/1] 0.00ns
:2  br label %1


 <State 4>: 3.19ns
ST_4: i1 [1/1] 0.00ns
.preheader3:0  %i1 = phi i3 [ %i_2, %3 ], [ 0, %1 ]

ST_4: exitcond1 [1/1] 1.62ns
.preheader3:1  %exitcond1 = icmp eq i3 %i1, -2

ST_4: empty_5 [1/1] 0.00ns
.preheader3:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

ST_4: i_2 [1/1] 0.80ns
.preheader3:3  %i_2 = add i3 %i1, 1

ST_4: stg_55 [1/1] 1.57ns
.preheader3:4  br i1 %exitcond1, label %.preheader, label %3

ST_4: stg_56 [2/2] 1.72ns
:1  call fastcc void @obj_detector_ReLU([3456 x float]* nocapture %s0, i3 %i1, [3456 x float]* nocapture %s1, i3 %i1) nounwind


 <State 5>: 0.00ns
ST_5: stg_57 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind

ST_5: stg_58 [1/2] 0.00ns
:1  call fastcc void @obj_detector_ReLU([3456 x float]* nocapture %s0, i3 %i1, [3456 x float]* nocapture %s1, i3 %i1) nounwind

ST_5: stg_59 [1/1] 0.00ns
:2  br label %.preheader3


 <State 6>: 1.72ns
ST_6: i2 [1/1] 0.00ns
.preheader:0  %i2 = phi i3 [ %i_3, %4 ], [ 0, %.preheader3 ]

ST_6: exitcond [1/1] 1.62ns
.preheader:1  %exitcond = icmp eq i3 %i2, -2

ST_6: empty_6 [1/1] 0.00ns
.preheader:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

ST_6: i_3 [1/1] 0.80ns
.preheader:3  %i_3 = add i3 %i2, 1

ST_6: stg_64 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %5, label %4

ST_6: stg_65 [2/2] 1.72ns
:1  call fastcc void @obj_detector_maxpool([3456 x float]* %s1, i3 %i2, [72 x float]* nocapture %s2_0, [72 x float]* nocapture %s2_1, [72 x float]* nocapture %s2_2, [72 x float]* nocapture %s2_3, [72 x float]* nocapture %s2_4, [72 x float]* nocapture %s2_5, [72 x float]* nocapture %s2_6, [72 x float]* nocapture %s2_7, [72 x float]* nocapture %s2_8, [72 x float]* nocapture %s2_9, [72 x float]* nocapture %s2_10, [72 x float]* nocapture %s2_11, i3 %i2) nounwind

ST_6: stg_66 [2/2] 0.00ns
:0  call fastcc void @obj_detector_flatten([72 x float]* nocapture %s2_0, [72 x float]* nocapture %s2_1, [72 x float]* nocapture %s2_2, [72 x float]* nocapture %s2_3, [72 x float]* nocapture %s2_4, [72 x float]* nocapture %s2_5, [72 x float]* nocapture %s2_6, [72 x float]* nocapture %s2_7, [72 x float]* nocapture %s2_8, [72 x float]* nocapture %s2_9, [72 x float]* nocapture %s2_10, [72 x float]* nocapture %s2_11, [864 x float]* %s3) nounwind


 <State 7>: 0.00ns
ST_7: stg_67 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

ST_7: stg_68 [1/2] 0.00ns
:1  call fastcc void @obj_detector_maxpool([3456 x float]* %s1, i3 %i2, [72 x float]* nocapture %s2_0, [72 x float]* nocapture %s2_1, [72 x float]* nocapture %s2_2, [72 x float]* nocapture %s2_3, [72 x float]* nocapture %s2_4, [72 x float]* nocapture %s2_5, [72 x float]* nocapture %s2_6, [72 x float]* nocapture %s2_7, [72 x float]* nocapture %s2_8, [72 x float]* nocapture %s2_9, [72 x float]* nocapture %s2_10, [72 x float]* nocapture %s2_11, i3 %i2) nounwind

ST_7: stg_69 [1/1] 0.00ns
:2  br label %.preheader


 <State 8>: 0.00ns
ST_8: stg_70 [1/2] 0.00ns
:0  call fastcc void @obj_detector_flatten([72 x float]* nocapture %s2_0, [72 x float]* nocapture %s2_1, [72 x float]* nocapture %s2_2, [72 x float]* nocapture %s2_3, [72 x float]* nocapture %s2_4, [72 x float]* nocapture %s2_5, [72 x float]* nocapture %s2_6, [72 x float]* nocapture %s2_7, [72 x float]* nocapture %s2_8, [72 x float]* nocapture %s2_9, [72 x float]* nocapture %s2_10, [72 x float]* nocapture %s2_11, [864 x float]* %s3) nounwind


 <State 9>: 2.41ns
ST_9: cost_0 [2/2] 2.41ns
:1  %cost_0 = call fastcc float @obj_detector_FCL([864 x float]* nocapture %s3, [1728 x float]* %W1, i1 false) nounwind readonly


 <State 10>: 0.00ns
ST_10: cost_0 [1/2] 0.00ns
:1  %cost_0 = call fastcc float @obj_detector_FCL([864 x float]* nocapture %s3, [1728 x float]* %W1, i1 false) nounwind readonly


 <State 11>: 2.41ns
ST_11: cost_1 [2/2] 2.41ns
:2  %cost_1 = call fastcc float @obj_detector_FCL([864 x float]* nocapture %s3, [1728 x float]* %W1, i1 true) nounwind readonly


 <State 12>: 0.00ns
ST_12: cost_1 [1/2] 0.00ns
:2  %cost_1 = call fastcc float @obj_detector_FCL([864 x float]* nocapture %s3, [1728 x float]* %W1, i1 true) nounwind readonly

ST_12: stg_75 [2/2] 0.00ns
:3  call fastcc void @obj_detector_softmax(float %cost_0, float %cost_1, [2 x float]* %res) nounwind


 <State 13>: 0.00ns
ST_13: stg_76 [1/2] 0.00ns
:3  call fastcc void @obj_detector_softmax(float %cost_0, float %cost_1, [2 x float]* %res) nounwind

ST_13: stg_77 [1/1] 0.00ns
:4  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
