Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Sep 14 16:11:56 2025
| Host         : Bennys-Computer running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file basys3_top_timing_summary_routed.rpt -pb basys3_top_timing_summary_routed.pb -rpx basys3_top_timing_summary_routed.rpx -warn_on_violation
| Design       : basys3_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
SYNTH-10   Warning           Wide multiplier                3           
TIMING-18  Warning           Missing input or output delay  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (15)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U0/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.461        0.000                      0                  218        0.206        0.000                      0                  218        4.500        0.000                       0                   105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.461        0.000                      0                  218        0.206        0.000                      0                  218        4.500        0.000                       0                   105  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 FDUT/DP/register/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDUT/DP/n_prod__0/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.943ns  (logic 6.873ns (76.856%)  route 2.070ns (23.144%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT4=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.551     5.072    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y66         FDRE                                         r  FDUT/DP/register/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  FDUT/DP/register/data_reg[3]/Q
                         net (fo=4, routed)           0.602     6.191    FDUT/DP/register_n_20
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.042 r  FDUT/DP/n_prod/PCOUT[47]
                         net (fo=1, routed)           0.002    10.044    FDUT/DP/n_prod_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.562 r  FDUT/DP/n_prod__0/P[3]
                         net (fo=1, routed)           0.755    12.318    FDUT/DP/register/data_reg[31]_0[3]
    SLICE_X54Y72         LUT4 (Prop_lut4_I3_O)        0.124    12.442 r  FDUT/DP/register/n_prod__0_i_28/O
                         net (fo=1, routed)           0.000    12.442    FDUT/DP/register/n_prod__0_i_28_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.955 r  FDUT/DP/register/n_prod__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.955    FDUT/DP/register/n_prod__0_i_4_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.072 r  FDUT/DP/register/n_prod__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.072    FDUT/DP/register/n_prod__0_i_3_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.304 r  FDUT/DP/register/n_prod__0_i_2/O[0]
                         net (fo=2, routed)           0.711    14.015    FDUT/DP/register_n_27
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.519    14.860    FDUT/DP/clk_IBUF_BUFG
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/CLK
                         clock pessimism              0.272    15.132    
                         clock uncertainty           -0.035    15.097    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.621    14.476    FDUT/DP/n_prod__0
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -14.015    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 FDUT/DP/register/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDUT/DP/n_prod__0/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.921ns  (logic 6.978ns (78.217%)  route 1.943ns (21.783%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT4=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.551     5.072    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y66         FDRE                                         r  FDUT/DP/register/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  FDUT/DP/register/data_reg[3]/Q
                         net (fo=4, routed)           0.602     6.191    FDUT/DP/register_n_20
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.042 r  FDUT/DP/n_prod/PCOUT[47]
                         net (fo=1, routed)           0.002    10.044    FDUT/DP/n_prod_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.562 r  FDUT/DP/n_prod__0/P[3]
                         net (fo=1, routed)           0.755    12.318    FDUT/DP/register/data_reg[31]_0[3]
    SLICE_X54Y72         LUT4 (Prop_lut4_I3_O)        0.124    12.442 r  FDUT/DP/register/n_prod__0_i_28/O
                         net (fo=1, routed)           0.000    12.442    FDUT/DP/register/n_prod__0_i_28_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.955 r  FDUT/DP/register/n_prod__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.955    FDUT/DP/register/n_prod__0_i_4_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.072 r  FDUT/DP/register/n_prod__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.072    FDUT/DP/register/n_prod__0_i_3_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.409 r  FDUT/DP/register/n_prod__0_i_2/O[1]
                         net (fo=2, routed)           0.584    13.993    FDUT/DP/register_n_26
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.519    14.860    FDUT/DP/clk_IBUF_BUFG
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/CLK
                         clock pessimism              0.272    15.132    
                         clock uncertainty           -0.035    15.097    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.632    14.465    FDUT/DP/n_prod__0
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                         -13.993    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 FDUT/DP/register/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDUT/DP/n_prod__0/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.826ns  (logic 6.756ns (76.549%)  route 2.070ns (23.451%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=2 LUT4=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.551     5.072    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y66         FDRE                                         r  FDUT/DP/register/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  FDUT/DP/register/data_reg[3]/Q
                         net (fo=4, routed)           0.602     6.191    FDUT/DP/register_n_20
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.042 r  FDUT/DP/n_prod/PCOUT[47]
                         net (fo=1, routed)           0.002    10.044    FDUT/DP/n_prod_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.562 r  FDUT/DP/n_prod__0/P[3]
                         net (fo=1, routed)           0.755    12.318    FDUT/DP/register/data_reg[31]_0[3]
    SLICE_X54Y72         LUT4 (Prop_lut4_I3_O)        0.124    12.442 r  FDUT/DP/register/n_prod__0_i_28/O
                         net (fo=1, routed)           0.000    12.442    FDUT/DP/register/n_prod__0_i_28_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.955 r  FDUT/DP/register/n_prod__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.955    FDUT/DP/register/n_prod__0_i_4_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.187 r  FDUT/DP/register/n_prod__0_i_3/O[0]
                         net (fo=2, routed)           0.711    13.898    FDUT/DP/register_n_31
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.519    14.860    FDUT/DP/clk_IBUF_BUFG
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/CLK
                         clock pessimism              0.272    15.132    
                         clock uncertainty           -0.035    15.097    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.621    14.476    FDUT/DP/n_prod__0
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -13.898    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 FDUT/DP/register/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDUT/DP/n_prod__0/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.779ns  (logic 6.897ns (78.561%)  route 1.882ns (21.439%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT4=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.551     5.072    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y66         FDRE                                         r  FDUT/DP/register/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  FDUT/DP/register/data_reg[3]/Q
                         net (fo=4, routed)           0.602     6.191    FDUT/DP/register_n_20
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.042 r  FDUT/DP/n_prod/PCOUT[47]
                         net (fo=1, routed)           0.002    10.044    FDUT/DP/n_prod_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.562 r  FDUT/DP/n_prod__0/P[3]
                         net (fo=1, routed)           0.755    12.318    FDUT/DP/register/data_reg[31]_0[3]
    SLICE_X54Y72         LUT4 (Prop_lut4_I3_O)        0.124    12.442 r  FDUT/DP/register/n_prod__0_i_28/O
                         net (fo=1, routed)           0.000    12.442    FDUT/DP/register/n_prod__0_i_28_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.955 r  FDUT/DP/register/n_prod__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.955    FDUT/DP/register/n_prod__0_i_4_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.072 r  FDUT/DP/register/n_prod__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.072    FDUT/DP/register/n_prod__0_i_3_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.328 r  FDUT/DP/register/n_prod__0_i_2/O[2]
                         net (fo=2, routed)           0.523    13.851    FDUT/DP/register_n_25
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.519    14.860    FDUT/DP/clk_IBUF_BUFG
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/CLK
                         clock pessimism              0.272    15.132    
                         clock uncertainty           -0.035    15.097    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.627    14.470    FDUT/DP/n_prod__0
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                         -13.851    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 FDUT/DP/register/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDUT/DP/n_prod__0/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.743ns  (logic 6.861ns (78.477%)  route 1.882ns (21.523%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=2 LUT4=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.551     5.072    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y66         FDRE                                         r  FDUT/DP/register/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  FDUT/DP/register/data_reg[3]/Q
                         net (fo=4, routed)           0.602     6.191    FDUT/DP/register_n_20
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.042 r  FDUT/DP/n_prod/PCOUT[47]
                         net (fo=1, routed)           0.002    10.044    FDUT/DP/n_prod_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.562 r  FDUT/DP/n_prod__0/P[3]
                         net (fo=1, routed)           0.755    12.318    FDUT/DP/register/data_reg[31]_0[3]
    SLICE_X54Y72         LUT4 (Prop_lut4_I3_O)        0.124    12.442 r  FDUT/DP/register/n_prod__0_i_28/O
                         net (fo=1, routed)           0.000    12.442    FDUT/DP/register/n_prod__0_i_28_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.955 r  FDUT/DP/register/n_prod__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.955    FDUT/DP/register/n_prod__0_i_4_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.292 r  FDUT/DP/register/n_prod__0_i_3/O[1]
                         net (fo=2, routed)           0.523    13.815    FDUT/DP/register_n_30
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.519    14.860    FDUT/DP/clk_IBUF_BUFG
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/CLK
                         clock pessimism              0.272    15.132    
                         clock uncertainty           -0.035    15.097    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.632    14.465    FDUT/DP/n_prod__0
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                         -13.815    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 FDUT/DP/register/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDUT/DP/n_prod__0/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.736ns  (logic 6.855ns (78.465%)  route 1.881ns (21.535%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=2 LUT4=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.551     5.072    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y66         FDRE                                         r  FDUT/DP/register/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  FDUT/DP/register/data_reg[3]/Q
                         net (fo=4, routed)           0.602     6.191    FDUT/DP/register_n_20
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.042 r  FDUT/DP/n_prod/PCOUT[47]
                         net (fo=1, routed)           0.002    10.044    FDUT/DP/n_prod_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.562 r  FDUT/DP/n_prod__0/P[3]
                         net (fo=1, routed)           0.755    12.318    FDUT/DP/register/data_reg[31]_0[3]
    SLICE_X54Y72         LUT4 (Prop_lut4_I3_O)        0.124    12.442 r  FDUT/DP/register/n_prod__0_i_28/O
                         net (fo=1, routed)           0.000    12.442    FDUT/DP/register/n_prod__0_i_28_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.955 r  FDUT/DP/register/n_prod__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.955    FDUT/DP/register/n_prod__0_i_4_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.286 r  FDUT/DP/register/n_prod__0_i_3/O[3]
                         net (fo=2, routed)           0.522    13.808    FDUT/DP/register_n_28
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.519    14.860    FDUT/DP/clk_IBUF_BUFG
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/CLK
                         clock pessimism              0.272    15.132    
                         clock uncertainty           -0.035    15.097    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.633    14.464    FDUT/DP/n_prod__0
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -13.808    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.671ns  (required time - arrival time)
  Source:                 FDUT/DP/register/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDUT/DP/n_prod__0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 6.972ns (79.948%)  route 1.749ns (20.052%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT4=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.551     5.072    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y66         FDRE                                         r  FDUT/DP/register/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  FDUT/DP/register/data_reg[3]/Q
                         net (fo=4, routed)           0.602     6.191    FDUT/DP/register_n_20
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.042 r  FDUT/DP/n_prod/PCOUT[47]
                         net (fo=1, routed)           0.002    10.044    FDUT/DP/n_prod_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.562 r  FDUT/DP/n_prod__0/P[3]
                         net (fo=1, routed)           0.755    12.318    FDUT/DP/register/data_reg[31]_0[3]
    SLICE_X54Y72         LUT4 (Prop_lut4_I3_O)        0.124    12.442 r  FDUT/DP/register/n_prod__0_i_28/O
                         net (fo=1, routed)           0.000    12.442    FDUT/DP/register/n_prod__0_i_28_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.955 r  FDUT/DP/register/n_prod__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.955    FDUT/DP/register/n_prod__0_i_4_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.072 r  FDUT/DP/register/n_prod__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.072    FDUT/DP/register/n_prod__0_i_3_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.403 r  FDUT/DP/register/n_prod__0_i_2/O[3]
                         net (fo=2, routed)           0.390    13.793    FDUT/DP/register_n_24
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.519    14.860    FDUT/DP/clk_IBUF_BUFG
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/CLK
                         clock pessimism              0.272    15.132    
                         clock uncertainty           -0.035    15.097    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.633    14.464    FDUT/DP/n_prod__0
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -13.793    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 FDUT/DP/register/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDUT/DP/n_prod__0/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.680ns  (logic 6.776ns (78.064%)  route 1.904ns (21.936%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=2 LUT4=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.551     5.072    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y66         FDRE                                         r  FDUT/DP/register/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  FDUT/DP/register/data_reg[3]/Q
                         net (fo=4, routed)           0.602     6.191    FDUT/DP/register_n_20
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.042 r  FDUT/DP/n_prod/PCOUT[47]
                         net (fo=1, routed)           0.002    10.044    FDUT/DP/n_prod_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.562 r  FDUT/DP/n_prod__0/P[0]
                         net (fo=1, routed)           0.614    12.177    FDUT/DP/register/data_reg[31]_0[0]
    SLICE_X54Y71         LUT4 (Prop_lut4_I3_O)        0.124    12.301 r  FDUT/DP/register/n_prod__0_i_34/O
                         net (fo=1, routed)           0.000    12.301    FDUT/DP/register/n_prod__0_i_34_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.834 r  FDUT/DP/register/n_prod__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.834    FDUT/DP/register/n_prod__0_i_5_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.066 r  FDUT/DP/register/n_prod__0_i_4/O[0]
                         net (fo=2, routed)           0.686    13.752    FDUT/DP/register_n_35
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.519    14.860    FDUT/DP/clk_IBUF_BUFG
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/CLK
                         clock pessimism              0.272    15.132    
                         clock uncertainty           -0.035    15.097    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.621    14.476    FDUT/DP/n_prod__0
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -13.752    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 FDUT/DP/register/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDUT/DP/n_prod__0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.615ns  (logic 6.875ns (79.801%)  route 1.740ns (20.199%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=2 LUT4=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.551     5.072    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y66         FDRE                                         r  FDUT/DP/register/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  FDUT/DP/register/data_reg[3]/Q
                         net (fo=4, routed)           0.602     6.191    FDUT/DP/register_n_20
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.042 r  FDUT/DP/n_prod/PCOUT[47]
                         net (fo=1, routed)           0.002    10.044    FDUT/DP/n_prod_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.562 r  FDUT/DP/n_prod__0/P[0]
                         net (fo=1, routed)           0.614    12.177    FDUT/DP/register/data_reg[31]_0[0]
    SLICE_X54Y71         LUT4 (Prop_lut4_I3_O)        0.124    12.301 r  FDUT/DP/register/n_prod__0_i_34/O
                         net (fo=1, routed)           0.000    12.301    FDUT/DP/register/n_prod__0_i_34_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.834 r  FDUT/DP/register/n_prod__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.834    FDUT/DP/register/n_prod__0_i_5_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.165 r  FDUT/DP/register/n_prod__0_i_4/O[3]
                         net (fo=2, routed)           0.522    13.687    FDUT/DP/register_n_32
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.519    14.860    FDUT/DP/clk_IBUF_BUFG
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/CLK
                         clock pessimism              0.272    15.132    
                         clock uncertainty           -0.035    15.097    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.633    14.464    FDUT/DP/n_prod__0
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -13.687    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 FDUT/DP/register/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDUT/DP/n_prod__0/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.533ns  (logic 6.780ns (79.452%)  route 1.753ns (20.548%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=2 LUT4=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.551     5.072    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y66         FDRE                                         r  FDUT/DP/register/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  FDUT/DP/register/data_reg[3]/Q
                         net (fo=4, routed)           0.602     6.191    FDUT/DP/register_n_20
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.042 r  FDUT/DP/n_prod/PCOUT[47]
                         net (fo=1, routed)           0.002    10.044    FDUT/DP/n_prod_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.562 r  FDUT/DP/n_prod__0/P[3]
                         net (fo=1, routed)           0.755    12.318    FDUT/DP/register/data_reg[31]_0[3]
    SLICE_X54Y72         LUT4 (Prop_lut4_I3_O)        0.124    12.442 r  FDUT/DP/register/n_prod__0_i_28/O
                         net (fo=1, routed)           0.000    12.442    FDUT/DP/register/n_prod__0_i_28_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.955 r  FDUT/DP/register/n_prod__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.955    FDUT/DP/register/n_prod__0_i_4_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.211 r  FDUT/DP/register/n_prod__0_i_3/O[2]
                         net (fo=2, routed)           0.394    13.605    FDUT/DP/register_n_29
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.519    14.860    FDUT/DP/clk_IBUF_BUFG
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/CLK
                         clock pessimism              0.272    15.132    
                         clock uncertainty           -0.035    15.097    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.627    14.470    FDUT/DP/n_prod__0
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                         -13.605    
  -------------------------------------------------------------------
                         slack                                  0.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 FDUT/CU/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDUT/CU/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.558     1.441    FDUT/CU/clk_IBUF_BUFG
    SLICE_X51Y67         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  FDUT/CU/FSM_onehot_state_reg[6]/Q
                         net (fo=2, routed)           0.070     1.639    FDUT/CU/FSM_onehot_state_reg_n_0_[6]
    SLICE_X51Y67         LUT4 (Prop_lut4_I3_O)        0.099     1.738 r  FDUT/CU/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.738    FDUT/CU/FSM_onehot_state[4]_i_1_n_0
    SLICE_X51Y67         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.826     1.954    FDUT/CU/clk_IBUF_BUFG
    SLICE_X51Y67         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X51Y67         FDRE (Hold_fdre_C_D)         0.091     1.532    FDUT/CU/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 FDUT/CU/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDUT/DP/register/data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.116%)  route 0.129ns (40.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.558     1.441    FDUT/CU/clk_IBUF_BUFG
    SLICE_X51Y67         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  FDUT/CU/FSM_onehot_state_reg[3]/Q
                         net (fo=48, routed)          0.129     1.711    FDUT/DP/register/Q[2]
    SLICE_X53Y68         LUT3 (Prop_lut3_I1_O)        0.045     1.756 r  FDUT/DP/register/data[15]_i_1/O
                         net (fo=1, routed)           0.000     1.756    FDUT/DP/register/data[15]_i_1_n_0
    SLICE_X53Y68         FDRE                                         r  FDUT/DP/register/data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.825     1.953    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X53Y68         FDRE                                         r  FDUT/DP/register/data_reg[15]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X53Y68         FDRE (Hold_fdre_C_D)         0.091     1.545    FDUT/DP/register/data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 FDUT/CU/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDUT/CU/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.289%)  route 0.123ns (39.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.558     1.441    FDUT/CU/clk_IBUF_BUFG
    SLICE_X51Y67         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  FDUT/CU/FSM_onehot_state_reg[1]/Q
                         net (fo=19, routed)          0.123     1.705    FDUT/DP/down_counter/Q[0]
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.750 r  FDUT/DP/down_counter/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.750    FDUT/CU/D[0]
    SLICE_X51Y67         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.826     1.954    FDUT/CU/clk_IBUF_BUFG
    SLICE_X51Y67         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X51Y67         FDRE (Hold_fdre_C_D)         0.092     1.533    FDUT/CU/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 FDUT/CU/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDUT/CU/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.810%)  route 0.147ns (44.190%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.558     1.441    FDUT/CU/clk_IBUF_BUFG
    SLICE_X51Y67         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  FDUT/CU/FSM_onehot_state_reg[4]/Q
                         net (fo=2, routed)           0.147     1.730    FDUT/DP/down_counter/Q[2]
    SLICE_X51Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.775 r  FDUT/DP/down_counter/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.775    FDUT/CU/D[1]
    SLICE_X51Y67         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.826     1.954    FDUT/CU/clk_IBUF_BUFG
    SLICE_X51Y67         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X51Y67         FDRE (Hold_fdre_C_D)         0.092     1.533    FDUT/CU/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 FDUT/CU/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDUT/CU/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.554     1.437    FDUT/CU/clk_IBUF_BUFG
    SLICE_X55Y71         FDSE                                         r  FDUT/CU/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDSE (Prop_fdse_C_Q)         0.141     1.578 r  FDUT/CU/FSM_onehot_state_reg[0]/Q
                         net (fo=2, routed)           0.167     1.745    FDUT/CU/FSM_onehot_state_reg_n_0_[0]
    SLICE_X55Y71         LUT2 (Prop_lut2_I0_O)        0.045     1.790 r  FDUT/CU/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.790    FDUT/CU/FSM_onehot_state[0]_i_1_n_0
    SLICE_X55Y71         FDSE                                         r  FDUT/CU/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.822     1.950    FDUT/CU/clk_IBUF_BUFG
    SLICE_X55Y71         FDSE                                         r  FDUT/CU/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.513     1.437    
    SLICE_X55Y71         FDSE (Hold_fdse_C_D)         0.091     1.528    FDUT/CU/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U0/clk_5KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.562     1.445    U0/clk_IBUF_BUFG
    SLICE_X57Y64         FDRE                                         r  U0/clk_5KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  U0/clk_5KHz_reg/Q
                         net (fo=3, routed)           0.168     1.754    U0/clk_5kHz
    SLICE_X57Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.799 r  U0/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.799    U0/clk_5KHz_i_1_n_0
    SLICE_X57Y64         FDRE                                         r  U0/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.829     1.957    U0/clk_IBUF_BUFG
    SLICE_X57Y64         FDRE                                         r  U0/clk_5KHz_reg/C
                         clock pessimism             -0.512     1.445    
    SLICE_X57Y64         FDRE (Hold_fdre_C_D)         0.091     1.536    U0/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U0/count1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.563     1.446    U0/clk_IBUF_BUFG
    SLICE_X57Y62         FDRE                                         r  U0/count1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  U0/count1_reg[0]/Q
                         net (fo=3, routed)           0.168     1.755    U0/count1_reg_n_0_[0]
    SLICE_X57Y62         LUT6 (Prop_lut6_I0_O)        0.045     1.800 r  U0/count1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.800    U0/count1[0]_i_1_n_0
    SLICE_X57Y62         FDRE                                         r  U0/count1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.830     1.958    U0/clk_IBUF_BUFG
    SLICE_X57Y62         FDRE                                         r  U0/count1_reg[0]/C
                         clock pessimism             -0.512     1.446    
    SLICE_X57Y62         FDRE (Hold_fdre_C_D)         0.091     1.537    U0/count1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 FDUT/CU/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDUT/CU/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.557     1.440    FDUT/CU/clk_IBUF_BUFG
    SLICE_X51Y68         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  FDUT/CU/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.170     1.752    FDUT/CU/Q[4]
    SLICE_X51Y68         LUT5 (Prop_lut5_I1_O)        0.045     1.797 r  FDUT/CU/FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.797    FDUT/CU/FSM_onehot_state[5]_i_1_n_0
    SLICE_X51Y68         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.825     1.953    FDUT/CU/clk_IBUF_BUFG
    SLICE_X51Y68         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X51Y68         FDRE (Hold_fdre_C_D)         0.091     1.531    FDUT/CU/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 U0/count1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.559     1.442    U0/clk_IBUF_BUFG
    SLICE_X56Y68         FDRE                                         r  U0/count1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  U0/count1_reg[31]/Q
                         net (fo=3, routed)           0.126     1.732    U0/count1_reg_n_0_[31]
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.842 r  U0/count10_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.842    U0/count10_carry__6_n_5
    SLICE_X56Y68         FDRE                                         r  U0/count1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.825     1.953    U0/clk_IBUF_BUFG
    SLICE_X56Y68         FDRE                                         r  U0/count1_reg[31]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X56Y68         FDRE (Hold_fdre_C_D)         0.134     1.576    U0/count1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 U0/count1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.564     1.447    U0/clk_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  U0/count1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  U0/count1_reg[4]/Q
                         net (fo=2, routed)           0.148     1.759    U0/count1_reg_n_0_[4]
    SLICE_X56Y61         LUT6 (Prop_lut6_I5_O)        0.045     1.804 r  U0/count10_carry_i_2/O
                         net (fo=1, routed)           0.000     1.804    U0/count1[4]
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.868 r  U0/count10_carry/O[3]
                         net (fo=1, routed)           0.000     1.868    U0/count10_carry_n_4
    SLICE_X56Y61         FDRE                                         r  U0/count1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.832     1.960    U0/clk_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  U0/count1_reg[4]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X56Y61         FDRE (Hold_fdre_C_D)         0.134     1.581    U0/count1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X55Y71   FDUT/CU/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y67   FDUT/CU/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y71   FDUT/CU/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y67   FDUT/CU/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y67   FDUT/CU/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y68   FDUT/CU/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y67   FDUT/CU/FSM_onehot_state_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y63   FDUT/DP/down_counter/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y65   FDUT/DP/down_counter/count_reg[10]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X55Y71   FDUT/CU/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X55Y71   FDUT/CU/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y67   FDUT/CU/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y67   FDUT/CU/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y71   FDUT/CU/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y71   FDUT/CU/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y67   FDUT/CU/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y67   FDUT/CU/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y67   FDUT/CU/FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y67   FDUT/CU/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X55Y71   FDUT/CU/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X55Y71   FDUT/CU/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y67   FDUT/CU/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y67   FDUT/CU/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y71   FDUT/CU/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y71   FDUT/CU/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y67   FDUT/CU/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y67   FDUT/CU/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y67   FDUT/CU/FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y67   FDUT/CU/FSM_onehot_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HILO_sel
                            (input port)
  Destination:            LEDOUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.246ns  (logic 5.360ns (37.622%)  route 8.887ns (62.378%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  HILO_sel (IN)
                         net (fo=0)                   0.000     0.000    HILO_sel
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  HILO_sel_IBUF_inst/O
                         net (fo=17, routed)          2.747     4.203    FDUT/DP/register/HILO_led_OBUF
    SLICE_X54Y70         LUT4 (Prop_lut4_I1_O)        0.124     4.327 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_20/O
                         net (fo=7, routed)           1.317     5.644    FDUT/DP/register/HEX2[2]
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124     5.768 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.961     6.729    FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_5_n_0
    SLICE_X52Y66         LUT4 (Prop_lut4_I3_O)        0.124     6.853 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.862    10.715    LEDOUT_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.246 r  LEDOUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.246    LEDOUT[6]
    U7                                                                r  LEDOUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HILO_sel
                            (input port)
  Destination:            LEDOUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.723ns  (logic 5.357ns (39.040%)  route 8.365ns (60.960%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  HILO_sel (IN)
                         net (fo=0)                   0.000     0.000    HILO_sel
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  HILO_sel_IBUF_inst/O
                         net (fo=17, routed)          2.747     4.203    FDUT/DP/register/HILO_led_OBUF
    SLICE_X54Y70         LUT4 (Prop_lut4_I1_O)        0.124     4.327 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_20/O
                         net (fo=7, routed)           1.373     5.700    FDUT/DP/register/HEX2[2]
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124     5.824 r  FDUT/DP/register/LEDOUT_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.608     6.432    FDUT/DP/register/LEDOUT_OBUF[1]_inst_i_5_n_0
    SLICE_X52Y68         LUT4 (Prop_lut4_I3_O)        0.124     6.556 r  FDUT/DP/register/LEDOUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.638    10.194    LEDOUT_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.723 r  LEDOUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.723    LEDOUT[1]
    W6                                                                r  LEDOUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HILO_sel
                            (input port)
  Destination:            LEDOUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.676ns  (logic 5.333ns (38.992%)  route 8.344ns (61.008%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  HILO_sel (IN)
                         net (fo=0)                   0.000     0.000    HILO_sel
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  HILO_sel_IBUF_inst/O
                         net (fo=17, routed)          2.264     3.720    FDUT/DP/register/HILO_led_OBUF
    SLICE_X54Y66         LUT4 (Prop_lut4_I1_O)        0.124     3.844 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_10/O
                         net (fo=7, routed)           1.244     5.088    FDUT/DP/register/HEX0[0]
    SLICE_X53Y68         LUT6 (Prop_lut6_I2_O)        0.124     5.212 r  FDUT/DP/register/LEDOUT_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           1.022     6.233    FDUT/DP/register/LEDOUT_OBUF[5]_inst_i_3_n_0
    SLICE_X53Y69         LUT4 (Prop_lut4_I1_O)        0.124     6.357 r  FDUT/DP/register/LEDOUT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.814    10.172    LEDOUT_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.676 r  LEDOUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.676    LEDOUT[5]
    V5                                                                r  LEDOUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HILO_sel
                            (input port)
  Destination:            LEDOUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.637ns  (logic 5.348ns (39.216%)  route 8.289ns (60.784%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  HILO_sel (IN)
                         net (fo=0)                   0.000     0.000    HILO_sel
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  HILO_sel_IBUF_inst/O
                         net (fo=17, routed)          2.724     4.180    FDUT/DP/register/HILO_led_OBUF
    SLICE_X54Y70         LUT4 (Prop_lut4_I1_O)        0.124     4.304 f  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_19/O
                         net (fo=7, routed)           0.970     5.274    FDUT/DP/register/HEX2[1]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.398 r  FDUT/DP/register/LEDOUT_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.943     6.340    FDUT/DP/register/LEDOUT_OBUF[4]_inst_i_5_n_0
    SLICE_X57Y66         LUT4 (Prop_lut4_I3_O)        0.124     6.464 r  FDUT/DP/register/LEDOUT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.654    10.118    LEDOUT_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.637 r  LEDOUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.637    LEDOUT[4]
    U5                                                                r  LEDOUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HILO_sel
                            (input port)
  Destination:            LEDOUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.477ns  (logic 5.364ns (39.798%)  route 8.114ns (60.202%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  HILO_sel (IN)
                         net (fo=0)                   0.000     0.000    HILO_sel
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  HILO_sel_IBUF_inst/O
                         net (fo=17, routed)          2.781     4.237    FDUT/DP/register/HILO_led_OBUF
    SLICE_X54Y69         LUT4 (Prop_lut4_I1_O)        0.124     4.361 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_16/O
                         net (fo=7, routed)           0.776     5.137    FDUT/DP/register/HEX3[2]
    SLICE_X53Y69         LUT6 (Prop_lut6_I2_O)        0.124     5.261 r  FDUT/DP/register/LEDOUT_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.811     6.072    FDUT/DP/register/LEDOUT_OBUF[3]_inst_i_4_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I2_O)        0.124     6.196 r  FDUT/DP/register/LEDOUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.746     9.942    LEDOUT_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.477 r  LEDOUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.477    LEDOUT[3]
    V8                                                                r  LEDOUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HILO_sel
                            (input port)
  Destination:            LEDOUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.346ns  (logic 5.339ns (40.003%)  route 8.007ns (59.997%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  HILO_sel (IN)
                         net (fo=0)                   0.000     0.000    HILO_sel
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  HILO_sel_IBUF_inst/O
                         net (fo=17, routed)          2.724     4.180    FDUT/DP/register/HILO_led_OBUF
    SLICE_X54Y70         LUT4 (Prop_lut4_I1_O)        0.124     4.304 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_19/O
                         net (fo=7, routed)           0.721     5.025    FDUT/DP/register/HEX2[1]
    SLICE_X55Y69         LUT6 (Prop_lut6_I0_O)        0.124     5.149 r  FDUT/DP/register/LEDOUT_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.988     6.137    FDUT/DP/register/LEDOUT_OBUF[0]_inst_i_5_n_0
    SLICE_X55Y68         LUT4 (Prop_lut4_I3_O)        0.124     6.261 r  FDUT/DP/register/LEDOUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.574     9.836    LEDOUT_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.346 r  LEDOUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.346    LEDOUT[0]
    W7                                                                r  LEDOUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HILO_sel
                            (input port)
  Destination:            LEDOUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.173ns  (logic 5.363ns (40.713%)  route 7.810ns (59.287%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  HILO_sel (IN)
                         net (fo=0)                   0.000     0.000    HILO_sel
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  HILO_sel_IBUF_inst/O
                         net (fo=17, routed)          2.762     4.218    FDUT/DP/register/HILO_led_OBUF
    SLICE_X54Y69         LUT4 (Prop_lut4_I1_O)        0.124     4.342 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_15/O
                         net (fo=7, routed)           1.055     5.396    FDUT/DP/register/HEX3[1]
    SLICE_X55Y68         LUT6 (Prop_lut6_I2_O)        0.124     5.520 r  FDUT/DP/register/LEDOUT_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.413     5.933    FDUT/DP/register/LEDOUT_OBUF[2]_inst_i_4_n_0
    SLICE_X55Y67         LUT4 (Prop_lut4_I2_O)        0.124     6.057 r  FDUT/DP/register/LEDOUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.581     9.638    LEDOUT_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.173 r  LEDOUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.173    LEDOUT[2]
    U8                                                                r  LEDOUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.297ns  (logic 4.959ns (48.156%)  route 5.338ns (51.844%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=6, routed)           5.338     6.793    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    10.297 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.297    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDSEL[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.411ns  (logic 4.377ns (52.042%)  route 4.034ns (47.958%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE                         0.000     0.000 r  U3/index_reg[0]/C
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  U3/index_reg[0]/Q
                         net (fo=34, routed)          0.851     1.369    U3/index[0]
    SLICE_X57Y64         LUT2 (Prop_lut2_I1_O)        0.152     1.521 r  U3/LEDSEL_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.183     4.704    LEDSEL_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.707     8.411 r  LEDSEL_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.411    LEDSEL[1]
    U4                                                                r  LEDSEL[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.256ns  (logic 4.987ns (60.400%)  route 3.269ns (39.600%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=6, routed)           3.269     4.738    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     8.256 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.256    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE                         0.000     0.000 r  U3/index_reg[0]/C
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  U3/index_reg[0]/Q
                         net (fo=34, routed)          0.211     0.375    U3/index[0]
    SLICE_X54Y64         LUT2 (Prop_lut2_I0_O)        0.043     0.418 r  U3/index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.418    U3/index[0]_i_1_n_0
    SLICE_X54Y64         FDRE                                         r  U3/index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.209ns (49.800%)  route 0.211ns (50.200%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE                         0.000     0.000 r  U3/index_reg[0]/C
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U3/index_reg[0]/Q
                         net (fo=34, routed)          0.211     0.375    U3/index[0]
    SLICE_X54Y64         LUT3 (Prop_lut3_I1_O)        0.045     0.420 r  U3/index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.420    U3/index[1]_i_1_n_0
    SLICE_X54Y64         FDRE                                         r  U3/index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.425ns (75.455%)  route 0.464ns (24.545%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=6, routed)           0.464     0.681    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     1.889 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.889    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.450ns (76.719%)  route 0.440ns (23.281%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=5, routed)           0.440     0.674    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     1.889 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.889    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.430ns (75.623%)  route 0.461ns (24.377%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=5, routed)           0.461     0.681    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     1.890 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.890    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.429ns (75.542%)  route 0.463ns (24.458%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=5, routed)           0.463     0.690    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     1.891 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.891    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.427ns (75.379%)  route 0.466ns (24.621%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=5, routed)           0.466     0.687    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.893 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.893    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.427ns (74.601%)  route 0.486ns (25.399%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=5, routed)           0.486     0.702    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.913 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.913    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.920ns  (logic 1.434ns (74.696%)  route 0.486ns (25.304%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=5, routed)           0.486     0.718    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.920 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.920    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.922ns  (logic 1.429ns (74.313%)  route 0.494ns (25.687%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=6, routed)           0.494     0.713    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.922 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.922    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FDUT/CU/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.918ns  (logic 4.359ns (36.580%)  route 7.558ns (63.420%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.550     5.071    FDUT/CU/clk_IBUF_BUFG
    SLICE_X51Y67         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  FDUT/CU/FSM_onehot_state_reg[1]/Q
                         net (fo=19, routed)          1.418     6.945    FDUT/DP/register/Q[0]
    SLICE_X54Y70         LUT4 (Prop_lut4_I2_O)        0.124     7.069 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_20/O
                         net (fo=7, routed)           1.317     8.386    FDUT/DP/register/HEX2[2]
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124     8.510 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.961     9.471    FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_5_n_0
    SLICE_X52Y66         LUT4 (Prop_lut4_I3_O)        0.124     9.595 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.862    13.457    LEDOUT_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    16.988 r  LEDOUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.988    LEDOUT[6]
    U7                                                                r  LEDOUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDUT/CU/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.773ns  (logic 4.363ns (37.060%)  route 7.410ns (62.940%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.550     5.071    FDUT/CU/clk_IBUF_BUFG
    SLICE_X51Y67         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  FDUT/CU/FSM_onehot_state_reg[1]/Q
                         net (fo=19, routed)          1.651     7.178    FDUT/DP/register/Q[0]
    SLICE_X54Y68         LUT4 (Prop_lut4_I2_O)        0.124     7.302 f  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.231     8.533    FDUT/DP/register/HEX1[0]
    SLICE_X53Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.657 r  FDUT/DP/register/LEDOUT_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.947     9.604    FDUT/DP/register/LEDOUT_OBUF[2]_inst_i_2_n_0
    SLICE_X55Y67         LUT4 (Prop_lut4_I0_O)        0.124     9.728 r  FDUT/DP/register/LEDOUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.581    13.309    LEDOUT_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    16.844 r  LEDOUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.844    LEDOUT[2]
    U8                                                                r  LEDOUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDUT/CU/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.521ns  (logic 4.348ns (37.740%)  route 7.173ns (62.260%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.550     5.071    FDUT/CU/clk_IBUF_BUFG
    SLICE_X51Y67         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.456     5.527 f  FDUT/CU/FSM_onehot_state_reg[1]/Q
                         net (fo=19, routed)          1.607     7.134    FDUT/DP/register/Q[0]
    SLICE_X54Y70         LUT4 (Prop_lut4_I2_O)        0.124     7.258 f  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_19/O
                         net (fo=7, routed)           0.970     8.228    FDUT/DP/register/HEX2[1]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.352 r  FDUT/DP/register/LEDOUT_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.943     9.294    FDUT/DP/register/LEDOUT_OBUF[4]_inst_i_5_n_0
    SLICE_X57Y66         LUT4 (Prop_lut4_I3_O)        0.124     9.418 r  FDUT/DP/register/LEDOUT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.654    13.072    LEDOUT_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    16.592 r  LEDOUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.592    LEDOUT[4]
    U5                                                                r  LEDOUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDUT/DP/register/data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.507ns  (logic 4.394ns (38.190%)  route 7.112ns (61.810%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.545     5.066    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y71         FDRE                                         r  FDUT/DP/register/data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.518     5.584 r  FDUT/DP/register/data_reg[18]/Q
                         net (fo=2, routed)           1.123     6.707    FDUT/DP/register/data_reg_n_0_[18]
    SLICE_X54Y67         LUT4 (Prop_lut4_I0_O)        0.124     6.831 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_12/O
                         net (fo=7, routed)           1.153     7.984    FDUT/DP/register/HEX0[2]
    SLICE_X53Y68         LUT6 (Prop_lut6_I0_O)        0.124     8.108 r  FDUT/DP/register/LEDOUT_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           1.022     9.130    FDUT/DP/register/LEDOUT_OBUF[5]_inst_i_3_n_0
    SLICE_X53Y69         LUT4 (Prop_lut4_I1_O)        0.124     9.254 r  FDUT/DP/register/LEDOUT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.814    13.068    LEDOUT_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    16.573 r  LEDOUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.573    LEDOUT[5]
    V5                                                                r  LEDOUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDUT/CU/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.394ns  (logic 4.357ns (38.240%)  route 7.037ns (61.760%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.550     5.071    FDUT/CU/clk_IBUF_BUFG
    SLICE_X51Y67         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  FDUT/CU/FSM_onehot_state_reg[1]/Q
                         net (fo=19, routed)          1.418     6.945    FDUT/DP/register/Q[0]
    SLICE_X54Y70         LUT4 (Prop_lut4_I2_O)        0.124     7.069 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_20/O
                         net (fo=7, routed)           1.373     8.442    FDUT/DP/register/HEX2[2]
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.124     8.566 r  FDUT/DP/register/LEDOUT_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.608     9.174    FDUT/DP/register/LEDOUT_OBUF[1]_inst_i_5_n_0
    SLICE_X52Y68         LUT4 (Prop_lut4_I3_O)        0.124     9.298 r  FDUT/DP/register/LEDOUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.638    12.936    LEDOUT_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    16.465 r  LEDOUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.465    LEDOUT[1]
    W6                                                                r  LEDOUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDUT/CU/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.387ns  (logic 4.364ns (38.322%)  route 7.023ns (61.678%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.550     5.071    FDUT/CU/clk_IBUF_BUFG
    SLICE_X51Y67         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  FDUT/CU/FSM_onehot_state_reg[1]/Q
                         net (fo=19, routed)          1.651     7.178    FDUT/DP/register/Q[0]
    SLICE_X54Y68         LUT4 (Prop_lut4_I2_O)        0.124     7.302 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.827     8.129    FDUT/DP/register/HEX1[0]
    SLICE_X53Y67         LUT6 (Prop_lut6_I3_O)        0.124     8.253 r  FDUT/DP/register/LEDOUT_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.799     9.052    FDUT/DP/register/LEDOUT_OBUF[3]_inst_i_2_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I0_O)        0.124     9.176 r  FDUT/DP/register/LEDOUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.746    12.922    LEDOUT_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    16.457 r  LEDOUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.457    LEDOUT[3]
    V8                                                                r  LEDOUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDUT/CU/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.230ns  (logic 4.339ns (38.636%)  route 6.891ns (61.364%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.550     5.071    FDUT/CU/clk_IBUF_BUFG
    SLICE_X51Y67         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  FDUT/CU/FSM_onehot_state_reg[1]/Q
                         net (fo=19, routed)          1.607     7.134    FDUT/DP/register/Q[0]
    SLICE_X54Y70         LUT4 (Prop_lut4_I2_O)        0.124     7.258 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_19/O
                         net (fo=7, routed)           0.721     7.979    FDUT/DP/register/HEX2[1]
    SLICE_X55Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.103 r  FDUT/DP/register/LEDOUT_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.988     9.092    FDUT/DP/register/LEDOUT_OBUF[0]_inst_i_5_n_0
    SLICE_X55Y68         LUT4 (Prop_lut4_I3_O)        0.124     9.216 r  FDUT/DP/register/LEDOUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.574    12.790    LEDOUT_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    16.300 r  LEDOUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.300    LEDOUT[0]
    W7                                                                r  LEDOUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDUT/CU/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.464ns  (logic 3.971ns (61.438%)  route 2.493ns (38.562%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.550     5.071    FDUT/CU/clk_IBUF_BUFG
    SLICE_X51Y67         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  FDUT/CU/FSM_onehot_state_reg[1]/Q
                         net (fo=19, routed)          2.493     8.020    done_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.515    11.535 r  done_OBUF_inst/O
                         net (fo=0)                   0.000    11.535    done
    P1                                                                r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDUT/CU/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            error
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.338ns  (logic 3.963ns (62.535%)  route 2.374ns (37.465%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.548     5.069    FDUT/CU/clk_IBUF_BUFG
    SLICE_X51Y68         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  FDUT/CU/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           2.374     7.899    error_OBUF
    N3                   OBUF (Prop_obuf_I_O)         3.507    11.407 r  error_OBUF_inst/O
                         net (fo=0)                   0.000    11.407    error
    N3                                                                r  error (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FDUT/CU/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            error
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.055ns  (logic 1.349ns (65.669%)  route 0.705ns (34.331%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.557     1.440    FDUT/CU/clk_IBUF_BUFG
    SLICE_X51Y68         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  FDUT/CU/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.705     2.287    error_OBUF
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.495 r  error_OBUF_inst/O
                         net (fo=0)                   0.000     3.495    error
    N3                                                                r  error (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDUT/CU/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.093ns  (logic 1.357ns (64.853%)  route 0.736ns (35.147%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.558     1.441    FDUT/CU/clk_IBUF_BUFG
    SLICE_X51Y67         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  FDUT/CU/FSM_onehot_state_reg[1]/Q
                         net (fo=19, routed)          0.736     2.318    done_OBUF
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.534 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     3.534    done
    P1                                                                r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDUT/DP/register/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.026ns  (logic 1.520ns (50.225%)  route 1.506ns (49.775%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.559     1.442    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y66         FDRE                                         r  FDUT/DP/register/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.164     1.606 f  FDUT/DP/register/data_reg[5]/Q
                         net (fo=4, routed)           0.085     1.691    FDUT/DP/register/B[5]
    SLICE_X55Y66         LUT4 (Prop_lut4_I3_O)        0.045     1.736 f  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.076     1.812    FDUT/DP/register/HEX1[1]
    SLICE_X55Y66         LUT6 (Prop_lut6_I0_O)        0.045     1.857 r  FDUT/DP/register/LEDOUT_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.109     1.966    FDUT/DP/register/LEDOUT_OBUF[4]_inst_i_2_n_0
    SLICE_X57Y66         LUT4 (Prop_lut4_I0_O)        0.045     2.011 r  FDUT/DP/register/LEDOUT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.237     3.248    LEDOUT_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.468 r  LEDOUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.468    LEDOUT[4]
    U5                                                                r  LEDOUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDUT/DP/register/data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.102ns  (logic 1.535ns (49.487%)  route 1.567ns (50.513%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.554     1.437    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y71         FDRE                                         r  FDUT/DP/register/data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  FDUT/DP/register/data_reg[17]/Q
                         net (fo=2, routed)           0.179     1.781    FDUT/DP/register/data_reg_n_0_[17]
    SLICE_X54Y68         LUT4 (Prop_lut4_I0_O)        0.045     1.826 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_11/O
                         net (fo=7, routed)           0.139     1.964    FDUT/DP/register/HEX0[1]
    SLICE_X55Y67         LUT6 (Prop_lut6_I2_O)        0.045     2.009 r  FDUT/DP/register/LEDOUT_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.049     2.058    FDUT/DP/register/LEDOUT_OBUF[2]_inst_i_3_n_0
    SLICE_X55Y67         LUT4 (Prop_lut4_I1_O)        0.045     2.103 r  FDUT/DP/register/LEDOUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.200     3.303    LEDOUT_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.539 r  LEDOUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.539    LEDOUT[2]
    U8                                                                r  LEDOUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDUT/DP/register/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.167ns  (logic 1.548ns (48.876%)  route 1.619ns (51.124%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.559     1.442    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y66         FDRE                                         r  FDUT/DP/register/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.148     1.590 r  FDUT/DP/register/data_reg[4]/Q
                         net (fo=4, routed)           0.149     1.740    FDUT/DP/register/B[4]
    SLICE_X54Y68         LUT4 (Prop_lut4_I3_O)        0.098     1.838 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.130     1.968    FDUT/DP/register/HEX1[0]
    SLICE_X54Y67         LUT6 (Prop_lut6_I2_O)        0.045     2.013 r  FDUT/DP/register/LEDOUT_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.108     2.121    FDUT/DP/register/LEDOUT_OBUF[0]_inst_i_2_n_0
    SLICE_X55Y68         LUT4 (Prop_lut4_I0_O)        0.045     2.166 r  FDUT/DP/register/LEDOUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.231     3.397    LEDOUT_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.609 r  LEDOUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.609    LEDOUT[0]
    W7                                                                r  LEDOUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDUT/DP/register/data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.231ns  (logic 1.535ns (47.527%)  route 1.695ns (52.473%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.554     1.437    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y71         FDRE                                         r  FDUT/DP/register/data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  FDUT/DP/register/data_reg[17]/Q
                         net (fo=2, routed)           0.179     1.781    FDUT/DP/register/data_reg_n_0_[17]
    SLICE_X54Y68         LUT4 (Prop_lut4_I0_O)        0.045     1.826 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_11/O
                         net (fo=7, routed)           0.181     2.007    FDUT/DP/register/HEX0[1]
    SLICE_X53Y68         LUT6 (Prop_lut6_I0_O)        0.045     2.052 r  FDUT/DP/register/LEDOUT_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.052     2.104    FDUT/DP/register/LEDOUT_OBUF[3]_inst_i_3_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I1_O)        0.045     2.149 r  FDUT/DP/register/LEDOUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.283     3.431    LEDOUT_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.668 r  LEDOUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.668    LEDOUT[3]
    V8                                                                r  LEDOUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDUT/DP/register/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.331ns  (logic 1.506ns (45.207%)  route 1.825ns (54.793%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.558     1.441    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X55Y67         FDRE                                         r  FDUT/DP/register/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  FDUT/DP/register/data_reg[7]/Q
                         net (fo=4, routed)           0.148     1.731    FDUT/DP/register/B[7]
    SLICE_X55Y67         LUT4 (Prop_lut4_I3_O)        0.045     1.776 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_9/O
                         net (fo=7, routed)           0.276     2.051    FDUT/DP/register/HEX1[3]
    SLICE_X53Y67         LUT6 (Prop_lut6_I1_O)        0.045     2.096 r  FDUT/DP/register/LEDOUT_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.140     2.236    FDUT/DP/register/LEDOUT_OBUF[1]_inst_i_2_n_0
    SLICE_X52Y68         LUT4 (Prop_lut4_I0_O)        0.045     2.281 r  FDUT/DP/register/LEDOUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.262     3.543    LEDOUT_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.773 r  LEDOUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.773    LEDOUT[1]
    W6                                                                r  LEDOUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDUT/DP/register/data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.388ns  (logic 1.531ns (45.194%)  route 1.857ns (54.806%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.554     1.437    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y71         FDRE                                         r  FDUT/DP/register/data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  FDUT/DP/register/data_reg[19]/Q
                         net (fo=2, routed)           0.219     1.820    FDUT/DP/register/data_reg_n_0_[19]
    SLICE_X54Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.865 f  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_13/O
                         net (fo=7, routed)           0.199     2.064    FDUT/DP/register/HEX0[3]
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.045     2.109 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.091     2.201    FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_3_n_0
    SLICE_X52Y66         LUT4 (Prop_lut4_I1_O)        0.045     2.246 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.348     3.593    LEDOUT_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.826 r  LEDOUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.826    LEDOUT[6]
    U7                                                                r  LEDOUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDUT/DP/register/data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.415ns  (logic 1.505ns (44.061%)  route 1.910ns (55.939%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.552     1.435    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y73         FDRE                                         r  FDUT/DP/register/data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  FDUT/DP/register/data_reg[25]/Q
                         net (fo=2, routed)           0.179     1.779    FDUT/DP/register/data_reg_n_0_[25]
    SLICE_X54Y70         LUT4 (Prop_lut4_I0_O)        0.045     1.824 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_19/O
                         net (fo=7, routed)           0.268     2.092    FDUT/DP/register/HEX2[1]
    SLICE_X53Y69         LUT6 (Prop_lut6_I1_O)        0.045     2.137 r  FDUT/DP/register/LEDOUT_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.137     2.274    FDUT/DP/register/LEDOUT_OBUF[5]_inst_i_5_n_0
    SLICE_X53Y69         LUT4 (Prop_lut4_I3_O)        0.045     2.319 r  FDUT/DP/register/LEDOUT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.325     3.644    LEDOUT_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.850 r  LEDOUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.850    LEDOUT[5]
    V5                                                                r  LEDOUT[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           110 Endpoints
Min Delay           110 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            FDUT/DP/down_counter/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.604ns  (logic 3.234ns (33.679%)  route 6.369ns (66.321%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=5, routed)           4.381     5.842    FDUT/DP/down_counter/led_OBUF[1]
    SLICE_X50Y47         LUT4 (Prop_lut4_I3_O)        0.124     5.966 f  FDUT/DP/down_counter/n_prod_i_23/O
                         net (fo=1, routed)           0.427     6.393    FDUT/DP/down_counter/n_prod_i_23_n_0
    SLICE_X52Y47         LUT5 (Prop_lut5_I0_O)        0.124     6.517 r  FDUT/DP/down_counter/n_prod_i_19/O
                         net (fo=3, routed)           1.561     8.079    FDUT/DP/down_counter/in__82[3]
    SLICE_X50Y63         LUT3 (Prop_lut3_I1_O)        0.124     8.203 r  FDUT/DP/down_counter/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.203    FDUT/CU/S[3]
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.579 r  FDUT/CU/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.579    FDUT/DP/down_counter/CO[0]
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.696 r  FDUT/DP/down_counter/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.696    FDUT/DP/down_counter/count_reg[4]_i_1_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.813 r  FDUT/DP/down_counter/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    FDUT/DP/down_counter/count_reg[8]_i_1_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.930 r  FDUT/DP/down_counter/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.930    FDUT/DP/down_counter/count_reg[12]_i_1_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.047 r  FDUT/DP/down_counter/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.047    FDUT/DP/down_counter/count_reg[16]_i_1_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.164 r  FDUT/DP/down_counter/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.164    FDUT/DP/down_counter/count_reg[20]_i_1_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.281 r  FDUT/DP/down_counter/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.281    FDUT/DP/down_counter/count_reg[24]_i_1_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.604 r  FDUT/DP/down_counter/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.604    FDUT/DP/down_counter/count_reg[28]_i_1_n_6
    SLICE_X50Y70         FDRE                                         r  FDUT/DP/down_counter/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.431     4.772    FDUT/DP/down_counter/clk_IBUF_BUFG
    SLICE_X50Y70         FDRE                                         r  FDUT/DP/down_counter/count_reg[29]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            FDUT/DP/down_counter/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.596ns  (logic 3.226ns (33.623%)  route 6.369ns (66.377%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=5, routed)           4.381     5.842    FDUT/DP/down_counter/led_OBUF[1]
    SLICE_X50Y47         LUT4 (Prop_lut4_I3_O)        0.124     5.966 f  FDUT/DP/down_counter/n_prod_i_23/O
                         net (fo=1, routed)           0.427     6.393    FDUT/DP/down_counter/n_prod_i_23_n_0
    SLICE_X52Y47         LUT5 (Prop_lut5_I0_O)        0.124     6.517 r  FDUT/DP/down_counter/n_prod_i_19/O
                         net (fo=3, routed)           1.561     8.079    FDUT/DP/down_counter/in__82[3]
    SLICE_X50Y63         LUT3 (Prop_lut3_I1_O)        0.124     8.203 r  FDUT/DP/down_counter/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.203    FDUT/CU/S[3]
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.579 r  FDUT/CU/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.579    FDUT/DP/down_counter/CO[0]
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.696 r  FDUT/DP/down_counter/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.696    FDUT/DP/down_counter/count_reg[4]_i_1_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.813 r  FDUT/DP/down_counter/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    FDUT/DP/down_counter/count_reg[8]_i_1_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.930 r  FDUT/DP/down_counter/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.930    FDUT/DP/down_counter/count_reg[12]_i_1_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.047 r  FDUT/DP/down_counter/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.047    FDUT/DP/down_counter/count_reg[16]_i_1_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.164 r  FDUT/DP/down_counter/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.164    FDUT/DP/down_counter/count_reg[20]_i_1_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.281 r  FDUT/DP/down_counter/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.281    FDUT/DP/down_counter/count_reg[24]_i_1_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.596 r  FDUT/DP/down_counter/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.596    FDUT/DP/down_counter/count_reg[28]_i_1_n_4
    SLICE_X50Y70         FDRE                                         r  FDUT/DP/down_counter/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.431     4.772    FDUT/DP/down_counter/clk_IBUF_BUFG
    SLICE_X50Y70         FDRE                                         r  FDUT/DP/down_counter/count_reg[31]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            FDUT/DP/down_counter/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.520ns  (logic 3.150ns (33.093%)  route 6.369ns (66.907%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=5, routed)           4.381     5.842    FDUT/DP/down_counter/led_OBUF[1]
    SLICE_X50Y47         LUT4 (Prop_lut4_I3_O)        0.124     5.966 f  FDUT/DP/down_counter/n_prod_i_23/O
                         net (fo=1, routed)           0.427     6.393    FDUT/DP/down_counter/n_prod_i_23_n_0
    SLICE_X52Y47         LUT5 (Prop_lut5_I0_O)        0.124     6.517 r  FDUT/DP/down_counter/n_prod_i_19/O
                         net (fo=3, routed)           1.561     8.079    FDUT/DP/down_counter/in__82[3]
    SLICE_X50Y63         LUT3 (Prop_lut3_I1_O)        0.124     8.203 r  FDUT/DP/down_counter/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.203    FDUT/CU/S[3]
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.579 r  FDUT/CU/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.579    FDUT/DP/down_counter/CO[0]
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.696 r  FDUT/DP/down_counter/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.696    FDUT/DP/down_counter/count_reg[4]_i_1_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.813 r  FDUT/DP/down_counter/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    FDUT/DP/down_counter/count_reg[8]_i_1_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.930 r  FDUT/DP/down_counter/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.930    FDUT/DP/down_counter/count_reg[12]_i_1_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.047 r  FDUT/DP/down_counter/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.047    FDUT/DP/down_counter/count_reg[16]_i_1_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.164 r  FDUT/DP/down_counter/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.164    FDUT/DP/down_counter/count_reg[20]_i_1_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.281 r  FDUT/DP/down_counter/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.281    FDUT/DP/down_counter/count_reg[24]_i_1_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.520 r  FDUT/DP/down_counter/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.520    FDUT/DP/down_counter/count_reg[28]_i_1_n_5
    SLICE_X50Y70         FDRE                                         r  FDUT/DP/down_counter/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.431     4.772    FDUT/DP/down_counter/clk_IBUF_BUFG
    SLICE_X50Y70         FDRE                                         r  FDUT/DP/down_counter/count_reg[30]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            FDUT/DP/down_counter/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.500ns  (logic 3.130ns (32.952%)  route 6.369ns (67.048%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=5, routed)           4.381     5.842    FDUT/DP/down_counter/led_OBUF[1]
    SLICE_X50Y47         LUT4 (Prop_lut4_I3_O)        0.124     5.966 f  FDUT/DP/down_counter/n_prod_i_23/O
                         net (fo=1, routed)           0.427     6.393    FDUT/DP/down_counter/n_prod_i_23_n_0
    SLICE_X52Y47         LUT5 (Prop_lut5_I0_O)        0.124     6.517 r  FDUT/DP/down_counter/n_prod_i_19/O
                         net (fo=3, routed)           1.561     8.079    FDUT/DP/down_counter/in__82[3]
    SLICE_X50Y63         LUT3 (Prop_lut3_I1_O)        0.124     8.203 r  FDUT/DP/down_counter/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.203    FDUT/CU/S[3]
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.579 r  FDUT/CU/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.579    FDUT/DP/down_counter/CO[0]
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.696 r  FDUT/DP/down_counter/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.696    FDUT/DP/down_counter/count_reg[4]_i_1_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.813 r  FDUT/DP/down_counter/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    FDUT/DP/down_counter/count_reg[8]_i_1_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.930 r  FDUT/DP/down_counter/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.930    FDUT/DP/down_counter/count_reg[12]_i_1_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.047 r  FDUT/DP/down_counter/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.047    FDUT/DP/down_counter/count_reg[16]_i_1_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.164 r  FDUT/DP/down_counter/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.164    FDUT/DP/down_counter/count_reg[20]_i_1_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.281 r  FDUT/DP/down_counter/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.281    FDUT/DP/down_counter/count_reg[24]_i_1_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.500 r  FDUT/DP/down_counter/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.500    FDUT/DP/down_counter/count_reg[28]_i_1_n_7
    SLICE_X50Y70         FDRE                                         r  FDUT/DP/down_counter/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.431     4.772    FDUT/DP/down_counter/clk_IBUF_BUFG
    SLICE_X50Y70         FDRE                                         r  FDUT/DP/down_counter/count_reg[28]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            FDUT/DP/down_counter/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.487ns  (logic 3.117ns (32.861%)  route 6.369ns (67.139%))
  Logic Levels:           11  (CARRY4=7 IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=5, routed)           4.381     5.842    FDUT/DP/down_counter/led_OBUF[1]
    SLICE_X50Y47         LUT4 (Prop_lut4_I3_O)        0.124     5.966 f  FDUT/DP/down_counter/n_prod_i_23/O
                         net (fo=1, routed)           0.427     6.393    FDUT/DP/down_counter/n_prod_i_23_n_0
    SLICE_X52Y47         LUT5 (Prop_lut5_I0_O)        0.124     6.517 r  FDUT/DP/down_counter/n_prod_i_19/O
                         net (fo=3, routed)           1.561     8.079    FDUT/DP/down_counter/in__82[3]
    SLICE_X50Y63         LUT3 (Prop_lut3_I1_O)        0.124     8.203 r  FDUT/DP/down_counter/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.203    FDUT/CU/S[3]
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.579 r  FDUT/CU/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.579    FDUT/DP/down_counter/CO[0]
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.696 r  FDUT/DP/down_counter/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.696    FDUT/DP/down_counter/count_reg[4]_i_1_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.813 r  FDUT/DP/down_counter/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    FDUT/DP/down_counter/count_reg[8]_i_1_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.930 r  FDUT/DP/down_counter/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.930    FDUT/DP/down_counter/count_reg[12]_i_1_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.047 r  FDUT/DP/down_counter/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.047    FDUT/DP/down_counter/count_reg[16]_i_1_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.164 r  FDUT/DP/down_counter/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.164    FDUT/DP/down_counter/count_reg[20]_i_1_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.487 r  FDUT/DP/down_counter/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.487    FDUT/DP/down_counter/count_reg[24]_i_1_n_6
    SLICE_X50Y69         FDRE                                         r  FDUT/DP/down_counter/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.431     4.772    FDUT/DP/down_counter/clk_IBUF_BUFG
    SLICE_X50Y69         FDRE                                         r  FDUT/DP/down_counter/count_reg[25]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            FDUT/DP/down_counter/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.479ns  (logic 3.109ns (32.804%)  route 6.369ns (67.196%))
  Logic Levels:           11  (CARRY4=7 IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=5, routed)           4.381     5.842    FDUT/DP/down_counter/led_OBUF[1]
    SLICE_X50Y47         LUT4 (Prop_lut4_I3_O)        0.124     5.966 f  FDUT/DP/down_counter/n_prod_i_23/O
                         net (fo=1, routed)           0.427     6.393    FDUT/DP/down_counter/n_prod_i_23_n_0
    SLICE_X52Y47         LUT5 (Prop_lut5_I0_O)        0.124     6.517 r  FDUT/DP/down_counter/n_prod_i_19/O
                         net (fo=3, routed)           1.561     8.079    FDUT/DP/down_counter/in__82[3]
    SLICE_X50Y63         LUT3 (Prop_lut3_I1_O)        0.124     8.203 r  FDUT/DP/down_counter/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.203    FDUT/CU/S[3]
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.579 r  FDUT/CU/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.579    FDUT/DP/down_counter/CO[0]
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.696 r  FDUT/DP/down_counter/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.696    FDUT/DP/down_counter/count_reg[4]_i_1_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.813 r  FDUT/DP/down_counter/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    FDUT/DP/down_counter/count_reg[8]_i_1_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.930 r  FDUT/DP/down_counter/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.930    FDUT/DP/down_counter/count_reg[12]_i_1_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.047 r  FDUT/DP/down_counter/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.047    FDUT/DP/down_counter/count_reg[16]_i_1_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.164 r  FDUT/DP/down_counter/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.164    FDUT/DP/down_counter/count_reg[20]_i_1_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.479 r  FDUT/DP/down_counter/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.479    FDUT/DP/down_counter/count_reg[24]_i_1_n_4
    SLICE_X50Y69         FDRE                                         r  FDUT/DP/down_counter/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.431     4.772    FDUT/DP/down_counter/clk_IBUF_BUFG
    SLICE_X50Y69         FDRE                                         r  FDUT/DP/down_counter/count_reg[27]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            FDUT/DP/down_counter/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.403ns  (logic 3.033ns (32.261%)  route 6.369ns (67.739%))
  Logic Levels:           11  (CARRY4=7 IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=5, routed)           4.381     5.842    FDUT/DP/down_counter/led_OBUF[1]
    SLICE_X50Y47         LUT4 (Prop_lut4_I3_O)        0.124     5.966 f  FDUT/DP/down_counter/n_prod_i_23/O
                         net (fo=1, routed)           0.427     6.393    FDUT/DP/down_counter/n_prod_i_23_n_0
    SLICE_X52Y47         LUT5 (Prop_lut5_I0_O)        0.124     6.517 r  FDUT/DP/down_counter/n_prod_i_19/O
                         net (fo=3, routed)           1.561     8.079    FDUT/DP/down_counter/in__82[3]
    SLICE_X50Y63         LUT3 (Prop_lut3_I1_O)        0.124     8.203 r  FDUT/DP/down_counter/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.203    FDUT/CU/S[3]
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.579 r  FDUT/CU/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.579    FDUT/DP/down_counter/CO[0]
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.696 r  FDUT/DP/down_counter/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.696    FDUT/DP/down_counter/count_reg[4]_i_1_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.813 r  FDUT/DP/down_counter/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    FDUT/DP/down_counter/count_reg[8]_i_1_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.930 r  FDUT/DP/down_counter/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.930    FDUT/DP/down_counter/count_reg[12]_i_1_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.047 r  FDUT/DP/down_counter/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.047    FDUT/DP/down_counter/count_reg[16]_i_1_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.164 r  FDUT/DP/down_counter/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.164    FDUT/DP/down_counter/count_reg[20]_i_1_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.403 r  FDUT/DP/down_counter/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.403    FDUT/DP/down_counter/count_reg[24]_i_1_n_5
    SLICE_X50Y69         FDRE                                         r  FDUT/DP/down_counter/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.431     4.772    FDUT/DP/down_counter/clk_IBUF_BUFG
    SLICE_X50Y69         FDRE                                         r  FDUT/DP/down_counter/count_reg[26]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            FDUT/DP/down_counter/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.383ns  (logic 3.013ns (32.116%)  route 6.369ns (67.884%))
  Logic Levels:           11  (CARRY4=7 IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=5, routed)           4.381     5.842    FDUT/DP/down_counter/led_OBUF[1]
    SLICE_X50Y47         LUT4 (Prop_lut4_I3_O)        0.124     5.966 f  FDUT/DP/down_counter/n_prod_i_23/O
                         net (fo=1, routed)           0.427     6.393    FDUT/DP/down_counter/n_prod_i_23_n_0
    SLICE_X52Y47         LUT5 (Prop_lut5_I0_O)        0.124     6.517 r  FDUT/DP/down_counter/n_prod_i_19/O
                         net (fo=3, routed)           1.561     8.079    FDUT/DP/down_counter/in__82[3]
    SLICE_X50Y63         LUT3 (Prop_lut3_I1_O)        0.124     8.203 r  FDUT/DP/down_counter/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.203    FDUT/CU/S[3]
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.579 r  FDUT/CU/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.579    FDUT/DP/down_counter/CO[0]
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.696 r  FDUT/DP/down_counter/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.696    FDUT/DP/down_counter/count_reg[4]_i_1_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.813 r  FDUT/DP/down_counter/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    FDUT/DP/down_counter/count_reg[8]_i_1_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.930 r  FDUT/DP/down_counter/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.930    FDUT/DP/down_counter/count_reg[12]_i_1_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.047 r  FDUT/DP/down_counter/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.047    FDUT/DP/down_counter/count_reg[16]_i_1_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.164 r  FDUT/DP/down_counter/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.164    FDUT/DP/down_counter/count_reg[20]_i_1_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.383 r  FDUT/DP/down_counter/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.383    FDUT/DP/down_counter/count_reg[24]_i_1_n_7
    SLICE_X50Y69         FDRE                                         r  FDUT/DP/down_counter/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.431     4.772    FDUT/DP/down_counter/clk_IBUF_BUFG
    SLICE_X50Y69         FDRE                                         r  FDUT/DP/down_counter/count_reg[24]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            FDUT/DP/down_counter/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.370ns  (logic 3.000ns (32.022%)  route 6.369ns (67.978%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=5, routed)           4.381     5.842    FDUT/DP/down_counter/led_OBUF[1]
    SLICE_X50Y47         LUT4 (Prop_lut4_I3_O)        0.124     5.966 f  FDUT/DP/down_counter/n_prod_i_23/O
                         net (fo=1, routed)           0.427     6.393    FDUT/DP/down_counter/n_prod_i_23_n_0
    SLICE_X52Y47         LUT5 (Prop_lut5_I0_O)        0.124     6.517 r  FDUT/DP/down_counter/n_prod_i_19/O
                         net (fo=3, routed)           1.561     8.079    FDUT/DP/down_counter/in__82[3]
    SLICE_X50Y63         LUT3 (Prop_lut3_I1_O)        0.124     8.203 r  FDUT/DP/down_counter/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.203    FDUT/CU/S[3]
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.579 r  FDUT/CU/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.579    FDUT/DP/down_counter/CO[0]
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.696 r  FDUT/DP/down_counter/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.696    FDUT/DP/down_counter/count_reg[4]_i_1_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.813 r  FDUT/DP/down_counter/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    FDUT/DP/down_counter/count_reg[8]_i_1_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.930 r  FDUT/DP/down_counter/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.930    FDUT/DP/down_counter/count_reg[12]_i_1_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.047 r  FDUT/DP/down_counter/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.047    FDUT/DP/down_counter/count_reg[16]_i_1_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.370 r  FDUT/DP/down_counter/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.370    FDUT/DP/down_counter/count_reg[20]_i_1_n_6
    SLICE_X50Y68         FDRE                                         r  FDUT/DP/down_counter/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.432     4.773    FDUT/DP/down_counter/clk_IBUF_BUFG
    SLICE_X50Y68         FDRE                                         r  FDUT/DP/down_counter/count_reg[21]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            FDUT/DP/down_counter/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.362ns  (logic 2.992ns (31.964%)  route 6.369ns (68.036%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=5, routed)           4.381     5.842    FDUT/DP/down_counter/led_OBUF[1]
    SLICE_X50Y47         LUT4 (Prop_lut4_I3_O)        0.124     5.966 f  FDUT/DP/down_counter/n_prod_i_23/O
                         net (fo=1, routed)           0.427     6.393    FDUT/DP/down_counter/n_prod_i_23_n_0
    SLICE_X52Y47         LUT5 (Prop_lut5_I0_O)        0.124     6.517 r  FDUT/DP/down_counter/n_prod_i_19/O
                         net (fo=3, routed)           1.561     8.079    FDUT/DP/down_counter/in__82[3]
    SLICE_X50Y63         LUT3 (Prop_lut3_I1_O)        0.124     8.203 r  FDUT/DP/down_counter/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.203    FDUT/CU/S[3]
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.579 r  FDUT/CU/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.579    FDUT/DP/down_counter/CO[0]
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.696 r  FDUT/DP/down_counter/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.696    FDUT/DP/down_counter/count_reg[4]_i_1_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.813 r  FDUT/DP/down_counter/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    FDUT/DP/down_counter/count_reg[8]_i_1_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.930 r  FDUT/DP/down_counter/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.930    FDUT/DP/down_counter/count_reg[12]_i_1_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.047 r  FDUT/DP/down_counter/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.047    FDUT/DP/down_counter/count_reg[16]_i_1_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.362 r  FDUT/DP/down_counter/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.362    FDUT/DP/down_counter/count_reg[20]_i_1_n_4
    SLICE_X50Y68         FDRE                                         r  FDUT/DP/down_counter/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.432     4.773    FDUT/DP/down_counter/clk_IBUF_BUFG
    SLICE_X50Y68         FDRE                                         r  FDUT/DP/down_counter/count_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FDUT/DP/n_prod/ACOUT[29]
                            (internal pin)
  Destination:            FDUT/DP/register/data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.794ns  (logic 0.630ns (79.387%)  route 0.164ns (20.613%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1                      0.000     0.000 r  FDUT/DP/n_prod/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    FDUT/DP/n_prod_n_24
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[14])
                                                      0.521     0.523 r  FDUT/DP/n_prod__0/P[14]
                         net (fo=1, routed)           0.162     0.685    FDUT/DP/register/data_reg[31]_0[14]
    SLICE_X54Y74         LUT4 (Prop_lut4_I3_O)        0.045     0.730 r  FDUT/DP/register/n_prod__0_i_9/O
                         net (fo=1, routed)           0.000     0.730    FDUT/DP/register/n_prod__0_i_9_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.794 r  FDUT/DP/register/n_prod__0_i_2/O[3]
                         net (fo=2, routed)           0.000     0.794    FDUT/DP/register/out[14]
    SLICE_X54Y74         FDRE                                         r  FDUT/DP/register/data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.818     1.946    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y74         FDRE                                         r  FDUT/DP/register/data_reg[31]/C

Slack:                    inf
  Source:                 FDUT/DP/n_prod/ACOUT[29]
                            (internal pin)
  Destination:            FDUT/DP/register/data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.632ns (75.567%)  route 0.204ns (24.433%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1                      0.000     0.000 r  FDUT/DP/n_prod/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    FDUT/DP/n_prod_n_24
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      0.521     0.523 r  FDUT/DP/n_prod__0/P[0]
                         net (fo=1, routed)           0.202     0.725    FDUT/DP/register/data_reg[31]_0[0]
    SLICE_X54Y71         LUT4 (Prop_lut4_I3_O)        0.045     0.770 r  FDUT/DP/register/n_prod__0_i_34/O
                         net (fo=1, routed)           0.000     0.770    FDUT/DP/register/n_prod__0_i_34_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.836 r  FDUT/DP/register/n_prod__0_i_5/O[1]
                         net (fo=2, routed)           0.000     0.836    FDUT/DP/register/out[0]
    SLICE_X54Y71         FDRE                                         r  FDUT/DP/register/data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.822     1.950    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y71         FDRE                                         r  FDUT/DP/register/data_reg[17]/C

Slack:                    inf
  Source:                 FDUT/DP/n_prod/ACOUT[29]
                            (internal pin)
  Destination:            FDUT/DP/register/data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.632ns (75.567%)  route 0.204ns (24.433%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1                      0.000     0.000 r  FDUT/DP/n_prod/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    FDUT/DP/n_prod_n_24
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[4])
                                                      0.521     0.523 r  FDUT/DP/n_prod__0/P[4]
                         net (fo=1, routed)           0.202     0.725    FDUT/DP/register/data_reg[31]_0[4]
    SLICE_X54Y72         LUT4 (Prop_lut4_I3_O)        0.045     0.770 r  FDUT/DP/register/n_prod__0_i_27/O
                         net (fo=1, routed)           0.000     0.770    FDUT/DP/register/n_prod__0_i_27_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.836 r  FDUT/DP/register/n_prod__0_i_4/O[1]
                         net (fo=2, routed)           0.000     0.836    FDUT/DP/register/out[4]
    SLICE_X54Y72         FDRE                                         r  FDUT/DP/register/data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.821     1.949    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y72         FDRE                                         r  FDUT/DP/register/data_reg[21]/C

Slack:                    inf
  Source:                 FDUT/DP/n_prod/ACOUT[29]
                            (internal pin)
  Destination:            FDUT/DP/register/data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.632ns (75.567%)  route 0.204ns (24.433%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1                      0.000     0.000 r  FDUT/DP/n_prod/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    FDUT/DP/n_prod_n_24
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[8])
                                                      0.521     0.523 r  FDUT/DP/n_prod__0/P[8]
                         net (fo=1, routed)           0.202     0.725    FDUT/DP/register/data_reg[31]_0[8]
    SLICE_X54Y73         LUT4 (Prop_lut4_I3_O)        0.045     0.770 r  FDUT/DP/register/n_prod__0_i_19/O
                         net (fo=1, routed)           0.000     0.770    FDUT/DP/register/n_prod__0_i_19_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.836 r  FDUT/DP/register/n_prod__0_i_3/O[1]
                         net (fo=2, routed)           0.000     0.836    FDUT/DP/register/out[8]
    SLICE_X54Y73         FDRE                                         r  FDUT/DP/register/data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.819     1.947    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y73         FDRE                                         r  FDUT/DP/register/data_reg[25]/C

Slack:                    inf
  Source:                 FDUT/DP/n_prod/ACOUT[29]
                            (internal pin)
  Destination:            FDUT/DP/register/data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.632ns (75.567%)  route 0.204ns (24.433%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1                      0.000     0.000 r  FDUT/DP/n_prod/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    FDUT/DP/n_prod_n_24
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[12])
                                                      0.521     0.523 r  FDUT/DP/n_prod__0/P[12]
                         net (fo=1, routed)           0.202     0.725    FDUT/DP/register/data_reg[31]_0[12]
    SLICE_X54Y74         LUT4 (Prop_lut4_I3_O)        0.045     0.770 r  FDUT/DP/register/n_prod__0_i_11/O
                         net (fo=1, routed)           0.000     0.770    FDUT/DP/register/n_prod__0_i_11_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.836 r  FDUT/DP/register/n_prod__0_i_2/O[1]
                         net (fo=2, routed)           0.000     0.836    FDUT/DP/register/out[12]
    SLICE_X54Y74         FDRE                                         r  FDUT/DP/register/data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.818     1.946    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y74         FDRE                                         r  FDUT/DP/register/data_reg[29]/C

Slack:                    inf
  Source:                 FDUT/DP/n_prod/ACOUT[29]
                            (internal pin)
  Destination:            FDUT/DP/register/data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.630ns (71.654%)  route 0.249ns (28.346%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1                      0.000     0.000 r  FDUT/DP/n_prod/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    FDUT/DP/n_prod_n_24
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[2])
                                                      0.521     0.523 r  FDUT/DP/n_prod__0/P[2]
                         net (fo=1, routed)           0.247     0.770    FDUT/DP/register/data_reg[31]_0[2]
    SLICE_X54Y71         LUT4 (Prop_lut4_I3_O)        0.045     0.815 r  FDUT/DP/register/n_prod__0_i_32/O
                         net (fo=1, routed)           0.000     0.815    FDUT/DP/register/n_prod__0_i_32_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.879 r  FDUT/DP/register/n_prod__0_i_5/O[3]
                         net (fo=2, routed)           0.000     0.879    FDUT/DP/register/out[2]
    SLICE_X54Y71         FDRE                                         r  FDUT/DP/register/data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.822     1.950    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y71         FDRE                                         r  FDUT/DP/register/data_reg[19]/C

Slack:                    inf
  Source:                 FDUT/DP/n_prod/ACOUT[29]
                            (internal pin)
  Destination:            FDUT/DP/register/data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.630ns (71.654%)  route 0.249ns (28.346%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1                      0.000     0.000 r  FDUT/DP/n_prod/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    FDUT/DP/n_prod_n_24
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[6])
                                                      0.521     0.523 r  FDUT/DP/n_prod__0/P[6]
                         net (fo=1, routed)           0.247     0.770    FDUT/DP/register/data_reg[31]_0[6]
    SLICE_X54Y72         LUT4 (Prop_lut4_I3_O)        0.045     0.815 r  FDUT/DP/register/n_prod__0_i_25/O
                         net (fo=1, routed)           0.000     0.815    FDUT/DP/register/n_prod__0_i_25_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.879 r  FDUT/DP/register/n_prod__0_i_4/O[3]
                         net (fo=2, routed)           0.000     0.879    FDUT/DP/register/out[6]
    SLICE_X54Y72         FDRE                                         r  FDUT/DP/register/data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.821     1.949    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y72         FDRE                                         r  FDUT/DP/register/data_reg[23]/C

Slack:                    inf
  Source:                 FDUT/DP/n_prod/ACOUT[29]
                            (internal pin)
  Destination:            FDUT/DP/register/data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.630ns (71.654%)  route 0.249ns (28.346%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1                      0.000     0.000 r  FDUT/DP/n_prod/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    FDUT/DP/n_prod_n_24
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[10])
                                                      0.521     0.523 r  FDUT/DP/n_prod__0/P[10]
                         net (fo=1, routed)           0.247     0.770    FDUT/DP/register/data_reg[31]_0[10]
    SLICE_X54Y73         LUT4 (Prop_lut4_I3_O)        0.045     0.815 r  FDUT/DP/register/n_prod__0_i_17/O
                         net (fo=1, routed)           0.000     0.815    FDUT/DP/register/n_prod__0_i_17_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.879 r  FDUT/DP/register/n_prod__0_i_3/O[3]
                         net (fo=2, routed)           0.000     0.879    FDUT/DP/register/out[10]
    SLICE_X54Y73         FDRE                                         r  FDUT/DP/register/data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.819     1.947    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y73         FDRE                                         r  FDUT/DP/register/data_reg[27]/C

Slack:                    inf
  Source:                 FDUT/DP/n_prod/ACOUT[29]
                            (internal pin)
  Destination:            FDUT/DP/register/data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.884ns  (logic 0.631ns (71.342%)  route 0.253ns (28.658%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1                      0.000     0.000 r  FDUT/DP/n_prod/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    FDUT/DP/n_prod_n_24
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[9])
                                                      0.521     0.523 r  FDUT/DP/n_prod__0/P[9]
                         net (fo=1, routed)           0.251     0.774    FDUT/DP/register/data_reg[31]_0[9]
    SLICE_X54Y73         LUT4 (Prop_lut4_I3_O)        0.045     0.819 r  FDUT/DP/register/n_prod__0_i_18/O
                         net (fo=1, routed)           0.000     0.819    FDUT/DP/register/n_prod__0_i_18_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.884 r  FDUT/DP/register/n_prod__0_i_3/O[2]
                         net (fo=2, routed)           0.000     0.884    FDUT/DP/register/out[9]
    SLICE_X54Y73         FDRE                                         r  FDUT/DP/register/data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.819     1.947    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y73         FDRE                                         r  FDUT/DP/register/data_reg[26]/C

Slack:                    inf
  Source:                 FDUT/DP/n_prod/ACOUT[29]
                            (internal pin)
  Destination:            FDUT/DP/register/data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.636ns (71.505%)  route 0.253ns (28.495%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1                      0.000     0.000 r  FDUT/DP/n_prod/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    FDUT/DP/n_prod_n_24
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[11])
                                                      0.521     0.523 r  FDUT/DP/n_prod__0/P[11]
                         net (fo=1, routed)           0.251     0.774    FDUT/DP/register/data_reg[31]_0[11]
    SLICE_X54Y74         LUT4 (Prop_lut4_I3_O)        0.045     0.819 r  FDUT/DP/register/n_prod__0_i_12/O
                         net (fo=1, routed)           0.000     0.819    FDUT/DP/register/n_prod__0_i_12_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.889 r  FDUT/DP/register/n_prod__0_i_2/O[0]
                         net (fo=2, routed)           0.000     0.889    FDUT/DP/register/out[11]
    SLICE_X54Y74         FDRE                                         r  FDUT/DP/register/data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.818     1.946    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y74         FDRE                                         r  FDUT/DP/register/data_reg[28]/C





