DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "NUMERIC_STD"
)
]
instances [
(Instance
name "I_txFIFO"
duLibraryName "Memory"
duName "FIFO"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "miimRegAddrBitNb+miimDataBitNb+1"
)
(GiElement
name "depth"
type "positive"
value "miimFifoDepth"
)
]
mwi 0
uid 516,0
)
(Instance
name "UI_rxFIFO"
duLibraryName "Memory"
duName "FIFO"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "miimDataBitNb"
)
(GiElement
name "depth"
type "positive"
value "2"
)
]
mwi 0
uid 526,0
)
(Instance
name "I_serDes"
duLibraryName "Ethernet"
duName "miimSerDes"
elements [
(GiElement
name "miimPhyAddrBitNb"
type "positive"
value "miimPhyAddrBitNb"
)
(GiElement
name "miimRegAddrBitNb"
type "positive"
value "miimRegAddrBitNb"
)
(GiElement
name "miimDataBitNb"
type "positive"
value "miimDataBitNb"
)
(GiElement
name "miimClockDivide"
type "positive"
value "miimClockDivide"
)
]
mwi 0
uid 1655,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
(EmbeddedInstance
name "eb2"
number "2"
)
(EmbeddedInstance
name "eb3"
number "3"
)
(EmbeddedInstance
name "eb4"
number "4"
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds\\miim@fifo\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds\\miim@fifo\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds\\miim@fifo"
)
(vvPair
variable "d_logical"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds\\miimFifo"
)
(vvPair
variable "date"
value "11.11.2019"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "11"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "miimFifo"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "silvan.zahno"
)
(vvPair
variable "graphical_source_date"
value "11.11.2019"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE6996"
)
(vvPair
variable "graphical_source_time"
value "07:36:32"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE6996"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Ethernet"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/ElN/Libraries/Ethernet/work"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "miimFifo"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds\\miim@fifo\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds\\miimFifo\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ISE_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "07:36:32"
)
(vvPair
variable "unit"
value "miimFifo"
)
(vvPair
variable "user"
value "silvan.zahno"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 262,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "26000,29625,27500,30375"
)
(Line
uid 12,0
sl 0
ro 270
xt "27500,30000,28000,30000"
pts [
"27500,30000"
"28000,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "21200,29300,25000,30700"
st "clock"
ju 2
blo "25000,30500"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,52000,7500,53200"
st "clock         : std_ulogic"
)
)
*3 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 90
xt "120500,29625,122000,30375"
)
(Line
uid 40,0
sl 0
ro 90
xt "120000,30000,120500,30000"
pts [
"120500,30000"
"120000,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "123000,29300,128800,30700"
st "mdIntrp"
blo "123000,30500"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 49,0
decl (Decl
n "mdIntrp"
t "std_ulogic"
o 3
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,54400,7500,55600"
st "mdIntrp       : std_ulogic"
)
)
*5 (PortIoIn
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 90
xt "120500,27625,122000,28375"
)
(Line
uid 54,0
sl 0
ro 90
xt "120000,28000,120500,28000"
pts [
"120500,28000"
"120000,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "123000,27300,128300,28700"
st "mdIoIn"
blo "123000,28500"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 63,0
decl (Decl
n "mdIoIn"
t "std_ulogic"
o 4
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,55600,7500,56800"
st "mdIoIn        : std_ulogic"
)
)
*7 (PortIoIn
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "26000,31625,27500,32375"
)
(Line
uid 68,0
sl 0
ro 270
xt "27500,32000,28000,32000"
pts [
"27500,32000"
"28000,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "20900,31300,25000,32700"
st "reset"
ju 2
blo "25000,32500"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 77,0
decl (Decl
n "reset"
t "std_ulogic"
o 5
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,56800,7500,58000"
st "reset         : std_ulogic"
)
)
*9 (PortIoIn
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "22000,47625,23500,48375"
)
(Line
uid 82,0
sl 0
ro 270
xt "23500,48000,24000,48000"
pts [
"23500,48000"
"24000,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "17400,47300,21000,48700"
st "rxRd"
ju 2
blo "21000,48500"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 91,0
decl (Decl
n "rxRd"
t "std_ulogic"
o 6
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,58000,7500,59200"
st "rxRd          : std_ulogic"
)
)
*11 (PortIoIn
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "-2000,16625,-500,17375"
)
(Line
uid 96,0
sl 0
ro 270
xt "-500,17000,0,17000"
pts [
"-500,17000"
"0,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-8000,16300,-3000,17700"
st "txData"
ju 2
blo "-3000,17500"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 105,0
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(miimDataBitNb-1 DOWNTO 0)"
o 8
suid 7,0
)
declText (MLText
uid 106,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,60400,24500,61600"
st "txData        : std_ulogic_vector(miimDataBitNb-1 DOWNTO 0)"
)
)
*13 (PortIoIn
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 270
xt "22000,25625,23500,26375"
)
(Line
uid 110,0
sl 0
ro 270
xt "23500,26000,24000,26000"
pts [
"23500,26000"
"24000,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 112,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "17200,25300,21000,26700"
st "txWr"
ju 2
blo "21000,26500"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 119,0
decl (Decl
n "txWr"
t "std_ulogic"
o 10
suid 8,0
)
declText (MLText
uid 120,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,62800,7500,64000"
st "txWr          : std_ulogic"
)
)
*15 (PortIoOut
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "120500,23625,122000,24375"
)
(Line
uid 124,0
sl 0
ro 270
xt "120000,24000,120500,24000"
pts [
"120000,24000"
"120500,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "123000,23300,126600,24700"
st "mdC"
blo "123000,24500"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 133,0
decl (Decl
n "mdC"
t "std_ulogic"
o 11
suid 9,0
)
declText (MLText
uid 134,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,64000,7500,65200"
st "mdC           : std_ulogic"
)
)
*17 (PortIoOut
uid 135,0
shape (CompositeShape
uid 136,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 137,0
sl 0
ro 270
xt "120500,25625,122000,26375"
)
(Line
uid 138,0
sl 0
ro 270
xt "120000,26000,120500,26000"
pts [
"120000,26000"
"120500,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 139,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 140,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "123000,25300,129300,26700"
st "mdIoOut"
blo "123000,26500"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 147,0
decl (Decl
n "mdIoOut"
t "std_ulogic"
o 12
suid 10,0
)
declText (MLText
uid 148,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,65200,7500,66400"
st "mdIoOut       : std_ulogic"
)
)
*19 (PortIoOut
uid 149,0
shape (CompositeShape
uid 150,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 151,0
sl 0
ro 90
xt "22000,45625,23500,46375"
)
(Line
uid 152,0
sl 0
ro 90
xt "23500,46000,24000,46000"
pts [
"24000,46000"
"23500,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 153,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 154,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "16000,45300,21000,46700"
st "rxData"
ju 2
blo "21000,46500"
tm "WireNameMgr"
)
)
)
*20 (Net
uid 161,0
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(miimDataBitNb-1 DOWNTO 0)"
o 13
suid 11,0
)
declText (MLText
uid 162,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,66400,24500,67600"
st "rxData        : std_ulogic_vector(miimDataBitNb-1 DOWNTO 0)"
)
)
*21 (PortIoOut
uid 163,0
shape (CompositeShape
uid 164,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 165,0
sl 0
ro 90
xt "22000,49625,23500,50375"
)
(Line
uid 166,0
sl 0
ro 90
xt "23500,50000,24000,50000"
pts [
"24000,50000"
"23500,50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 167,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 168,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "15100,49300,21000,50700"
st "rxEmpty"
ju 2
blo "21000,50500"
tm "WireNameMgr"
)
)
)
*22 (Net
uid 175,0
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 14
suid 12,0
)
declText (MLText
uid 176,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,67600,7500,68800"
st "rxEmpty       : std_ulogic"
)
)
*23 (PortIoOut
uid 177,0
shape (CompositeShape
uid 178,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 179,0
sl 0
ro 270
xt "56500,29625,58000,30375"
)
(Line
uid 180,0
sl 0
ro 270
xt "56000,30000,56500,30000"
pts [
"56000,30000"
"56500,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 181,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 182,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "59000,29300,63100,30700"
st "txFull"
blo "59000,30500"
tm "WireNameMgr"
)
)
)
*24 (Net
uid 189,0
decl (Decl
n "txFull"
t "std_ulogic"
o 15
suid 13,0
)
declText (MLText
uid 190,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,68800,7500,70000"
st "txFull        : std_ulogic"
)
)
*25 (Grouping
uid 219,0
optionalChildren [
*26 (CommentText
uid 221,0
shape (Rectangle
uid 222,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "101000,98000,118000,99000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 223,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "101200,98500,101200,98500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*27 (CommentText
uid 224,0
shape (Rectangle
uid 225,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "118000,94000,122000,95000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 226,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "118200,94500,118200,94500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*28 (CommentText
uid 227,0
shape (Rectangle
uid 228,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "101000,96000,118000,97000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 229,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "101200,96500,101200,96500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*29 (CommentText
uid 230,0
shape (Rectangle
uid 231,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "97000,96000,101000,97000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 232,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "97200,96500,97200,96500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*30 (CommentText
uid 233,0
shape (Rectangle
uid 234,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "118000,95000,138000,99000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 235,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "118200,95200,132300,96400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*31 (CommentText
uid 236,0
shape (Rectangle
uid 237,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "122000,94000,138000,95000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 238,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "122200,94500,122200,94500"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*32 (CommentText
uid 239,0
shape (Rectangle
uid 240,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "97000,94000,118000,96000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 241,0
va (VaSet
fg "32768,0,0"
)
xt "102350,94400,112650,95600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*33 (CommentText
uid 242,0
shape (Rectangle
uid 243,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "97000,97000,101000,98000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 244,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "97200,97500,97200,97500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*34 (CommentText
uid 245,0
shape (Rectangle
uid 246,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "97000,98000,101000,99000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 247,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "97200,98500,97200,98500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*35 (CommentText
uid 248,0
shape (Rectangle
uid 249,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "101000,97000,118000,98000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 250,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "101200,97500,101200,97500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 220,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "97000,94000,138000,99000"
)
oxt "14000,66000,55000,71000"
)
*36 (SaComponent
uid 516,0
optionalChildren [
*37 (CptPort
uid 484,0
ps "OnEdgeStrategy"
shape (Triangle
uid 485,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,25625,32000,26375"
)
tg (CPTG
uid 486,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 487,0
va (VaSet
)
xt "33000,25400,36100,26600"
st "write"
blo "33000,26400"
)
)
thePort (LogicalPort
decl (Decl
n "write"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*38 (CptPort
uid 488,0
ps "OnEdgeStrategy"
shape (Triangle
uid 489,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,29625,32000,30375"
)
tg (CPTG
uid 490,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 491,0
va (VaSet
)
xt "33000,29400,36400,30600"
st "clock"
blo "33000,30400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*39 (CptPort
uid 492,0
ps "OnEdgeStrategy"
shape (Triangle
uid 493,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,31625,32000,32375"
)
tg (CPTG
uid 494,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 495,0
va (VaSet
)
xt "33000,31400,36300,32600"
st "reset"
blo "33000,32400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*40 (CptPort
uid 496,0
ps "OnEdgeStrategy"
shape (Triangle
uid 497,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,23625,48750,24375"
)
tg (CPTG
uid 498,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 499,0
va (VaSet
)
xt "42201,23400,47001,24600"
st "dataOut"
ju 2
blo "47001,24400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 4
suid 4,0
)
)
)
*41 (CptPort
uid 500,0
ps "OnEdgeStrategy"
shape (Triangle
uid 501,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,25625,48750,26375"
)
tg (CPTG
uid 502,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 503,0
va (VaSet
)
xt "44100,25400,47000,26600"
st "read"
ju 2
blo "47000,26400"
)
)
thePort (LogicalPort
decl (Decl
n "read"
t "std_ulogic"
o 5
suid 5,0
)
)
)
*42 (CptPort
uid 504,0
ps "OnEdgeStrategy"
shape (Triangle
uid 505,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,23625,32000,24375"
)
tg (CPTG
uid 506,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 507,0
va (VaSet
)
xt "32999,23400,36999,24600"
st "dataIn"
blo "32999,24400"
)
)
thePort (LogicalPort
decl (Decl
n "dataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 6
suid 6,0
)
)
)
*43 (CptPort
uid 508,0
ps "OnEdgeStrategy"
shape (Triangle
uid 509,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,27625,48750,28375"
)
tg (CPTG
uid 510,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 511,0
va (VaSet
)
xt "43200,27400,47000,28600"
st "empty"
ju 2
blo "47000,28400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "empty"
t "std_ulogic"
o 7
suid 7,0
)
)
)
*44 (CptPort
uid 512,0
ps "OnEdgeStrategy"
shape (Triangle
uid 513,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,29625,48750,30375"
)
tg (CPTG
uid 514,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 515,0
va (VaSet
)
xt "44800,29400,47000,30600"
st "full"
ju 2
blo "47000,30400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "full"
t "std_ulogic"
o 8
suid 8,0
)
)
)
]
shape (Rectangle
uid 517,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "32000,20000,48000,34000"
)
oxt "34000,14000,50000,28000"
ttg (MlTextGroup
uid 518,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*45 (Text
uid 519,0
va (VaSet
font "Verdana,9,1"
)
xt "32600,33800,37100,35000"
st "Memory"
blo "32600,34800"
tm "BdLibraryNameMgr"
)
*46 (Text
uid 520,0
va (VaSet
font "Verdana,9,1"
)
xt "32600,35000,35700,36200"
st "FIFO"
blo "32600,36000"
tm "CptNameMgr"
)
*47 (Text
uid 521,0
va (VaSet
font "Verdana,9,1"
)
xt "32600,36200,37900,37400"
st "I_txFIFO"
blo "32600,37200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 522,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 523,0
text (MLText
uid 524,0
va (VaSet
font "Courier New,8,0"
)
xt "32000,37800,65000,39400"
st "dataBitNb = miimRegAddrBitNb+miimDataBitNb+1    ( positive )  
depth     = miimFifoDepth                       ( positive )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "miimRegAddrBitNb+miimDataBitNb+1"
)
(GiElement
name "depth"
type "positive"
value "miimFifoDepth"
)
]
)
viewicon (ZoomableIcon
uid 525,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "32250,32250,33750,33750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*48 (SaComponent
uid 526,0
optionalChildren [
*49 (CptPort
uid 536,0
ps "OnEdgeStrategy"
shape (Triangle
uid 537,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,47625,48750,48375"
)
tg (CPTG
uid 538,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 539,0
va (VaSet
)
xt "43900,47400,47000,48600"
st "write"
ju 2
blo "47000,48400"
)
)
thePort (LogicalPort
decl (Decl
n "write"
t "std_ulogic"
o 1
)
)
)
*50 (CptPort
uid 540,0
ps "OnEdgeStrategy"
shape (Triangle
uid 541,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,51625,48750,52375"
)
tg (CPTG
uid 542,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 543,0
va (VaSet
)
xt "43600,51400,47000,52600"
st "clock"
ju 2
blo "47000,52400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
)
)
)
*51 (CptPort
uid 544,0
ps "OnEdgeStrategy"
shape (Triangle
uid 545,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,53625,48750,54375"
)
tg (CPTG
uid 546,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 547,0
va (VaSet
)
xt "43700,53400,47000,54600"
st "reset"
ju 2
blo "47000,54400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
)
)
)
*52 (CptPort
uid 548,0
ps "OnEdgeStrategy"
shape (Triangle
uid 549,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,45625,32000,46375"
)
tg (CPTG
uid 550,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 551,0
va (VaSet
)
xt "32999,45400,37799,46600"
st "dataOut"
blo "32999,46400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 4
)
)
)
*53 (CptPort
uid 552,0
ps "OnEdgeStrategy"
shape (Triangle
uid 553,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,47625,32000,48375"
)
tg (CPTG
uid 554,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 555,0
va (VaSet
)
xt "33000,47400,35900,48600"
st "read"
blo "33000,48400"
)
)
thePort (LogicalPort
decl (Decl
n "read"
t "std_ulogic"
o 5
)
)
)
*54 (CptPort
uid 556,0
ps "OnEdgeStrategy"
shape (Triangle
uid 557,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,45625,48750,46375"
)
tg (CPTG
uid 558,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 559,0
va (VaSet
)
xt "43001,45400,47001,46600"
st "dataIn"
ju 2
blo "47001,46400"
)
)
thePort (LogicalPort
decl (Decl
n "dataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 6
)
)
)
*55 (CptPort
uid 560,0
ps "OnEdgeStrategy"
shape (Triangle
uid 561,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,49625,32000,50375"
)
tg (CPTG
uid 562,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 563,0
va (VaSet
)
xt "33000,49400,36800,50600"
st "empty"
blo "33000,50400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "empty"
t "std_ulogic"
o 7
)
)
)
*56 (CptPort
uid 564,0
ps "OnEdgeStrategy"
shape (Triangle
uid 565,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,51625,32000,52375"
)
tg (CPTG
uid 566,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 567,0
va (VaSet
)
xt "33000,51400,35200,52600"
st "full"
blo "33000,52400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "full"
t "std_ulogic"
o 8
)
)
)
]
shape (Rectangle
uid 527,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "32000,42000,48000,56000"
)
oxt "34000,14000,50000,28000"
ttg (MlTextGroup
uid 528,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*57 (Text
uid 529,0
va (VaSet
font "Verdana,9,1"
)
xt "32600,55800,37100,57000"
st "Memory"
blo "32600,56800"
tm "BdLibraryNameMgr"
)
*58 (Text
uid 530,0
va (VaSet
font "Verdana,9,1"
)
xt "32600,57000,35700,58200"
st "FIFO"
blo "32600,58000"
tm "CptNameMgr"
)
*59 (Text
uid 531,0
va (VaSet
font "Verdana,9,1"
)
xt "32600,58200,38500,59400"
st "UI_rxFIFO"
blo "32600,59200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 532,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 533,0
text (MLText
uid 534,0
va (VaSet
font "Courier New,8,0"
)
xt "32000,59800,55500,61400"
st "dataBitNb = miimDataBitNb    ( positive )  
depth     = 2                ( positive )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "miimDataBitNb"
)
(GiElement
name "depth"
type "positive"
value "2"
)
]
)
viewicon (ZoomableIcon
uid 535,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "32250,54250,33750,55750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*60 (Net
uid 707,0
decl (Decl
n "phyAddr"
t "unsigned"
b "(miimPhyAddrBitNb-1 DOWNTO 0)"
o 21
suid 16,0
)
declText (MLText
uid 708,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,77000,25000,78200"
st "SIGNAL phyAddr       : unsigned(miimPhyAddrBitNb-1 DOWNTO 0)"
)
)
*61 (HdlText
uid 715,0
optionalChildren [
*62 (EmbeddedText
uid 721,0
commentText (CommentText
uid 722,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 723,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "84000,13000,100000,15000"
)
oxt "0,0,18000,5000"
text (MLText
uid 724,0
va (VaSet
)
xt "84200,13200,99000,14400"
st "
phyAddr <= to_unsigned(miimPhyAddr, phyAddr'length);
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 2000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 716,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "84000,12000,100000,16000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 717,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*63 (Text
uid 718,0
va (VaSet
font "Arial,8,1"
)
xt "85150,16000,86850,17000"
st "eb1"
blo "85150,16800"
tm "HdlTextNameMgr"
)
*64 (Text
uid 719,0
va (VaSet
font "Arial,8,1"
)
xt "85150,17000,85950,18000"
st "1"
blo "85150,17800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 720,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "84250,14250,85750,15750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*65 (Net
uid 868,0
decl (Decl
n "start"
t "std_ulogic"
o 27
suid 18,0
)
declText (MLText
uid 869,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,84200,11000,85400"
st "SIGNAL start         : std_ulogic"
)
)
*66 (Net
uid 876,0
decl (Decl
n "done"
t "std_ulogic"
o 19
suid 19,0
)
declText (MLText
uid 877,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,74600,11000,75800"
st "SIGNAL done          : std_ulogic"
)
)
*67 (Net
uid 884,0
decl (Decl
n "rd_wr"
t "std_ulogic"
o 22
suid 20,0
)
declText (MLText
uid 885,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,78200,11000,79400"
st "SIGNAL rd_wr         : std_ulogic"
)
)
*68 (Net
uid 908,0
decl (Decl
n "dataRead"
t "std_ulogic"
o 17
suid 23,0
)
declText (MLText
uid 909,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,72200,11000,73400"
st "SIGNAL dataRead      : std_ulogic"
)
)
*69 (Net
uid 910,0
decl (Decl
n "dataWrite"
t "std_ulogic"
o 18
suid 24,0
)
declText (MLText
uid 911,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,73400,11000,74600"
st "SIGNAL dataWrite     : std_ulogic"
)
)
*70 (HdlText
uid 922,0
optionalChildren [
*71 (EmbeddedText
uid 928,0
commentText (CommentText
uid 929,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 930,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "64000,55000,80000,69000"
)
oxt "0,0,18000,5000"
text (MLText
uid 931,0
va (VaSet
)
xt "64200,55200,80000,68400"
st "
dataRead <= (not empty) and ( (not sending) or (not enMiim) );
start <= enMiim and dataRead;
dataWrite <= done and readMode;

updateReadMode: process(reset, clock)
begin
  if reset = '1' then
    readMode <= '0';
  elsif rising_edge(clock) then
    if start = '1' then
      readMode <= rd_wr;
    end if;
  end if;
end process updateReadMode;

updateSending: process(reset, clock)
begin
  if reset = '1' then
    sending <= '0';
  elsif rising_edge(clock) then
    if start = '1' then
      sending <= '1';
    elsif done = '1' then
      sending <= '0';
    end if;
  end if;
end process updateSending;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 14000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 923,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "64000,54000,80000,70000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 924,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*72 (Text
uid 925,0
va (VaSet
font "Arial,8,1"
)
xt "64150,70000,65850,71000"
st "eb2"
blo "64150,70800"
tm "HdlTextNameMgr"
)
*73 (Text
uid 926,0
va (VaSet
font "Arial,8,1"
)
xt "64150,71000,64950,72000"
st "2"
blo "64150,71800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 927,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "64250,68250,65750,69750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*74 (Net
uid 932,0
decl (Decl
n "empty"
t "std_ulogic"
o 20
suid 25,0
)
declText (MLText
uid 933,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,75800,11000,77000"
st "SIGNAL empty         : std_ulogic"
)
)
*75 (HdlText
uid 942,0
optionalChildren [
*76 (EmbeddedText
uid 948,0
commentText (CommentText
uid 949,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 950,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "64000,21000,80000,35000"
)
oxt "0,0,18000,5000"
text (MLText
uid 951,0
va (VaSet
)
xt "64200,21200,80100,34400"
st "
regAddr <= unsigned(txFifoDataOut(miimRegAddrBitNb+miimDataBitNb+1-1 DOWNTO miimDataBitNb+1));

dataOutSer <= txFifoDataOut(miimDataBitNb+1-1 DOWNTO 1) when rd_wr = '0' else (others => '1');

rd_wr <= txFifoDataOut(0);


"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 14000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 943,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "64000,20000,80000,36000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 944,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*77 (Text
uid 945,0
va (VaSet
font "Arial,8,1"
)
xt "64150,36000,65850,37000"
st "eb3"
blo "64150,36800"
tm "HdlTextNameMgr"
)
*78 (Text
uid 946,0
va (VaSet
font "Arial,8,1"
)
xt "64150,37000,64950,38000"
st "3"
blo "64150,37800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 947,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "64250,34250,65750,35750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*79 (Net
uid 952,0
decl (Decl
n "regAddr"
t "unsigned"
b "(miimRegAddrBitNb-1 DOWNTO 0)"
o 24
suid 26,0
)
declText (MLText
uid 953,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,80600,25000,81800"
st "SIGNAL regAddr       : unsigned(miimRegAddrBitNb-1 DOWNTO 0)"
)
)
*80 (Net
uid 1100,0
decl (Decl
n "readMode"
t "std_ulogic"
o 23
suid 27,0
)
declText (MLText
uid 1101,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,79400,11000,80600"
st "SIGNAL readMode      : std_ulogic"
)
)
*81 (Net
uid 1112,0
decl (Decl
n "dataOutSer"
t "std_ulogic_vector"
b "(miimDataBitNb-1 DOWNTO 0)"
o 16
suid 29,0
)
declText (MLText
uid 1113,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,71000,28000,72200"
st "SIGNAL dataOutSer    : std_ulogic_vector(miimDataBitNb-1 DOWNTO 0)"
)
)
*82 (PortIoIn
uid 1219,0
shape (CompositeShape
uid 1220,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1221,0
sl 0
ro 270
xt "-2000,14625,-500,15375"
)
(Line
uid 1222,0
sl 0
ro 270
xt "-500,15000,0,15000"
pts [
"-500,15000"
"0,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1223,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1224,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-7900,14500,-3000,15900"
st "txAddr"
ju 2
blo "-3000,15700"
tm "WireNameMgr"
)
)
)
*83 (Net
uid 1231,0
decl (Decl
n "txAddr"
t "unsigned"
b "(miimRegAddrBitNb-1 DOWNTO 0)"
o 7
suid 32,0
)
declText (MLText
uid 1232,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,59200,21500,60400"
st "txAddr        : unsigned(miimRegAddrBitNb-1 DOWNTO 0)"
)
)
*84 (PortIoIn
uid 1233,0
shape (CompositeShape
uid 1234,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1235,0
sl 0
ro 270
xt "-2000,18625,-500,19375"
)
(Line
uid 1236,0
sl 0
ro 270
xt "-500,19000,0,19000"
pts [
"-500,19000"
"0,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1237,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1238,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-8400,18500,-3000,19900"
st "txRdWr"
ju 2
blo "-3000,19700"
tm "WireNameMgr"
)
)
)
*85 (Net
uid 1245,0
decl (Decl
n "txRdWr"
t "std_ulogic"
o 9
suid 33,0
)
declText (MLText
uid 1246,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,61600,7500,62800"
st "txRdWr        : std_ulogic"
)
)
*86 (HdlText
uid 1326,0
optionalChildren [
*87 (EmbeddedText
uid 1332,0
commentText (CommentText
uid 1333,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 1334,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "8000,12000,24000,22000"
)
oxt "0,0,18000,5000"
text (MLText
uid 1335,0
va (VaSet
)
xt "8200,12200,24100,19400"
st "
txFifoDataIn <=
  std_ulogic_vector(txAddr) &
  txData &
  txRdWr;


"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 10000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 1327,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "8000,11000,24000,23000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1328,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*88 (Text
uid 1329,0
va (VaSet
font "Arial,8,1"
)
xt "8150,22000,9850,23000"
st "eb4"
blo "8150,22800"
tm "HdlTextNameMgr"
)
*89 (Text
uid 1330,0
va (VaSet
font "Arial,8,1"
)
xt "8150,23000,8950,24000"
st "4"
blo "8150,23800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 1331,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "8250,21250,9750,22750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*90 (Net
uid 1356,0
decl (Decl
n "sending"
t "std_ulogic"
o 26
suid 36,0
)
declText (MLText
uid 1357,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,83000,11000,84200"
st "SIGNAL sending       : std_ulogic"
)
)
*91 (SaComponent
uid 1655,0
optionalChildren [
*92 (CptPort
uid 1607,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1608,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,39625,96000,40375"
)
tg (CPTG
uid 1609,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1610,0
va (VaSet
)
xt "97000,39500,99100,40500"
st "clock"
blo "97000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 18,0
)
)
)
*93 (CptPort
uid 1611,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1612,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112000,23625,112750,24375"
)
tg (CPTG
uid 1613,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1614,0
va (VaSet
)
xt "109000,23500,111000,24500"
st "mdC"
ju 2
blo "111000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mdC"
t "std_ulogic"
o 11
suid 22,0
)
)
)
*94 (CptPort
uid 1615,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1616,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112000,25625,112750,26375"
)
tg (CPTG
uid 1617,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1618,0
va (VaSet
)
xt "107800,25500,111000,26500"
st "mdIoOut"
ju 2
blo "111000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mdIoOut"
t "std_ulogic"
o 12
suid 23,0
)
)
)
*95 (CptPort
uid 1619,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1620,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112000,27625,112750,28375"
)
tg (CPTG
uid 1621,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1622,0
va (VaSet
)
xt "108400,27500,111000,28500"
st "mdIoIn"
ju 2
blo "111000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "mdIoIn"
t "std_ulogic"
o 3
suid 24,0
)
)
)
*96 (CptPort
uid 1623,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1624,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,41625,96000,42375"
)
tg (CPTG
uid 1625,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1626,0
va (VaSet
)
xt "97000,41500,99100,42500"
st "reset"
blo "97000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 7
suid 25,0
)
)
)
*97 (CptPort
uid 1627,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1628,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,27625,96000,28375"
)
tg (CPTG
uid 1629,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1630,0
va (VaSet
)
xt "97000,27500,100000,28500"
st "dataOut"
blo "97000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(miimDataBitNb-1 DOWNTO 0)"
o 2
suid 28,0
)
)
)
*98 (CptPort
uid 1631,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1632,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,29625,96000,30375"
)
tg (CPTG
uid 1633,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1634,0
va (VaSet
)
xt "97000,29500,99400,30500"
st "dataIn"
blo "97000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataIn"
t "std_ulogic_vector"
b "(miimDataBitNb-1 DOWNTO 0)"
o 9
suid 29,0
)
)
)
*99 (CptPort
uid 1635,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1636,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,35625,96000,36375"
)
tg (CPTG
uid 1637,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1638,0
va (VaSet
)
xt "97000,35500,99000,36500"
st "done"
blo "97000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "done"
t "std_ulogic"
o 10
suid 31,0
)
)
)
*100 (CptPort
uid 1639,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1640,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,31625,96000,32375"
)
tg (CPTG
uid 1641,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1642,0
va (VaSet
)
xt "97000,31500,99300,32500"
st "rd_wr"
blo "97000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "rd_wr"
t "std_ulogic"
o 5
suid 33,0
)
)
)
*101 (CptPort
uid 1643,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1644,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,23625,96000,24375"
)
tg (CPTG
uid 1645,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1646,0
va (VaSet
)
xt "97000,23500,100100,24500"
st "phyAddr"
blo "97000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "phyAddr"
t "unsigned"
b "(miimPhyAddrBitNb-1 DOWNTO 0)"
o 4
suid 35,0
)
)
)
*102 (CptPort
uid 1647,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1648,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,25625,96000,26375"
)
tg (CPTG
uid 1649,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1650,0
va (VaSet
)
xt "97000,25500,100200,26500"
st "regAddr"
blo "97000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "regAddr"
t "unsigned"
b "(miimRegAddrBitNb-1 DOWNTO 0)"
o 6
suid 36,0
)
)
)
*103 (CptPort
uid 1651,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1652,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,33625,96000,34375"
)
tg (CPTG
uid 1653,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1654,0
va (VaSet
)
xt "97000,33500,98900,34500"
st "start"
blo "97000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "start"
t "std_ulogic"
o 8
suid 37,0
)
)
)
]
shape (Rectangle
uid 1656,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "96000,20000,112000,44000"
)
oxt "43000,8000,59000,32000"
ttg (MlTextGroup
uid 1657,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*104 (Text
uid 1658,0
va (VaSet
font "Arial,8,1"
)
xt "96250,44000,99850,45000"
st "Ethernet"
blo "96250,44800"
tm "BdLibraryNameMgr"
)
*105 (Text
uid 1659,0
va (VaSet
font "Arial,8,1"
)
xt "96250,45000,101450,46000"
st "miimSerDes"
blo "96250,45800"
tm "CptNameMgr"
)
*106 (Text
uid 1660,0
va (VaSet
font "Arial,8,1"
)
xt "96250,46000,99750,47000"
st "I_serDes"
blo "96250,46800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1661,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1662,0
text (MLText
uid 1663,0
va (VaSet
font "Courier New,8,0"
)
xt "96000,47200,124500,50400"
st "miimPhyAddrBitNb = miimPhyAddrBitNb    ( positive )  
miimRegAddrBitNb = miimRegAddrBitNb    ( positive )  
miimDataBitNb    = miimDataBitNb       ( positive )  
miimClockDivide  = miimClockDivide     ( positive )  "
)
header ""
)
elements [
(GiElement
name "miimPhyAddrBitNb"
type "positive"
value "miimPhyAddrBitNb"
)
(GiElement
name "miimRegAddrBitNb"
type "positive"
value "miimRegAddrBitNb"
)
(GiElement
name "miimDataBitNb"
type "positive"
value "miimDataBitNb"
)
(GiElement
name "miimClockDivide"
type "positive"
value "miimClockDivide"
)
]
)
viewicon (ZoomableIcon
uid 1664,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "96250,42250,97750,43750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*107 (PortIoIn
uid 1906,0
shape (CompositeShape
uid 1907,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1908,0
sl 0
ro 270
xt "54000,57625,55500,58375"
)
(Line
uid 1909,0
sl 0
ro 270
xt "55500,58000,56000,58000"
pts [
"55500,58000"
"56000,58000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1910,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1911,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "47900,57500,53000,58900"
st "enMiim"
ju 2
blo "53000,58700"
tm "WireNameMgr"
)
)
)
*108 (Net
uid 1918,0
decl (Decl
n "enMiim"
t "std_ulogic"
o 2
suid 37,0
)
declText (MLText
uid 1919,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,53200,7500,54400"
st "enMiim        : std_ulogic"
)
)
*109 (Net
uid 2082,0
decl (Decl
n "txFifoDataIn"
t "std_ulogic_vector"
b "(miimRegAddrBitNb+miimDataBitNb+1-1 DOWNTO 0)"
o 28
suid 38,0
)
declText (MLText
uid 2083,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,85400,37500,86600"
st "SIGNAL txFifoDataIn  : std_ulogic_vector(miimRegAddrBitNb+miimDataBitNb+1-1 DOWNTO 0)"
)
)
*110 (Net
uid 2084,0
decl (Decl
n "txFifoDataOut"
t "std_ulogic_vector"
b "(miimRegAddrBitNb+miimDataBitNb+1-1 DOWNTO 0)"
o 29
suid 39,0
)
declText (MLText
uid 2085,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,86600,37500,87800"
st "SIGNAL txFifoDataOut : std_ulogic_vector(miimRegAddrBitNb+miimDataBitNb+1-1 DOWNTO 0)"
)
)
*111 (Net
uid 2086,0
decl (Decl
n "rxFifoDataIn"
t "std_ulogic_vector"
b "(miimDataBitNb-1 DOWNTO 0)"
o 25
suid 40,0
)
declText (MLText
uid 2087,0
va (VaSet
font "Courier New,9,0"
)
xt "-7000,81800,28000,83000"
st "SIGNAL rxFifoDataIn  : std_ulogic_vector(miimDataBitNb-1 DOWNTO 0)"
)
)
*112 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "28000,30000,31250,30000"
pts [
"28000,30000"
"31250,30000"
]
)
start &1
end &38
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
font "Verdana,12,0"
)
xt "28000,28600,31800,30000"
st "clock"
blo "28000,29800"
tm "WireNameMgr"
)
)
on &2
)
*113 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
)
xt "114000,30000,120000,30000"
pts [
"120000,30000"
"114000,30000"
]
)
start &3
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
font "Verdana,12,0"
)
xt "115000,28600,120800,30000"
st "mdIntrp"
blo "115000,29800"
tm "WireNameMgr"
)
)
on &4
)
*114 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
)
xt "112750,28000,120000,28000"
pts [
"120000,28000"
"112750,28000"
]
)
start &5
end &95
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
font "Verdana,12,0"
)
xt "116000,26600,121300,28000"
st "mdIoIn"
blo "116000,27800"
tm "WireNameMgr"
)
)
on &6
)
*115 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "28000,32000,31250,32000"
pts [
"28000,32000"
"31250,32000"
]
)
start &7
end &39
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
font "Verdana,12,0"
)
xt "28000,30600,32100,32000"
st "reset"
blo "28000,31800"
tm "WireNameMgr"
)
)
on &8
)
*116 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
)
xt "24000,48000,31250,48000"
pts [
"24000,48000"
"31250,48000"
]
)
start &9
end &53
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
font "Verdana,12,0"
)
xt "24000,46600,27600,48000"
st "rxRd"
blo "24000,47800"
tm "WireNameMgr"
)
)
on &10
)
*117 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,17000,8000,17000"
pts [
"0,17000"
"8000,17000"
]
)
start &11
end &86
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
font "Verdana,12,0"
)
xt "0,15600,5000,17000"
st "txData"
blo "0,16800"
tm "WireNameMgr"
)
)
on &12
)
*118 (Wire
uid 113,0
shape (OrthoPolyLine
uid 114,0
va (VaSet
vasetType 3
)
xt "24000,26000,31250,26000"
pts [
"24000,26000"
"31250,26000"
]
)
start &13
end &37
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 118,0
va (VaSet
font "Verdana,12,0"
)
xt "24000,24600,27800,26000"
st "txWr"
blo "24000,25800"
tm "WireNameMgr"
)
)
on &14
)
*119 (Wire
uid 127,0
shape (OrthoPolyLine
uid 128,0
va (VaSet
vasetType 3
)
xt "112750,24000,120000,24000"
pts [
"120000,24000"
"112750,24000"
]
)
start &15
end &93
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
font "Verdana,12,0"
)
xt "117000,22600,120600,24000"
st "mdC"
blo "117000,23800"
tm "WireNameMgr"
)
)
on &16
)
*120 (Wire
uid 141,0
shape (OrthoPolyLine
uid 142,0
va (VaSet
vasetType 3
)
xt "112750,26000,120000,26000"
pts [
"120000,26000"
"112750,26000"
]
)
start &17
end &94
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 146,0
va (VaSet
font "Verdana,12,0"
)
xt "115000,24600,121300,26000"
st "mdIoOut"
blo "115000,25800"
tm "WireNameMgr"
)
)
on &18
)
*121 (Wire
uid 155,0
shape (OrthoPolyLine
uid 156,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "24000,46000,31250,46000"
pts [
"24000,46000"
"31250,46000"
]
)
start &19
end &52
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160,0
va (VaSet
font "Verdana,12,0"
)
xt "24000,44600,29000,46000"
st "rxData"
blo "24000,45800"
tm "WireNameMgr"
)
)
on &20
)
*122 (Wire
uid 169,0
shape (OrthoPolyLine
uid 170,0
va (VaSet
vasetType 3
)
xt "24000,50000,31250,50000"
pts [
"24000,50000"
"31250,50000"
]
)
start &21
end &55
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 174,0
va (VaSet
font "Verdana,12,0"
)
xt "24000,48600,29900,50000"
st "rxEmpty"
blo "24000,49800"
tm "WireNameMgr"
)
)
on &22
)
*123 (Wire
uid 183,0
shape (OrthoPolyLine
uid 184,0
va (VaSet
vasetType 3
)
xt "48750,30000,56000,30000"
pts [
"56000,30000"
"48750,30000"
]
)
start &23
end &44
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 188,0
va (VaSet
font "Verdana,12,0"
)
xt "53000,28600,57100,30000"
st "txFull"
blo "53000,29800"
tm "WireNameMgr"
)
)
on &24
)
*124 (Wire
uid 426,0
shape (OrthoPolyLine
uid 427,0
va (VaSet
vasetType 3
)
xt "92000,42000,95250,42000"
pts [
"92000,42000"
"95250,42000"
]
)
end &96
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 432,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 433,0
va (VaSet
font "Verdana,12,0"
)
xt "91000,40600,95100,42000"
st "reset"
blo "91000,41800"
tm "WireNameMgr"
)
)
on &8
)
*125 (Wire
uid 434,0
shape (OrthoPolyLine
uid 435,0
va (VaSet
vasetType 3
)
xt "92000,40000,95250,40000"
pts [
"92000,40000"
"95250,40000"
]
)
end &92
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 440,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 441,0
va (VaSet
font "Verdana,12,0"
)
xt "91000,38600,94800,40000"
st "clock"
blo "91000,39800"
tm "WireNameMgr"
)
)
on &2
)
*126 (Wire
uid 568,0
shape (OrthoPolyLine
uid 569,0
va (VaSet
vasetType 3
)
xt "48750,54000,52000,54000"
pts [
"52000,54000"
"48750,54000"
]
)
end &51
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 574,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 575,0
va (VaSet
font "Verdana,12,0"
)
xt "50000,52600,54100,54000"
st "reset"
blo "50000,53800"
tm "WireNameMgr"
)
)
on &8
)
*127 (Wire
uid 576,0
shape (OrthoPolyLine
uid 577,0
va (VaSet
vasetType 3
)
xt "48750,52000,52000,52000"
pts [
"52000,52000"
"48750,52000"
]
)
end &50
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 582,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 583,0
va (VaSet
font "Verdana,12,0"
)
xt "50000,50600,53800,52000"
st "clock"
blo "50000,51800"
tm "WireNameMgr"
)
)
on &2
)
*128 (Wire
uid 586,0
shape (OrthoPolyLine
uid 587,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,30000,95250,46000"
pts [
"48750,46000"
"84000,46000"
"84000,30000"
"95250,30000"
]
)
start &54
end &98
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 588,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 589,0
va (VaSet
font "Verdana,12,0"
)
xt "50750,44600,60050,46000"
st "rxFifoDataIn"
blo "50750,45800"
tm "WireNameMgr"
)
)
on &111
)
*129 (Wire
uid 592,0
shape (OrthoPolyLine
uid 593,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,24000,64000,24000"
pts [
"64000,24000"
"48750,24000"
]
)
start &75
end &40
sat 1
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 594,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 595,0
va (VaSet
font "Verdana,12,0"
)
xt "51000,22600,61300,24000"
st "txFifoDataOut"
blo "51000,23800"
tm "WireNameMgr"
)
)
on &110
)
*130 (Wire
uid 709,0
shape (OrthoPolyLine
uid 710,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "92000,16000,95250,24000"
pts [
"95250,24000"
"92000,24000"
"92000,16000"
]
)
start &101
end &61
sat 32
eat 2
sty 1
stc 0
st 0
si 0
tg (WTG
uid 713,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 714,0
va (VaSet
font "Verdana,12,0"
)
xt "92000,17600,98000,19000"
st "phyAddr"
blo "92000,18800"
tm "WireNameMgr"
)
)
on &60
)
*131 (Wire
uid 870,0
shape (OrthoPolyLine
uid 871,0
va (VaSet
vasetType 3
)
xt "88000,34000,95250,34000"
pts [
"95250,34000"
"88000,34000"
]
)
start &103
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 874,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 875,0
va (VaSet
font "Verdana,12,0"
)
xt "88000,32600,91800,34000"
st "start"
blo "88000,33800"
tm "WireNameMgr"
)
)
on &65
)
*132 (Wire
uid 878,0
shape (OrthoPolyLine
uid 879,0
va (VaSet
vasetType 3
)
xt "88000,36000,95250,36000"
pts [
"95250,36000"
"88000,36000"
]
)
start &99
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 882,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 883,0
va (VaSet
font "Verdana,12,0"
)
xt "88000,34600,92000,36000"
st "done"
blo "88000,35800"
tm "WireNameMgr"
)
)
on &66
)
*133 (Wire
uid 886,0
shape (OrthoPolyLine
uid 887,0
va (VaSet
vasetType 3
)
xt "80000,32000,95250,32000"
pts [
"95250,32000"
"80000,32000"
]
)
start &100
end &75
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 890,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 891,0
va (VaSet
font "Verdana,12,0"
)
xt "88000,30600,92500,32000"
st "rd_wr"
blo "88000,31800"
tm "WireNameMgr"
)
)
on &67
)
*134 (Wire
uid 894,0
shape (OrthoPolyLine
uid 895,0
va (VaSet
vasetType 3
)
xt "48750,48000,56000,48000"
pts [
"48750,48000"
"56000,48000"
]
)
start &49
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 898,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 899,0
va (VaSet
font "Verdana,12,0"
)
xt "50750,46600,57850,48000"
st "dataWrite"
blo "50750,47800"
tm "WireNameMgr"
)
)
on &69
)
*135 (Wire
uid 902,0
shape (OrthoPolyLine
uid 903,0
va (VaSet
vasetType 3
)
xt "48750,26000,56000,26000"
pts [
"48750,26000"
"56000,26000"
]
)
start &41
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 906,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 907,0
va (VaSet
font "Verdana,12,0"
)
xt "50750,24600,57650,26000"
st "dataRead"
blo "50750,25800"
tm "WireNameMgr"
)
)
on &68
)
*136 (Wire
uid 934,0
shape (OrthoPolyLine
uid 935,0
va (VaSet
vasetType 3
)
xt "48750,28000,56000,28000"
pts [
"48750,28000"
"56000,28000"
]
)
start &43
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 938,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 939,0
va (VaSet
font "Verdana,12,0"
)
xt "50750,26600,55450,28000"
st "empty"
blo "50750,27800"
tm "WireNameMgr"
)
)
on &74
)
*137 (Wire
uid 954,0
shape (OrthoPolyLine
uid 955,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "80000,26000,95250,26000"
pts [
"95250,26000"
"80000,26000"
]
)
start &102
end &75
sat 32
eat 2
sty 1
stc 0
st 0
si 0
tg (WTG
uid 958,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 959,0
va (VaSet
font "Verdana,12,0"
)
xt "87000,24600,92800,26000"
st "regAddr"
blo "87000,25800"
tm "WireNameMgr"
)
)
on &79
)
*138 (Wire
uid 1076,0
shape (OrthoPolyLine
uid 1077,0
va (VaSet
vasetType 3
)
xt "60000,68000,64000,68000"
pts [
"60000,68000"
"64000,68000"
]
)
end &70
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1082,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1083,0
va (VaSet
font "Verdana,12,0"
)
xt "59000,66600,63100,68000"
st "reset"
blo "59000,67800"
tm "WireNameMgr"
)
)
on &8
)
*139 (Wire
uid 1084,0
shape (OrthoPolyLine
uid 1085,0
va (VaSet
vasetType 3
)
xt "60000,66000,64000,66000"
pts [
"60000,66000"
"64000,66000"
]
)
end &70
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1090,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1091,0
va (VaSet
font "Verdana,12,0"
)
xt "59000,64600,62800,66000"
st "clock"
blo "59000,65800"
tm "WireNameMgr"
)
)
on &2
)
*140 (Wire
uid 1092,0
shape (OrthoPolyLine
uid 1093,0
va (VaSet
vasetType 3
)
xt "80000,58000,84000,58000"
pts [
"84000,58000"
"80000,58000"
]
)
end &70
sat 16
eat 4
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1098,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1099,0
va (VaSet
font "Verdana,12,0"
)
xt "82000,56600,89100,58000"
st "readMode"
blo "82000,57800"
tm "WireNameMgr"
)
)
on &80
)
*141 (Wire
uid 1106,0
shape (OrthoPolyLine
uid 1107,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "80000,28000,95250,28000"
pts [
"95250,28000"
"80000,28000"
]
)
start &97
end &75
sat 32
eat 2
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1110,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1111,0
va (VaSet
font "Verdana,12,0"
)
xt "87250,26600,96150,28000"
st "dataOutSer"
blo "87250,27800"
tm "WireNameMgr"
)
)
on &81
)
*142 (Wire
uid 1225,0
shape (OrthoPolyLine
uid 1226,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,15000,8000,15000"
pts [
"0,15000"
"8000,15000"
]
)
start &82
end &86
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1229,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1230,0
va (VaSet
font "Verdana,12,0"
)
xt "0,13600,4900,15000"
st "txAddr"
blo "0,14800"
tm "WireNameMgr"
)
)
on &83
)
*143 (Wire
uid 1239,0
shape (OrthoPolyLine
uid 1240,0
va (VaSet
vasetType 3
)
xt "0,19000,8000,19000"
pts [
"0,19000"
"8000,19000"
]
)
start &84
end &86
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1243,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1244,0
va (VaSet
font "Verdana,12,0"
)
xt "0,17600,5400,19000"
st "txRdWr"
blo "0,18800"
tm "WireNameMgr"
)
)
on &85
)
*144 (Wire
uid 1338,0
shape (OrthoPolyLine
uid 1339,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "24000,15000,31250,24000"
pts [
"31250,24000"
"28000,24000"
"28000,15000"
"24000,15000"
]
)
start &42
end &86
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1342,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1343,0
va (VaSet
font "Verdana,12,0"
)
xt "24250,22600,33550,24000"
st "txFifoDataIn"
blo "24250,23800"
tm "WireNameMgr"
)
)
on &109
)
*145 (Wire
uid 1348,0
shape (OrthoPolyLine
uid 1349,0
va (VaSet
vasetType 3
)
xt "80000,60000,84000,60000"
pts [
"84000,60000"
"80000,60000"
]
)
end &70
sat 16
eat 4
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1354,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1355,0
va (VaSet
font "Verdana,12,0"
)
xt "82000,58600,87800,60000"
st "sending"
blo "82000,59800"
tm "WireNameMgr"
)
)
on &90
)
*146 (Wire
uid 1912,0
shape (OrthoPolyLine
uid 1913,0
va (VaSet
vasetType 3
)
xt "56000,58000,64000,58000"
pts [
"56000,58000"
"64000,58000"
]
)
start &107
end &70
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1916,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1917,0
va (VaSet
font "Verdana,12,0"
)
xt "58000,56600,63100,58000"
st "enMiim"
blo "58000,57800"
tm "WireNameMgr"
)
)
on &108
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *147 (PackageList
uid 251,0
stg "VerticalLayoutStrategy"
textVec [
*148 (Text
uid 252,0
va (VaSet
font "arial,8,1"
)
xt "-9000,0,-3600,1000"
st "Package List"
blo "-9000,800"
)
*149 (MLText
uid 253,0
va (VaSet
)
xt "-9000,1000,8500,4600"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.NUMERIC_STD.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 254,0
stg "VerticalLayoutStrategy"
textVec [
*150 (Text
uid 255,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*151 (Text
uid 256,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*152 (MLText
uid 257,0
va (VaSet
isHidden 1
)
xt "20000,2000,32100,4400"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*153 (Text
uid 258,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*154 (MLText
uid 259,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*155 (Text
uid 260,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*156 (MLText
uid 261,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "102,39,1401,900"
viewArea "-11065,-2075,144537,101516"
cachedDiagramExtent "-9000,0,138000,99000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
windowsPaperType 9
scale 50
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-9000,0"
lastUid 2488,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*157 (Text
va (VaSet
font "Verdana,12,0"
)
xt "750,2900,7250,4300"
st "<library>"
blo "750,4100"
tm "BdLibraryNameMgr"
)
*158 (Text
va (VaSet
font "Verdana,12,0"
)
xt "750,4300,6550,5700"
st "<block>"
blo "750,5500"
tm "BlkNameMgr"
)
*159 (Text
va (VaSet
font "Verdana,12,0"
)
xt "750,5700,4050,7100"
st "U_0"
blo "750,6900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "750,12900,750,12900"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1450,0,9450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*160 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-950,3200,3450,4400"
st "Library"
blo "-950,4200"
)
*161 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-950,4400,8950,5600"
st "MWComponent"
blo "-950,5400"
)
*162 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-950,5600,1850,6800"
st "U_0"
blo "-950,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7950,1200,-7950,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*163 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-650,3200,3750,4400"
st "Library"
blo "-650,4200"
tm "BdLibraryNameMgr"
)
*164 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-650,4400,8650,5600"
st "SaComponent"
blo "-650,5400"
tm "CptNameMgr"
)
*165 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-650,5600,2150,6800"
st "U_0"
blo "-650,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7650,1200,-7650,1200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1650,0,9650,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*166 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-1150,3200,3250,4400"
st "Library"
blo "-1150,4200"
)
*167 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-1150,4400,9150,5600"
st "VhdlComponent"
blo "-1150,5400"
)
*168 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-1150,5600,1650,6800"
st "U_0"
blo "-1150,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-8150,1200,-8150,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-2350,0,10350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*169 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-1850,3200,2550,4400"
st "Library"
blo "-1850,4200"
)
*170 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-1850,4400,9850,5600"
st "VerilogComponent"
blo "-1850,5400"
)
*171 (Text
va (VaSet
font "Verdana,10,0"
)
xt "-1850,5600,950,6800"
st "U_0"
blo "-1850,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-8850,1200,-8850,1200"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*172 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*173 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-750,-600,750,600"
st "G"
blo "-750,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3400,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,4700,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1500,2200"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,18500,100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*174 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*175 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,11000,100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*176 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*177 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,9,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "-9000,50000,-3600,51000"
st "Declarations"
blo "-9000,50800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "-9000,51000,-6300,52000"
st "Ports:"
blo "-9000,51800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-9000,50000,-5200,51000"
st "Pre User:"
blo "-9000,50800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
xt "-9000,50000,-9000,50000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "-9000,70000,-1900,71000"
st "Diagram Signals:"
blo "-9000,70800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-9000,50000,-4300,51000"
st "Post User:"
blo "-9000,50800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
xt "-9000,50000,-9000,50000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 40,0
usingSuid 1
emptyRow *178 (LEmptyRow
)
uid 264,0
optionalChildren [
*179 (RefLabelRowHdr
)
*180 (TitleRowHdr
)
*181 (FilterRowHdr
)
*182 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*183 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*184 (GroupColHdr
tm "GroupColHdrMgr"
)
*185 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*186 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*187 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*188 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*189 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*190 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*191 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
uid 191,0
)
*192 (LeafLogPort
port (LogicalPort
decl (Decl
n "mdIntrp"
t "std_ulogic"
o 3
suid 3,0
)
)
uid 195,0
)
*193 (LeafLogPort
port (LogicalPort
decl (Decl
n "mdIoIn"
t "std_ulogic"
o 4
suid 4,0
)
)
uid 197,0
)
*194 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 5
suid 5,0
)
)
uid 199,0
)
*195 (LeafLogPort
port (LogicalPort
decl (Decl
n "rxRd"
t "std_ulogic"
o 6
suid 6,0
)
)
uid 201,0
)
*196 (LeafLogPort
port (LogicalPort
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(miimDataBitNb-1 DOWNTO 0)"
o 8
suid 7,0
)
)
uid 203,0
)
*197 (LeafLogPort
port (LogicalPort
decl (Decl
n "txWr"
t "std_ulogic"
o 10
suid 8,0
)
)
uid 205,0
)
*198 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "mdC"
t "std_ulogic"
o 11
suid 9,0
)
)
uid 207,0
)
*199 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "mdIoOut"
t "std_ulogic"
o 12
suid 10,0
)
)
uid 209,0
)
*200 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(miimDataBitNb-1 DOWNTO 0)"
o 13
suid 11,0
)
)
uid 211,0
)
*201 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 14
suid 12,0
)
)
uid 213,0
)
*202 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "txFull"
t "std_ulogic"
o 15
suid 13,0
)
)
uid 215,0
)
*203 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "phyAddr"
t "unsigned"
b "(miimPhyAddrBitNb-1 DOWNTO 0)"
o 21
suid 16,0
)
)
uid 725,0
)
*204 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "start"
t "std_ulogic"
o 27
suid 18,0
)
)
uid 912,0
)
*205 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "done"
t "std_ulogic"
o 19
suid 19,0
)
)
uid 914,0
)
*206 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rd_wr"
t "std_ulogic"
o 22
suid 20,0
)
)
uid 916,0
)
*207 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataRead"
t "std_ulogic"
o 17
suid 23,0
)
)
uid 918,0
)
*208 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataWrite"
t "std_ulogic"
o 18
suid 24,0
)
)
uid 920,0
)
*209 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "empty"
t "std_ulogic"
o 20
suid 25,0
)
)
uid 940,0
)
*210 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "regAddr"
t "unsigned"
b "(miimRegAddrBitNb-1 DOWNTO 0)"
o 24
suid 26,0
)
)
uid 960,0
)
*211 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "readMode"
t "std_ulogic"
o 23
suid 27,0
)
)
uid 1102,0
)
*212 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataOutSer"
t "std_ulogic_vector"
b "(miimDataBitNb-1 DOWNTO 0)"
o 16
suid 29,0
)
)
uid 1114,0
)
*213 (LeafLogPort
port (LogicalPort
decl (Decl
n "txAddr"
t "unsigned"
b "(miimRegAddrBitNb-1 DOWNTO 0)"
o 7
suid 32,0
)
)
uid 1216,0
)
*214 (LeafLogPort
port (LogicalPort
decl (Decl
n "txRdWr"
t "std_ulogic"
o 9
suid 33,0
)
)
uid 1218,0
)
*215 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sending"
t "std_ulogic"
o 26
suid 36,0
)
)
uid 1358,0
)
*216 (LeafLogPort
port (LogicalPort
decl (Decl
n "enMiim"
t "std_ulogic"
o 2
suid 37,0
)
)
uid 1905,0
)
*217 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txFifoDataIn"
t "std_ulogic_vector"
b "(miimRegAddrBitNb+miimDataBitNb+1-1 DOWNTO 0)"
o 28
suid 38,0
)
)
uid 2088,0
)
*218 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txFifoDataOut"
t "std_ulogic_vector"
b "(miimRegAddrBitNb+miimDataBitNb+1-1 DOWNTO 0)"
o 29
suid 39,0
)
)
uid 2090,0
)
*219 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxFifoDataIn"
t "std_ulogic_vector"
b "(miimDataBitNb-1 DOWNTO 0)"
o 25
suid 40,0
)
)
uid 2092,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 277,0
optionalChildren [
*220 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *221 (MRCItem
litem &178
pos 29
dimension 20
)
uid 279,0
optionalChildren [
*222 (MRCItem
litem &179
pos 0
dimension 20
uid 280,0
)
*223 (MRCItem
litem &180
pos 1
dimension 23
uid 281,0
)
*224 (MRCItem
litem &181
pos 2
hidden 1
dimension 20
uid 282,0
)
*225 (MRCItem
litem &191
pos 0
dimension 20
uid 192,0
)
*226 (MRCItem
litem &192
pos 2
dimension 20
uid 196,0
)
*227 (MRCItem
litem &193
pos 3
dimension 20
uid 198,0
)
*228 (MRCItem
litem &194
pos 4
dimension 20
uid 200,0
)
*229 (MRCItem
litem &195
pos 5
dimension 20
uid 202,0
)
*230 (MRCItem
litem &196
pos 6
dimension 20
uid 204,0
)
*231 (MRCItem
litem &197
pos 7
dimension 20
uid 206,0
)
*232 (MRCItem
litem &198
pos 8
dimension 20
uid 208,0
)
*233 (MRCItem
litem &199
pos 9
dimension 20
uid 210,0
)
*234 (MRCItem
litem &200
pos 10
dimension 20
uid 212,0
)
*235 (MRCItem
litem &201
pos 11
dimension 20
uid 214,0
)
*236 (MRCItem
litem &202
pos 12
dimension 20
uid 216,0
)
*237 (MRCItem
litem &203
pos 15
dimension 20
uid 726,0
)
*238 (MRCItem
litem &204
pos 16
dimension 20
uid 913,0
)
*239 (MRCItem
litem &205
pos 17
dimension 20
uid 915,0
)
*240 (MRCItem
litem &206
pos 18
dimension 20
uid 917,0
)
*241 (MRCItem
litem &207
pos 19
dimension 20
uid 919,0
)
*242 (MRCItem
litem &208
pos 20
dimension 20
uid 921,0
)
*243 (MRCItem
litem &209
pos 21
dimension 20
uid 941,0
)
*244 (MRCItem
litem &210
pos 22
dimension 20
uid 961,0
)
*245 (MRCItem
litem &211
pos 23
dimension 20
uid 1103,0
)
*246 (MRCItem
litem &212
pos 24
dimension 20
uid 1115,0
)
*247 (MRCItem
litem &213
pos 13
dimension 20
uid 1215,0
)
*248 (MRCItem
litem &214
pos 14
dimension 20
uid 1217,0
)
*249 (MRCItem
litem &215
pos 25
dimension 20
uid 1359,0
)
*250 (MRCItem
litem &216
pos 1
dimension 20
uid 1904,0
)
*251 (MRCItem
litem &217
pos 26
dimension 20
uid 2089,0
)
*252 (MRCItem
litem &218
pos 27
dimension 20
uid 2091,0
)
*253 (MRCItem
litem &219
pos 28
dimension 20
uid 2093,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 283,0
optionalChildren [
*254 (MRCItem
litem &182
pos 0
dimension 20
uid 284,0
)
*255 (MRCItem
litem &184
pos 1
dimension 50
uid 285,0
)
*256 (MRCItem
litem &185
pos 2
dimension 100
uid 286,0
)
*257 (MRCItem
litem &186
pos 3
dimension 50
uid 287,0
)
*258 (MRCItem
litem &187
pos 4
dimension 100
uid 288,0
)
*259 (MRCItem
litem &188
pos 5
dimension 100
uid 289,0
)
*260 (MRCItem
litem &189
pos 6
dimension 50
uid 290,0
)
*261 (MRCItem
litem &190
pos 7
dimension 80
uid 291,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 278,0
vaOverrides [
]
)
]
)
uid 263,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *262 (LEmptyRow
)
uid 293,0
optionalChildren [
*263 (RefLabelRowHdr
)
*264 (TitleRowHdr
)
*265 (FilterRowHdr
)
*266 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*267 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*268 (GroupColHdr
tm "GroupColHdrMgr"
)
*269 (NameColHdr
tm "GenericNameColHdrMgr"
)
*270 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*271 (InitColHdr
tm "GenericValueColHdrMgr"
)
*272 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*273 (EolColHdr
tm "GenericEolColHdrMgr"
)
*274 (LogGeneric
generic (GiElement
name "miimDataBitNb"
type "positive"
value "16"
)
uid 1440,0
)
*275 (LogGeneric
generic (GiElement
name "miimPhyAddr"
type "positive"
value "1"
)
uid 1442,0
)
*276 (LogGeneric
generic (GiElement
name "miimPhyAddrBitNb"
type "positive"
value "5"
)
uid 1444,0
)
*277 (LogGeneric
generic (GiElement
name "miimRegAddrBitNb"
type "positive"
value "5"
)
uid 1446,0
)
*278 (LogGeneric
generic (GiElement
name "miimFifoDepth"
type "positive"
value "8"
)
uid 1448,0
)
*279 (LogGeneric
generic (GiElement
name "miimClockDivide"
type "positive"
value "11"
)
uid 1824,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 305,0
optionalChildren [
*280 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *281 (MRCItem
litem &262
pos 6
dimension 20
)
uid 307,0
optionalChildren [
*282 (MRCItem
litem &263
pos 0
dimension 20
uid 308,0
)
*283 (MRCItem
litem &264
pos 1
dimension 23
uid 309,0
)
*284 (MRCItem
litem &265
pos 2
hidden 1
dimension 20
uid 310,0
)
*285 (MRCItem
litem &274
pos 3
dimension 20
uid 1439,0
)
*286 (MRCItem
litem &275
pos 0
dimension 20
uid 1441,0
)
*287 (MRCItem
litem &276
pos 1
dimension 20
uid 1443,0
)
*288 (MRCItem
litem &277
pos 2
dimension 20
uid 1445,0
)
*289 (MRCItem
litem &278
pos 4
dimension 20
uid 1447,0
)
*290 (MRCItem
litem &279
pos 5
dimension 20
uid 1823,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 311,0
optionalChildren [
*291 (MRCItem
litem &266
pos 0
dimension 20
uid 312,0
)
*292 (MRCItem
litem &268
pos 1
dimension 50
uid 313,0
)
*293 (MRCItem
litem &269
pos 2
dimension 100
uid 314,0
)
*294 (MRCItem
litem &270
pos 3
dimension 100
uid 315,0
)
*295 (MRCItem
litem &271
pos 4
dimension 50
uid 316,0
)
*296 (MRCItem
litem &272
pos 5
dimension 50
uid 317,0
)
*297 (MRCItem
litem &273
pos 6
dimension 80
uid 318,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 306,0
vaOverrides [
]
)
]
)
uid 292,0
type 1
)
activeModelName "BlockDiag"
)
