Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Jul  5 09:30:46 2022
| Host         : graham-Parallels-Virtual-Platform running 64-bit Ubuntu 22.04 LTS
| Command      : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file phys_opt_report_design_analysis_0.rpt
| Design       : FPGA_CPU_32_bits
| Device       : xc7a100t
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-100
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-100
-----------------------------------

+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-------------------------+----------------------------+
|   Paths   | Requirement | Path Delay | Logic Delay |  Net Delay | Clock Skew | Slack | Clock Uncertainty | Clock Relationship | Clock Delay Group | Logic Levels | Routes |                                                             Logical Path                                                            | Start Point Clock | End Point Clock | DSP Block | RAM Registers | IO Crossings | Config Crossings | SLR Crossings | PBlocks | High Fanout | Dont Touch | Mark Debug | Start Point Pin Primitive | End Point Pin Primitive |     Start Point Pin     |        End Point Pin       |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-------------------------+----------------------------+
| Path #1   | 10.000      | 6.416      | 1.104(18%)  | 5.312(82%) | -2.460     | 0.500 | 0.211             | Safely Timed       | Same Group        | 5            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT6-(3)-LUT4-(153)-FDRE/CE                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[66][70]/CE   |
| Path #2   | 10.000      | 6.589      | 1.104(17%)  | 5.485(83%) | -2.279     | 0.508 | 0.211             | Safely Timed       | Same Group        | 5            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT6-(3)-LUT4-(153)-FDRE/CE                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[66][39]/CE   |
| Path #3   | 10.000      | 6.311      | 0.980(16%)  | 5.331(84%) | -2.550     | 0.521 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[112][121]/CE |
| Path #4   | 10.000      | 6.378      | 0.980(16%)  | 5.398(84%) | -2.467     | 0.537 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(56)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[31][116]/CE  |
| Path #5   | 10.000      | 6.374      | 0.982(16%)  | 5.392(84%) | -2.466     | 0.541 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[118][95]/CE  |
| Path #6   | 10.000      | 9.416      | 2.086(23%)  | 7.330(77%) | -0.036     | 0.542 | 0.035             | Safely Timed       | Same Clock        | 8            | NA     | FDRE/C-(259)-LUT6-(1)-CARRY4-LUT2-(6)-LUT5-(1)-LUT6-(1)-LUT5-(1)-LUT6-(1)-LUT6-(1)-FDRE/D                                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_mem_addr_reg[14]/C    | r_cache_value_reg[0]/D     |
| Path #7   | 10.000      | 6.377      | 0.982(16%)  | 5.395(84%) | -2.458     | 0.546 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[118][112]/CE |
| Path #8   | 10.000      | 6.377      | 0.982(16%)  | 5.395(84%) | -2.458     | 0.546 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[118][116]/CE |
| Path #9   | 10.000      | 9.366      | 2.218(24%)  | 7.148(76%) | -0.083     | 0.547 | 0.035             | Safely Timed       | Same Clock        | 9            | NA     | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT3-(6)-LUT5-(1)-LUT6-(1)-LUT6-(2)-LUT5-(1)-FDRE/D                                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_mem_addr_reg[5]/C     | state_reg[6]/D             |
| Path #10  | 10.000      | 6.353      | 0.980(16%)  | 5.373(84%) | -2.465     | 0.558 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(56)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[3][106]/CE   |
| Path #11  | 10.000      | 6.361      | 0.982(16%)  | 5.379(84%) | -2.460     | 0.560 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[95][27]/CE   |
| Path #12  | 10.000      | 9.465      | 2.365(25%)  | 7.100(75%) | -0.016     | 0.561 | 0.035             | Safely Timed       | Same Clock        | 9            | NA     | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT5-(3)-LUT4-(5)-LUT2-(25)-LUT6-(1)-LUT6-(1)-FDRE/D                                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_mem_addr_reg[6]/C     | r_cache_value_reg[1]/D     |
| Path #13  | 10.000      | 6.455      | 1.104(18%)  | 5.351(82%) | -2.357     | 0.564 | 0.211             | Safely Timed       | Same Group        | 5            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT6-(3)-LUT4-(153)-FDRE/CE                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[66][0]/CE    |
| Path #14  | 10.000      | 6.455      | 1.104(18%)  | 5.351(82%) | -2.357     | 0.564 | 0.211             | Safely Timed       | Same Group        | 5            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT6-(3)-LUT4-(153)-FDRE/CE                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[66][12]/CE   |
| Path #15  | 10.000      | 6.455      | 1.104(18%)  | 5.351(82%) | -2.357     | 0.564 | 0.211             | Safely Timed       | Same Group        | 5            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT6-(3)-LUT4-(153)-FDRE/CE                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[66][2]/CE    |
| Path #16  | 10.000      | 6.455      | 1.104(18%)  | 5.351(82%) | -2.357     | 0.564 | 0.211             | Safely Timed       | Same Group        | 5            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT6-(3)-LUT4-(153)-FDRE/CE                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[66][31]/CE   |
| Path #17  | 10.000      | 6.358      | 0.982(16%)  | 5.376(84%) | -2.459     | 0.564 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[95][116]/CE  |
| Path #18  | 10.000      | 6.358      | 0.982(16%)  | 5.376(84%) | -2.459     | 0.564 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[95][91]/CE   |
| Path #19  | 10.000      | 6.358      | 0.982(16%)  | 5.376(84%) | -2.459     | 0.564 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[95][95]/CE   |
| Path #20  | 10.000      | 6.351      | 0.980(16%)  | 5.371(84%) | -2.467     | 0.564 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(56)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[30][116]/CE  |
| Path #21  | 10.000      | 6.526      | 1.104(17%)  | 5.422(83%) | -2.282     | 0.568 | 0.211             | Safely Timed       | Same Group        | 5            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT6-(3)-LUT4-(153)-FDRE/CE                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[66][3]/CE    |
| Path #22  | 10.000      | 6.302      | 1.102(18%)  | 5.200(82%) | -2.539     | 0.571 | 0.211             | Safely Timed       | Same Group        | 5            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT6-(3)-LUT4-(153)-FDRE/CE                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[65][98]/CE   |
| Path #23  | 10.000      | 6.442      | 1.104(18%)  | 5.338(82%) | -2.357     | 0.577 | 0.211             | Safely Timed       | Same Group        | 5            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT6-(3)-LUT4-(153)-FDRE/CE                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[66][1]/CE    |
| Path #24  | 10.000      | 6.442      | 1.104(18%)  | 5.338(82%) | -2.357     | 0.577 | 0.211             | Safely Timed       | Same Group        | 5            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT6-(3)-LUT4-(153)-FDRE/CE                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[66][7]/CE    |
| Path #25  | 10.000      | 6.295      | 1.102(18%)  | 5.193(82%) | -2.536     | 0.581 | 0.211             | Safely Timed       | Same Group        | 5            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT6-(3)-LUT4-(153)-FDRE/CE                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[65][88]/CE   |
| Path #26  | 10.000      | 9.304      | 1.822(20%)  | 7.482(80%) | -0.099     | 0.591 | 0.035             | Safely Timed       | Same Clock        | 6            | NA     | FDRE/C-(4099)-LUT6-(1)-MUXF7-MUXF8-LUT6-(1)-MUXF7-LUT5-(1)-FDRE/D                                                                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 4099        | 0          | 1          | FDRE/C                    | FDRE/D                  | r_cache_value_reg[1]/C  | o_mem_read_data_reg[17]/D  |
| Path #27  | 10.000      | 9.253      | 2.399(26%)  | 6.854(74%) | -0.039     | 0.592 | 0.035             | Safely Timed       | Same Clock        | 10           | NA     | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT5-(6)-LUT5-(5)-LUT5-(4)-LUT2-(23)-LUT6-(1)-LUT6-(1)-FDRE/D                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_mem_addr_reg[9]/C     | r_cache_value_reg[2]/D     |
| Path #28  | 10.000      | 6.462      | 1.102(18%)  | 5.360(82%) | -2.357     | 0.593 | 0.211             | Safely Timed       | Same Group        | 5            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT6-(3)-LUT4-(153)-FDRE/CE                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[65][0]/CE    |
| Path #29  | 10.000      | 6.462      | 1.102(18%)  | 5.360(82%) | -2.357     | 0.593 | 0.211             | Safely Timed       | Same Group        | 5            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT6-(3)-LUT4-(153)-FDRE/CE                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[65][12]/CE   |
| Path #30  | 10.000      | 6.462      | 1.102(18%)  | 5.360(82%) | -2.357     | 0.593 | 0.211             | Safely Timed       | Same Group        | 5            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT6-(3)-LUT4-(153)-FDRE/CE                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[65][39]/CE   |
| Path #31  | 10.000      | 6.318      | 0.980(16%)  | 5.338(84%) | -2.465     | 0.599 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[112][95]/CE  |
| Path #32  | 10.000      | 8.992      | 1.403(16%)  | 7.589(84%) | 0.038      | 0.603 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(26)-LUT2-(2)-LUT6-(13)-LUT5-(2)-LUT6-(1)-LUT2-(16)-FDRE/CE                                                                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 26          | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | r_register_reg[9][0]/CE    |
| Path #33  | 10.000      | 8.992      | 1.403(16%)  | 7.589(84%) | 0.038      | 0.603 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(26)-LUT2-(2)-LUT6-(13)-LUT5-(2)-LUT6-(1)-LUT2-(16)-FDRE/CE                                                                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 26          | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | r_register_reg[9][5]/CE    |
| Path #34  | 10.000      | 6.304      | 0.980(16%)  | 5.324(84%) | -2.475     | 0.603 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(56)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[30][84]/CE   |
| Path #35  | 10.000      | 6.210      | 0.980(16%)  | 5.230(84%) | -2.563     | 0.609 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[112][142]/CE |
| Path #36  | 10.000      | 6.210      | 0.980(16%)  | 5.230(84%) | -2.563     | 0.609 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[112][143]/CE |
| Path #37  | 10.000      | 6.210      | 0.980(16%)  | 5.230(84%) | -2.563     | 0.609 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[112][144]/CE |
| Path #38  | 10.000      | 6.210      | 0.980(16%)  | 5.230(84%) | -2.563     | 0.609 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[112][145]/CE |
| Path #39  | 10.000      | 6.210      | 0.980(16%)  | 5.230(84%) | -2.563     | 0.609 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[112][146]/CE |
| Path #40  | 10.000      | 6.210      | 0.980(16%)  | 5.230(84%) | -2.563     | 0.609 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[112][147]/CE |
| Path #41  | 10.000      | 6.210      | 0.980(16%)  | 5.230(84%) | -2.563     | 0.609 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[112][150]/CE |
| Path #42  | 10.000      | 6.210      | 0.980(16%)  | 5.230(84%) | -2.563     | 0.609 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[112][151]/CE |
| Path #43  | 10.000      | 9.282      | 2.365(26%)  | 6.917(74%) | -0.022     | 0.614 | 0.035             | Safely Timed       | Same Clock        | 9            | NA     | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT5-(3)-LUT4-(5)-LUT2-(25)-LUT6-(1)-LUT6-(1)-FDRE/D                                   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_mem_addr_reg[6]/C     | r_cache_value_reg[5]/D     |
| Path #44  | 10.000      | 6.472      | 1.104(18%)  | 5.368(82%) | -2.284     | 0.620 | 0.211             | Safely Timed       | Same Group        | 5            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT6-(3)-LUT4-(153)-FDRE/CE                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[66][13]/CE   |
| Path #45  | 10.000      | 6.472      | 1.104(18%)  | 5.368(82%) | -2.284     | 0.620 | 0.211             | Safely Timed       | Same Group        | 5            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT6-(3)-LUT4-(153)-FDRE/CE                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[66][14]/CE   |
| Path #46  | 10.000      | 6.472      | 1.104(18%)  | 5.368(82%) | -2.284     | 0.620 | 0.211             | Safely Timed       | Same Group        | 5            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT6-(3)-LUT4-(153)-FDRE/CE                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[66][32]/CE   |
| Path #47  | 10.000      | 6.289      | 0.982(16%)  | 5.307(84%) | -2.468     | 0.624 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(56)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[27][116]/CE  |
| Path #48  | 10.000      | 6.191      | 0.980(16%)  | 5.211(84%) | -2.563     | 0.628 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[112][128]/CE |
| Path #49  | 10.000      | 6.421      | 1.102(18%)  | 5.319(82%) | -2.357     | 0.634 | 0.211             | Safely Timed       | Same Group        | 5            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT6-(3)-LUT4-(153)-FDRE/CE                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[65][31]/CE   |
| Path #50  | 10.000      | 6.182      | 0.980(16%)  | 5.202(84%) | -2.557     | 0.637 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[86][128]/CE  |
| Path #51  | 10.000      | 6.182      | 0.980(16%)  | 5.202(84%) | -2.557     | 0.637 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[86][131]/CE  |
| Path #52  | 10.000      | 6.182      | 0.980(16%)  | 5.202(84%) | -2.557     | 0.637 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[86][133]/CE  |
| Path #53  | 10.000      | 6.182      | 0.980(16%)  | 5.202(84%) | -2.557     | 0.637 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[86][136]/CE  |
| Path #54  | 10.000      | 6.182      | 0.980(16%)  | 5.202(84%) | -2.557     | 0.637 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[86][137]/CE  |
| Path #55  | 10.000      | 6.182      | 0.980(16%)  | 5.202(84%) | -2.557     | 0.637 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[86][138]/CE  |
| Path #56  | 10.000      | 6.182      | 0.980(16%)  | 5.202(84%) | -2.557     | 0.637 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[86][139]/CE  |
| Path #57  | 10.000      | 6.182      | 0.980(16%)  | 5.202(84%) | -2.557     | 0.637 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[86][148]/CE  |
| Path #58  | 10.000      | 9.232      | 2.241(25%)  | 6.991(75%) | -0.026     | 0.640 | 0.035             | Safely Timed       | Same Clock        | 8            | NA     | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT5-(3)-LUT4-(5)-LUT2-(25)-LUT6-(1)-FDRE/D                                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_mem_addr_reg[6]/C     | r_cache_value_reg[3]/D     |
| Path #59  | 10.000      | 6.267      | 0.977(16%)  | 5.290(84%) | -2.467     | 0.642 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(56)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[7][84]/CE    |
| Path #60  | 10.000      | 8.993      | 1.272(15%)  | 7.721(85%) | 0.050      | 0.645 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | FDRE/C-(26)-LUT6-(5)-LUT5-(2)-LUT6-(1)-LUT3-(16)-FDRE/CE                                                                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 26          | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | r_register_reg[8][20]/CE   |
| Path #61  | 10.000      | 6.272      | 0.980(16%)  | 5.292(84%) | -2.464     | 0.646 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[112][90]/CE  |
| Path #62  | 10.000      | 8.977      | 1.270(15%)  | 7.707(85%) | 0.038      | 0.649 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | FDRE/C-(26)-LUT6-(5)-LUT5-(2)-LUT6-(1)-LUT2-(16)-FDRE/CE                                                                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 26          | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | r_register_reg[11][0]/CE   |
| Path #63  | 10.000      | 9.302      | 2.635(29%)  | 6.667(71%) | -0.045     | 0.650 | 0.035             | Safely Timed       | Same Clock        | 10           | NA     | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT5-(6)-LUT5-(5)-LUT5-(4)-LUT2-(23)-LUT5-(1)-LUT6-(1)-FDRE/D                          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_mem_addr_reg[9]/C     | r_cache_value_reg[4]/D     |
| Path #64  | 10.000      | 6.175      | 0.982(16%)  | 5.193(84%) | -2.556     | 0.650 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[118][121]/CE |
| Path #65  | 10.000      | 6.368      | 1.102(18%)  | 5.266(82%) | -2.357     | 0.651 | 0.211             | Safely Timed       | Same Group        | 5            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT6-(3)-LUT4-(153)-FDRE/CE                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[65][35]/CE   |
| Path #66  | 10.000      | 6.457      | 0.952(15%)  | 5.505(85%) | -2.472     | 0.655 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(56)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[11][106]/CE  |
| Path #67  | 10.000      | 6.181      | 1.102(18%)  | 5.079(82%) | -2.539     | 0.656 | 0.211             | Safely Timed       | Same Group        | 5            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT6-(3)-LUT4-(153)-FDRE/CE                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[65][27]/CE   |
| Path #68  | 10.000      | 6.181      | 1.102(18%)  | 5.079(82%) | -2.539     | 0.656 | 0.211             | Safely Timed       | Same Group        | 5            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT6-(3)-LUT4-(153)-FDRE/CE                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[65][70]/CE   |
| Path #69  | 10.000      | 6.181      | 1.102(18%)  | 5.079(82%) | -2.539     | 0.656 | 0.211             | Safely Timed       | Same Group        | 5            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT6-(3)-LUT4-(153)-FDRE/CE                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[65][97]/CE   |
| Path #70  | 10.000      | 6.265      | 0.980(16%)  | 5.285(84%) | -2.458     | 0.659 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[82][91]/CE   |
| Path #71  | 10.000      | 6.199      | 0.980(16%)  | 5.219(84%) | -2.554     | 0.659 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[86][97]/CE   |
| Path #72  | 10.000      | 6.294      | 0.980(16%)  | 5.314(84%) | -2.464     | 0.660 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(56)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[44][116]/CE  |
| Path #73  | 10.000      | 8.938      | 1.403(16%)  | 7.535(84%) | 0.042      | 0.661 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | FDRE/C-(26)-LUT2-(2)-LUT6-(13)-LUT5-(2)-LUT6-(1)-LUT2-(16)-FDRE/CE                                                                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 26          | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | r_register_reg[9][4]/CE    |
| Path #74  | 10.000      | 6.277      | 0.980(16%)  | 5.297(84%) | -2.480     | 0.661 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(56)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[56][116]/CE  |
| Path #75  | 10.000      | 9.199      | 3.325(37%)  | 5.874(63%) | -0.037     | 0.662 | 0.035             | Safely Timed       | Same Clock        | 14           | NA     | FDRE/C-(3)-LUT6-(2)-LUT6-(33)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT3-(1)-LUT6-(1)-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 33          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[11][5]/C | r_register_reg[2][29]/D    |
| Path #76  | 10.000      | 6.278      | 0.980(16%)  | 5.298(84%) | -2.470     | 0.664 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(56)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[62][116]/CE  |
| Path #77  | 10.000      | 6.278      | 0.980(16%)  | 5.298(84%) | -2.470     | 0.664 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(56)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[62][127]/CE  |
| Path #78  | 10.000      | 6.278      | 0.980(16%)  | 5.298(84%) | -2.470     | 0.664 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(56)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[62][81]/CE   |
| Path #79  | 10.000      | 6.186      | 0.980(16%)  | 5.206(84%) | -2.558     | 0.668 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[86][140]/CE  |
| Path #80  | 10.000      | 6.186      | 0.980(16%)  | 5.206(84%) | -2.558     | 0.668 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[86][141]/CE  |
| Path #81  | 10.000      | 6.186      | 0.980(16%)  | 5.206(84%) | -2.558     | 0.668 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[86][142]/CE  |
| Path #82  | 10.000      | 6.186      | 0.980(16%)  | 5.206(84%) | -2.558     | 0.668 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[86][143]/CE  |
| Path #83  | 10.000      | 6.186      | 0.980(16%)  | 5.206(84%) | -2.558     | 0.668 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[86][145]/CE  |
| Path #84  | 10.000      | 6.186      | 0.980(16%)  | 5.206(84%) | -2.558     | 0.668 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[86][146]/CE  |
| Path #85  | 10.000      | 6.186      | 0.980(16%)  | 5.206(84%) | -2.558     | 0.668 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[86][147]/CE  |
| Path #86  | 10.000      | 6.186      | 0.980(16%)  | 5.206(84%) | -2.558     | 0.668 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[86][149]/CE  |
| Path #87  | 10.000      | 6.157      | 0.982(16%)  | 5.175(84%) | -2.554     | 0.670 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(56)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[27][121]/CE  |
| Path #88  | 10.000      | 6.157      | 0.982(16%)  | 5.175(84%) | -2.554     | 0.670 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(56)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[27][84]/CE   |
| Path #89  | 10.000      | 6.379      | 1.104(18%)  | 5.275(82%) | -2.360     | 0.673 | 0.211             | Safely Timed       | Same Group        | 5            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT6-(3)-LUT4-(153)-FDRE/CE                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[66][17]/CE   |
| Path #90  | 10.000      | 6.379      | 1.104(18%)  | 5.275(82%) | -2.360     | 0.673 | 0.211             | Safely Timed       | Same Group        | 5            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT6-(3)-LUT4-(153)-FDRE/CE                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[66][36]/CE   |
| Path #91  | 10.000      | 6.379      | 1.104(18%)  | 5.275(82%) | -2.360     | 0.673 | 0.211             | Safely Timed       | Same Group        | 5            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT6-(3)-LUT4-(153)-FDRE/CE                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[66][53]/CE   |
| Path #92  | 10.000      | 6.379      | 1.104(18%)  | 5.275(82%) | -2.360     | 0.673 | 0.211             | Safely Timed       | Same Group        | 5            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT6-(3)-LUT4-(153)-FDRE/CE                                                                | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[66][64]/CE   |
| Path #93  | 10.000      | 6.250      | 0.980(16%)  | 5.270(84%) | -2.458     | 0.674 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(56)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[26][109]/CE  |
| Path #94  | 10.000      | 6.250      | 0.980(16%)  | 5.270(84%) | -2.458     | 0.674 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(56)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[26][119]/CE  |
| Path #95  | 10.000      | 6.250      | 0.980(16%)  | 5.270(84%) | -2.458     | 0.674 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(56)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[26][81]/CE   |
| Path #96  | 10.000      | 6.250      | 0.980(16%)  | 5.270(84%) | -2.458     | 0.674 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(56)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[26][90]/CE   |
| Path #97  | 10.000      | 6.245      | 0.980(16%)  | 5.265(84%) | -2.461     | 0.676 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(56)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[31][109]/CE  |
| Path #98  | 10.000      | 6.185      | 0.977(16%)  | 5.208(84%) | -2.551     | 0.676 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[85][121]/CE  |
| Path #99  | 10.000      | 6.185      | 0.977(16%)  | 5.208(84%) | -2.551     | 0.676 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(52)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[85][97]/CE   |
| Path #100 | 10.000      | 6.190      | 0.980(16%)  | 5.210(84%) | -2.547     | 0.681 | 0.211             | Safely Timed       | Same Group        | 4            | NA     | FDRE/C-(167)-LUT2-(2)-LUT6-(4)-LUT6-(56)-LUT5-(153)-FDRE/CE                                                                         | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 167         | 0          | 0          | FDRE/C                    | FDRE/CE                 | o_mem_ready_reg/C       | cache_val_reg[37][121]/CE  |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-------------------------+----------------------------+
* Bounding box calculated as % of dimensions for the target device (244, 400)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+-----+-----+----+---+---+----+----+----+
| End Point Clock | Requirement |  3 |  4  |  5  |  6 | 8 | 9 | 10 | 12 | 14 |
+-----------------+-------------+----+-----+-----+----+---+---+----+----+----+
| sys_clk_pin     | 10.000ns    | 16 | 792 | 117 | 29 | 8 | 6 | 15 |  1 | 16 |
+-----------------+-------------+----+-----+-----+----+---+---+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


