Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6a53b1a6306f4a4f8a68f48b3aa1311e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot update_module_behav xil_defaultlib.update_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [F:/FYP-FINAL/update_posvel/update_posvel.srcs/sources_1/imports/New folder/multiplier_16bit.v:343]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [F:/FYP-FINAL/update_posvel/update_posvel.srcs/sources_1/imports/New folder/multiplier_16bit.v:344]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [F:/FYP-FINAL/update_posvel/update_posvel.srcs/sources_1/imports/New folder/multiplier_16bit.v:345]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [F:/FYP-FINAL/update_posvel/update_posvel.srcs/sources_1/imports/New folder/multiplier_16bit.v:346]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [F:/FYP-FINAL/update_posvel/update_posvel.srcs/sources_1/imports/New folder/multiplier_16bit.v:347]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [F:/FYP-FINAL/update_posvel/update_posvel.srcs/sources_1/imports/New folder/multiplier_16bit.v:348]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [F:/FYP-FINAL/update_posvel/update_posvel.srcs/sources_1/imports/New folder/multiplier_16bit.v:349]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [F:/FYP-FINAL/update_posvel/update_posvel.srcs/sources_1/imports/New folder/multiplier_16bit.v:350]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [F:/FYP-FINAL/update_posvel/update_posvel.srcs/sources_1/imports/New folder/multiplier_16bit.v:351]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [F:/FYP-FINAL/update_posvel/update_posvel.srcs/sources_1/imports/New folder/multiplier_16bit.v:352]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [F:/FYP-FINAL/update_posvel/update_posvel.srcs/sources_1/imports/New folder/multiplier_16bit.v:353]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [F:/FYP-FINAL/update_posvel/update_posvel.srcs/sources_1/imports/New folder/multiplier_16bit.v:354]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [F:/FYP-FINAL/update_posvel/update_posvel.srcs/sources_1/imports/New folder/multiplier_16bit.v:355]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [F:/FYP-FINAL/update_posvel/update_posvel.srcs/sources_1/imports/New folder/multiplier_16bit.v:356]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [F:/FYP-FINAL/update_posvel/update_posvel.srcs/sources_1/imports/New folder/multiplier_16bit.v:357]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
