{"_id": "514b77e62718463472d0c101", "categories": {"audience": [{"fullname": "Science/Research", "fullpath": "Intended Audience :: by Industry or Sector :: Science/Research", "id": 367, "shortname": "scienceresearch"}, {"fullname": "Telecommunications Industry", "fullpath": "Intended Audience :: by Industry or Sector :: Telecommunications Industry", "id": 368, "shortname": "telecommunications"}], "database": [], "developmentstatus": [{"fullname": "5 - Production/Stable", "fullpath": "Development Status :: 5 - Production/Stable", "id": 11, "shortname": "production"}], "environment": [{"fullname": "Command-line", "fullpath": "User Interface :: Textual :: Command-line", "id": 459, "shortname": "ui_commandline"}], "language": [{"fullname": "VHDL/Verilog", "fullpath": "Programming Language :: VHDL/Verilog", "id": 551, "shortname": "vhdl_verilog"}], "license": [{"fullname": "Apache License V2.0", "fullpath": "License :: OSI-Approved Open Source :: Apache License V2.0", "id": 401, "shortname": "apache2"}], "os": [{"fullname": "Solaris", "fullpath": "Operating System :: Modern (Vendor-Supported) Desktop Operating Systems :: Solaris", "id": 207, "shortname": "sun"}, {"fullname": "Linux", "fullpath": "Operating System :: Modern (Vendor-Supported) Desktop Operating Systems :: Linux", "id": 201, "shortname": "linux"}], "topic": [{"fullname": "Build Tools", "fullpath": "Topic :: Software Development :: Build Tools", "id": 46, "shortname": "build"}, {"fullname": "Simulations", "fullpath": "Topic :: Scientific/Engineering :: Simulations", "id": 600, "shortname": "simulations"}, {"fullname": "Electronic Design Automation (EDA)", "fullpath": "Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)", "id": 246, "shortname": "eda"}], "translation": []}, "creation_date": "2007-02-28", "developers": [{"name": "Janick Bergeron", "url": "http://sourceforge.net/u/janick/", "username": "janick"}], "external_homepage": "http://vmk.sourceforge.net", "icon_url": null, "labels": [], "moved_to_url": "", "name": "VMK", "preferred_support_tool": "_url", "preferred_support_url": "http://sourceforge.net/tracker/?func=add&group_id=190437&atid=933357", "private": false, "screenshots": [], "short_description": "Tool-independent Makefile generator for VHDL models.", "shortname": "vmk", "socialnetworks": [], "status": "active", "summary": "", "tools": [{"label": "Summary", "mount_point": "summary", "name": "summary", "sourceforge_group_id": 190437}, {"label": "Support", "mount_point": "support", "name": "support"}, {"label": "Reviews", "mount_point": "reviews", "name": "reviews"}, {"label": "Files", "mount_point": "files", "name": "files"}, {"label": "Wiki", "mount_point": "wiki", "name": "wiki"}, {"label": "News", "mount_point": "news", "name": "blog"}, {"label": "Code", "mount_point": "code", "name": "cvs"}, {"label": "Activity", "mount_point": "activity", "name": "activity"}, {"label": "Mailing Lists", "mount_point": "mailman", "name": "mailman"}], "url": "http://sourceforge.net/p/vmk/", "video_url": ""}
