Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Dec 17 15:25:59 2021
| Host         : L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file processor_top_timing_summary_routed.rpt -pb processor_top_timing_summary_routed.pb -rpx processor_top_timing_summary_routed.rpx -warn_on_violation
| Design       : processor_top
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  1           
TIMING-18  Warning   Missing input or output delay               1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.326        0.000                      0                 2263        0.138        0.000                      0                 2263        5.600        0.000                       0                  1098  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.326        0.000                      0                 2263        0.138        0.000                      0                 2263        5.600        0.000                       0                  1098  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 instr_mem/imem_out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            regfile/regfile_reg[2][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.560ns  (logic 3.062ns (26.488%)  route 8.498ns (73.512%))
  Logic Levels:           14  (LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 16.393 - 12.000 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        1.617     4.722    instr_mem/clk
    RAMB18_X0Y10         RAMB18E1                                     r  instr_mem/imem_out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     6.802 f  instr_mem/imem_out_reg/DOADO[0]
                         net (fo=4, routed)           0.726     7.528    instr_mem/imem_out_reg__0[0]
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.053     7.581 f  instr_mem/instr_out[0]_INST_0/O
                         net (fo=29, routed)          0.536     8.117    Control_unit/opcode[0]
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.053     8.170 f  Control_unit/MemRead_INST_0_i_1/O
                         net (fo=7, routed)           0.497     8.667    Control_unit/MemRead_INST_0_i_1_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I1_O)        0.053     8.720 f  Control_unit/ALUSrc_INST_0_i_1/O
                         net (fo=1, routed)           0.497     9.216    Control_unit/ALUSrc_INST_0_i_1_n_0
    SLICE_X10Y30         LUT5 (Prop_lut5_I0_O)        0.053     9.269 r  Control_unit/ALUSrc_INST_0/O
                         net (fo=32, routed)          0.499     9.768    ALUSrc
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.053     9.821 r  alu_i_31/O
                         net (fo=36, routed)          0.653    10.474    alu/operand2[1]
    SLICE_X7Y33          LUT6 (Prop_lut6_I1_O)        0.053    10.527 r  alu/alu_out[30]_INST_0_i_12/O
                         net (fo=61, routed)          0.979    11.505    alu/alu_out[30]_INST_0_i_12_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.053    11.558 r  alu/alu_out[20]_INST_0_i_11/O
                         net (fo=1, routed)           0.436    11.994    alu/alu_out[20]_INST_0_i_11_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.053    12.047 r  alu/alu_out[20]_INST_0_i_5/O
                         net (fo=1, routed)           0.239    12.287    alu/alu_out[20]_INST_0_i_5_n_0
    SLICE_X11Y40         LUT5 (Prop_lut5_I4_O)        0.053    12.340 r  alu/alu_out[20]_INST_0/O
                         net (fo=4, routed)           0.794    13.134    data_mem/addr[20]
    SLICE_X12Y38         LUT2 (Prop_lut2_I1_O)        0.065    13.199 r  data_mem/enz_31_INST_0/O
                         net (fo=32, routed)          0.510    13.709    data_mem_n_54
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.169    13.878 r  data_ext_MEM_i_23/O
                         net (fo=1, routed)           0.522    14.400    data_ext_MEM/data_in[9]
    SLICE_X16Y34         LUT5 (Prop_lut5_I0_O)        0.165    14.565 r  data_ext_MEM/data_out[9]_INST_0/O
                         net (fo=1, routed)           0.331    14.896    dmem_out_ext[9]
    SLICE_X16Y34         LUT5 (Prop_lut5_I4_O)        0.053    14.949 r  regfile_i_55/O
                         net (fo=1, routed)           0.430    15.379    regfile_i_55_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I5_O)        0.053    15.432 r  regfile_i_23/O
                         net (fo=31, routed)          0.849    16.281    regfile/rd_data_in[9]
    SLICE_X24Y33         FDCE                                         r  regfile/regfile_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    P23                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    12.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    14.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    14.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        1.471    16.393    regfile/clk
    SLICE_X24Y33         FDCE                                         r  regfile/regfile_reg[2][9]/C
                         clock pessimism              0.267    16.660    
                         clock uncertainty           -0.035    16.625    
    SLICE_X24Y33         FDCE (Setup_fdce_C_D)       -0.017    16.608    regfile/regfile_reg[2][9]
  -------------------------------------------------------------------
                         required time                         16.608    
                         arrival time                         -16.281    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 instr_mem/imem_out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            regfile/regfile_reg[7][5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.529ns  (logic 2.769ns (24.018%)  route 8.760ns (75.982%))
  Logic Levels:           13  (LUT3=3 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 16.396 - 12.000 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        1.617     4.722    instr_mem/clk
    RAMB18_X0Y10         RAMB18E1                                     r  instr_mem/imem_out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     6.802 f  instr_mem/imem_out_reg/DOADO[0]
                         net (fo=4, routed)           0.726     7.528    instr_mem/imem_out_reg__0[0]
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.053     7.581 f  instr_mem/instr_out[0]_INST_0/O
                         net (fo=29, routed)          0.536     8.117    Control_unit/opcode[0]
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.053     8.170 f  Control_unit/MemRead_INST_0_i_1/O
                         net (fo=7, routed)           0.497     8.667    Control_unit/MemRead_INST_0_i_1_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I1_O)        0.053     8.720 f  Control_unit/ALUSrc_INST_0_i_1/O
                         net (fo=1, routed)           0.497     9.216    Control_unit/ALUSrc_INST_0_i_1_n_0
    SLICE_X10Y30         LUT5 (Prop_lut5_I0_O)        0.053     9.269 r  Control_unit/ALUSrc_INST_0/O
                         net (fo=32, routed)          0.427     9.697    ALUSrc
    SLICE_X10Y33         LUT3 (Prop_lut3_I1_O)        0.053     9.750 r  alu_i_28/O
                         net (fo=31, routed)          0.868    10.618    alu/operand2[4]
    SLICE_X10Y35         LUT6 (Prop_lut6_I3_O)        0.053    10.671 r  alu/alu_out[31]_INST_0_i_28/O
                         net (fo=20, routed)          1.043    11.715    alu/alu_out[31]_INST_0_i_28_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.053    11.768 r  alu/alu_out[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.434    12.201    alu/alu_out[3]_INST_0_i_8_n_0
    SLICE_X2Y36          LUT3 (Prop_lut3_I2_O)        0.053    12.254 r  alu/alu_out[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.454    12.708    alu/alu_out[3]_INST_0_i_1_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.053    12.761 r  alu/alu_out[3]_INST_0/O
                         net (fo=7, routed)           0.684    13.446    alu_n_28
    SLICE_X11Y36         LUT4 (Prop_lut4_I0_O)        0.053    13.499 r  PC_i_40/O
                         net (fo=1, routed)           0.537    14.036    PC_i_40_n_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I1_O)        0.053    14.089 r  PC_i_35/O
                         net (fo=1, routed)           0.434    14.523    PC_i_35_n_0
    SLICE_X16Y37         LUT6 (Prop_lut6_I1_O)        0.053    14.576 r  PC_i_33/O
                         net (fo=64, routed)          0.648    15.223    PC_i_33_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I3_O)        0.053    15.276 r  regfile_i_27/O
                         net (fo=31, routed)          0.974    16.250    regfile/rd_data_in[5]
    SLICE_X31Y38         FDCE                                         r  regfile/regfile_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    P23                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    12.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    14.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    14.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        1.474    16.396    regfile/clk
    SLICE_X31Y38         FDCE                                         r  regfile/regfile_reg[7][5]/C
                         clock pessimism              0.267    16.663    
                         clock uncertainty           -0.035    16.628    
    SLICE_X31Y38         FDCE (Setup_fdce_C_D)       -0.032    16.596    regfile/regfile_reg[7][5]
  -------------------------------------------------------------------
                         required time                         16.596    
                         arrival time                         -16.250    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 instr_mem/imem_out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            regfile/regfile_reg[9][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.536ns  (logic 3.062ns (26.542%)  route 8.474ns (73.458%))
  Logic Levels:           14  (LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 16.391 - 12.000 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        1.617     4.722    instr_mem/clk
    RAMB18_X0Y10         RAMB18E1                                     r  instr_mem/imem_out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     6.802 f  instr_mem/imem_out_reg/DOADO[0]
                         net (fo=4, routed)           0.726     7.528    instr_mem/imem_out_reg__0[0]
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.053     7.581 f  instr_mem/instr_out[0]_INST_0/O
                         net (fo=29, routed)          0.536     8.117    Control_unit/opcode[0]
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.053     8.170 f  Control_unit/MemRead_INST_0_i_1/O
                         net (fo=7, routed)           0.497     8.667    Control_unit/MemRead_INST_0_i_1_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I1_O)        0.053     8.720 f  Control_unit/ALUSrc_INST_0_i_1/O
                         net (fo=1, routed)           0.497     9.216    Control_unit/ALUSrc_INST_0_i_1_n_0
    SLICE_X10Y30         LUT5 (Prop_lut5_I0_O)        0.053     9.269 r  Control_unit/ALUSrc_INST_0/O
                         net (fo=32, routed)          0.499     9.768    ALUSrc
    SLICE_X9Y33          LUT3 (Prop_lut3_I1_O)        0.053     9.821 r  alu_i_31/O
                         net (fo=36, routed)          0.653    10.474    alu/operand2[1]
    SLICE_X7Y33          LUT6 (Prop_lut6_I1_O)        0.053    10.527 r  alu/alu_out[30]_INST_0_i_12/O
                         net (fo=61, routed)          0.979    11.505    alu/alu_out[30]_INST_0_i_12_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.053    11.558 r  alu/alu_out[20]_INST_0_i_11/O
                         net (fo=1, routed)           0.436    11.994    alu/alu_out[20]_INST_0_i_11_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.053    12.047 r  alu/alu_out[20]_INST_0_i_5/O
                         net (fo=1, routed)           0.239    12.287    alu/alu_out[20]_INST_0_i_5_n_0
    SLICE_X11Y40         LUT5 (Prop_lut5_I4_O)        0.053    12.340 r  alu/alu_out[20]_INST_0/O
                         net (fo=4, routed)           0.794    13.134    data_mem/addr[20]
    SLICE_X12Y38         LUT2 (Prop_lut2_I1_O)        0.065    13.199 r  data_mem/enz_31_INST_0/O
                         net (fo=32, routed)          0.510    13.709    data_mem_n_54
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.169    13.878 r  data_ext_MEM_i_23/O
                         net (fo=1, routed)           0.522    14.400    data_ext_MEM/data_in[9]
    SLICE_X16Y34         LUT5 (Prop_lut5_I0_O)        0.165    14.565 r  data_ext_MEM/data_out[9]_INST_0/O
                         net (fo=1, routed)           0.331    14.896    dmem_out_ext[9]
    SLICE_X16Y34         LUT5 (Prop_lut5_I4_O)        0.053    14.949 r  regfile_i_55/O
                         net (fo=1, routed)           0.430    15.379    regfile_i_55_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I5_O)        0.053    15.432 r  regfile_i_23/O
                         net (fo=31, routed)          0.826    16.258    regfile/rd_data_in[9]
    SLICE_X24Y31         FDCE                                         r  regfile/regfile_reg[9][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    P23                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    12.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    14.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    14.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        1.469    16.391    regfile/clk
    SLICE_X24Y31         FDCE                                         r  regfile/regfile_reg[9][9]/C
                         clock pessimism              0.267    16.658    
                         clock uncertainty           -0.035    16.623    
    SLICE_X24Y31         FDCE (Setup_fdce_C_D)       -0.018    16.605    regfile/regfile_reg[9][9]
  -------------------------------------------------------------------
                         required time                         16.605    
                         arrival time                         -16.258    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 instr_mem/imem_out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            regfile/regfile_reg[31][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.503ns  (logic 2.769ns (24.071%)  route 8.734ns (75.929%))
  Logic Levels:           13  (LUT3=3 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 16.392 - 12.000 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        1.617     4.722    instr_mem/clk
    RAMB18_X0Y10         RAMB18E1                                     r  instr_mem/imem_out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     6.802 f  instr_mem/imem_out_reg/DOADO[0]
                         net (fo=4, routed)           0.726     7.528    instr_mem/imem_out_reg__0[0]
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.053     7.581 f  instr_mem/instr_out[0]_INST_0/O
                         net (fo=29, routed)          0.536     8.117    Control_unit/opcode[0]
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.053     8.170 f  Control_unit/MemRead_INST_0_i_1/O
                         net (fo=7, routed)           0.497     8.667    Control_unit/MemRead_INST_0_i_1_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I1_O)        0.053     8.720 f  Control_unit/ALUSrc_INST_0_i_1/O
                         net (fo=1, routed)           0.497     9.216    Control_unit/ALUSrc_INST_0_i_1_n_0
    SLICE_X10Y30         LUT5 (Prop_lut5_I0_O)        0.053     9.269 r  Control_unit/ALUSrc_INST_0/O
                         net (fo=32, routed)          0.427     9.697    ALUSrc
    SLICE_X10Y33         LUT3 (Prop_lut3_I1_O)        0.053     9.750 r  alu_i_28/O
                         net (fo=31, routed)          0.868    10.618    alu/operand2[4]
    SLICE_X10Y35         LUT6 (Prop_lut6_I3_O)        0.053    10.671 r  alu/alu_out[31]_INST_0_i_28/O
                         net (fo=20, routed)          1.043    11.715    alu/alu_out[31]_INST_0_i_28_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.053    11.768 r  alu/alu_out[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.434    12.201    alu/alu_out[3]_INST_0_i_8_n_0
    SLICE_X2Y36          LUT3 (Prop_lut3_I2_O)        0.053    12.254 r  alu/alu_out[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.454    12.708    alu/alu_out[3]_INST_0_i_1_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.053    12.761 r  alu/alu_out[3]_INST_0/O
                         net (fo=7, routed)           0.684    13.446    alu_n_28
    SLICE_X11Y36         LUT4 (Prop_lut4_I0_O)        0.053    13.499 r  PC_i_40/O
                         net (fo=1, routed)           0.537    14.036    PC_i_40_n_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I1_O)        0.053    14.089 r  PC_i_35/O
                         net (fo=1, routed)           0.434    14.523    PC_i_35_n_0
    SLICE_X16Y37         LUT6 (Prop_lut6_I1_O)        0.053    14.576 r  PC_i_33/O
                         net (fo=64, routed)          0.669    15.245    PC_i_33_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I3_O)        0.053    15.298 r  regfile_i_31/O
                         net (fo=31, routed)          0.927    16.225    regfile/rd_data_in[1]
    SLICE_X31Y32         FDCE                                         r  regfile/regfile_reg[31][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    P23                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    12.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    14.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    14.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        1.470    16.392    regfile/clk
    SLICE_X31Y32         FDCE                                         r  regfile/regfile_reg[31][1]/C
                         clock pessimism              0.267    16.659    
                         clock uncertainty           -0.035    16.624    
    SLICE_X31Y32         FDCE (Setup_fdce_C_D)       -0.045    16.579    regfile/regfile_reg[31][1]
  -------------------------------------------------------------------
                         required time                         16.579    
                         arrival time                         -16.225    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 instr_mem/imem_out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            regfile/regfile_reg[14][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.504ns  (logic 2.769ns (24.070%)  route 8.735ns (75.930%))
  Logic Levels:           13  (LUT3=3 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 16.394 - 12.000 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        1.617     4.722    instr_mem/clk
    RAMB18_X0Y10         RAMB18E1                                     r  instr_mem/imem_out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     6.802 f  instr_mem/imem_out_reg/DOADO[0]
                         net (fo=4, routed)           0.726     7.528    instr_mem/imem_out_reg__0[0]
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.053     7.581 f  instr_mem/instr_out[0]_INST_0/O
                         net (fo=29, routed)          0.536     8.117    Control_unit/opcode[0]
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.053     8.170 f  Control_unit/MemRead_INST_0_i_1/O
                         net (fo=7, routed)           0.497     8.667    Control_unit/MemRead_INST_0_i_1_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I1_O)        0.053     8.720 f  Control_unit/ALUSrc_INST_0_i_1/O
                         net (fo=1, routed)           0.497     9.216    Control_unit/ALUSrc_INST_0_i_1_n_0
    SLICE_X10Y30         LUT5 (Prop_lut5_I0_O)        0.053     9.269 r  Control_unit/ALUSrc_INST_0/O
                         net (fo=32, routed)          0.427     9.697    ALUSrc
    SLICE_X10Y33         LUT3 (Prop_lut3_I1_O)        0.053     9.750 r  alu_i_28/O
                         net (fo=31, routed)          0.868    10.618    alu/operand2[4]
    SLICE_X10Y35         LUT6 (Prop_lut6_I3_O)        0.053    10.671 r  alu/alu_out[31]_INST_0_i_28/O
                         net (fo=20, routed)          1.043    11.715    alu/alu_out[31]_INST_0_i_28_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.053    11.768 r  alu/alu_out[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.434    12.201    alu/alu_out[3]_INST_0_i_8_n_0
    SLICE_X2Y36          LUT3 (Prop_lut3_I2_O)        0.053    12.254 r  alu/alu_out[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.454    12.708    alu/alu_out[3]_INST_0_i_1_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.053    12.761 r  alu/alu_out[3]_INST_0/O
                         net (fo=7, routed)           0.684    13.446    alu_n_28
    SLICE_X11Y36         LUT4 (Prop_lut4_I0_O)        0.053    13.499 r  PC_i_40/O
                         net (fo=1, routed)           0.537    14.036    PC_i_40_n_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I1_O)        0.053    14.089 r  PC_i_35/O
                         net (fo=1, routed)           0.434    14.523    PC_i_35_n_0
    SLICE_X16Y37         LUT6 (Prop_lut6_I1_O)        0.053    14.576 r  PC_i_33/O
                         net (fo=64, routed)          0.669    15.245    PC_i_33_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I3_O)        0.053    15.298 r  regfile_i_31/O
                         net (fo=31, routed)          0.928    16.226    regfile/rd_data_in[1]
    SLICE_X31Y35         FDCE                                         r  regfile/regfile_reg[14][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    P23                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    12.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    14.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    14.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        1.472    16.394    regfile/clk
    SLICE_X31Y35         FDCE                                         r  regfile/regfile_reg[14][1]/C
                         clock pessimism              0.267    16.661    
                         clock uncertainty           -0.035    16.626    
    SLICE_X31Y35         FDCE (Setup_fdce_C_D)       -0.045    16.581    regfile/regfile_reg[14][1]
  -------------------------------------------------------------------
                         required time                         16.581    
                         arrival time                         -16.226    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 instr_mem/imem_out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            regfile/regfile_reg[19][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.485ns  (logic 2.769ns (24.109%)  route 8.716ns (75.891%))
  Logic Levels:           13  (LUT3=3 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 16.390 - 12.000 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        1.617     4.722    instr_mem/clk
    RAMB18_X0Y10         RAMB18E1                                     r  instr_mem/imem_out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     6.802 f  instr_mem/imem_out_reg/DOADO[0]
                         net (fo=4, routed)           0.726     7.528    instr_mem/imem_out_reg__0[0]
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.053     7.581 f  instr_mem/instr_out[0]_INST_0/O
                         net (fo=29, routed)          0.536     8.117    Control_unit/opcode[0]
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.053     8.170 f  Control_unit/MemRead_INST_0_i_1/O
                         net (fo=7, routed)           0.497     8.667    Control_unit/MemRead_INST_0_i_1_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I1_O)        0.053     8.720 f  Control_unit/ALUSrc_INST_0_i_1/O
                         net (fo=1, routed)           0.497     9.216    Control_unit/ALUSrc_INST_0_i_1_n_0
    SLICE_X10Y30         LUT5 (Prop_lut5_I0_O)        0.053     9.269 r  Control_unit/ALUSrc_INST_0/O
                         net (fo=32, routed)          0.427     9.697    ALUSrc
    SLICE_X10Y33         LUT3 (Prop_lut3_I1_O)        0.053     9.750 r  alu_i_28/O
                         net (fo=31, routed)          0.868    10.618    alu/operand2[4]
    SLICE_X10Y35         LUT6 (Prop_lut6_I3_O)        0.053    10.671 r  alu/alu_out[31]_INST_0_i_28/O
                         net (fo=20, routed)          1.043    11.715    alu/alu_out[31]_INST_0_i_28_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.053    11.768 r  alu/alu_out[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.434    12.201    alu/alu_out[3]_INST_0_i_8_n_0
    SLICE_X2Y36          LUT3 (Prop_lut3_I2_O)        0.053    12.254 r  alu/alu_out[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.454    12.708    alu/alu_out[3]_INST_0_i_1_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.053    12.761 r  alu/alu_out[3]_INST_0/O
                         net (fo=7, routed)           0.684    13.446    alu_n_28
    SLICE_X11Y36         LUT4 (Prop_lut4_I0_O)        0.053    13.499 r  PC_i_40/O
                         net (fo=1, routed)           0.537    14.036    PC_i_40_n_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I1_O)        0.053    14.089 r  PC_i_35/O
                         net (fo=1, routed)           0.434    14.523    PC_i_35_n_0
    SLICE_X16Y37         LUT6 (Prop_lut6_I1_O)        0.053    14.576 r  PC_i_33/O
                         net (fo=64, routed)          0.685    15.261    PC_i_33_n_0
    SLICE_X17Y33         LUT6 (Prop_lut6_I3_O)        0.053    15.314 r  regfile_i_26/O
                         net (fo=31, routed)          0.893    16.207    regfile/rd_data_in[6]
    SLICE_X32Y32         FDCE                                         r  regfile/regfile_reg[19][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    P23                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    12.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    14.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    14.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        1.468    16.390    regfile/clk
    SLICE_X32Y32         FDCE                                         r  regfile/regfile_reg[19][6]/C
                         clock pessimism              0.267    16.657    
                         clock uncertainty           -0.035    16.622    
    SLICE_X32Y32         FDCE (Setup_fdce_C_D)       -0.045    16.577    regfile/regfile_reg[19][6]
  -------------------------------------------------------------------
                         required time                         16.577    
                         arrival time                         -16.207    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 instr_mem/imem_out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            regfile/regfile_reg[5][12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.483ns  (logic 2.769ns (24.114%)  route 8.714ns (75.885%))
  Logic Levels:           13  (LUT3=3 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 16.390 - 12.000 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        1.617     4.722    instr_mem/clk
    RAMB18_X0Y10         RAMB18E1                                     r  instr_mem/imem_out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     6.802 f  instr_mem/imem_out_reg/DOADO[0]
                         net (fo=4, routed)           0.726     7.528    instr_mem/imem_out_reg__0[0]
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.053     7.581 f  instr_mem/instr_out[0]_INST_0/O
                         net (fo=29, routed)          0.536     8.117    Control_unit/opcode[0]
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.053     8.170 f  Control_unit/MemRead_INST_0_i_1/O
                         net (fo=7, routed)           0.497     8.667    Control_unit/MemRead_INST_0_i_1_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I1_O)        0.053     8.720 f  Control_unit/ALUSrc_INST_0_i_1/O
                         net (fo=1, routed)           0.497     9.216    Control_unit/ALUSrc_INST_0_i_1_n_0
    SLICE_X10Y30         LUT5 (Prop_lut5_I0_O)        0.053     9.269 r  Control_unit/ALUSrc_INST_0/O
                         net (fo=32, routed)          0.427     9.697    ALUSrc
    SLICE_X10Y33         LUT3 (Prop_lut3_I1_O)        0.053     9.750 r  alu_i_28/O
                         net (fo=31, routed)          0.868    10.618    alu/operand2[4]
    SLICE_X10Y35         LUT6 (Prop_lut6_I3_O)        0.053    10.671 r  alu/alu_out[31]_INST_0_i_28/O
                         net (fo=20, routed)          1.043    11.715    alu/alu_out[31]_INST_0_i_28_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.053    11.768 r  alu/alu_out[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.434    12.201    alu/alu_out[3]_INST_0_i_8_n_0
    SLICE_X2Y36          LUT3 (Prop_lut3_I2_O)        0.053    12.254 r  alu/alu_out[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.454    12.708    alu/alu_out[3]_INST_0_i_1_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.053    12.761 r  alu/alu_out[3]_INST_0/O
                         net (fo=7, routed)           0.684    13.446    alu_n_28
    SLICE_X11Y36         LUT4 (Prop_lut4_I0_O)        0.053    13.499 r  PC_i_40/O
                         net (fo=1, routed)           0.537    14.036    PC_i_40_n_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I1_O)        0.053    14.089 r  PC_i_35/O
                         net (fo=1, routed)           0.434    14.523    PC_i_35_n_0
    SLICE_X16Y37         LUT6 (Prop_lut6_I1_O)        0.053    14.576 r  PC_i_33/O
                         net (fo=64, routed)          0.680    15.256    PC_i_33_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I3_O)        0.053    15.309 r  regfile_i_20/O
                         net (fo=31, routed)          0.896    16.204    regfile/rd_data_in[12]
    SLICE_X32Y33         FDCE                                         r  regfile/regfile_reg[5][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    P23                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    12.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    14.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    14.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        1.468    16.390    regfile/clk
    SLICE_X32Y33         FDCE                                         r  regfile/regfile_reg[5][12]/C
                         clock pessimism              0.267    16.657    
                         clock uncertainty           -0.035    16.622    
    SLICE_X32Y33         FDCE (Setup_fdce_C_D)       -0.045    16.577    regfile/regfile_reg[5][12]
  -------------------------------------------------------------------
                         required time                         16.577    
                         arrival time                         -16.204    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 instr_mem/imem_out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            regfile/regfile_reg[30][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.492ns  (logic 2.769ns (24.094%)  route 8.723ns (75.906%))
  Logic Levels:           13  (LUT3=3 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 16.392 - 12.000 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        1.617     4.722    instr_mem/clk
    RAMB18_X0Y10         RAMB18E1                                     r  instr_mem/imem_out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     6.802 f  instr_mem/imem_out_reg/DOADO[0]
                         net (fo=4, routed)           0.726     7.528    instr_mem/imem_out_reg__0[0]
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.053     7.581 f  instr_mem/instr_out[0]_INST_0/O
                         net (fo=29, routed)          0.536     8.117    Control_unit/opcode[0]
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.053     8.170 f  Control_unit/MemRead_INST_0_i_1/O
                         net (fo=7, routed)           0.497     8.667    Control_unit/MemRead_INST_0_i_1_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I1_O)        0.053     8.720 f  Control_unit/ALUSrc_INST_0_i_1/O
                         net (fo=1, routed)           0.497     9.216    Control_unit/ALUSrc_INST_0_i_1_n_0
    SLICE_X10Y30         LUT5 (Prop_lut5_I0_O)        0.053     9.269 r  Control_unit/ALUSrc_INST_0/O
                         net (fo=32, routed)          0.427     9.697    ALUSrc
    SLICE_X10Y33         LUT3 (Prop_lut3_I1_O)        0.053     9.750 r  alu_i_28/O
                         net (fo=31, routed)          0.868    10.618    alu/operand2[4]
    SLICE_X10Y35         LUT6 (Prop_lut6_I3_O)        0.053    10.671 r  alu/alu_out[31]_INST_0_i_28/O
                         net (fo=20, routed)          1.043    11.715    alu/alu_out[31]_INST_0_i_28_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.053    11.768 r  alu/alu_out[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.434    12.201    alu/alu_out[3]_INST_0_i_8_n_0
    SLICE_X2Y36          LUT3 (Prop_lut3_I2_O)        0.053    12.254 r  alu/alu_out[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.454    12.708    alu/alu_out[3]_INST_0_i_1_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.053    12.761 r  alu/alu_out[3]_INST_0/O
                         net (fo=7, routed)           0.684    13.446    alu_n_28
    SLICE_X11Y36         LUT4 (Prop_lut4_I0_O)        0.053    13.499 r  PC_i_40/O
                         net (fo=1, routed)           0.537    14.036    PC_i_40_n_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I1_O)        0.053    14.089 r  PC_i_35/O
                         net (fo=1, routed)           0.434    14.523    PC_i_35_n_0
    SLICE_X16Y37         LUT6 (Prop_lut6_I1_O)        0.053    14.576 r  PC_i_33/O
                         net (fo=64, routed)          0.669    15.245    PC_i_33_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I3_O)        0.053    15.298 r  regfile_i_31/O
                         net (fo=31, routed)          0.916    16.214    regfile/rd_data_in[1]
    SLICE_X29Y32         FDCE                                         r  regfile/regfile_reg[30][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    P23                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    12.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    14.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    14.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        1.470    16.392    regfile/clk
    SLICE_X29Y32         FDCE                                         r  regfile/regfile_reg[30][1]/C
                         clock pessimism              0.267    16.659    
                         clock uncertainty           -0.035    16.624    
    SLICE_X29Y32         FDCE (Setup_fdce_C_D)       -0.034    16.590    regfile/regfile_reg[30][1]
  -------------------------------------------------------------------
                         required time                         16.590    
                         arrival time                         -16.214    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 instr_mem/imem_out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            regfile/regfile_reg[16][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.474ns  (logic 2.769ns (24.132%)  route 8.705ns (75.868%))
  Logic Levels:           13  (LUT3=3 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 16.391 - 12.000 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        1.617     4.722    instr_mem/clk
    RAMB18_X0Y10         RAMB18E1                                     r  instr_mem/imem_out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     6.802 f  instr_mem/imem_out_reg/DOADO[0]
                         net (fo=4, routed)           0.726     7.528    instr_mem/imem_out_reg__0[0]
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.053     7.581 f  instr_mem/instr_out[0]_INST_0/O
                         net (fo=29, routed)          0.536     8.117    Control_unit/opcode[0]
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.053     8.170 f  Control_unit/MemRead_INST_0_i_1/O
                         net (fo=7, routed)           0.497     8.667    Control_unit/MemRead_INST_0_i_1_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I1_O)        0.053     8.720 f  Control_unit/ALUSrc_INST_0_i_1/O
                         net (fo=1, routed)           0.497     9.216    Control_unit/ALUSrc_INST_0_i_1_n_0
    SLICE_X10Y30         LUT5 (Prop_lut5_I0_O)        0.053     9.269 r  Control_unit/ALUSrc_INST_0/O
                         net (fo=32, routed)          0.427     9.697    ALUSrc
    SLICE_X10Y33         LUT3 (Prop_lut3_I1_O)        0.053     9.750 r  alu_i_28/O
                         net (fo=31, routed)          0.868    10.618    alu/operand2[4]
    SLICE_X10Y35         LUT6 (Prop_lut6_I3_O)        0.053    10.671 r  alu/alu_out[31]_INST_0_i_28/O
                         net (fo=20, routed)          1.043    11.715    alu/alu_out[31]_INST_0_i_28_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.053    11.768 r  alu/alu_out[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.434    12.201    alu/alu_out[3]_INST_0_i_8_n_0
    SLICE_X2Y36          LUT3 (Prop_lut3_I2_O)        0.053    12.254 r  alu/alu_out[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.454    12.708    alu/alu_out[3]_INST_0_i_1_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.053    12.761 r  alu/alu_out[3]_INST_0/O
                         net (fo=7, routed)           0.684    13.446    alu_n_28
    SLICE_X11Y36         LUT4 (Prop_lut4_I0_O)        0.053    13.499 r  PC_i_40/O
                         net (fo=1, routed)           0.537    14.036    PC_i_40_n_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I1_O)        0.053    14.089 r  PC_i_35/O
                         net (fo=1, routed)           0.434    14.523    PC_i_35_n_0
    SLICE_X16Y37         LUT6 (Prop_lut6_I1_O)        0.053    14.576 r  PC_i_33/O
                         net (fo=64, routed)          0.685    15.261    PC_i_33_n_0
    SLICE_X17Y33         LUT6 (Prop_lut6_I3_O)        0.053    15.314 r  regfile_i_26/O
                         net (fo=31, routed)          0.882    16.196    regfile/rd_data_in[6]
    SLICE_X34Y34         FDCE                                         r  regfile/regfile_reg[16][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    P23                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    12.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    14.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    14.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        1.469    16.391    regfile/clk
    SLICE_X34Y34         FDCE                                         r  regfile/regfile_reg[16][6]/C
                         clock pessimism              0.267    16.658    
                         clock uncertainty           -0.035    16.623    
    SLICE_X34Y34         FDCE (Setup_fdce_C_D)       -0.045    16.578    regfile/regfile_reg[16][6]
  -------------------------------------------------------------------
                         required time                         16.578    
                         arrival time                         -16.196    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 instr_mem/imem_out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            regfile/regfile_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk rise@12.000ns - clk rise@0.000ns)
  Data Path Delay:        11.465ns  (logic 2.769ns (24.153%)  route 8.696ns (75.847%))
  Logic Levels:           13  (LUT3=3 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 16.390 - 12.000 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        1.617     4.722    instr_mem/clk
    RAMB18_X0Y10         RAMB18E1                                     r  instr_mem/imem_out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.080     6.802 f  instr_mem/imem_out_reg/DOADO[0]
                         net (fo=4, routed)           0.726     7.528    instr_mem/imem_out_reg__0[0]
    SLICE_X11Y29         LUT3 (Prop_lut3_I0_O)        0.053     7.581 f  instr_mem/instr_out[0]_INST_0/O
                         net (fo=29, routed)          0.536     8.117    Control_unit/opcode[0]
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.053     8.170 f  Control_unit/MemRead_INST_0_i_1/O
                         net (fo=7, routed)           0.497     8.667    Control_unit/MemRead_INST_0_i_1_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I1_O)        0.053     8.720 f  Control_unit/ALUSrc_INST_0_i_1/O
                         net (fo=1, routed)           0.497     9.216    Control_unit/ALUSrc_INST_0_i_1_n_0
    SLICE_X10Y30         LUT5 (Prop_lut5_I0_O)        0.053     9.269 r  Control_unit/ALUSrc_INST_0/O
                         net (fo=32, routed)          0.427     9.697    ALUSrc
    SLICE_X10Y33         LUT3 (Prop_lut3_I1_O)        0.053     9.750 r  alu_i_28/O
                         net (fo=31, routed)          0.868    10.618    alu/operand2[4]
    SLICE_X10Y35         LUT6 (Prop_lut6_I3_O)        0.053    10.671 r  alu/alu_out[31]_INST_0_i_28/O
                         net (fo=20, routed)          1.043    11.715    alu/alu_out[31]_INST_0_i_28_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.053    11.768 r  alu/alu_out[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.434    12.201    alu/alu_out[3]_INST_0_i_8_n_0
    SLICE_X2Y36          LUT3 (Prop_lut3_I2_O)        0.053    12.254 r  alu/alu_out[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.454    12.708    alu/alu_out[3]_INST_0_i_1_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.053    12.761 r  alu/alu_out[3]_INST_0/O
                         net (fo=7, routed)           0.684    13.446    alu_n_28
    SLICE_X11Y36         LUT4 (Prop_lut4_I0_O)        0.053    13.499 r  PC_i_40/O
                         net (fo=1, routed)           0.537    14.036    PC_i_40_n_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I1_O)        0.053    14.089 r  PC_i_35/O
                         net (fo=1, routed)           0.434    14.523    PC_i_35_n_0
    SLICE_X16Y37         LUT6 (Prop_lut6_I1_O)        0.053    14.576 r  PC_i_33/O
                         net (fo=64, routed)          0.669    15.245    PC_i_33_n_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I3_O)        0.053    15.298 r  regfile_i_31/O
                         net (fo=31, routed)          0.888    16.186    regfile/rd_data_in[1]
    SLICE_X33Y33         FDCE                                         r  regfile/regfile_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    P23                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769    12.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040    14.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    14.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        1.468    16.390    regfile/clk
    SLICE_X33Y33         FDCE                                         r  regfile/regfile_reg[2][1]/C
                         clock pessimism              0.267    16.657    
                         clock uncertainty           -0.035    16.622    
    SLICE_X33Y33         FDCE (Setup_fdce_C_D)       -0.045    16.577    regfile/regfile_reg[2][1]
  -------------------------------------------------------------------
                         required time                         16.577    
                         arrival time                         -16.186    
  -------------------------------------------------------------------
                         slack                                  0.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 regfile/rs2_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            data_mem/dmem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.100ns (27.898%)  route 0.258ns (72.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        0.596     1.594    regfile/clk
    SLICE_X11Y31         FDCE                                         r  regfile/rs2_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.100     1.694 r  regfile/rs2_data_reg[2]/Q
                         net (fo=2, routed)           0.258     1.952    data_mem/dmem_in[2]
    RAMB36_X0Y6          RAMB36E1                                     r  data_mem/dmem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        0.850     2.165    data_mem/clk
    RAMB36_X0Y6          RAMB36E1                                     r  data_mem/dmem_reg/CLKARDCLK
                         clock pessimism             -0.505     1.659    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.814    data_mem/dmem_reg
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 regfile/rs2_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            data_mem/dmem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.100ns (25.064%)  route 0.299ns (74.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        0.593     1.591    regfile/clk
    SLICE_X23Y31         FDCE                                         r  regfile/rs2_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDCE (Prop_fdce_C_Q)         0.100     1.691 r  regfile/rs2_data_reg[4]/Q
                         net (fo=2, routed)           0.299     1.990    data_mem/dmem_in[4]
    RAMB36_X0Y6          RAMB36E1                                     r  data_mem/dmem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        0.850     2.165    data_mem/clk
    RAMB36_X0Y6          RAMB36E1                                     r  data_mem/dmem_reg/CLKARDCLK
                         clock pessimism             -0.505     1.659    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.814    data_mem/dmem_reg
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 regfile/rs2_data_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            data_mem/dmem_reg/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.100ns (24.439%)  route 0.309ns (75.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        0.602     1.600    regfile/clk
    SLICE_X19Y43         FDCE                                         r  regfile/rs2_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDCE (Prop_fdce_C_Q)         0.100     1.700 r  regfile/rs2_data_reg[31]/Q
                         net (fo=2, routed)           0.309     2.009    data_mem/dmem_in[31]
    RAMB36_X0Y6          RAMB36E1                                     r  data_mem/dmem_reg/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        0.850     2.165    data_mem/clk
    RAMB36_X0Y6          RAMB36E1                                     r  data_mem/dmem_reg/CLKARDCLK
                         clock pessimism             -0.505     1.659    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[31])
                                                      0.155     1.814    data_mem/dmem_reg
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 regfile/rs2_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            data_mem/dmem_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.100ns (23.017%)  route 0.334ns (76.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        0.598     1.596    regfile/clk
    SLICE_X19Y34         FDCE                                         r  regfile/rs2_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDCE (Prop_fdce_C_Q)         0.100     1.696 r  regfile/rs2_data_reg[10]/Q
                         net (fo=2, routed)           0.334     2.030    data_mem/dmem_in[10]
    RAMB36_X0Y6          RAMB36E1                                     r  data_mem/dmem_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        0.850     2.165    data_mem/clk
    RAMB36_X0Y6          RAMB36E1                                     r  data_mem/dmem_reg/CLKARDCLK
                         clock pessimism             -0.505     1.659    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.155     1.814    data_mem/dmem_reg
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 PC/pc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            instr_mem/imem_out_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.118ns (25.699%)  route 0.341ns (74.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        0.597     1.595    PC/clk
    SLICE_X16Y33         FDCE                                         r  PC/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.118     1.713 r  PC/pc_reg[9]/Q
                         net (fo=5, routed)           0.341     2.054    instr_mem/addr[9]
    RAMB18_X0Y10         RAMB18E1                                     r  instr_mem/imem_out_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        0.845     2.160    instr_mem/clk
    RAMB18_X0Y10         RAMB18E1                                     r  instr_mem/imem_out_reg/CLKARDCLK
                         clock pessimism             -0.505     1.654    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.837    instr_mem/imem_out_reg
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 PC/pc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            instr_mem/imem_out_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.118ns (25.779%)  route 0.340ns (74.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        0.597     1.595    PC/clk
    SLICE_X16Y33         FDCE                                         r  PC/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.118     1.713 r  PC/pc_reg[9]/Q
                         net (fo=5, routed)           0.340     2.053    instr_mem/addr[9]
    RAMB18_X0Y10         RAMB18E1                                     r  instr_mem/imem_out_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        0.842     2.157    instr_mem/clk
    RAMB18_X0Y10         RAMB18E1                                     r  instr_mem/imem_out_reg/CLKBWRCLK
                         clock pessimism             -0.505     1.651    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.834    instr_mem/imem_out_reg
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 regfile/rs2_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            data_mem/dmem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.118ns (26.599%)  route 0.326ns (73.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        0.594     1.592    regfile/clk
    SLICE_X18Y30         FDCE                                         r  regfile/rs2_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDCE (Prop_fdce_C_Q)         0.118     1.710 r  regfile/rs2_data_reg[8]/Q
                         net (fo=2, routed)           0.326     2.036    data_mem/dmem_in[8]
    RAMB36_X0Y6          RAMB36E1                                     r  data_mem/dmem_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        0.850     2.165    data_mem/clk
    RAMB36_X0Y6          RAMB36E1                                     r  data_mem/dmem_reg/CLKARDCLK
                         clock pessimism             -0.505     1.659    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.155     1.814    data_mem/dmem_reg
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 PC/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            instr_mem/imem_out_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.100ns (21.567%)  route 0.364ns (78.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        0.597     1.595    PC/clk
    SLICE_X17Y33         FDCE                                         r  PC/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDCE (Prop_fdce_C_Q)         0.100     1.695 r  PC/pc_reg[4]/Q
                         net (fo=5, routed)           0.364     2.059    instr_mem/addr[4]
    RAMB18_X0Y10         RAMB18E1                                     r  instr_mem/imem_out_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        0.845     2.160    instr_mem/clk
    RAMB18_X0Y10         RAMB18E1                                     r  instr_mem/imem_out_reg/CLKARDCLK
                         clock pessimism             -0.505     1.654    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.837    instr_mem/imem_out_reg
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 regfile/rs2_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            data_mem/dmem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.100ns (22.422%)  route 0.346ns (77.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        0.594     1.592    regfile/clk
    SLICE_X21Y31         FDCE                                         r  regfile/rs2_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDCE (Prop_fdce_C_Q)         0.100     1.692 r  regfile/rs2_data_reg[7]/Q
                         net (fo=2, routed)           0.346     2.038    data_mem/dmem_in[7]
    RAMB36_X0Y6          RAMB36E1                                     r  data_mem/dmem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        0.850     2.165    data_mem/clk
    RAMB36_X0Y6          RAMB36E1                                     r  data_mem/dmem_reg/CLKARDCLK
                         clock pessimism             -0.505     1.659    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155     1.814    data_mem/dmem_reg
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 PC/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            instr_mem/imem_out_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.100ns (21.636%)  route 0.362ns (78.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        0.598     1.596    PC/clk
    SLICE_X17Y34         FDCE                                         r  PC/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDCE (Prop_fdce_C_Q)         0.100     1.696 r  PC/pc_reg[7]/Q
                         net (fo=5, routed)           0.362     2.058    instr_mem/addr[7]
    RAMB18_X0Y10         RAMB18E1                                     r  instr_mem/imem_out_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1097, routed)        0.842     2.157    instr_mem/clk
    RAMB18_X0Y10         RAMB18E1                                     r  instr_mem/imem_out_reg/CLKBWRCLK
                         clock pessimism             -0.505     1.651    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.834    instr_mem/imem_out_reg
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         12.000      9.505      RAMB36_X0Y6    data_mem/dmem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         12.000      9.817      RAMB36_X0Y6    data_mem/dmem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         12.000      9.817      RAMB18_X0Y14   data_mem/rom_data_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         12.000      9.817      RAMB18_X0Y14   data_mem/rom_data_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         12.000      9.817      RAMB18_X0Y10   instr_mem/imem_out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         12.000      9.817      RAMB18_X0Y10   instr_mem/imem_out_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.600         12.000      10.400     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            0.750         12.000      11.250     SLICE_X16Y42   regfile/regfile_reg[10][31]/C
Min Period        n/a     FDCE/C              n/a            0.750         12.000      11.250     SLICE_X13Y45   regfile/regfile_reg[11][29]/C
Min Period        n/a     FDCE/C              n/a            0.750         12.000      11.250     SLICE_X13Y45   regfile/regfile_reg[11][31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         6.000       5.600      SLICE_X16Y42   regfile/regfile_reg[10][31]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         6.000       5.600      SLICE_X16Y42   regfile/regfile_reg[10][31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         6.000       5.600      SLICE_X13Y45   regfile/regfile_reg[11][29]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         6.000       5.600      SLICE_X13Y45   regfile/regfile_reg[11][29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         6.000       5.600      SLICE_X13Y45   regfile/regfile_reg[11][31]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         6.000       5.600      SLICE_X13Y45   regfile/regfile_reg[11][31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         6.000       5.600      SLICE_X28Y35   regfile/regfile_reg[11][5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         6.000       5.600      SLICE_X28Y35   regfile/regfile_reg[11][5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         6.000       5.600      SLICE_X19Y31   regfile/regfile_reg[11][7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         6.000       5.600      SLICE_X19Y31   regfile/regfile_reg[11][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.000       5.650      SLICE_X12Y28   Control_unit/state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.000       5.650      SLICE_X12Y28   Control_unit/state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.000       5.650      SLICE_X11Y29   Control_unit/state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.000       5.650      SLICE_X11Y29   Control_unit/state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.000       5.650      SLICE_X11Y29   Control_unit/state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.000       5.650      SLICE_X11Y29   Control_unit/state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         6.000       5.650      SLICE_X14Y32   PC/pc_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         6.000       5.650      SLICE_X14Y32   PC/pc_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         6.000       5.650      SLICE_X17Y34   PC/pc_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         6.000       5.650      SLICE_X17Y34   PC/pc_reg[10]/C



