// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_pipelined___rs_pt_C_drain_IO_L3_out_serialize_0_2___rs_pt_C_drain_IO_L3_out_serialize_0_2_C_drain_IO_L3_out_serialize_0_inst #(
    parameter ap_ST_fsm_state1       = 3'd1,
    parameter ap_ST_fsm_state2       = 3'd2,
    parameter ap_ST_fsm_state3       = 3'd4,
    parameter C_M_AXI_C_ID_WIDTH     = 1,
    parameter C_M_AXI_C_ADDR_WIDTH   = 64,
    parameter C_M_AXI_C_DATA_WIDTH   = 512,
    parameter C_M_AXI_C_AWUSER_WIDTH = 1,
    parameter C_M_AXI_C_ARUSER_WIDTH = 1,
    parameter C_M_AXI_C_WUSER_WIDTH  = 1,
    parameter C_M_AXI_C_RUSER_WIDTH  = 1,
    parameter C_M_AXI_C_BUSER_WIDTH  = 1,
    parameter C_M_AXI_C_USER_VALUE   = 0,
    parameter C_M_AXI_C_PROT_VALUE   = 0,
    parameter C_M_AXI_C_CACHE_VALUE  = 3,
    parameter C_M_AXI_DATA_WIDTH     = 32,
    parameter C_M_AXI_C_WSTRB_WIDTH  = 64,
    parameter C_M_AXI_WSTRB_WIDTH    = 4
) (
    output wire [   (C_M_AXI_C_ID_WIDTH - 1):0] __rs_pt_m_axi_C_BID,
    input wire                                  __rs_pt_m_axi_C_BREADY,
    output wire [                          1:0] __rs_pt_m_axi_C_BRESP,
    output wire [(C_M_AXI_C_BUSER_WIDTH - 1):0] __rs_pt_m_axi_C_BUSER,
    output wire                                 __rs_pt_m_axi_C_BVALID,
    input wire                                  ap_clk,
    input wire                                  ap_rst_n,
    input wire  [   (C_M_AXI_C_ID_WIDTH - 1):0] m_axi_C_BID,
    output wire                                 m_axi_C_BREADY,
    input wire  [                          1:0] m_axi_C_BRESP,
    input wire  [(C_M_AXI_C_BUSER_WIDTH - 1):0] m_axi_C_BUSER,
    input wire                                  m_axi_C_BVALID
);

wire        __rs_pipelined_ap_rst_n;



__rs_pt_C_drain_IO_L3_out_serialize_0_2 _ /**   Generated by RapidStream   **/ (
    .__rs_pt_m_axi_C_BID    (__rs_pt_m_axi_C_BID),
    .__rs_pt_m_axi_C_BREADY (__rs_pt_m_axi_C_BREADY),
    .__rs_pt_m_axi_C_BRESP  (__rs_pt_m_axi_C_BRESP),
    .__rs_pt_m_axi_C_BUSER  (__rs_pt_m_axi_C_BUSER),
    .__rs_pt_m_axi_C_BVALID (__rs_pt_m_axi_C_BVALID),
    .ap_clk                 (ap_clk),
    .ap_rst_n               (__rs_pipelined_ap_rst_n),
    .m_axi_C_BID            (m_axi_C_BID),
    .m_axi_C_BREADY         (m_axi_C_BREADY),
    .m_axi_C_BRESP          (m_axi_C_BRESP),
    .m_axi_C_BUSER          (m_axi_C_BUSER),
    .m_axi_C_BVALID         (m_axi_C_BVALID)
);

(* RS_ROUTE="SLOT_X0Y0_TO_SLOT_X0Y0,SLOT_X1Y0_TO_SLOT_X1Y0" *)
__rs_ff_pipeline_2 #(
    .BODY_LEVEL      (2),
    .DATA_WIDTH      (1),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X0Y0_TO_SLOT_X0Y0"),
    .__BODY_1_REGION ("SLOT_X1Y0_TO_SLOT_X1Y0"),
    .__HEAD_REGION   ("SLOT_X0Y0_TO_SLOT_X0Y0"),
    .__TAIL_REGION   ("SLOT_X1Y0_TO_SLOT_X1Y0")
) ff_0 /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  ({ ap_rst_n }),
    .if_dout ({ __rs_pipelined_ap_rst_n })
);

endmodule  // __rs_pipelined___rs_pt_C_drain_IO_L3_out_serialize_0_2___rs_pt_C_drain_IO_L3_out_serialize_0_2_C_drain_IO_L3_out_serialize_0_inst