/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [4:0] _03_;
  wire [4:0] _04_;
  wire [13:0] _05_;
  wire [10:0] _06_;
  reg [10:0] _07_;
  wire [3:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [27:0] celloutsig_0_1z;
  wire [27:0] celloutsig_0_20z;
  wire [8:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [20:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_41z;
  wire [5:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [2:0] celloutsig_0_57z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_69z;
  wire [10:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [23:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[154] & in_data[180]);
  assign celloutsig_1_5z = ~(celloutsig_1_3z & celloutsig_1_4z[0]);
  assign celloutsig_0_31z = ~celloutsig_0_14z;
  assign celloutsig_0_41z = ~celloutsig_0_23z;
  assign celloutsig_0_17z = ~celloutsig_0_16z;
  assign celloutsig_0_51z = ~celloutsig_0_6z[1];
  assign celloutsig_0_69z = ~celloutsig_0_33z[1];
  assign celloutsig_1_6z = ~celloutsig_1_0z;
  assign celloutsig_1_19z = ~celloutsig_1_13z;
  assign celloutsig_0_18z = ~celloutsig_0_8z[2];
  assign celloutsig_0_27z = ~celloutsig_0_21z[1];
  assign celloutsig_0_37z = ~((celloutsig_0_10z | celloutsig_0_17z) & celloutsig_0_5z);
  assign celloutsig_0_43z = ~((celloutsig_0_33z[0] | celloutsig_0_23z) & celloutsig_0_6z[7]);
  assign celloutsig_0_44z = ~((celloutsig_0_4z | celloutsig_0_10z) & celloutsig_0_0z);
  assign celloutsig_0_46z = ~((celloutsig_0_42z[4] | celloutsig_0_30z) & celloutsig_0_8z[0]);
  assign celloutsig_0_49z = ~((celloutsig_0_46z | celloutsig_0_20z[6]) & celloutsig_0_14z);
  assign celloutsig_0_14z = ~((celloutsig_0_13z[0] | celloutsig_0_1z[0]) & celloutsig_0_4z);
  assign celloutsig_0_16z = ~((celloutsig_0_9z[23] | celloutsig_0_2z) & in_data[42]);
  assign celloutsig_0_23z = ~((celloutsig_0_9z[20] | celloutsig_0_18z) & celloutsig_0_14z);
  assign celloutsig_0_26z = ~((celloutsig_0_18z | celloutsig_0_22z) & celloutsig_0_8z[2]);
  assign celloutsig_0_0z = in_data[71] | ~(in_data[44]);
  assign celloutsig_0_32z = celloutsig_0_19z | ~(celloutsig_0_17z);
  assign celloutsig_0_59z = celloutsig_0_9z[8] | ~(celloutsig_0_52z);
  assign celloutsig_0_7z = celloutsig_0_1z[5] | ~(celloutsig_0_6z[9]);
  assign celloutsig_1_13z = celloutsig_1_1z | ~(in_data[119]);
  assign celloutsig_1_18z = celloutsig_1_10z[0] | ~(celloutsig_1_14z);
  assign celloutsig_0_11z = celloutsig_0_2z | ~(celloutsig_0_6z[6]);
  assign celloutsig_0_29z = celloutsig_0_4z | ~(celloutsig_0_13z[4]);
  reg [13:0] _37_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _37_ <= 14'h0000;
    else _37_ <= { celloutsig_0_1z[25:13], celloutsig_0_0z };
  assign { _05_[13:4], _01_, _05_[2:0] } = _37_;
  reg [4:0] _38_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _38_ <= 5'h00;
    else _38_ <= { celloutsig_0_28z[11:10], _03_[2:0] };
  assign { _02_, _04_[3:0] } = _38_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _07_ <= 11'h000;
    else _07_ <= { _06_[10:9], celloutsig_0_32z, celloutsig_0_49z, _02_, _04_[3:0], celloutsig_0_10z, celloutsig_0_37z };
  reg [5:0] _40_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _40_ <= 6'h00;
    else _40_ <= { celloutsig_0_59z, celloutsig_0_47z, celloutsig_0_5z, celloutsig_0_44z, celloutsig_0_51z, celloutsig_0_29z };
  assign out_data[5:0] = _40_;
  reg [2:0] _41_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _41_ <= 3'h0;
    else _41_ <= { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z };
  assign _03_[2:0] = _41_;
  reg [3:0] _42_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _42_ <= 4'h0;
    else _42_ <= { celloutsig_0_7z, celloutsig_0_8z };
  assign { _06_[10:9], _08_[1], _00_ } = _42_;
  assign celloutsig_0_1z = { in_data[74:49], celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[87:64], celloutsig_0_0z, celloutsig_0_0z, in_data[0] };
  assign celloutsig_0_13z = celloutsig_0_9z[10:6] / { 1'h1, _05_[8:5] };
  assign celloutsig_0_20z = { celloutsig_0_1z[26:2], celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_4z } / { 1'h1, celloutsig_0_1z[16:10], celloutsig_0_10z, _03_[2:0], celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_11z };
  assign celloutsig_0_4z = { in_data[78:65], celloutsig_0_2z } || { celloutsig_0_1z[4], _05_[13:4], _01_, _05_[2:0] };
  assign celloutsig_0_47z = { celloutsig_0_6z[9:7], celloutsig_0_37z } || _05_[8:5];
  assign celloutsig_0_52z = { celloutsig_0_6z[9:6], celloutsig_0_17z, celloutsig_0_49z, celloutsig_0_49z, celloutsig_0_14z, celloutsig_0_36z } || { celloutsig_0_28z[14], celloutsig_0_8z, celloutsig_0_26z, _06_[10:9], _08_[1], _00_ };
  assign celloutsig_0_77z = { _05_[13:5], celloutsig_0_57z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_41z, celloutsig_0_70z } || { celloutsig_0_9z[20:7], celloutsig_0_69z, celloutsig_0_43z };
  assign celloutsig_1_1z = in_data[131:127] || in_data[145:141];
  assign celloutsig_0_19z = { celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_18z } || in_data[21:19];
  assign celloutsig_0_2z = { in_data[12:10], celloutsig_0_0z } || { in_data[30:28], celloutsig_0_0z };
  assign celloutsig_0_22z = { celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_21z } || { celloutsig_0_1z[26:10], celloutsig_0_14z };
  assign celloutsig_0_24z = { _03_[1:0], celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_11z } || { celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_7z };
  assign celloutsig_0_30z = { _06_[10:9], _08_[1], celloutsig_0_16z } || { celloutsig_0_1z[16:14], celloutsig_0_29z };
  assign celloutsig_0_36z = { celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_23z } !== celloutsig_0_21z[7:5];
  assign celloutsig_0_5z = in_data[78:61] !== { celloutsig_0_1z[17:2], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_70z = { celloutsig_0_28z[11:10], celloutsig_0_37z } !== { celloutsig_0_11z, celloutsig_0_31z, celloutsig_0_36z };
  assign celloutsig_1_3z = in_data[142:138] !== in_data[139:135];
  assign celloutsig_1_8z = { in_data[170:167], celloutsig_1_6z } !== { celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_1_14z = { in_data[166:155], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_2z } !== { in_data[184:183], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_0_10z = { _05_[5:4], _01_, _05_[2:1], celloutsig_0_0z } !== celloutsig_0_6z[7:2];
  assign celloutsig_0_15z = celloutsig_0_13z !== _05_[11:7];
  assign celloutsig_0_33z = { celloutsig_0_13z[4:3], celloutsig_0_7z } >>> { in_data[39:38], celloutsig_0_15z };
  assign celloutsig_0_42z = { _05_[8:5], celloutsig_0_37z, celloutsig_0_17z } >>> { in_data[20:16], celloutsig_0_29z };
  assign celloutsig_0_57z = { celloutsig_0_16z, celloutsig_0_47z, celloutsig_0_5z } >>> { _07_[4:3], celloutsig_0_0z };
  assign celloutsig_0_6z = { celloutsig_0_1z[27:18], celloutsig_0_0z } >>> { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_4z = in_data[103:101] >>> { in_data[127:126], celloutsig_1_3z };
  assign celloutsig_0_8z = in_data[88:86] >>> _05_[11:9];
  assign celloutsig_0_28z = in_data[92:72] >>> { _06_[10:9], _08_[1], celloutsig_0_7z, celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_27z, celloutsig_0_14z };
  assign celloutsig_1_2z = { in_data[117:116], celloutsig_1_1z } ~^ in_data[130:128];
  assign celloutsig_1_10z = celloutsig_1_2z ~^ { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_9z = { in_data[22:0], celloutsig_0_4z } ~^ { in_data[27:22], celloutsig_0_7z, celloutsig_0_8z, _05_[13:4], _01_, _05_[2:0] };
  assign celloutsig_0_21z = { celloutsig_0_6z[5:2], celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_14z } ~^ { _05_[12:9], celloutsig_0_17z, _03_[2:0], celloutsig_0_15z };
  assign _03_[4:3] = celloutsig_0_28z[11:10];
  assign _04_[4] = _02_;
  assign _05_[3] = _01_;
  assign _06_[8:0] = { celloutsig_0_32z, celloutsig_0_49z, _02_, _04_[3:0], celloutsig_0_10z, celloutsig_0_37z };
  assign { _08_[3:2], _08_[0] } = { _06_[10:9], _00_ };
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_77z };
endmodule
