;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV 20, @12
	SUB 0, 10
	SUB 0, 10
	MOV -7, <-20
	MOV -1, <-20
	CMP #0, -0
	SUB 0, 10
	CMP 300, 90
	CMP #0, -0
	CMP #0, -0
	CMP #0, 0
	SPL -9, #-12
	CMP @-127, 100
	MOV -1, <-20
	MOV -1, <-20
	ADD #119, 109
	CMP #270, <1
	DJN -9, #-12
	JMN 0, -0
	CMP 300, 90
	SLT 20, @12
	CMP 300, 90
	SUB @521, 103
	CMP 300, 90
	JMN 0, -40
	CMP 300, 90
	SLT -1, <-20
	JMN <121, 106
	ADD @-127, -160
	ADD #270, <1
	ADD #270, <1
	SUB @-127, 100
	ADD #270, <1
	ADD 210, 30
	SUB <0, @2
	JMN @12, #200
	SPL @300, 90
	JMN @12, #200
	SPL -100, -300
	SUB 52, @10
	SPL -100, -300
	DJN -1, @-20
	CMP -207, <-120
	CMP -702, -10
	CMP -207, <-120
	SPL -100, -300
