==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 185.742 ; gain = 93.051
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 185.742 ; gain = 93.051
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 185.742 ; gain = 93.051
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 185.742 ; gain = 93.051
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 185.742 ; gain = 93.051
WARNING: [XFORM 203-561] 'Loop-1' (HLS_SampleGn/core.cpp:29:2) in function 'sampleGenerator' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 185.742 ; gain = 93.051
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleGenerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleGenerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.797 seconds; current allocated memory: 111.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 111.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleGenerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/gain' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleGenerator' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'gain' to AXI-Lite port CRTL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleGenerator'.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 112.966 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:40 . Memory (MB): peak = 185.742 ; gain = 93.051
INFO: [VHDL 208-304] Generating VHDL RTL for sampleGenerator.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleGenerator.
INFO: [HLS 200-112] Total elapsed time: 40.589 seconds; peak allocated memory: 112.966 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from HLS_SampleGn/core.cpp:1:
HLS_SampleGn/core.cpp:5:1: error: unknown type name 'uint32_t'
uint32_t a[4];
^
HLS_SampleGn/core.cpp:24:4: error: use of undeclared identifier 'uint8_t'
   uint8_t* b1=(uint8_t*)a[i];
   ^
HLS_SampleGn/core.cpp:24:13: error: use of undeclared identifier 'b1'
   uint8_t* b1=(uint8_t*)a[i];
            ^
HLS_SampleGn/core.cpp:24:17: error: use of undeclared identifier 'uint8_t'
   uint8_t* b1=(uint8_t*)a[i];
                ^
HLS_SampleGn/core.cpp:24:25: error: expected expression
   uint8_t* b1=(uint8_t*)a[i];
                        ^
HLS_SampleGn/core.cpp:25:4: error: use of undeclared identifier 'uint8_t'
   uint8_t* b2=(uint8_t*)valIn.data;
   ^
HLS_SampleGn/core.cpp:25:13: error: use of undeclared identifier 'b2'
   uint8_t* b2=(uint8_t*)valIn.data;
            ^
HLS_SampleGn/core.cpp:25:17: error: use of undeclared identifier 'uint8_t'
   uint8_t* b2=(uint8_t*)valIn.data;
                ^
HLS_SampleGn/core.cpp:25:25: error: expected expression
   uint8_t* b2=(uint8_t*)valIn.data;
                        ^
HLS_SampleGn/core.cpp:28:11: error: use of undeclared identifier 'b1'
 result +=b1[j]-b2[j];
          ^
HLS_SampleGn/core.cpp:28:17: error: use of undeclared identifier 'b2'
 result +=b1[j]-b2[j];
                ^
11 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from HLS_SampleGn/core.cpp:1:
HLS_SampleGn/core.cpp:5:1: error: unknown type name 'uint32_t'
uint32_t a[4];
^
HLS_SampleGn/core.cpp:24:4: error: use of undeclared identifier 'uint8_t'
   uint8_t* b1=(uint8_t*)a[i];
   ^
HLS_SampleGn/core.cpp:24:13: error: use of undeclared identifier 'b1'
   uint8_t* b1=(uint8_t*)a[i];
            ^
HLS_SampleGn/core.cpp:24:17: error: use of undeclared identifier 'uint8_t'
   uint8_t* b1=(uint8_t*)a[i];
                ^
HLS_SampleGn/core.cpp:24:25: error: expected expression
   uint8_t* b1=(uint8_t*)a[i];
                        ^
HLS_SampleGn/core.cpp:28:11: error: use of undeclared identifier 'b1'
 result +=b1[j];
          ^
6 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from HLS_SampleGn/core.cpp:1:
HLS_SampleGn/core.cpp:5:1: error: unknown type name 'uint32_t'
uint32_t a[4];
^
HLS_SampleGn/core.cpp:8:4: error: unknown type name 'int32_t'
   int32_t u32;
   ^
HLS_SampleGn/core.cpp:9:4: error: unknown type name 'uint8_t'
   uint8_t u8[4];
   ^
HLS_SampleGn/core.cpp:11:1: error: unknown type name 'uint8_t'
uint8_t* getBytes(int32_t d){
^
HLS_SampleGn/core.cpp:11:19: error: use of undeclared identifier 'int32_t'
uint8_t* getBytes(int32_t d){
                  ^
HLS_SampleGn/core.cpp:11:29: error: expected ';' after top level declarator
uint8_t* getBytes(int32_t d){
                            ^
                            ;
6 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from HLS_SampleGn/core.cpp:1:
HLS_SampleGn/core.cpp:5:1: error: unknown type name 'uint32_t'
uint32_t a[4];
^
HLS_SampleGn/core.cpp:8:4: error: unknown type name 'int32_t'
   int32_t u32;
   ^
HLS_SampleGn/core.cpp:9:4: error: unknown type name 'uint8_t'
   uint8_t u8[4];
   ^
HLS_SampleGn/core.cpp:11:8: error: expected ';' after top level declarator
uint8_t* getBytes(int32_t d){
       ^
       ;
4 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from HLS_SampleGn/core.cpp:1:
HLS_SampleGn/core.cpp:5:1: error: unknown type name 'uint32_t'
uint32_t a[4];
^
HLS_SampleGn/core.cpp:8:2: error: unknown type name 'uint32_t'
 uint32_t u32;
 ^
HLS_SampleGn/core.cpp:9:2: error: unknown type name 'uint8_t'
 uint8_t u8[4];
 ^
HLS_SampleGn/core.cpp:11:1: error: unknown type name 'uint8_t'
uint8_t* getBytes(uint32_t d){
^
HLS_SampleGn/core.cpp:11:19: error: use of undeclared identifier 'uint32_t'
uint8_t* getBytes(uint32_t d){
                  ^
HLS_SampleGn/core.cpp:11:30: error: expected ';' after top level declarator
uint8_t* getBytes(uint32_t d){
                             ^
                             ;
6 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
WARNING: [HLS 200-40] In file included from HLS_SampleGn/core.cpp:1:
HLS_SampleGn/core.cpp:15:9: warning: address of stack memory associated with local variable 'ib' returned [-Wreturn-stack-address]
 return ib.u8;
        ^~
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 185.750 ; gain = 93.957
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 185.750 ; gain = 93.957
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'getBytes' into 'sampleGenerator' (HLS_SampleGn/core.cpp:36).
INFO: [XFORM 203-603] Inlining function 'getBytes' into 'sampleGenerator' (HLS_SampleGn/core.cpp:37).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:02 . Memory (MB): peak = 185.750 ; gain = 93.957
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HLS_SampleGn/core.cpp:40: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:03 . Memory (MB): peak = 207.785 ; gain = 115.992
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (HLS_SampleGn/core.cpp:29) in function 'sampleGenerator' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1' (HLS_SampleGn/core.cpp:38) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (HLS_SampleGn/core.cpp:29) in function 'sampleGenerator' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (HLS_SampleGn/core.cpp:34) in function 'sampleGenerator' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (HLS_SampleGn/core.cpp:38) in function 'sampleGenerator' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'a' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'a' in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:04 . Memory (MB): peak = 257.820 ; gain = 166.027
WARNING: [XFORM 203-561] 'Loop-1' (HLS_SampleGn/core.cpp:51:2) in function 'sampleGenerator' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:04 . Memory (MB): peak = 271.590 ; gain = 179.797
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleGenerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleGenerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'sampleGenerator' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'inStream_V_data_V' (HLS_SampleGn/core.cpp:30) and axis read on port 'inStream_V_data_V' (HLS_SampleGn/core.cpp:30).
WARNING: [SCHED 204-68] The II Violation in module 'sampleGenerator' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis read on port 'inStream_V_data_V' (HLS_SampleGn/core.cpp:30) and axis read on port 'inStream_V_data_V' (HLS_SampleGn/core.cpp:30).
WARNING: [SCHED 204-68] The II Violation in module 'sampleGenerator' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between axis read on port 'inStream_V_data_V' (HLS_SampleGn/core.cpp:30) and axis read on port 'inStream_V_data_V' (HLS_SampleGn/core.cpp:30).
WARNING: [SCHED 204-68] The II Violation in module 'sampleGenerator' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between axis read on port 'inStream_V_data_V' (HLS_SampleGn/core.cpp:35) and axis read on port 'inStream_V_data_V' (HLS_SampleGn/core.cpp:30).
WARNING: [SCHED 204-68] The II Violation in module 'sampleGenerator' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between axis read on port 'inStream_V_data_V' (HLS_SampleGn/core.cpp:35) and axis read on port 'inStream_V_data_V' (HLS_SampleGn/core.cpp:30).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 65.072 seconds; current allocated memory: 203.505 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 203.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleGenerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/gain' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleGenerator' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'gain' to AXI-Lite port CRTL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleGenerator'.
INFO: [HLS 200-111]  Elapsed time: 0.667 seconds; current allocated memory: 204.780 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:09 . Memory (MB): peak = 271.590 ; gain = 179.797
INFO: [VHDL 208-304] Generating VHDL RTL for sampleGenerator.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleGenerator.
INFO: [HLS 200-112] Total elapsed time: 68.893 seconds; peak allocated memory: 204.780 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 186.203 ; gain = 94.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 186.203 ; gain = 94.176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 186.203 ; gain = 94.176
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 186.203 ; gain = 94.176
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 186.203 ; gain = 94.176
WARNING: [XFORM 203-561] 'Loop-1' (HLS_SampleGn/core.cpp:29:2) in function 'sampleGenerator' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 186.203 ; gain = 94.176
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleGenerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleGenerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.939 seconds; current allocated memory: 113.482 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 113.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleGenerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/gain' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleGenerator' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'gain' to AXI-Lite port CRTL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleGenerator'.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 114.826 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:43 . Memory (MB): peak = 186.203 ; gain = 94.176
INFO: [VHDL 208-304] Generating VHDL RTL for sampleGenerator.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleGenerator.
INFO: [HLS 200-112] Total elapsed time: 43.404 seconds; peak allocated memory: 114.826 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 185.723 ; gain = 93.758
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 185.723 ; gain = 93.758
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 185.723 ; gain = 93.758
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 185.723 ; gain = 93.758
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 185.723 ; gain = 93.758
WARNING: [XFORM 203-561] 'Loop-1' (HLS_SampleGn/core.cpp:29:2) in function 'sampleGenerator' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 185.723 ; gain = 93.758
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleGenerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleGenerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'sampleGenerator' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'inStream_V_data_V' (HLS_SampleGn/core.cpp:19) and axis read on port 'inStream_V_data_V' (HLS_SampleGn/core.cpp:19).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.989 seconds; current allocated memory: 111.741 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 111.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleGenerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/gain' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleGenerator' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'gain' to AXI-Lite port CRTL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleGenerator'.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 113.029 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 185.723 ; gain = 93.758
INFO: [VHDL 208-304] Generating VHDL RTL for sampleGenerator.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleGenerator.
INFO: [HLS 200-112] Total elapsed time: 31.586 seconds; peak allocated memory: 113.029 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
WARNING: [HLS 200-40] In file included from HLS_SampleGn/core.cpp:1:
HLS_SampleGn/core.cpp:15:9: warning: address of stack memory associated with local variable 'ib' returned [-Wreturn-stack-address]
 return ib.u8;
        ^~
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 186.234 ; gain = 94.059
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 186.234 ; gain = 94.059
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'getBytes' into 'sampleGenerator' (HLS_SampleGn/core.cpp:36).
INFO: [XFORM 203-603] Inlining function 'getBytes' into 'sampleGenerator' (HLS_SampleGn/core.cpp:37).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:45 . Memory (MB): peak = 186.234 ; gain = 94.059
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HLS_SampleGn/core.cpp:40: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:46 . Memory (MB): peak = 208.074 ; gain = 115.898
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (HLS_SampleGn/core.cpp:29) in function 'sampleGenerator' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.1' (HLS_SampleGn/core.cpp:38) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (HLS_SampleGn/core.cpp:29) in function 'sampleGenerator' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (HLS_SampleGn/core.cpp:34) in function 'sampleGenerator' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (HLS_SampleGn/core.cpp:38) in function 'sampleGenerator' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'a' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'a' in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:47 . Memory (MB): peak = 258.363 ; gain = 166.188
WARNING: [XFORM 203-561] 'Loop-1' (HLS_SampleGn/core.cpp:51:2) in function 'sampleGenerator' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:48 . Memory (MB): peak = 272.922 ; gain = 180.746
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleGenerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleGenerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'sampleGenerator' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'inStream_V_data_V' (HLS_SampleGn/core.cpp:30) and axis read on port 'inStream_V_data_V' (HLS_SampleGn/core.cpp:30).
WARNING: [SCHED 204-68] The II Violation in module 'sampleGenerator' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis read on port 'inStream_V_data_V' (HLS_SampleGn/core.cpp:30) and axis read on port 'inStream_V_data_V' (HLS_SampleGn/core.cpp:30).
WARNING: [SCHED 204-68] The II Violation in module 'sampleGenerator' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between axis read on port 'inStream_V_data_V' (HLS_SampleGn/core.cpp:30) and axis read on port 'inStream_V_data_V' (HLS_SampleGn/core.cpp:30).
WARNING: [SCHED 204-68] The II Violation in module 'sampleGenerator' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between axis read on port 'inStream_V_data_V' (HLS_SampleGn/core.cpp:35) and axis read on port 'inStream_V_data_V' (HLS_SampleGn/core.cpp:30).
WARNING: [SCHED 204-68] The II Violation in module 'sampleGenerator' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between axis read on port 'inStream_V_data_V' (HLS_SampleGn/core.cpp:35) and axis read on port 'inStream_V_data_V' (HLS_SampleGn/core.cpp:30).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 37.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.119 seconds; current allocated memory: 203.933 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 204.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleGenerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/gain' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleGenerator' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'gain' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'sampleGenerator_srem_32ns_32ns_32_36_1' to 'sampleGenerator_sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sampleGenerator_sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleGenerator'.
INFO: [HLS 200-111]  Elapsed time: 0.553 seconds; current allocated memory: 205.665 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'sampleGenerator_sbkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:52 . Memory (MB): peak = 272.922 ; gain = 180.746
INFO: [VHDL 208-304] Generating VHDL RTL for sampleGenerator.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleGenerator.
INFO: [HLS 200-112] Total elapsed time: 52.6 seconds; peak allocated memory: 205.665 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 185.906 ; gain = 93.223
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 185.906 ; gain = 93.223
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:56 . Memory (MB): peak = 185.906 ; gain = 93.223
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:56 . Memory (MB): peak = 210.602 ; gain = 117.918
INFO: [XFORM 203-11] Balancing expressions in function 'sampleGenerator' (HLS_SampleGn/core.cpp:18)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:57 . Memory (MB): peak = 260.559 ; gain = 167.875
WARNING: [XFORM 203-561] 'Loop-1' (HLS_SampleGn/core.cpp:30:14) in function 'sampleGenerator' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:58 . Memory (MB): peak = 274.621 ; gain = 181.938
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sampleGenerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleGenerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.523 seconds; current allocated memory: 207.683 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 208.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleGenerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sampleGenerator/gain' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sampleGenerator' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'a' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' and 'gain' to AXI-Lite port CRTL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleGenerator'.
INFO: [HLS 200-111]  Elapsed time: 0.648 seconds; current allocated memory: 209.395 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:03 . Memory (MB): peak = 289.465 ; gain = 196.781
INFO: [VHDL 208-304] Generating VHDL RTL for sampleGenerator.
INFO: [VLOG 209-307] Generating Verilog RTL for sampleGenerator.
INFO: [HLS 200-112] Total elapsed time: 63.068 seconds; peak allocated memory: 209.395 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'gain': C:\Users\Mohsen\Desktop\zturn_sg_DMA\Mahsa\HLS_SampleGn\core.cpp:12
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 186.723 ; gain = 94.582
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 186.723 ; gain = 94.582
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 186.723 ; gain = 94.582
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:56 . Memory (MB): peak = 208.570 ; gain = 116.430
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 257.922 ; gain = 165.781
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:58 . Memory (MB): peak = 272.793 ; gain = 180.652
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MMU' ...
WARNING: [SYN 201-107] Renaming port name 'MMU/loop' to 'MMU/loop_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MMU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.163 seconds; current allocated memory: 204.917 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 205.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MMU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MMU/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'MMU/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'MMU/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'MMU/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'MMU/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'MMU/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'MMU/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'MMU/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'MMU/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'MMU/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'MMU/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'MMU/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'MMU/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'MMU/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'MMU/loop_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MMU' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'loop_r' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'MMU_mac_muladd_8ns_8ns_32ns_32_1_1' to 'MMU_mac_muladd_8nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MMU_mac_muladd_8nbkb': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MMU'.
INFO: [HLS 200-111]  Elapsed time: 0.571 seconds; current allocated memory: 206.639 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:02 . Memory (MB): peak = 285.359 ; gain = 193.219
INFO: [VHDL 208-304] Generating VHDL RTL for MMU.
INFO: [VLOG 209-307] Generating Verilog RTL for MMU.
INFO: [HLS 200-112] Total elapsed time: 62.134 seconds; peak allocated memory: 206.639 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from HLS_SampleGn/core.cpp:1:
HLS_SampleGn/core.cpp:48:12: error: subscripted value is not an array, pointer, or vector
     out[i][j]=0;
     ~~~~~~^~
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 185.895 ; gain = 93.988
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 185.895 ; gain = 93.988
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:44 . Memory (MB): peak = 185.895 ; gain = 93.988
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:44 . Memory (MB): peak = 208.539 ; gain = 116.633
INFO: [XFORM 203-101] Partitioning array 'data'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filter'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out'  in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'DLU' (HLS_SampleGn/core.cpp:85).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:47 . Memory (MB): peak = 260.629 ; gain = 168.723
WARNING: [XFORM 203-561] 'Loop-1' (HLS_SampleGn/core.cpp:40:3) in function 'DLU' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:48 . Memory (MB): peak = 274.031 ; gain = 182.125
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DLU' ...
WARNING: [SYN 201-107] Renaming port name 'DLU/loop' to 'DLU/loop_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.493 seconds; current allocated memory: 211.657 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.057 seconds; current allocated memory: 214.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/loop_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DLU' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'w1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'w2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'stride' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'data_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'out_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'out_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'out_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'out_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'out_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'out_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'out_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'out_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'out_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'out_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'out_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'out_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'out_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'out_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'out_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'out_15' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' and 'loop_r' to AXI-Lite port CRTL_BUS.
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_325_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DLU'.
INFO: [HLS 200-111]  Elapsed time: 3.344 seconds; current allocated memory: 219.881 MB.
INFO: [RTMG 210-278] Implementing memory 'DLU_data_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DLU_filter_0_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:01:00 . Memory (MB): peak = 297.695 ; gain = 205.789
INFO: [VHDL 208-304] Generating VHDL RTL for DLU.
INFO: [VLOG 209-307] Generating Verilog RTL for DLU.
INFO: [HLS 200-112] Total elapsed time: 60.165 seconds; peak allocated memory: 219.881 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 186.004 ; gain = 92.750
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 186.004 ; gain = 92.750
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:45 . Memory (MB): peak = 186.004 ; gain = 92.750
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:45 . Memory (MB): peak = 208.699 ; gain = 115.445
INFO: [XFORM 203-101] Partitioning array 'data'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filter'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out'  in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'DLU' (HLS_SampleGn/core.cpp:101).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:48 . Memory (MB): peak = 261.199 ; gain = 167.945
WARNING: [XFORM 203-561] 'Loop-1' (HLS_SampleGn/core.cpp:40:3) in function 'DLU' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:49 . Memory (MB): peak = 273.930 ; gain = 180.676
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DLU' ...
WARNING: [SYN 201-107] Renaming port name 'DLU/loop' to 'DLU/loop_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.897 seconds; current allocated memory: 212.425 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.154 seconds; current allocated memory: 215.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/loop_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DLU' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'w1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'w2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'stride' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_9' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_10' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_11' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_12' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_13' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_14' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_15' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_31' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' and 'loop_r' to AXI-Lite port CRTL_BUS.
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_325_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DLU'.
INFO: [HLS 200-111]  Elapsed time: 3.446 seconds; current allocated memory: 221.064 MB.
INFO: [RTMG 210-278] Implementing memory 'DLU_data_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DLU_filter_0_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:01:02 . Memory (MB): peak = 299.496 ; gain = 206.242
INFO: [VHDL 208-304] Generating VHDL RTL for DLU.
INFO: [VLOG 209-307] Generating Verilog RTL for DLU.
INFO: [HLS 200-112] Total elapsed time: 62.107 seconds; peak allocated memory: 221.064 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 186.438 ; gain = 94.461
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 186.438 ; gain = 94.461
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 186.438 ; gain = 94.461
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 208.785 ; gain = 116.809
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:45 . Memory (MB): peak = 260.281 ; gain = 168.305
WARNING: [XFORM 203-561] 'Loop-1' (HLS_SampleGn/core.cpp:40:3) in function 'DLU' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:46 . Memory (MB): peak = 272.777 ; gain = 180.801
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DLU' ...
WARNING: [SYN 201-107] Renaming port name 'DLU/loop' to 'DLU/loop_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'DLU/out' to 'DLU/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.552 seconds; current allocated memory: 208.474 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.818 seconds; current allocated memory: 209.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/loop_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DLU' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'w1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'w2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'stride' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' and 'loop_r' to AXI-Lite port CRTL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DLU'.
INFO: [HLS 200-111]  Elapsed time: 1.163 seconds; current allocated memory: 212.608 MB.
INFO: [RTMG 210-278] Implementing memory 'DLU_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DLU_filter_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DLU_out_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:54 . Memory (MB): peak = 291.941 ; gain = 199.965
INFO: [VHDL 208-304] Generating VHDL RTL for DLU.
INFO: [VLOG 209-307] Generating Verilog RTL for DLU.
INFO: [HLS 200-112] Total elapsed time: 54.14 seconds; peak allocated memory: 212.608 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 185.969 ; gain = 93.836
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 185.969 ; gain = 93.836
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 185.969 ; gain = 93.836
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:44 . Memory (MB): peak = 209.352 ; gain = 117.219
INFO: [XFORM 203-101] Partitioning array 'data'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filter'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'out'  in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'DLU' (HLS_SampleGn/core.cpp:101).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:48 . Memory (MB): peak = 260.730 ; gain = 168.598
WARNING: [XFORM 203-561] 'Loop-1' (HLS_SampleGn/core.cpp:40:3) in function 'DLU' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:51 . Memory (MB): peak = 274.656 ; gain = 182.523
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DLU' ...
WARNING: [SYN 201-107] Renaming port name 'DLU/loop' to 'DLU/loop_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.313 seconds; current allocated memory: 216.003 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.22 seconds; current allocated memory: 219.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/loop_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DLU' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'w1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'w2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'stride' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_9' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_10' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_11' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_12' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_13' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_14' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_15' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'filter_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'filter_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'filter_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'filter_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'filter_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'filter_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'filter_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'filter_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'filter_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'filter_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'filter_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'filter_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'filter_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'filter_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'filter_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'filter_15' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' and 'loop_r' to AXI-Lite port CRTL_BUS.
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_325_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DLU'.
INFO: [HLS 200-111]  Elapsed time: 4.404 seconds; current allocated memory: 225.688 MB.
INFO: [RTMG 210-278] Implementing memory 'DLU_data_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DLU_filter_0_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:08 . Memory (MB): peak = 307.313 ; gain = 215.180
INFO: [VHDL 208-304] Generating VHDL RTL for DLU.
INFO: [VLOG 209-307] Generating Verilog RTL for DLU.
INFO: [HLS 200-112] Total elapsed time: 68.412 seconds; peak allocated memory: 225.688 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 186.043 ; gain = 92.801
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 186.043 ; gain = 92.801
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:50 . Memory (MB): peak = 186.043 ; gain = 92.801
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:51 . Memory (MB): peak = 208.891 ; gain = 115.648
INFO: [XFORM 203-101] Partitioning array 'data'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filter'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out'  in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'DLU' (HLS_SampleGn/core.cpp:101).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:53 . Memory (MB): peak = 261.137 ; gain = 167.895
WARNING: [XFORM 203-561] 'Loop-1' (HLS_SampleGn/core.cpp:40:3) in function 'DLU' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:55 . Memory (MB): peak = 273.738 ; gain = 180.496
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DLU' ...
WARNING: [SYN 201-107] Renaming port name 'DLU/loop' to 'DLU/loop_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.443 seconds; current allocated memory: 212.425 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.227 seconds; current allocated memory: 215.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/loop_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DLU' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'w1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'w2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'stride' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_9' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_10' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_11' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_12' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_13' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_14' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_15' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_31' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' and 'loop_r' to AXI-Lite port CRTL_BUS.
INFO: [RTGEN 206-100] Generating core module 'DLU_mux_325_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DLU'.
INFO: [HLS 200-111]  Elapsed time: 2.916 seconds; current allocated memory: 221.062 MB.
INFO: [RTMG 210-278] Implementing memory 'DLU_data_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DLU_filter_0_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:01:07 . Memory (MB): peak = 299.105 ; gain = 205.863
INFO: [VHDL 208-304] Generating VHDL RTL for DLU.
INFO: [VLOG 209-307] Generating Verilog RTL for DLU.
INFO: [HLS 200-112] Total elapsed time: 67.536 seconds; peak allocated memory: 221.062 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:04 . Memory (MB): peak = 185.922 ; gain = 117.043
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:04 . Memory (MB): peak = 185.922 ; gain = 117.043
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:07 . Memory (MB): peak = 185.922 ; gain = 117.043
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:07 . Memory (MB): peak = 209.277 ; gain = 140.398
WARNING: [XFORM 203-105] Cannot partition array 'data' : indivisible factor 32 on dimension 1, which has 48 elements.
WARNING: [XFORM 203-105] Cannot partition array 'data' : indivisible factor 32 on dimension 1, which has 48 elements.
INFO: [XFORM 203-101] Partitioning array 'filter'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out'  in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'DLU' (HLS_SampleGn/core.cpp:117).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:10 . Memory (MB): peak = 261.168 ; gain = 192.289
WARNING: [XFORM 203-561] 'Loop-1' (HLS_SampleGn/core.cpp:40:3) in function 'DLU' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:12 . Memory (MB): peak = 275.082 ; gain = 206.203
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DLU' ...
WARNING: [SYN 201-107] Renaming port name 'DLU/loop' to 'DLU/loop_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 72.641 seconds; current allocated memory: 212.776 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 11 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.211 seconds; current allocated memory: 215.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/loop_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DLU' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'w1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'w2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'stride' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_9' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_10' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_11' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_12' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_13' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_14' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'out_15' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' and 'loop_r' to AXI-Lite port CRTL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DLU'.
INFO: [HLS 200-111]  Elapsed time: 2.184 seconds; current allocated memory: 219.278 MB.
INFO: [RTMG 210-278] Implementing memory 'DLU_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DLU_filter_0_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:01:25 . Memory (MB): peak = 298.875 ; gain = 229.996
INFO: [VHDL 208-304] Generating VHDL RTL for DLU.
INFO: [VLOG 209-307] Generating Verilog RTL for DLU.
INFO: [HLS 200-112] Total elapsed time: 84.656 seconds; peak allocated memory: 219.278 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 185.852 ; gain = 93.703
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 185.852 ; gain = 93.703
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:45 . Memory (MB): peak = 185.852 ; gain = 93.703
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:46 . Memory (MB): peak = 209.305 ; gain = 117.156
WARNING: [XFORM 203-105] Cannot partition array 'data' : indivisible factor 32 on dimension 1, which has 48 elements.
WARNING: [XFORM 203-105] Cannot partition array 'data' : indivisible factor 32 on dimension 1, which has 48 elements.
INFO: [XFORM 203-101] Partitioning array 'filter'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out'  in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'DLU' (HLS_SampleGn/core.cpp:120).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:48 . Memory (MB): peak = 261.465 ; gain = 169.316
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:50 . Memory (MB): peak = 274.586 ; gain = 182.438
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DLU' ...
WARNING: [SYN 201-107] Renaming port name 'DLU/loop' to 'DLU/loop_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.423 seconds; current allocated memory: 212.718 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.138 seconds; current allocated memory: 215.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/loop_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DLU' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'w1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_9' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_10' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_11' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_12' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_13' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_14' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'out_15' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' and 'loop_r' to AXI-Lite port CRTL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DLU'.
INFO: [HLS 200-111]  Elapsed time: 2.37 seconds; current allocated memory: 219.209 MB.
INFO: [RTMG 210-278] Implementing memory 'DLU_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DLU_filter_0_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:01:02 . Memory (MB): peak = 298.992 ; gain = 206.844
INFO: [VHDL 208-304] Generating VHDL RTL for DLU.
INFO: [VLOG 209-307] Generating Verilog RTL for DLU.
INFO: [HLS 200-112] Total elapsed time: 61.688 seconds; peak allocated memory: 219.209 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 186.375 ; gain = 93.426
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 186.375 ; gain = 93.426
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:45 . Memory (MB): peak = 186.375 ; gain = 93.426
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:46 . Memory (MB): peak = 209.793 ; gain = 116.844
WARNING: [XFORM 203-105] Cannot partition array 'data' : indivisible factor 32 on dimension 1, which has 48 elements.
WARNING: [XFORM 203-105] Cannot partition array 'data' : indivisible factor 32 on dimension 1, which has 48 elements.
INFO: [XFORM 203-101] Partitioning array 'filter'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out'  in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'DLU' (HLS_SampleGn/core.cpp:128).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:48 . Memory (MB): peak = 261.945 ; gain = 168.996
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:50 . Memory (MB): peak = 275.336 ; gain = 182.387
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DLU' ...
WARNING: [SYN 201-107] Renaming port name 'DLU/loop' to 'DLU/loop_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.597 seconds; current allocated memory: 214.324 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.392 seconds; current allocated memory: 217.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/loop_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DLU' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'w1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_9' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_10' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_11' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_12' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_13' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_14' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'out_15' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' and 'loop_r' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'DLU_mac_muladd_8s_8ns_32ns_32_1_1' to 'DLU_mac_muladd_8sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_mac_muladd_8sbkb': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DLU'.
INFO: [HLS 200-111]  Elapsed time: 2.81 seconds; current allocated memory: 222.083 MB.
INFO: [RTMG 210-278] Implementing memory 'DLU_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DLU_filter_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:01:04 . Memory (MB): peak = 303.379 ; gain = 210.430
INFO: [VHDL 208-304] Generating VHDL RTL for DLU.
INFO: [VLOG 209-307] Generating Verilog RTL for DLU.
INFO: [HLS 200-112] Total elapsed time: 63.839 seconds; peak allocated memory: 222.083 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from HLS_SampleGn/core.cpp:1:
HLS_SampleGn/core.cpp:47:5: error: use of undeclared identifier 'printf'
    printf("data[%d] ",i);
    ^
HLS_SampleGn/core.cpp:55:6: error: use of undeclared identifier 'printf'
     printf("%d, %d, %d, %d,",data[i][j+0],data[i][j+1],data[i][j+2],data[i][j+3]);
     ^
HLS_SampleGn/core.cpp:57:5: error: use of undeclared identifier 'printf'
    printf("\n");
    ^
HLS_SampleGn/core.cpp:80:7: error: use of undeclared identifier 'printf'
      printf("filter(%d,1:4)= %d,%d,%d,%d\n",i,filter[i][j+0],filter[i][j+1],filter[i][j+2],filter[i][j+3]);
      ^
HLS_SampleGn/core.cpp:112:7: error: use of undeclared identifier 'printf'
      printf("out[0]+=data[%d+0][%d+%d]*filter[0][%d]= %d * %d\n",r,j,c,j,data[r+0][c+j],filter[0][j]);
      ^
HLS_SampleGn/core.cpp:113:7: error: use of undeclared identifier 'printf'
      printf("out[1]+=data[%d+1][%d+%d]*filter[1][%d]= %d * %d\n",r,j,c,j,data[r+1][c+j],filter[1][j]);
      ^
HLS_SampleGn/core.cpp:114:7: error: use of undeclared identifier 'printf'
      printf("out[2]+=data[%d+2][%d+%d]*filter[2][%d]= %d * %d\n",r,j,c,j,data[r+2][c+j],filter[2][j]);
      ^
HLS_SampleGn/core.cpp:115:7: error: use of undeclared identifier 'printf'
      printf("--------------------------------------------------\n");
      ^
HLS_SampleGn/core.cpp:137:7: error: use of undeclared identifier 'printf'
      printf("out[%d]= %d\n",i,out[i]);
      ^
HLS_SampleGn/core.cpp:141:6: error: use of undeclared identifier 'printf'
     printf("valOut.data= %d\n",col);
     ^
10 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 185.730 ; gain = 93.730
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 185.730 ; gain = 93.730
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:44 . Memory (MB): peak = 185.730 ; gain = 93.730
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:45 . Memory (MB): peak = 209.379 ; gain = 117.379
WARNING: [XFORM 203-105] Cannot partition array 'data' : indivisible factor 32 on dimension 1, which has 48 elements.
WARNING: [XFORM 203-105] Cannot partition array 'data' : indivisible factor 32 on dimension 1, which has 48 elements.
INFO: [XFORM 203-101] Partitioning array 'filter'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out'  in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'DLU' (HLS_SampleGn/core.cpp:136).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:47 . Memory (MB): peak = 261.512 ; gain = 169.512
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:48 . Memory (MB): peak = 275.785 ; gain = 183.785
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DLU' ...
WARNING: [SYN 201-107] Renaming port name 'DLU/loop' to 'DLU/loop_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.474 seconds; current allocated memory: 213.335 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.446 seconds; current allocated memory: 216.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/loop_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DLU' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'w1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_9' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_10' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_11' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_12' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_13' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_14' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'out_15' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' and 'loop_r' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'DLU_mac_muladd_8s_8ns_32ns_32_1_1' to 'DLU_mac_muladd_8sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_mac_muladd_8sbkb': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DLU'.
INFO: [HLS 200-111]  Elapsed time: 2.499 seconds; current allocated memory: 220.812 MB.
INFO: [RTMG 210-278] Implementing memory 'DLU_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DLU_filter_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:01:03 . Memory (MB): peak = 302.340 ; gain = 210.340
INFO: [VHDL 208-304] Generating VHDL RTL for DLU.
INFO: [VLOG 209-307] Generating Verilog RTL for DLU.
INFO: [HLS 200-112] Total elapsed time: 62.715 seconds; peak allocated memory: 220.812 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:903:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::to_uint64() const' into 'ap_range_ref<32, false>::operator unsigned long long() const' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_ref.h:361:76)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_range_ref<32, false>::operator=(int)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_ref.h:391:102)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axis<32, 2, 5, 6>, 0>::read()' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:31:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axis<32, 2, 5, 6>, 0>::write(ap_axis<32, 2, 5, 6> const&)' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:146:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axis<32, 2, 5, 6>, 0>::write(ap_axis<32, 2, 5, 6> const&)' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:140:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axis<32, 2, 5, 6>, 0>::write(ap_axis<32, 2, 5, 6> const&)' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:90:14)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator=(int)' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:88:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:88:7)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator=(int)' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:87:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:87:7)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:79:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:79:24)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:78:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:78:24)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:77:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:77:24)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:76:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:76:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axis<32, 2, 5, 6>, 0>::read()' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:75:30)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:66:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:66:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:65:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:65:14)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:64:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:64:10)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:63:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:63:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axis<32, 2, 5, 6>, 0>::read()' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:62:41)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:53:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:53:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:52:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:52:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:51:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:51:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:50:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:50:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axis<32, 2, 5, 6>, 0>::read()' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:49:29)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:44:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:44:13)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:43:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:43:10)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:42:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:42:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axis<32, 2, 5, 6>, 0>::read()' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:41:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:31:11)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:12)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:96:12)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:97:12)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:98:12)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:99:12)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:100:12)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:101:12)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:102:12)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:12)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:104:12)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:105:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:106:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:107:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:108:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:110:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:118:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:119:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:120:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:121:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:122:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:123:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:124:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:125:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:126:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:127:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:128:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:129:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:130:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:131:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:132:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:133:14)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:01:21 . Memory (MB): peak = 995.957 ; gain = 898.199
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:01:21 . Memory (MB): peak = 995.957 ; gain = 898.199
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:01:22 . Memory (MB): peak = 995.957 ; gain = 898.199
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:01:22 . Memory (MB): peak = 995.957 ; gain = 898.199
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_2' (HLS_SampleGn/core.cpp:45) in function 'DLU' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_4' (HLS_SampleGn/core.cpp:68) in function 'DLU' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_7' (HLS_SampleGn/core.cpp:111) in function 'DLU' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_8' (HLS_SampleGn/core.cpp:94) in function 'DLU' automatically.
ERROR: [HLS 200-906] indivisible factor 32 on dimension 1, which has 48 elements.
ERROR: [HLS 200-906] indivisible factor 32 on dimension 1, which has 48 elements.
INFO: [XFORM 203-101] Partitioning array 'filter'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out'  in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'DLU' (HLS_SampleGn/core.cpp:136).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:01:23 . Memory (MB): peak = 995.957 ; gain = 898.199
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_46_1' (HLS_SampleGn/core.cpp:45:8) in function 'DLU' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_67_3' (HLS_SampleGn/core.cpp:67:29) in function 'DLU'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_93_6' (HLS_SampleGn/core.cpp:94:10) in function 'DLU' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_92_5' (HLS_SampleGn/core.cpp:91:10) in function 'DLU' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'data' (HLS_SampleGn/core.cpp:50:18)
INFO: [HLS 200-472] Inferring partial write operation for 'data' (HLS_SampleGn/core.cpp:51:18)
INFO: [HLS 200-472] Inferring partial write operation for 'data' (HLS_SampleGn/core.cpp:52:18)
INFO: [HLS 200-472] Inferring partial write operation for 'data' (HLS_SampleGn/core.cpp:53:18)
INFO: [HLS 200-472] Inferring partial write operation for 'filter.0' (HLS_SampleGn/core.cpp:76:21)
INFO: [HLS 200-472] Inferring partial write operation for 'filter.0' (HLS_SampleGn/core.cpp:77:21)
INFO: [HLS 200-472] Inferring partial write operation for 'filter.0' (HLS_SampleGn/core.cpp:78:21)
INFO: [HLS 200-472] Inferring partial write operation for 'filter.0' (HLS_SampleGn/core.cpp:79:21)
INFO: [HLS 200-472] Inferring partial write operation for 'filter.0' (HLS_SampleGn/core.cpp:70:21)
INFO: [HLS 200-472] Inferring partial write operation for 'filter.0' (HLS_SampleGn/core.cpp:71:21)
INFO: [HLS 200-472] Inferring partial write operation for 'filter.0' (HLS_SampleGn/core.cpp:72:21)
INFO: [HLS 200-472] Inferring partial write operation for 'filter.0' (HLS_SampleGn/core.cpp:73:21)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:01:25 . Memory (MB): peak = 995.957 ; gain = 898.199
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DLU' ...
WARNING: [SYN 201-107] Renaming port name 'DLU/loop' to 'DLU/loop_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln118) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_3_VITIS_LOOP_68_4'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('filter_14_addr_6_write_ln78', HLS_SampleGn/core.cpp:78) of variable 'p_Result_6' on array 'filter_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'filter_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_7'.
WARNING: [HLS 200-881] Unable to enforce a carried constraint (II = 1) between 'add' operation of DSP[807] ('add_ln133', HLS_SampleGn/core.cpp:133) and 'add' operation of DSP[807] ('add_ln133', HLS_SampleGn/core.cpp:133).
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('data_load_4', HLS_SampleGn/core.cpp:122) on array 'data' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_2'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('data_addr_2_write_ln52', HLS_SampleGn/core.cpp:52) of variable 'p_Result_s_63' on array 'data' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 91.016 seconds; current allocated memory: 187.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.566 seconds; current allocated memory: 190.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/loop_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DLU' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'w1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_9' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_10' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_11' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_12' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_13' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_14' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'out_15' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'out_15' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' and 'loop_r' to AXI-Lite port CRTL_BUS.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8ns_24s_24_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DLU'.
INFO: [HLS 200-111]  Elapsed time: 1.916 seconds; current allocated memory: 195.034 MB.
INFO: [RTMG 210-278] Implementing memory 'DLU_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DLU_filter_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:01:38 . Memory (MB): peak = 995.957 ; gain = 898.199
INFO: [VHDL 208-304] Generating VHDL RTL for DLU.
INFO: [VLOG 209-307] Generating Verilog RTL for DLU.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 157.53 MHz
INFO: [HLS 200-112] Total elapsed time: 97.993 seconds; peak allocated memory: 195.034 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-1017] unknown pragma ignored: HLS_SampleGn/core.cpp:72:9
ERROR: [HLS 207-4863] control reaches end of non-void function: HLS_SampleGn/core.cpp:130:1
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
ERROR: [HLS 207-4863] control reaches end of non-void function: HLS_SampleGn/core.cpp:130:1
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:903:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::to_uint64() const' into 'ap_range_ref<32, false>::operator unsigned long long() const' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_ref.h:361:76)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1351:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1351:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1467:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' into 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1467:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1351:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1351:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<32, true>::operator-() const' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:750:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::operator-() const' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:750:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_int_base<32, true>::ap_int_base(double)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:307:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>& ap_int_base<32, true>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<32, true>::ap_int_base(double)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:345:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator-() const' into 'ap_int_base<32, true>::ap_int_base(double)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:345:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<32, true>::ap_int_base(double)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:312:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' into 'ap_int_base<32, true>::ap_int_base(double)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:312:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base(int)' into 'ap_int_base<32, true>::ap_int_base(double)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:310:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(double)' into 'ap_int<32>::ap_int(double)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot/ap_int.h:169:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axis<32, 2, 5, 6>, 0>::write(ap_axis<32, 2, 5, 6> const&)' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:129:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axis<32, 2, 5, 6>, 0>::write(ap_axis<32, 2, 5, 6> const&)' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:125:13)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:64:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:64:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axis<32, 2, 5, 6>, 0>::read()' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:63:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axis<32, 2, 5, 6>, 0>::read()' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:61:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axis<32, 2, 5, 6>, 0>::read()' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:59:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_71_3' (HLS_SampleGn/core.cpp:71:20) in function 'DLU' completely with a factor of 14 (HLS_SampleGn/core.cpp:71:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_4' (HLS_SampleGn/core.cpp:78:20) in function 'DLU' completely with a factor of 14 (HLS_SampleGn/core.cpp:78:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_5' (HLS_SampleGn/core.cpp:88:20) in function 'DLU' completely with a factor of 14 (HLS_SampleGn/core.cpp:88:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_6' (HLS_SampleGn/core.cpp:93:20) in function 'DLU' completely with a factor of 14 (HLS_SampleGn/core.cpp:93:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_7' (HLS_SampleGn/core.cpp:101:21) in function 'DLU' completely with a factor of 14 (HLS_SampleGn/core.cpp:101:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_8' (HLS_SampleGn/core.cpp:107:21) in function 'DLU' completely with a factor of 14 (HLS_SampleGn/core.cpp:107:21)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:01:18 . Memory (MB): peak = 996.723 ; gain = 911.195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:01:18 . Memory (MB): peak = 996.723 ; gain = 911.195
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:01:20 . Memory (MB): peak = 996.723 ; gain = 911.195
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:01:20 . Memory (MB): peak = 996.723 ; gain = 911.195
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_2' in function 'DLU' automatically.
ERROR: [HLS 200-908] Cannot partition array 'X' : incorrect partition factor 14.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:903:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::to_uint64() const' into 'ap_range_ref<32, false>::operator unsigned long long() const' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_ref.h:361:76)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1351:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1351:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1467:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' into 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1467:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1351:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1351:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<32, true>::operator-() const' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:750:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::operator-() const' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:750:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_int_base<32, true>::ap_int_base(double)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:307:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>& ap_int_base<32, true>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<32, true>::ap_int_base(double)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:345:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator-() const' into 'ap_int_base<32, true>::ap_int_base(double)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:345:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<32, true>::ap_int_base(double)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:312:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' into 'ap_int_base<32, true>::ap_int_base(double)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:312:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base(int)' into 'ap_int_base<32, true>::ap_int_base(double)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:310:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(double)' into 'ap_int<32>::ap_int(double)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot/ap_int.h:169:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axis<32, 2, 5, 6>, 0>::write(ap_axis<32, 2, 5, 6> const&)' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:129:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axis<32, 2, 5, 6>, 0>::write(ap_axis<32, 2, 5, 6> const&)' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:125:13)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:63:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:63:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axis<32, 2, 5, 6>, 0>::read()' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:62:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axis<32, 2, 5, 6>, 0>::read()' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:60:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axis<32, 2, 5, 6>, 0>::read()' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:58:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_71_3' (HLS_SampleGn/core.cpp:71:20) in function 'DLU' completely with a factor of 14 (HLS_SampleGn/core.cpp:71:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_4' (HLS_SampleGn/core.cpp:78:20) in function 'DLU' completely with a factor of 14 (HLS_SampleGn/core.cpp:78:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_5' (HLS_SampleGn/core.cpp:88:20) in function 'DLU' completely with a factor of 14 (HLS_SampleGn/core.cpp:88:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_6' (HLS_SampleGn/core.cpp:93:20) in function 'DLU' completely with a factor of 14 (HLS_SampleGn/core.cpp:93:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_7' (HLS_SampleGn/core.cpp:101:21) in function 'DLU' completely with a factor of 14 (HLS_SampleGn/core.cpp:101:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_8' (HLS_SampleGn/core.cpp:107:21) in function 'DLU' completely with a factor of 14 (HLS_SampleGn/core.cpp:107:21)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:01:12 . Memory (MB): peak = 996.707 ; gain = 899.098
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:01:12 . Memory (MB): peak = 996.707 ; gain = 899.098
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:01:13 . Memory (MB): peak = 996.707 ; gain = 899.098
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:01:13 . Memory (MB): peak = 996.707 ; gain = 899.098
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_2' in function 'DLU' automatically.
INFO: [XFORM 203-101] Partitioning array 'zt'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'xt_old'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'yztT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wxxT'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SampleGn/core.cpp:73:9) to (HLS_SampleGn/core.cpp:130:2) in function 'DLU'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:01:15 . Memory (MB): peak = 996.707 ; gain = 899.098
INFO: [HLS 200-472] Inferring partial write operation for 'W' (HLS_SampleGn/core.cpp:109:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:01:15 . Memory (MB): peak = 996.707 ; gain = 899.098
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DLU' ...
WARNING: [SYN 201-107] Renaming port name 'DLU/loop' to 'DLU/loop_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 78.112 seconds; current allocated memory: 187.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.437 seconds; current allocated memory: 189.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/loop_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DLU' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'zt_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' and 'loop_r' to AXI-Lite port CRTL_BUS.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DLU'.
INFO: [HLS 200-111]  Elapsed time: 4.561 seconds; current allocated memory: 193.480 MB.
INFO: [RTMG 210-278] Implementing memory 'DLU_W_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:01:39 . Memory (MB): peak = 996.707 ; gain = 899.098
INFO: [VHDL 208-304] Generating VHDL RTL for DLU.
INFO: [VLOG 209-307] Generating Verilog RTL for DLU.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 105.39 MHz
INFO: [HLS 200-112] Total elapsed time: 98.855 seconds; peak allocated memory: 193.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:01:01 . Memory (MB): peak = 184.840 ; gain = 93.383
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:01 . Memory (MB): peak = 184.840 ; gain = 93.383
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:01:02 . Memory (MB): peak = 184.840 ; gain = 93.383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:01:03 . Memory (MB): peak = 208.457 ; gain = 117.000
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (HLS_SampleGn/core.cpp:57) in function 'DLU' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (HLS_SampleGn/core.cpp:57) in function 'DLU' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (HLS_SampleGn/core.cpp:71) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (HLS_SampleGn/core.cpp:78) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (HLS_SampleGn/core.cpp:88) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5' (HLS_SampleGn/core.cpp:93) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.6' (HLS_SampleGn/core.cpp:101) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.7' (HLS_SampleGn/core.cpp:107) in function 'DLU' completely with a factor of 14.
INFO: [XFORM 203-101] Partitioning array 'zt'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'xt_old'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'yztT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wxxT'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SampleGn/core.cpp:73:2) to (HLS_SampleGn/core.cpp:130:2) in function 'DLU'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:01:04 . Memory (MB): peak = 261.008 ; gain = 169.551
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:04 . Memory (MB): peak = 274.363 ; gain = 182.906
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DLU' ...
WARNING: [SYN 201-107] Renaming port name 'DLU/loop' to 'DLU/loop_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 64.868 seconds; current allocated memory: 209.707 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.178 seconds; current allocated memory: 211.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/loop_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DLU' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'zt_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' and 'loop_r' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'DLU_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'DLU_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fsub_32ns_32ns_32_5_full_dsp_1' to 'DLU_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fmul_32ns_32ns_32_4_max_dsp_1' to 'DLU_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fdiv_32ns_32ns_32_16_1' to 'DLU_fdiv_32ns_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_uitofp_32ns_32_6_1' to 'DLU_uitofp_32ns_3fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fptrunc_64ns_32_2_1' to 'DLU_fptrunc_64ns_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fpext_32ns_64_2_1' to 'DLU_fpext_32ns_64hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'DLU_dadddsub_64nsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_dadd_64ns_64ns_64_5_full_dsp_1' to 'DLU_dadd_64ns_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_dmul_64ns_64ns_64_6_max_dsp_1' to 'DLU_dmul_64ns_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_ddiv_64ns_64ns_64_31_1' to 'DLU_ddiv_64ns_64nlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_dadd_64ns_64njbC': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_dadddsub_64nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_ddiv_64ns_64nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_dmul_64ns_64nkbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ndEe': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fpext_32ns_64hbi': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fptrunc_64ns_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fsub_32ns_32ncud': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_uitofp_32ns_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DLU'.
INFO: [HLS 200-111]  Elapsed time: 2.185 seconds; current allocated memory: 216.632 MB.
INFO: [RTMG 210-278] Implementing memory 'DLU_W_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:01:16 . Memory (MB): peak = 291.688 ; gain = 200.230
INFO: [VHDL 208-304] Generating VHDL RTL for DLU.
INFO: [VLOG 209-307] Generating Verilog RTL for DLU.
INFO: [HLS 200-112] Total elapsed time: 75.788 seconds; peak allocated memory: 216.632 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: M:/VIVADO/Vitis/2020.1/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:903:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::to_uint64() const' into 'ap_range_ref<32, false>::operator unsigned long long() const' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_ref.h:361:76)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1351:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1351:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1467:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<64, true>::minus operator-<12, true, 64, true>(ap_int_base<12, true> const&, ap_int_base<64, true> const&)' into 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1467:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1351:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:1351:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<32, true>::operator-() const' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:750:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<32, true>::minus operator-<1, false, 32, true>(ap_int_base<1, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::operator-() const' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:750:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_int_base<32, true>::ap_int_base(double)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:307:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>& ap_int_base<32, true>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<32, true>::ap_int_base(double)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:345:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator-() const' into 'ap_int_base<32, true>::ap_int_base(double)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:345:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<32, true>::ap_int_base(double)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:312:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<($_0)64, true>::minus operator-<12, true>(ap_int_base<12, true> const&, long)' into 'ap_int_base<32, true>::ap_int_base(double)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:312:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base(int)' into 'ap_int_base<32, true>::ap_int_base(double)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot\ap_int_base.h:310:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(double)' into 'ap_int<32>::ap_int(double)' (M:/VIVADO/Vitis/2020.1/common/technology/autopilot/ap_int.h:169:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axis<32, 2, 5, 6>, 0>::write(ap_axis<32, 2, 5, 6> const&)' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:129:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axis<32, 2, 5, 6>, 0>::write(ap_axis<32, 2, 5, 6> const&)' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:125:13)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::operator unsigned long long() const' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:63:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:63:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axis<32, 2, 5, 6>, 0>::read()' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:62:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axis<32, 2, 5, 6>, 0>::read()' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:60:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_axis<32, 2, 5, 6>, 0>::read()' into 'DLU(hls::stream<ap_axis<32, 2, 5, 6>, 0>&, hls::stream<ap_axis<32, 2, 5, 6>, 0>&, int)' (HLS_SampleGn/core.cpp:58:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_71_3' (HLS_SampleGn/core.cpp:71:20) in function 'DLU' completely with a factor of 14 (HLS_SampleGn/core.cpp:71:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_4' (HLS_SampleGn/core.cpp:78:20) in function 'DLU' completely with a factor of 14 (HLS_SampleGn/core.cpp:78:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_5' (HLS_SampleGn/core.cpp:88:20) in function 'DLU' completely with a factor of 14 (HLS_SampleGn/core.cpp:88:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_6' (HLS_SampleGn/core.cpp:93:20) in function 'DLU' completely with a factor of 14 (HLS_SampleGn/core.cpp:93:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_7' (HLS_SampleGn/core.cpp:101:21) in function 'DLU' completely with a factor of 14 (HLS_SampleGn/core.cpp:101:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_8' (HLS_SampleGn/core.cpp:107:21) in function 'DLU' completely with a factor of 14 (HLS_SampleGn/core.cpp:107:21)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:15)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:73:7)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:14)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:74:13)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:80:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:90:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:10)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:17)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:95:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:18)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:103:9)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:8)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:23)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_SampleGn/core.cpp:109:6)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:01:15 . Memory (MB): peak = 996.520 ; gain = 878.266
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:01:15 . Memory (MB): peak = 996.520 ; gain = 878.266
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:01:16 . Memory (MB): peak = 996.520 ; gain = 878.266
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:01:16 . Memory (MB): peak = 996.520 ; gain = 878.266
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_2' in function 'DLU' automatically.
INFO: [XFORM 203-101] Partitioning array 'zt'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'xt_old'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'yztT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wxxT'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SampleGn/core.cpp:73:9) to (HLS_SampleGn/core.cpp:130:2) in function 'DLU'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:01:17 . Memory (MB): peak = 996.520 ; gain = 878.266
INFO: [HLS 200-472] Inferring partial write operation for 'W' (HLS_SampleGn/core.cpp:109:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:01:17 . Memory (MB): peak = 996.520 ; gain = 878.266
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DLU' ...
WARNING: [SYN 201-107] Renaming port name 'DLU/loop' to 'DLU/loop_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 78.385 seconds; current allocated memory: 187.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.536 seconds; current allocated memory: 189.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/loop_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DLU' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'zt_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' and 'loop_r' to AXI-Lite port CRTL_BUS.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DLU'.
INFO: [HLS 200-111]  Elapsed time: 3.095 seconds; current allocated memory: 193.491 MB.
INFO: [RTMG 210-278] Implementing memory 'DLU_W_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:01:30 . Memory (MB): peak = 996.520 ; gain = 878.266
INFO: [VHDL 208-304] Generating VHDL RTL for DLU.
INFO: [VLOG 209-307] Generating Verilog RTL for DLU.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 105.39 MHz
INFO: [HLS 200-112] Total elapsed time: 89.719 seconds; peak allocated memory: 193.491 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file HLS_SampleGn/solution1/impl/export.zip
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 173.730 ; gain = 82.203
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 173.730 ; gain = 82.203
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 173.730 ; gain = 82.203
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 198.137 ; gain = 106.609
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (HLS_SampleGn/core.cpp:57) in function 'DLU' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (HLS_SampleGn/core.cpp:57) in function 'DLU' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (HLS_SampleGn/core.cpp:71) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (HLS_SampleGn/core.cpp:78) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (HLS_SampleGn/core.cpp:88) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5' (HLS_SampleGn/core.cpp:93) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.6' (HLS_SampleGn/core.cpp:101) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.7' (HLS_SampleGn/core.cpp:107) in function 'DLU' completely with a factor of 14.
INFO: [XFORM 203-101] Partitioning array 'zt'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'xt_old'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'yztT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wxxT'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SampleGn/core.cpp:73:2) to (HLS_SampleGn/core.cpp:130:2) in function 'DLU'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 251.148 ; gain = 159.621
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 264.750 ; gain = 173.223
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DLU' ...
WARNING: [SYN 201-107] Renaming port name 'DLU/loop' to 'DLU/loop_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.86 seconds; current allocated memory: 201.122 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.069 seconds; current allocated memory: 203.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/loop_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DLU' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'zt_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' and 'loop_r' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'DLU_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'DLU_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fsub_32ns_32ns_32_5_full_dsp_1' to 'DLU_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fmul_32ns_32ns_32_4_max_dsp_1' to 'DLU_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fdiv_32ns_32ns_32_16_1' to 'DLU_fdiv_32ns_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_uitofp_32ns_32_6_1' to 'DLU_uitofp_32ns_3fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fptrunc_64ns_32_2_1' to 'DLU_fptrunc_64ns_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fpext_32ns_64_2_1' to 'DLU_fpext_32ns_64hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'DLU_dadddsub_64nsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_dadd_64ns_64ns_64_5_full_dsp_1' to 'DLU_dadd_64ns_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_dmul_64ns_64ns_64_6_max_dsp_1' to 'DLU_dmul_64ns_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_ddiv_64ns_64ns_64_31_1' to 'DLU_ddiv_64ns_64nlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_dadd_64ns_64njbC': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_dadddsub_64nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_ddiv_64ns_64nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_dmul_64ns_64nkbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ndEe': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fpext_32ns_64hbi': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fptrunc_64ns_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fsub_32ns_32ncud': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_uitofp_32ns_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DLU'.
INFO: [HLS 200-111]  Elapsed time: 1.871 seconds; current allocated memory: 208.078 MB.
INFO: [RTMG 210-278] Implementing memory 'DLU_W_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:48 . Memory (MB): peak = 282.711 ; gain = 191.184
INFO: [VHDL 208-304] Generating VHDL RTL for DLU.
INFO: [VLOG 209-307] Generating Verilog RTL for DLU.
INFO: [HLS 200-112] Total elapsed time: 47.843 seconds; peak allocated memory: 208.078 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from HLS_SampleGn/core.cpp:1:
HLS_SampleGn/core.cpp:127:16: warning: expression result unused [-Wunused-value]
 for(int i=0; i<13, i++){
              ~^~~
HLS_SampleGn/core.cpp:127:24: error: expected ';' in 'for' statement specifier
 for(int i=0; i<13, i++){
                       ^
1 warning and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from HLS_SampleGn/core.cpp:1:
HLS_SampleGn/core.cpp:127:16: warning: expression result unused [-Wunused-value]
 for(int i=0; i<13, i++){
              ~^~~
HLS_SampleGn/core.cpp:127:24: error: expected ';' in 'for' statement specifier
 for(int i=0; i<13, i++){
                       ^
1 warning and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from HLS_SampleGn/core.cpp:1:
HLS_SampleGn/core.cpp:127:12: warning: expression result unused [-Wunused-value]
 for(i=0; i<13, i++){
          ~^~~
HLS_SampleGn/core.cpp:127:20: error: expected ';' in 'for' statement specifier
 for(i=0; i<13, i++){
                   ^
1 warning and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from HLS_SampleGn/core.cpp:1:
HLS_SampleGn/core.cpp:128:12: warning: expression result unused [-Wunused-value]
 for(c=0; c<13, c++){
          ~^~~
HLS_SampleGn/core.cpp:128:20: error: expected ';' in 'for' statement specifier
 for(c=0; c<13, c++){
                   ^
1 warning and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 173.844 ; gain = 82.352
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 173.844 ; gain = 82.352
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 173.844 ; gain = 82.352
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 198.891 ; gain = 107.398
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (HLS_SampleGn/core.cpp:57) in function 'DLU' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (HLS_SampleGn/core.cpp:57) in function 'DLU' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (HLS_SampleGn/core.cpp:71) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (HLS_SampleGn/core.cpp:78) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (HLS_SampleGn/core.cpp:88) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5' (HLS_SampleGn/core.cpp:93) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.6' (HLS_SampleGn/core.cpp:101) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.7' (HLS_SampleGn/core.cpp:107) in function 'DLU' completely with a factor of 14.
INFO: [XFORM 203-101] Partitioning array 'zt'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'xt_old'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'yztT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wxxT'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SampleGn/core.cpp:130:3) to (HLS_SampleGn/core.cpp:128:17) in function 'DLU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SampleGn/core.cpp:73:2) to (HLS_SampleGn/core.cpp:128:6) in function 'DLU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SampleGn/core.cpp:134:2) to (HLS_SampleGn/core.cpp:136:2) in function 'DLU'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:37 . Memory (MB): peak = 251.371 ; gain = 159.879
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:37 . Memory (MB): peak = 264.344 ; gain = 172.852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DLU' ...
WARNING: [SYN 201-107] Renaming port name 'DLU/loop' to 'DLU/loop_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.139 seconds; current allocated memory: 202.323 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.979 seconds; current allocated memory: 204.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/loop_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DLU' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'zt_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' and 'loop_r' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'DLU_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'DLU_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fsub_32ns_32ns_32_5_full_dsp_1' to 'DLU_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fmul_32ns_32ns_32_4_max_dsp_1' to 'DLU_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fdiv_32ns_32ns_32_16_1' to 'DLU_fdiv_32ns_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_uitofp_32ns_32_6_1' to 'DLU_uitofp_32ns_3fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fptrunc_64ns_32_2_1' to 'DLU_fptrunc_64ns_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fpext_32ns_64_2_1' to 'DLU_fpext_32ns_64hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'DLU_dadddsub_64nsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_dadd_64ns_64ns_64_5_full_dsp_1' to 'DLU_dadd_64ns_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_dmul_64ns_64ns_64_6_max_dsp_1' to 'DLU_dmul_64ns_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_ddiv_64ns_64ns_64_31_1' to 'DLU_ddiv_64ns_64nlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_dadd_64ns_64njbC': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_dadddsub_64nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_ddiv_64ns_64nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_dmul_64ns_64nkbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ndEe': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fpext_32ns_64hbi': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fptrunc_64ns_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fsub_32ns_32ncud': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_uitofp_32ns_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DLU'.
INFO: [HLS 200-111]  Elapsed time: 3.395 seconds; current allocated memory: 210.377 MB.
INFO: [RTMG 210-278] Implementing memory 'DLU_W_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:49 . Memory (MB): peak = 288.332 ; gain = 196.840
INFO: [VHDL 208-304] Generating VHDL RTL for DLU.
INFO: [VLOG 209-307] Generating Verilog RTL for DLU.
INFO: [HLS 200-112] Total elapsed time: 49.327 seconds; peak allocated memory: 210.377 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 173.676 ; gain = 82.133
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 173.676 ; gain = 82.133
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 173.676 ; gain = 82.133
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 198.691 ; gain = 107.148
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (HLS_SampleGn/core.cpp:57) in function 'DLU' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (HLS_SampleGn/core.cpp:57) in function 'DLU' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (HLS_SampleGn/core.cpp:71) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (HLS_SampleGn/core.cpp:78) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (HLS_SampleGn/core.cpp:88) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5' (HLS_SampleGn/core.cpp:93) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.6' (HLS_SampleGn/core.cpp:101) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.7' (HLS_SampleGn/core.cpp:107) in function 'DLU' completely with a factor of 14.
INFO: [XFORM 203-101] Partitioning array 'zt'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'xt_old'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'yztT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wxxT'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SampleGn/core.cpp:130:3) to (HLS_SampleGn/core.cpp:128:17) in function 'DLU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SampleGn/core.cpp:73:2) to (HLS_SampleGn/core.cpp:128:6) in function 'DLU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SampleGn/core.cpp:134:2) to (HLS_SampleGn/core.cpp:136:2) in function 'DLU'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 251.176 ; gain = 159.633
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 264.566 ; gain = 173.023
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DLU' ...
WARNING: [SYN 201-107] Renaming port name 'DLU/loop' to 'DLU/loop_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.049 seconds; current allocated memory: 202.111 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.671 seconds; current allocated memory: 204.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/loop_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DLU' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'zt_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' and 'loop_r' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'DLU_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'DLU_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fsub_32ns_32ns_32_5_full_dsp_1' to 'DLU_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fmul_32ns_32ns_32_4_max_dsp_1' to 'DLU_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fdiv_32ns_32ns_32_16_1' to 'DLU_fdiv_32ns_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_uitofp_32ns_32_6_1' to 'DLU_uitofp_32ns_3fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fptrunc_64ns_32_2_1' to 'DLU_fptrunc_64ns_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fpext_32ns_64_2_1' to 'DLU_fpext_32ns_64hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'DLU_dadddsub_64nsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_dadd_64ns_64ns_64_5_full_dsp_1' to 'DLU_dadd_64ns_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_dmul_64ns_64ns_64_6_max_dsp_1' to 'DLU_dmul_64ns_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_ddiv_64ns_64ns_64_31_1' to 'DLU_ddiv_64ns_64nlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_dadd_64ns_64njbC': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_dadddsub_64nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_ddiv_64ns_64nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_dmul_64ns_64nkbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ndEe': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fpext_32ns_64hbi': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fptrunc_64ns_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fsub_32ns_32ncud': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_uitofp_32ns_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DLU'.
INFO: [HLS 200-111]  Elapsed time: 3.977 seconds; current allocated memory: 210.139 MB.
INFO: [RTMG 210-278] Implementing memory 'DLU_W_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:47 . Memory (MB): peak = 284.512 ; gain = 192.969
INFO: [VHDL 208-304] Generating VHDL RTL for DLU.
INFO: [VLOG 209-307] Generating Verilog RTL for DLU.
INFO: [HLS 200-112] Total elapsed time: 47.47 seconds; peak allocated memory: 210.139 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 173.566 ; gain = 107.023
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 173.566 ; gain = 107.023
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 173.566 ; gain = 107.023
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 199.410 ; gain = 132.867
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (HLS_SampleGn/core.cpp:59) in function 'DLU' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (HLS_SampleGn/core.cpp:131) in function 'DLU' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (HLS_SampleGn/core.cpp:59) in function 'DLU' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (HLS_SampleGn/core.cpp:73) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (HLS_SampleGn/core.cpp:80) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (HLS_SampleGn/core.cpp:90) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5' (HLS_SampleGn/core.cpp:95) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.6' (HLS_SampleGn/core.cpp:103) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.7' (HLS_SampleGn/core.cpp:109) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (HLS_SampleGn/core.cpp:131) in function 'DLU' completely with a factor of 1.
INFO: [XFORM 203-101] Partitioning array 'zt'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'xt_old'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'yztT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wxxT'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SampleGn/core.cpp:136:5) to (HLS_SampleGn/core.cpp:133:17) in function 'DLU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SampleGn/core.cpp:148:4) to (HLS_SampleGn/core.cpp:147:18) in function 'DLU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SampleGn/core.cpp:75:2) in function 'DLU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SampleGn/core.cpp:143:3) to (HLS_SampleGn/core.cpp:147:7) in function 'DLU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SampleGn/core.cpp:152:3) to (HLS_SampleGn/core.cpp:154:2) in function 'DLU'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:42 . Memory (MB): peak = 252.691 ; gain = 186.148
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 266.598 ; gain = 200.055
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DLU' ...
WARNING: [SYN 201-107] Renaming port name 'DLU/loop' to 'DLU/loop_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.638 seconds; current allocated memory: 203.406 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.1743ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'load' operation ('W_load', HLS_SampleGn/core.cpp:82) on array 'W' (2.32 ns)
	'fmul' operation ('tmp_24', HLS_SampleGn/core.cpp:82) (7.85 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.143 seconds; current allocated memory: 206.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/loop_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DLU' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'M' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_13' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' and 'loop_r' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'DLU_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'DLU_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fmul_32ns_32ns_32_4_max_dsp_1' to 'DLU_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fdiv_32ns_32ns_32_16_1' to 'DLU_fdiv_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_uitofp_32ns_32_6_1' to 'DLU_uitofp_32ns_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_sitofp_32ns_32_6_1' to 'DLU_sitofp_32ns_3fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_sitofp_32ns_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_uitofp_32ns_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DLU'.
INFO: [HLS 200-111]  Elapsed time: 3.114 seconds; current allocated memory: 211.785 MB.
INFO: [RTMG 210-278] Implementing memory 'DLU_W_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:53 . Memory (MB): peak = 288.992 ; gain = 222.449
INFO: [VHDL 208-304] Generating VHDL RTL for DLU.
INFO: [VLOG 209-307] Generating Verilog RTL for DLU.
INFO: [HLS 200-112] Total elapsed time: 53.625 seconds; peak allocated memory: 211.785 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from HLS_SampleGn/core.cpp:1:
HLS_SampleGn/core.cpp:13:2: error: unknown type name 'u32'
 u32 uval;
 ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from HLS_SampleGn/core.cpp:1:
HLS_SampleGn/core.cpp:13:2: error: unknown type name 'u32'
 u32 uval;
 ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
WARNING: [HLS 200-40] In file included from HLS_SampleGn/core.cpp:1:
HLS_SampleGn/core.cpp:11:1: warning: declaration does not declare anything [-Wmissing-declarations]
typedef union floatToU32{
^~~~~~~
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 173.293 ; gain = 81.832
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 173.293 ; gain = 81.832
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 173.293 ; gain = 81.832
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 200.281 ; gain = 108.820
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (HLS_SampleGn/core.cpp:75) in function 'DLU' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (HLS_SampleGn/core.cpp:147) in function 'DLU' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (HLS_SampleGn/core.cpp:75) in function 'DLU' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (HLS_SampleGn/core.cpp:89) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (HLS_SampleGn/core.cpp:96) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (HLS_SampleGn/core.cpp:106) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5' (HLS_SampleGn/core.cpp:111) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.6' (HLS_SampleGn/core.cpp:119) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.7' (HLS_SampleGn/core.cpp:125) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (HLS_SampleGn/core.cpp:147) in function 'DLU' completely with a factor of 1.
INFO: [XFORM 203-101] Partitioning array 'zt'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'xt_old'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'yztT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wxxT'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SampleGn/core.cpp:152:5) to (HLS_SampleGn/core.cpp:149:17) in function 'DLU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SampleGn/core.cpp:168:4) to (HLS_SampleGn/core.cpp:167:18) in function 'DLU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SampleGn/core.cpp:91:2) in function 'DLU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SampleGn/core.cpp:155:9) in function 'DLU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SampleGn/core.cpp:163:3) to (HLS_SampleGn/core.cpp:167:7) in function 'DLU'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_SampleGn/core.cpp:172:3) to (HLS_SampleGn/core.cpp:174:2) in function 'DLU'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:43 . Memory (MB): peak = 253.180 ; gain = 161.719
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:43 . Memory (MB): peak = 266.051 ; gain = 174.590
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DLU' ...
WARNING: [SYN 201-107] Renaming port name 'DLU/loop' to 'DLU/loop_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.287 seconds; current allocated memory: 204.008 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.1743ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'load' operation ('W_load', HLS_SampleGn/core.cpp:98) on array 'W' (2.32 ns)
	'fmul' operation ('tmp_28', HLS_SampleGn/core.cpp:98) (7.85 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.172 seconds; current allocated memory: 207.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/loop_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DLU' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'M' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_13' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' and 'loop_r' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'DLU_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'DLU_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fmul_32ns_32ns_32_4_max_dsp_1' to 'DLU_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fdiv_32ns_32ns_32_16_1' to 'DLU_fdiv_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_sitofp_32ns_32_6_1' to 'DLU_sitofp_32ns_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_sitofp_32ns_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DLU'.
INFO: [HLS 200-111]  Elapsed time: 3.207 seconds; current allocated memory: 212.903 MB.
INFO: [RTMG 210-278] Implementing memory 'DLU_W_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:54 . Memory (MB): peak = 290.094 ; gain = 198.633
INFO: [VHDL 208-304] Generating VHDL RTL for DLU.
INFO: [VLOG 209-307] Generating Verilog RTL for DLU.
INFO: [HLS 200-112] Total elapsed time: 54.213 seconds; peak allocated memory: 212.903 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
WARNING: [HLS 200-40] In file included from HLS_SampleGn/core.cpp:1:
HLS_SampleGn/core.cpp:11:1: warning: declaration does not declare anything [-Wmissing-declarations]
typedef union floatToU32{
^~~~~~~
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 174.168 ; gain = 82.664
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 174.168 ; gain = 82.664
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 174.168 ; gain = 82.664
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'u32_to_float' into 'DLU' (HLS_SampleGn/core.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'float_to_u32' into 'DLU' (HLS_SampleGn/core.cpp:149) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 197.398 ; gain = 105.895
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (HLS_SampleGn/core.cpp:90) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (HLS_SampleGn/core.cpp:97) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (HLS_SampleGn/core.cpp:107) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5' (HLS_SampleGn/core.cpp:112) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.6' (HLS_SampleGn/core.cpp:120) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.7' (HLS_SampleGn/core.cpp:126) in function 'DLU' completely with a factor of 14.
INFO: [XFORM 203-101] Partitioning array 'zt'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'xt_old'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'yztT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wxxT'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'u32_to_float' into 'DLU' (HLS_SampleGn/core.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'float_to_u32' into 'DLU' (HLS_SampleGn/core.cpp:149) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 249.203 ; gain = 157.699
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:32 . Memory (MB): peak = 261.766 ; gain = 170.262
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DLU' ...
WARNING: [SYN 201-107] Renaming port name 'DLU/loop' to 'DLU/loop_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.082 seconds; current allocated memory: 200.524 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.2017ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'load' operation ('W_load', HLS_SampleGn/core.cpp:99) on array 'W' (2.32 ns)
	'fmul' operation ('tmp_3', HLS_SampleGn/core.cpp:99) (7.88 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 202.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/loop_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DLU' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'zt_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'M' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' and 'loop_r' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'DLU_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'DLU_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fmul_32ns_32ns_32_4_max_dsp_1' to 'DLU_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fdiv_32ns_32ns_32_16_1' to 'DLU_fdiv_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_sitofp_32ns_32_6_1' to 'DLU_sitofp_32ns_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_udiv_18ns_32ns_32_22_seq_1' to 'DLU_udiv_18ns_32nfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_sitofp_32ns_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_udiv_18ns_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DLU'.
INFO: [HLS 200-111]  Elapsed time: 2.533 seconds; current allocated memory: 206.803 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'DLU_udiv_18ns_32nfYi_div'
INFO: [RTMG 210-278] Implementing memory 'DLU_W_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:39 . Memory (MB): peak = 278.555 ; gain = 187.051
INFO: [VHDL 208-304] Generating VHDL RTL for DLU.
INFO: [VLOG 209-307] Generating Verilog RTL for DLU.
INFO: [HLS 200-112] Total elapsed time: 38.898 seconds; peak allocated memory: 206.803 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
WARNING: [HLS 200-40] In file included from HLS_SampleGn/core.cpp:1:
HLS_SampleGn/core.cpp:11:1: warning: declaration does not declare anything [-Wmissing-declarations]
typedef union floatToU32{
^~~~~~~
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 174.340 ; gain = 82.879
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 174.340 ; gain = 82.879
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 174.340 ; gain = 82.879
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'u32_to_float' into 'DLU' (HLS_SampleGn/core.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'float_to_u32' into 'DLU' (HLS_SampleGn/core.cpp:143) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 197.359 ; gain = 105.898
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (HLS_SampleGn/core.cpp:90) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (HLS_SampleGn/core.cpp:97) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (HLS_SampleGn/core.cpp:107) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5' (HLS_SampleGn/core.cpp:112) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.6' (HLS_SampleGn/core.cpp:120) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.7' (HLS_SampleGn/core.cpp:126) in function 'DLU' completely with a factor of 14.
INFO: [XFORM 203-101] Partitioning array 'zt'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'xt_old'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'yztT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wxxT'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'u32_to_float' into 'DLU' (HLS_SampleGn/core.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'float_to_u32' into 'DLU' (HLS_SampleGn/core.cpp:143) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 249.566 ; gain = 158.105
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 262.910 ; gain = 171.449
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DLU' ...
WARNING: [SYN 201-107] Renaming port name 'DLU/loop' to 'DLU/loop_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.066 seconds; current allocated memory: 200.634 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.2017ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'load' operation ('W_load', HLS_SampleGn/core.cpp:99) on array 'W' (2.32 ns)
	'fmul' operation ('tmp_4', HLS_SampleGn/core.cpp:99) (7.88 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.084 seconds; current allocated memory: 203.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/loop_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DLU' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'zt_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zt_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'M' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' and 'loop_r' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'DLU_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'DLU_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fmul_32ns_32ns_32_4_max_dsp_1' to 'DLU_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fdiv_32ns_32ns_32_16_1' to 'DLU_fdiv_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_sitofp_32ns_32_6_1' to 'DLU_sitofp_32ns_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_udiv_18ns_32ns_32_22_seq_1' to 'DLU_udiv_18ns_32nfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_sitofp_32ns_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_udiv_18ns_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DLU'.
INFO: [HLS 200-111]  Elapsed time: 2.308 seconds; current allocated memory: 206.956 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'DLU_udiv_18ns_32nfYi_div'
INFO: [RTMG 210-278] Implementing memory 'DLU_W_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:45 . Memory (MB): peak = 279.875 ; gain = 188.414
INFO: [VHDL 208-304] Generating VHDL RTL for DLU.
INFO: [VLOG 209-307] Generating Verilog RTL for DLU.
INFO: [HLS 200-112] Total elapsed time: 45.233 seconds; peak allocated memory: 206.956 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
WARNING: [HLS 200-40] In file included from HLS_SampleGn/core.cpp:1:
HLS_SampleGn/core.cpp:11:1: warning: declaration does not declare anything [-Wmissing-declarations]
typedef union floatToU32{
^~~~~~~
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 174.270 ; gain = 83.941
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 174.270 ; gain = 83.941
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 174.270 ; gain = 83.941
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'u32_to_float' into 'DLU' (HLS_SampleGn/core.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'float_to_u32' into 'DLU' (HLS_SampleGn/core.cpp:143) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 197.418 ; gain = 107.090
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (HLS_SampleGn/core.cpp:90) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (HLS_SampleGn/core.cpp:97) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (HLS_SampleGn/core.cpp:107) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5' (HLS_SampleGn/core.cpp:112) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.6' (HLS_SampleGn/core.cpp:120) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.7' (HLS_SampleGn/core.cpp:126) in function 'DLU' completely with a factor of 14.
INFO: [XFORM 203-101] Partitioning array 'zt'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'xt_old'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'yztT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wxxT'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'u32_to_float' into 'DLU' (HLS_SampleGn/core.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'float_to_u32' into 'DLU' (HLS_SampleGn/core.cpp:143) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 249.422 ; gain = 159.094
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:39 . Memory (MB): peak = 263.824 ; gain = 173.496
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DLU' ...
WARNING: [SYN 201-107] Renaming port name 'DLU/loop' to 'DLU/loop_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.312 seconds; current allocated memory: 200.802 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.2017ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'load' operation ('W_load', HLS_SampleGn/core.cpp:99) on array 'W' (2.32 ns)
	'fmul' operation ('tmp_4', HLS_SampleGn/core.cpp:99) (7.88 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.636 seconds; current allocated memory: 203.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/loop_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DLU' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'M' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' and 'loop_r' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'DLU_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'DLU_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fmul_32ns_32ns_32_4_max_dsp_1' to 'DLU_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fdiv_32ns_32ns_32_16_1' to 'DLU_fdiv_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_sitofp_32ns_32_6_1' to 'DLU_sitofp_32ns_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_udiv_18ns_32ns_32_22_seq_1' to 'DLU_udiv_18ns_32nfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_sitofp_32ns_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_udiv_18ns_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DLU'.
INFO: [HLS 200-111]  Elapsed time: 2.764 seconds; current allocated memory: 207.710 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'DLU_udiv_18ns_32nfYi_div'
INFO: [RTMG 210-278] Implementing memory 'DLU_W_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:48 . Memory (MB): peak = 280.848 ; gain = 190.520
INFO: [VHDL 208-304] Generating VHDL RTL for DLU.
INFO: [VLOG 209-307] Generating Verilog RTL for DLU.
INFO: [HLS 200-112] Total elapsed time: 48.147 seconds; peak allocated memory: 207.710 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
WARNING: [HLS 200-40] In file included from HLS_SampleGn/core.cpp:1:
HLS_SampleGn/core.cpp:11:1: warning: declaration does not declare anything [-Wmissing-declarations]
typedef union floatToU32{
^~~~~~~
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 173.965 ; gain = 82.496
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 173.965 ; gain = 82.496
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 173.965 ; gain = 82.496
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'u32_to_float' into 'DLU' (HLS_SampleGn/core.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'float_to_u32' into 'DLU' (HLS_SampleGn/core.cpp:146) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 197.539 ; gain = 106.070
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (HLS_SampleGn/core.cpp:92) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (HLS_SampleGn/core.cpp:99) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (HLS_SampleGn/core.cpp:109) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5' (HLS_SampleGn/core.cpp:114) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.6' (HLS_SampleGn/core.cpp:122) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.7' (HLS_SampleGn/core.cpp:128) in function 'DLU' completely with a factor of 14.
INFO: [XFORM 203-101] Partitioning array 'zt'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'xt_old'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'yztT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wxxT'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'u32_to_float' into 'DLU' (HLS_SampleGn/core.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'float_to_u32' into 'DLU' (HLS_SampleGn/core.cpp:146) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 250.527 ; gain = 159.059
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:34 . Memory (MB): peak = 263.633 ; gain = 172.164
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DLU' ...
WARNING: [SYN 201-107] Renaming port name 'DLU/loop' to 'DLU/loop_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.547 seconds; current allocated memory: 201.414 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.2017ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'load' operation ('W_load', HLS_SampleGn/core.cpp:101) on array 'W' (2.32 ns)
	'fmul' operation ('tmp_5', HLS_SampleGn/core.cpp:101) (7.88 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.346 seconds; current allocated memory: 204.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/loop_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DLU' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'M' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' and 'loop_r' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'DLU_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'DLU_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fmul_32ns_32ns_32_4_max_dsp_1' to 'DLU_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fdiv_32ns_32ns_32_16_1' to 'DLU_fdiv_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_sitofp_32ns_32_6_1' to 'DLU_sitofp_32ns_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_sdiv_19ns_32ns_32_23_seq_1' to 'DLU_sdiv_19ns_32nfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_sdiv_19ns_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_sitofp_32ns_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DLU'.
INFO: [HLS 200-111]  Elapsed time: 2.419 seconds; current allocated memory: 208.518 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'DLU_sdiv_19ns_32nfYi_div'
INFO: [RTMG 210-279] Implementing memory 'DLU_Wtemp_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'DLU_W_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:44 . Memory (MB): peak = 283.508 ; gain = 192.039
INFO: [VHDL 208-304] Generating VHDL RTL for DLU.
INFO: [VLOG 209-307] Generating Verilog RTL for DLU.
INFO: [HLS 200-112] Total elapsed time: 43.975 seconds; peak allocated memory: 208.518 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
WARNING: [HLS 200-40] In file included from HLS_SampleGn/core.cpp:1:
HLS_SampleGn/core.cpp:11:1: warning: declaration does not declare anything [-Wmissing-declarations]
typedef union floatToU32{
^~~~~~~
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 173.445 ; gain = 81.941
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 173.445 ; gain = 81.941
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 173.445 ; gain = 81.941
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'u32_to_float' into 'DLU' (HLS_SampleGn/core.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'float_to_u32' into 'DLU' (HLS_SampleGn/core.cpp:155) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 198.141 ; gain = 106.637
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (HLS_SampleGn/core.cpp:101) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (HLS_SampleGn/core.cpp:108) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (HLS_SampleGn/core.cpp:118) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5' (HLS_SampleGn/core.cpp:123) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.6' (HLS_SampleGn/core.cpp:131) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.7' (HLS_SampleGn/core.cpp:137) in function 'DLU' completely with a factor of 14.
INFO: [XFORM 203-101] Partitioning array 'zt'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'xt_old'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'yztT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wxxT'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'u32_to_float' into 'DLU' (HLS_SampleGn/core.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'float_to_u32' into 'DLU' (HLS_SampleGn/core.cpp:155) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:39 . Memory (MB): peak = 249.996 ; gain = 158.492
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:40 . Memory (MB): peak = 263.637 ; gain = 172.133
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DLU' ...
WARNING: [SYN 201-107] Renaming port name 'DLU/loop' to 'DLU/loop_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.801 seconds; current allocated memory: 201.358 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.2017ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'load' operation ('W_load', HLS_SampleGn/core.cpp:110) on array 'W' (2.32 ns)
	'fmul' operation ('tmp_9_17', HLS_SampleGn/core.cpp:110) (7.88 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.324 seconds; current allocated memory: 204.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/loop_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DLU' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'M' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' and 'loop_r' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'DLU_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'DLU_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fmul_32ns_32ns_32_4_max_dsp_1' to 'DLU_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fdiv_32ns_32ns_32_16_1' to 'DLU_fdiv_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_sitofp_32ns_32_6_1' to 'DLU_sitofp_32ns_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_sitofp_32ns_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DLU'.
INFO: [HLS 200-111]  Elapsed time: 2.194 seconds; current allocated memory: 208.464 MB.
INFO: [RTMG 210-279] Implementing memory 'DLU_Wtemp_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'DLU_W_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:50 . Memory (MB): peak = 282.723 ; gain = 191.219
INFO: [VHDL 208-304] Generating VHDL RTL for DLU.
INFO: [VLOG 209-307] Generating Verilog RTL for DLU.
INFO: [HLS 200-112] Total elapsed time: 50.078 seconds; peak allocated memory: 208.464 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
WARNING: [HLS 200-40] In file included from HLS_SampleGn/core.cpp:1:
HLS_SampleGn/core.cpp:11:1: warning: declaration does not declare anything [-Wmissing-declarations]
typedef union floatToU32{
^~~~~~~
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 173.371 ; gain = 82.348
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 173.371 ; gain = 82.348
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 173.371 ; gain = 82.348
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'u32_to_float' into 'DLU' (HLS_SampleGn/core.cpp:89) automatically.
INFO: [XFORM 203-602] Inlining function 'float_to_u32' into 'DLU' (HLS_SampleGn/core.cpp:151) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 197.934 ; gain = 106.910
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (HLS_SampleGn/core.cpp:97) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (HLS_SampleGn/core.cpp:104) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (HLS_SampleGn/core.cpp:114) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5' (HLS_SampleGn/core.cpp:119) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.6' (HLS_SampleGn/core.cpp:127) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.7' (HLS_SampleGn/core.cpp:133) in function 'DLU' completely with a factor of 14.
INFO: [XFORM 203-101] Partitioning array 'zt'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'xt_old'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'yztT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wxxT'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'u32_to_float' into 'DLU' (HLS_SampleGn/core.cpp:89) automatically.
INFO: [XFORM 203-602] Inlining function 'float_to_u32' into 'DLU' (HLS_SampleGn/core.cpp:151) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 249.312 ; gain = 158.289
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 263.176 ; gain = 172.152
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DLU' ...
WARNING: [SYN 201-107] Renaming port name 'DLU/loop' to 'DLU/loop_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.063 seconds; current allocated memory: 201.259 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.2017ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'load' operation ('W_load', HLS_SampleGn/core.cpp:106) on array 'W' (2.32 ns)
	'fmul' operation ('tmp_9_17', HLS_SampleGn/core.cpp:106) (7.88 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 203.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/loop_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DLU' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'M' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' and 'loop_r' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'DLU_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'DLU_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fmul_32ns_32ns_32_4_max_dsp_1' to 'DLU_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fdiv_32ns_32ns_32_16_1' to 'DLU_fdiv_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_sitofp_32ns_32_6_1' to 'DLU_sitofp_32ns_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_sitofp_32ns_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DLU'.
INFO: [HLS 200-111]  Elapsed time: 2.098 seconds; current allocated memory: 208.241 MB.
INFO: [RTMG 210-278] Implementing memory 'DLU_W_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:46 . Memory (MB): peak = 282.047 ; gain = 191.023
INFO: [VHDL 208-304] Generating VHDL RTL for DLU.
INFO: [VLOG 209-307] Generating Verilog RTL for DLU.
INFO: [HLS 200-112] Total elapsed time: 46.027 seconds; peak allocated memory: 208.241 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
WARNING: [HLS 200-40] In file included from HLS_SampleGn/core.cpp:1:
HLS_SampleGn/core.cpp:11:1: warning: declaration does not declare anything [-Wmissing-declarations]
typedef union floatToU32{
^~~~~~~
1 warning generated.
ERROR: [HLS 214-124] use of undeclared identifier 'loop': E:\bio-SFA\HLS_SampleGn\core.cpp:64
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
WARNING: [HLS 200-40] In file included from HLS_SampleGn/core.cpp:1:
HLS_SampleGn/core.cpp:11:1: warning: declaration does not declare anything [-Wmissing-declarations]
typedef union floatToU32{
^~~~~~~
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 178.602 ; gain = 87.699
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 178.602 ; gain = 87.699
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 178.602 ; gain = 87.699
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'u32_to_float' into 'DLU' (HLS_SampleGn/core.cpp:89) automatically.
INFO: [XFORM 203-602] Inlining function 'float_to_u32' into 'DLU' (HLS_SampleGn/core.cpp:151) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:43 . Memory (MB): peak = 202.285 ; gain = 111.383
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (HLS_SampleGn/core.cpp:97) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (HLS_SampleGn/core.cpp:104) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (HLS_SampleGn/core.cpp:114) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.5' (HLS_SampleGn/core.cpp:119) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.6' (HLS_SampleGn/core.cpp:127) in function 'DLU' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.7' (HLS_SampleGn/core.cpp:133) in function 'DLU' completely with a factor of 14.
INFO: [XFORM 203-101] Partitioning array 'zt'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'xt_old'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'yztT'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wxxT'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'u32_to_float' into 'DLU' (HLS_SampleGn/core.cpp:89) automatically.
INFO: [XFORM 203-602] Inlining function 'float_to_u32' into 'DLU' (HLS_SampleGn/core.cpp:151) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 253.711 ; gain = 162.809
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 266.281 ; gain = 175.379
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DLU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.97 seconds; current allocated memory: 203.325 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.2017ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'load' operation ('W_load', HLS_SampleGn/core.cpp:106) on array 'W' (2.32 ns)
	'fmul' operation ('tmp_9_17', HLS_SampleGn/core.cpp:106) (7.88 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.593 seconds; current allocated memory: 205.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'DLU' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xt_old_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'M' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'DLU_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'DLU_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fmul_32ns_32ns_32_4_max_dsp_1' to 'DLU_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fdiv_32ns_32ns_32_16_1' to 'DLU_fdiv_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_sitofp_32ns_32_6_1' to 'DLU_sitofp_32ns_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_sitofp_32ns_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DLU'.
INFO: [HLS 200-111]  Elapsed time: 2.339 seconds; current allocated memory: 209.529 MB.
INFO: [RTMG 210-278] Implementing memory 'DLU_W_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:53 . Memory (MB): peak = 281.383 ; gain = 190.480
INFO: [VHDL 208-304] Generating VHDL RTL for DLU.
INFO: [VLOG 209-307] Generating Verilog RTL for DLU.
INFO: [HLS 200-112] Total elapsed time: 52.934 seconds; peak allocated memory: 209.529 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'HLS_SampleGn/core.cpp' ... 
WARNING: [HLS 200-40] In file included from HLS_SampleGn/core.cpp:1:
HLS_SampleGn/core.cpp:11:1: warning: declaration does not declare anything [-Wmissing-declarations]
typedef union floatToU32{
^~~~~~~
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 178.730 ; gain = 88.492
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 178.730 ; gain = 88.492
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 178.730 ; gain = 88.492
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'u32_to_float' into 'DLU' (HLS_SampleGn/core.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'float_to_u32' into 'DLU' (HLS_SampleGn/core.cpp:153) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 201.867 ; gain = 111.629
INFO: [XFORM 203-602] Inlining function 'u32_to_float' into 'DLU' (HLS_SampleGn/core.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'float_to_u32' into 'DLU' (HLS_SampleGn/core.cpp:153) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 251.719 ; gain = 161.480
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 265.844 ; gain = 175.605
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DLU' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.325 seconds; current allocated memory: 202.328 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 203.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/inStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'DLU/outStream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'DLU' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'M' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'M' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'DLU_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'DLU_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fmul_32ns_32ns_32_4_max_dsp_1' to 'DLU_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_fdiv_32ns_32ns_32_16_1' to 'DLU_fdiv_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DLU_sitofp_32ns_32_6_1' to 'DLU_sitofp_32ns_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DLU_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fdiv_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DLU_sitofp_32ns_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DLU'.
INFO: [HLS 200-111]  Elapsed time: 0.554 seconds; current allocated memory: 208.015 MB.
INFO: [RTMG 210-278] Implementing memory 'DLU_X_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DLU_W_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DLU_temp_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:32 . Memory (MB): peak = 281.859 ; gain = 191.621
INFO: [VHDL 208-304] Generating VHDL RTL for DLU.
INFO: [VLOG 209-307] Generating Verilog RTL for DLU.
INFO: [HLS 200-112] Total elapsed time: 32.003 seconds; peak allocated memory: 208.015 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
