$date
	Wed Nov 28 01:10:21 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! q $end
$var wire 1 " qbar $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % reset $end
$scope module dut $end
$var wire 1 & clk $end
$var wire 1 ' d $end
$var wire 1 " qbar $end
$var wire 1 ( reset $end
$var reg 1 ) q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
x(
x'
0&
x%
x$
0#
x"
x!
$end
#3
1"
0)
0!
0$
0'
1%
1(
#5
1#
1&
#8
1$
1'
0%
0(
#10
0#
0&
#15
0"
1)
1!
1#
1&
#18
0$
0'
#20
0#
0&
#23
1$
1'
#25
1#
1&
#28
0$
0'
#30
0#
0&
#33
