Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/sg24duk/tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot box_coeff_tb_behav xil_defaultlib.box_coeff_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 29 for port 'SigAk' [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sim_1/new/box_coeff_tb.v:37]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 23 for port 'SigBk' [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sim_1/new/box_coeff_tb.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IEE_signed(IMAGE_WIDTH=22,RADIUS...
Compiling module xil_defaultlib.IEE_signed(IMAGE_WIDTH=16,RADIUS...
Compiling module xil_defaultlib.RAM(DATA_WIDTH=64,WORD_WIDTH=256...
Compiling module xil_defaultlib.RAM_top(DATA_WIDTH=64,WORD_WIDTH...
Compiling module xil_defaultlib.box_coeff_default
Compiling module xil_defaultlib.box_coeff_tb
WARNING: [XSIM 43-3373] "/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sim_1/new/box_coeff_tb.v" Line 65. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sim_1/new/box_coeff_tb.v" Line 66. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot box_coeff_tb_behav
