# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"cpu_tb_time_synth.v" \

sv xil_defaultlib  \
"../../../../../Assignment_1.srcs/sources_1/new/dmem.sv" \
"../../../../../Assignment_1.srcs/sources_1/new/imem.sv" \
"../../../../../../ICS2/ICS-Spring20-Fudan-master/assignment-1/benchtest/cpu_tb.sv" \

# Do not sort compile order
nosort
