#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Sep 10 20:59:15 2021
# Process ID: 3359
# Current directory: /home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw
# Command line: vivado
# Log file: /home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/vivado.log
# Journal file: /home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/PCIe_5GRadio_lms7_trx/PCIe_5GRadio_lms7_trx.xpr
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/src/hdl/litepcie/litepcie_core.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/src/hdl/max5878/max5878_io.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_axi_basic_rx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_axi_basic_rx_null_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_axi_basic_rx_pipeline.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_axi_basic_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_axi_basic_tx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_axi_basic_tx_pipeline.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_axi_basic_tx_thrtl_ctl.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/artix7/pcie_core_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gt_common.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gt_rx_valid_filter_7x.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gt_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gt_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gtp_cpllpd_ovrd.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gtp_pipe_drp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gtp_pipe_rate.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gtp_pipe_reset.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gtx_cpllpd_ovrd.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie2_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie_7x.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie_bram_7x.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie_bram_top_7x.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie_brams_7x.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie_pipe_lane.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie_pipe_misc.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie_pipe_pipeline.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_phy.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_phy_config.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pipe_clock.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pipe_drp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pipe_eq.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pipe_rate.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pipe_reset.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pipe_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pipe_user.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pipe_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_qpll_drp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_qpll_reset.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_qpll_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_rxeq_scan.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_support.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/xpm_cdc.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/mb_subsystem/mb_subsystem/hdl/mb_subsystem_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/src/hdl/xil_mmcm/mmcme2_drp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie_x4/pcie_x4_ex/imports/pcie_x4_pipe_clock.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/src/hdl/xil_mmcm/top_mmcme2.v:]
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/src/hdl/litepcie/litepcie_core.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/src/hdl/max5878/max5878_io.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_axi_basic_rx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_axi_basic_rx_null_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_axi_basic_rx_pipeline.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_axi_basic_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_axi_basic_tx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_axi_basic_tx_pipeline.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_axi_basic_tx_thrtl_ctl.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/artix7/pcie_core_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gt_common.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gt_rx_valid_filter_7x.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gt_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gt_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gtp_cpllpd_ovrd.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gtp_pipe_drp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gtp_pipe_rate.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gtp_pipe_reset.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gtx_cpllpd_ovrd.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie2_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie_7x.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie_bram_7x.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie_bram_top_7x.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie_brams_7x.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie_pipe_lane.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie_pipe_misc.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie_pipe_pipeline.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_phy.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_phy_config.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pipe_clock.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pipe_drp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pipe_eq.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pipe_rate.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pipe_reset.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pipe_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pipe_user.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pipe_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_qpll_drp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_qpll_reset.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_qpll_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_rxeq_scan.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_support.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/xpm_cdc.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/mb_subsystem/mb_subsystem/hdl/mb_subsystem_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/src/hdl/xil_mmcm/mmcme2_drp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie_x4/pcie_x4_ex/imports/pcie_x4_pipe_clock.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/src/hdl/xil_mmcm/top_mmcme2.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/src/hdl/litepcie/litepcie_core.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/src/hdl/max5878/max5878_io.v:]
INFO: [Common 17-14] Message 'filemgmt 56-99' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
CRITICAL WARNING: [Common 17-1649] The Vivado message database '/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/PCIe_5GRadio_lms7_trx/PCIe_5GRadio_lms7_trx.runs/synth_1/vivado.pb' contains 28121 messages. Restoring all messages from this message database will impact Vivado performance, so only WARNING, CRITICAL WARNING, and ERROR messages will be restored. To restore all messages from this file use the tcl command 'set_param messaging.loadPbLimit 28122' and re-open the project.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 6803.473 ; gain = 357.641 ; free physical = 43472 ; free virtual = 47924
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/rx_pll/rx_pll/rx_pll.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/adc_pll/adc_pll.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/max5878_mmcm/max5878_mmcm/max5878_mmcm.xci' is already up-to-date
[Fri Sep 10 21:03:53 2021] Launched synth_1...
Run output will be captured here: /home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/PCIe_5GRadio_lms7_trx/PCIe_5GRadio_lms7_trx.runs/synth_1/runme.log
[Fri Sep 10 21:03:53 2021] Launched impl_1...
Run output will be captured here: /home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/PCIe_5GRadio_lms7_trx/PCIe_5GRadio_lms7_trx.runs/impl_1/runme.log
CRITICAL WARNING: [Common 17-1649] The Vivado message database '/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/PCIe_5GRadio_lms7_trx/PCIe_5GRadio_lms7_trx.runs/synth_1/vivado.pb' contains 27891 messages. Restoring all messages from this message database will impact Vivado performance, so only WARNING, CRITICAL WARNING, and ERROR messages will be restored. To restore all messages from this file use the tcl command 'set_param messaging.loadPbLimit 27892' and re-open the project.
open_run impl_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 7558.418 ; gain = 0.000 ; free physical = 42030 ; free virtual = 47141
INFO: [Netlist 29-17] Analyzing 18209 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 7702.137 ; gain = 308.477 ; free physical = 42102 ; free virtual = 47212
INFO: [Common 17-344] 'open_run' was cancelled
source ./gen_prog_file.tcl
# set script_path [file dirname [file normalize [info script]]]
# puts $script_path
/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw
# set bit_path "[file normalize "$script_path/PCIe_5GRadio_lms7_trx/PCIe_5GRadio_lms7_trx.runs/impl_1/lms7_trx_top.bit"]"
# puts $bit_path
/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/PCIe_5GRadio_lms7_trx/PCIe_5GRadio_lms7_trx.runs/impl_1/lms7_trx_top.bit
# set bit_string "up 0x00000000 $bit_path "
# puts $bit_string
up 0x00000000 /home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/PCIe_5GRadio_lms7_trx/PCIe_5GRadio_lms7_trx.runs/impl_1/lms7_trx_top.bit 
# write_cfgmem  -format mcs -force -size 16 -interface SPIx4 -loadbit $bit_string -file "[file normalize "$script_path/bitstream/lms7_trx_Borko_03.mcs"]"
Command: write_cfgmem -format mcs -force -size 16 -interface SPIx4 -loadbit {up 0x00000000 /home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/PCIe_5GRadio_lms7_trx/PCIe_5GRadio_lms7_trx.runs/impl_1/lms7_trx_top.bit } -file /home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/bitstream/lms7_trx_Borko_03.mcs
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile /home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/PCIe_5GRadio_lms7_trx/PCIe_5GRadio_lms7_trx.runs/impl_1/lms7_trx_top.bit
Writing file /home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/bitstream/lms7_trx_Borko_03.mcs
Writing log file /home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/bitstream/lms7_trx_Borko_03.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX4
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x00947A5B    Sep 10 21:26:57 2021    /home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/PCIe_5GRadio_lms7_trx/PCIe_5GRadio_lms7_trx.runs/impl_1/lms7_trx_top.bit
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:13:42
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
[?1034h

****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-06:41:48
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00001baac52501
set_property PROGRAM.FILE {/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/PCIe_5GRadio_lms7_trx/PCIe_5GRadio_lms7_trx.runs/impl_1/lms7_trx_top.bit} [get_hw_devices xc7a200t_0]
set_property PROBES.FILE {/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/PCIe_5GRadio_lms7_trx/PCIe_5GRadio_lms7_trx.runs/impl_1/lms7_trx_top.ltx} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/PCIe_5GRadio_lms7_trx/PCIe_5GRadio_lms7_trx.runs/impl_1/lms7_trx_top.ltx} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-2302] Device xc7a200t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
create_hw_cfgmem -hw_device [get_hw_devices xc7a200t_0] -mem_dev [lindex [get_cfgmem_parts {mx25l25645g-spi-x1_x2_x4}] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
set_property PROGRAM.FILES [list "/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/bitstream/lms7_trx_Borko_03.mcs" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a200t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a200t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a200t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a200t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
Mfg ID : c2   Memory Type : 20   Memory Capacity : 19   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:16 ; elapsed = 00:08:16 . Memory (MB): peak = 8522.270 ; gain = 1.992 ; free physical = 40886 ; free virtual = 46090
endgroup
save_wave_config {/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/PCIe_5GRadio_lms7_trx/PCIe_5GRadio_lms7_trx.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 10 21:37:49 2021...
