// Seed: 1670323602
module module_0 (
    output tri0 id_0,
    input wire id_1,
    input tri id_2,
    output wire id_3,
    input wand id_4,
    input tri id_5,
    output tri id_6,
    output wire id_7,
    input tri1 id_8,
    output tri0 id_9,
    input tri id_10,
    input uwire id_11,
    output tri1 id_12,
    input supply1 id_13,
    output tri0 id_14
    , id_36,
    input wor id_15,
    input wire id_16,
    input wand id_17,
    input uwire id_18,
    output wor id_19,
    output wor id_20,
    input tri id_21,
    output uwire id_22,
    input tri0 id_23,
    input wor id_24,
    output tri1 id_25,
    output supply1 id_26,
    input uwire id_27,
    input wor id_28,
    output wor id_29,
    input wand id_30,
    input supply1 id_31,
    input wor id_32,
    input supply1 id_33,
    input tri0 id_34
);
  timeprecision 1ps;
  assign module_1._id_3 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd36,
    parameter id_6 = 32'd35
) (
    output supply0 id_0,
    input tri1 id_1,
    output supply0 id_2,
    input wor _id_3,
    output uwire id_4
);
  wire _id_6;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_4,
      id_1,
      id_0,
      id_1,
      id_1,
      id_4,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_4,
      id_1,
      id_0,
      id_1,
      id_1,
      id_2,
      id_4,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  wire id_7;
  assign id_6 = id_1;
  assign id_2 = 1 == -1;
  buf primCall (id_4, id_1);
  wire [id_3 : id_6] id_8;
  logic [id_3 : 1] id_9;
endmodule
