{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651469438969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651469438975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 00:30:38 2022 " "Processing started: Mon May 02 00:30:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651469438975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469438975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WS2 -c WS2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off WS2 -c WS2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469438975 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651469441177 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651469441177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469453698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469453698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/soc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc " "Found entity 1: soc" {  } { { "soc/synthesis/soc.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469453712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469453712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469453722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469453722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469453732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469453732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_irq_mapper " "Found entity 1: soc_irq_mapper" {  } { { "soc/synthesis/submodules/soc_irq_mapper.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469453744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469453744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0 " "Found entity 1: soc_mm_interconnect_0" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469453781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469453781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_009.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_009.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_avalon_st_adapter_009 " "Found entity 1: soc_mm_interconnect_0_avalon_st_adapter_009" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_009.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_009.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469453792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469453792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0 " "Found entity 1: soc_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469453802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469453802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_mm_interconnect_0_avalon_st_adapter" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469453814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469453814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469453825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469453825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469453835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469453835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469453846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469453846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469453858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469453858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469453871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469453871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469453886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469453886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469453897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469453897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469453907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469453907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: soc_mm_interconnect_0_rsp_mux_001" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469453920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469453920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469453932 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469453932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469453932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_rsp_mux " "Found entity 1: soc_mm_interconnect_0_rsp_mux" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469453943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469453943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: soc_mm_interconnect_0_rsp_demux_001" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469453955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469453955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_rsp_demux " "Found entity 1: soc_mm_interconnect_0_rsp_demux" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469453966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469453966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: soc_mm_interconnect_0_cmd_mux_001" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469453977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469453977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_cmd_mux " "Found entity 1: soc_mm_interconnect_0_cmd_mux" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469453989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469453989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: soc_mm_interconnect_0_cmd_demux_001" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_cmd_demux " "Found entity 1: soc_mm_interconnect_0_cmd_demux" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454053 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454053 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454053 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454053 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454053 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651469454073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651469454097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454122 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_mm_interconnect_0_router_013.sv(48) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651469454131 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_mm_interconnect_0_router_013.sv(49) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651469454131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_router_013_default_decode " "Found entity 1: soc_mm_interconnect_0_router_013_default_decode" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454134 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_mm_interconnect_0_router_013 " "Found entity 2: soc_mm_interconnect_0_router_013" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_013.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454134 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651469454144 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651469454144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_router_005_default_decode " "Found entity 1: soc_mm_interconnect_0_router_005_default_decode" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454147 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_mm_interconnect_0_router_005 " "Found entity 2: soc_mm_interconnect_0_router_005" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454147 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651469454157 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651469454157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_router_004_default_decode " "Found entity 1: soc_mm_interconnect_0_router_004_default_decode" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454160 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_mm_interconnect_0_router_004 " "Found entity 2: soc_mm_interconnect_0_router_004" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454160 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651469454169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651469454169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: soc_mm_interconnect_0_router_003_default_decode" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454173 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_mm_interconnect_0_router_003 " "Found entity 2: soc_mm_interconnect_0_router_003" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651469454183 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651469454183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: soc_mm_interconnect_0_router_001_default_decode" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454186 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_mm_interconnect_0_router_001 " "Found entity 2: soc_mm_interconnect_0_router_001" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454186 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651469454196 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651469454196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_router_default_decode " "Found entity 1: soc_mm_interconnect_0_router_default_decode" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454199 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_mm_interconnect_0_router " "Found entity 2: soc_mm_interconnect_0_router" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/vga_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/vga_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_display " "Found entity 1: vga_display" {  } { { "soc/synthesis/submodules/vga_display.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/vga_display.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "soc/synthesis/submodules/VGA_controller.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_usb_rst " "Found entity 1: soc_usb_rst" {  } { { "soc/synthesis/submodules/soc_usb_rst.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_usb_gpx " "Found entity 1: soc_usb_gpx" {  } { { "soc/synthesis/submodules/soc_usb_gpx.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_timer_0 " "Found entity 1: soc_timer_0" {  } { { "soc/synthesis/submodules/soc_timer_0.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_sysid_qsys_0 " "Found entity 1: soc_sysid_qsys_0" {  } { { "soc/synthesis/submodules/soc_sysid_qsys_0.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_spi_0 " "Found entity 1: soc_spi_0" {  } { { "soc/synthesis/submodules/soc_spi_0.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file soc/synthesis/submodules/soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_sdram_pll_dffpipe_l2c " "Found entity 1: soc_sdram_pll_dffpipe_l2c" {  } { { "soc/synthesis/submodules/soc_sdram_pll.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454366 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_sdram_pll_stdsync_sv6 " "Found entity 2: soc_sdram_pll_stdsync_sv6" {  } { { "soc/synthesis/submodules/soc_sdram_pll.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454366 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_sdram_pll_altpll_vg92 " "Found entity 3: soc_sdram_pll_altpll_vg92" {  } { { "soc/synthesis/submodules/soc_sdram_pll.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454366 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_sdram_pll " "Found entity 4: soc_sdram_pll" {  } { { "soc/synthesis/submodules/soc_sdram_pll.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_sdram_input_efifo_module " "Found entity 1: soc_sdram_input_efifo_module" {  } { { "soc/synthesis/submodules/soc_sdram.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454382 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_sdram " "Found entity 2: soc_sdram" {  } { { "soc/synthesis/submodules/soc_sdram.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_onchip_memory2_0 " "Found entity 1: soc_onchip_memory2_0" {  } { { "soc/synthesis/submodules/soc_onchip_memory2_0.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_nios2_gen2_0 " "Found entity 1: soc_nios2_gen2_0" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454457 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454457 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454457 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454457 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454457 ""} { "Info" "ISGN_ENTITY_NAME" "6 soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454457 ""} { "Info" "ISGN_ENTITY_NAME" "7 soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454457 ""} { "Info" "ISGN_ENTITY_NAME" "8 soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454457 ""} { "Info" "ISGN_ENTITY_NAME" "9 soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454457 ""} { "Info" "ISGN_ENTITY_NAME" "10 soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454457 ""} { "Info" "ISGN_ENTITY_NAME" "11 soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454457 ""} { "Info" "ISGN_ENTITY_NAME" "12 soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454457 ""} { "Info" "ISGN_ENTITY_NAME" "13 soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454457 ""} { "Info" "ISGN_ENTITY_NAME" "14 soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454457 ""} { "Info" "ISGN_ENTITY_NAME" "15 soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454457 ""} { "Info" "ISGN_ENTITY_NAME" "16 soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454457 ""} { "Info" "ISGN_ENTITY_NAME" "17 soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454457 ""} { "Info" "ISGN_ENTITY_NAME" "18 soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454457 ""} { "Info" "ISGN_ENTITY_NAME" "19 soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454457 ""} { "Info" "ISGN_ENTITY_NAME" "20 soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454457 ""} { "Info" "ISGN_ENTITY_NAME" "21 soc_nios2_gen2_0_cpu " "Found entity 21: soc_nios2_gen2_0_cpu" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: soc_nios2_gen2_0_cpu_test_bench" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file soc/synthesis/submodules/soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: soc_jtag_uart_0_sim_scfifo_w" {  } { { "soc/synthesis/submodules/soc_jtag_uart_0.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454535 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_jtag_uart_0_scfifo_w " "Found entity 2: soc_jtag_uart_0_scfifo_w" {  } { { "soc/synthesis/submodules/soc_jtag_uart_0.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454535 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: soc_jtag_uart_0_sim_scfifo_r" {  } { { "soc/synthesis/submodules/soc_jtag_uart_0.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454535 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_jtag_uart_0_scfifo_r " "Found entity 4: soc_jtag_uart_0_scfifo_r" {  } { { "soc/synthesis/submodules/soc_jtag_uart_0.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454535 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_jtag_uart_0 " "Found entity 5: soc_jtag_uart_0" {  } { { "soc/synthesis/submodules/soc_jtag_uart_0.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_i2cslave_to_avlmm_bridge " "Found entity 1: altera_i2cslave_to_avlmm_bridge" {  } { { "soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altr_i2c_avl_mst_intf_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altr_i2c_avl_mst_intf_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_avl_mst_intf_gen " "Found entity 1: altr_i2c_avl_mst_intf_gen" {  } { { "soc/synthesis/submodules/altr_i2c_avl_mst_intf_gen.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altr_i2c_avl_mst_intf_gen.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altr_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altr_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_clk_cnt " "Found entity 1: altr_i2c_clk_cnt" {  } { { "soc/synthesis/submodules/altr_i2c_clk_cnt.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altr_i2c_clk_cnt.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454579 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altr_i2c_condt_det.v(164) " "Verilog HDL warning at altr_i2c_condt_det.v(164): extended using \"x\" or \"z\"" {  } { { "soc/synthesis/submodules/altr_i2c_condt_det.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altr_i2c_condt_det.v" 164 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651469454590 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altr_i2c_condt_det.v(39) " "Verilog HDL Declaration information at altr_i2c_condt_det.v(39): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "soc/synthesis/submodules/altr_i2c_condt_det.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altr_i2c_condt_det.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651469454590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altr_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altr_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_condt_det " "Found entity 1: altr_i2c_condt_det" {  } { { "soc/synthesis/submodules/altr_i2c_condt_det.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altr_i2c_condt_det.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altr_i2c_databuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altr_i2c_databuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_databuffer " "Found entity 1: altr_i2c_databuffer" {  } { { "soc/synthesis/submodules/altr_i2c_databuffer.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altr_i2c_databuffer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454605 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altr_i2c_rxshifter.v(264) " "Verilog HDL warning at altr_i2c_rxshifter.v(264): extended using \"x\" or \"z\"" {  } { { "soc/synthesis/submodules/altr_i2c_rxshifter.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altr_i2c_rxshifter.v" 264 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651469454615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altr_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altr_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_rxshifter " "Found entity 1: altr_i2c_rxshifter" {  } { { "soc/synthesis/submodules/altr_i2c_rxshifter.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altr_i2c_rxshifter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altr_i2c_slvfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altr_i2c_slvfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_slvfsm " "Found entity 1: altr_i2c_slvfsm" {  } { { "soc/synthesis/submodules/altr_i2c_slvfsm.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altr_i2c_slvfsm.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altr_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altr_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_spksupp " "Found entity 1: altr_i2c_spksupp" {  } { { "soc/synthesis/submodules/altr_i2c_spksupp.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altr_i2c_spksupp.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altr_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altr_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_txout " "Found entity 1: altr_i2c_txout" {  } { { "soc/synthesis/submodules/altr_i2c_txout.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altr_i2c_txout.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454656 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altr_i2c_txshifter.v(224) " "Verilog HDL warning at altr_i2c_txshifter.v(224): extended using \"x\" or \"z\"" {  } { { "soc/synthesis/submodules/altr_i2c_txshifter.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altr_i2c_txshifter.v" 224 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651469454667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altr_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altr_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_txshifter " "Found entity 1: altr_i2c_txshifter" {  } { { "soc/synthesis/submodules/altr_i2c_txshifter.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/soc/synthesis/submodules/altr_i2c_txshifter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454681 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "WS2.sv(86) " "Verilog HDL warning at WS2.sv(86): extended using \"x\" or \"z\"" {  } { { "WS2.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/WS2.sv" 86 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651469454684 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "WS2.sv(87) " "Verilog HDL warning at WS2.sv(87): extended using \"x\" or \"z\"" {  } { { "WS2.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/WS2.sv" 87 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651469454685 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "WS2.sv(88) " "Verilog HDL warning at WS2.sv(88): extended using \"x\" or \"z\"" {  } { { "WS2.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/WS2.sv" 88 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651469454685 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "WS2.sv(89) " "Verilog HDL warning at WS2.sv(89): extended using \"x\" or \"z\"" {  } { { "WS2.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/WS2.sv" 89 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651469454685 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "WS2.sv(90) " "Verilog HDL warning at WS2.sv(90): extended using \"x\" or \"z\"" {  } { { "WS2.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/WS2.sv" 90 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651469454685 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "WS2.sv(91) " "Verilog HDL warning at WS2.sv(91): extended using \"x\" or \"z\"" {  } { { "WS2.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/WS2.sv" 91 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651469454685 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"_in\";  expecting \"=\" WS2.sv(96) " "Verilog HDL syntax error at WS2.sv(96) near text: \"_in\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "WS2.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/WS2.sv" 96 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1651469454685 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"_oe\";  expecting \";\" WS2.sv(97) " "Verilog HDL syntax error at WS2.sv(97) near text: \"_oe\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "WS2.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/WS2.sv" 97 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1651469454685 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"_in\";  expecting \"=\" WS2.sv(99) " "Verilog HDL syntax error at WS2.sv(99) near text: \"_in\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "WS2.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/WS2.sv" 99 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1651469454685 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"_oe\";  expecting \";\" WS2.sv(100) " "Verilog HDL syntax error at WS2.sv(100) near text: \"_oe\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "WS2.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/WS2.sv" 100 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1651469454685 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 WS2.sv(28) " "Verilog HDL Declaration information at WS2.sv(28): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "WS2.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/WS2.sv" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651469454685 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 WS2.sv(29) " "Verilog HDL Declaration information at WS2.sv(29): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "WS2.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/WS2.sv" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651469454685 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 WS2.sv(30) " "Verilog HDL Declaration information at WS2.sv(30): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "WS2.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/WS2.sv" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651469454686 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 WS2.sv(31) " "Verilog HDL Declaration information at WS2.sv(31): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "WS2.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/WS2.sv" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651469454686 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 WS2.sv(32) " "Verilog HDL Declaration information at WS2.sv(32): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "WS2.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/WS2.sv" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651469454686 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 WS2.sv(33) " "Verilog HDL Declaration information at WS2.sv(33): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "WS2.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/WS2.sv" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651469454686 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "WS2 WS2.sv(11) " "Ignored design unit \"WS2\" at WS2.sv(11) due to previous errors" {  } { { "WS2.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/WS2.sv" 11 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1651469454686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ws2.sv 0 0 " "Found 0 design units, including 0 entities, in source file ws2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "large_text.v 1 1 " "Found 1 design units, including 1 entities, in source file large_text.v" { { "Info" "ISGN_ENTITY_NAME" "1 large_text " "Found entity 1: large_text" {  } { { "large_text.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/large_text.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normal_text.v 1 1 " "Found 1 design units, including 1 entities, in source file normal_text.v" { { "Info" "ISGN_ENTITY_NAME" "1 normal_text " "Found entity 1: normal_text" {  } { { "normal_text.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/normal_text.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_buffer " "Found entity 1: line_buffer" {  } { { "line_buffer.v" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/line_buffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651469454712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454712 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "I2S.sv(8) " "Verilog HDL syntax warning at I2S.sv(8): extra block comment delimiter characters /* within block comment" {  } { { "I2S.sv" "" { Text "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/I2S.sv" 8 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1651469454719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s.sv 0 0 " "Found 0 design units, including 0 entities, in source file i2s.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454720 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/output_files/WS2.map.smsg " "Generated suppressed messages file C:/Users/macra/OneDrive/Desktop/ECE385/WARS-STARS-II/src/output_files/WS2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469454811 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651469456151 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 02 00:30:56 2022 " "Processing ended: Mon May 02 00:30:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651469456151 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651469456151 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651469456151 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651469456151 ""}
