#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: h10_32_300MHz_32_opt_compute_units.h
#include "h10_32_300MHz_32_opt_compute_units.h"

struct h3_0_h3_0_update_0_write0_merged_banks_5_cache {
	// RAM Box: {[-256, 1280], [-9, 1031]}
	// Capacity: 102
	// # of read delays: 5
  // 0, 1, 50, 51, 101
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 48> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 49> f7;
	hw_uint<32>  f8;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_49() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_50() {
		return f4;
	}

	inline hw_uint<32>  peek_51() {
		return f6;
	}

	inline hw_uint<32>  peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_101() {
		return f8;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 48
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 48 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write1_merged_banks_5_cache {
	// RAM Box: {[-255, 1249], [-9, 1032]}
	// Capacity: 102
	// # of read delays: 4
  // 0, 1, 51, 101
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 49> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_51() {
		return f4;
	}

	inline hw_uint<32>  peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_101() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write10_merged_banks_5_cache {
	// RAM Box: {[-246, 1258], [-9, 1032]}
	// Capacity: 102
	// # of read delays: 4
  // 0, 1, 51, 101
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 49> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_51() {
		return f4;
	}

	inline hw_uint<32>  peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_101() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write11_merged_banks_5_cache {
	// RAM Box: {[-245, 1259], [-9, 1032]}
	// Capacity: 102
	// # of read delays: 4
  // 0, 1, 51, 101
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 49> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_51() {
		return f4;
	}

	inline hw_uint<32>  peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_101() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write12_merged_banks_5_cache {
	// RAM Box: {[-244, 1260], [-9, 1032]}
	// Capacity: 102
	// # of read delays: 4
  // 0, 1, 51, 101
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 49> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_51() {
		return f4;
	}

	inline hw_uint<32>  peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_101() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write13_merged_banks_5_cache {
	// RAM Box: {[-243, 1261], [-9, 1032]}
	// Capacity: 102
	// # of read delays: 4
  // 0, 1, 51, 101
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 49> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_51() {
		return f4;
	}

	inline hw_uint<32>  peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_101() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write14_merged_banks_5_cache {
	// RAM Box: {[-242, 1262], [-9, 1032]}
	// Capacity: 102
	// # of read delays: 4
  // 0, 1, 51, 101
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 49> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_51() {
		return f4;
	}

	inline hw_uint<32>  peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_101() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write15_merged_banks_5_cache {
	// RAM Box: {[-241, 1263], [-9, 1032]}
	// Capacity: 102
	// # of read delays: 4
  // 0, 1, 51, 101
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 49> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_51() {
		return f4;
	}

	inline hw_uint<32>  peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_101() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write16_merged_banks_5_cache {
	// RAM Box: {[-240, 1264], [-9, 1032]}
	// Capacity: 102
	// # of read delays: 4
  // 0, 1, 51, 101
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 49> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_51() {
		return f4;
	}

	inline hw_uint<32>  peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_101() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write17_merged_banks_5_cache {
	// RAM Box: {[-239, 1265], [-9, 1032]}
	// Capacity: 102
	// # of read delays: 4
  // 0, 1, 51, 101
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 49> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_51() {
		return f4;
	}

	inline hw_uint<32>  peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_101() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write18_merged_banks_5_cache {
	// RAM Box: {[-238, 1266], [-9, 1032]}
	// Capacity: 102
	// # of read delays: 4
  // 0, 1, 51, 101
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 49> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_51() {
		return f4;
	}

	inline hw_uint<32>  peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_101() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write19_merged_banks_5_cache {
	// RAM Box: {[-237, 1267], [-9, 1032]}
	// Capacity: 102
	// # of read delays: 4
  // 0, 1, 51, 101
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 49> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_51() {
		return f4;
	}

	inline hw_uint<32>  peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_101() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write2_merged_banks_5_cache {
	// RAM Box: {[-254, 1250], [-9, 1032]}
	// Capacity: 102
	// # of read delays: 4
  // 0, 1, 51, 101
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 49> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_51() {
		return f4;
	}

	inline hw_uint<32>  peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_101() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write20_merged_banks_5_cache {
	// RAM Box: {[-236, 1268], [-9, 1032]}
	// Capacity: 102
	// # of read delays: 4
  // 0, 1, 51, 101
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 49> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_51() {
		return f4;
	}

	inline hw_uint<32>  peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_101() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write21_merged_banks_5_cache {
	// RAM Box: {[-235, 1269], [-9, 1032]}
	// Capacity: 102
	// # of read delays: 4
  // 0, 1, 51, 101
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 49> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_51() {
		return f4;
	}

	inline hw_uint<32>  peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_101() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write22_merged_banks_5_cache {
	// RAM Box: {[-234, 1270], [-9, 1032]}
	// Capacity: 102
	// # of read delays: 4
  // 0, 1, 51, 101
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 49> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_51() {
		return f4;
	}

	inline hw_uint<32>  peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_101() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write23_merged_banks_5_cache {
	// RAM Box: {[-233, 1271], [-9, 1032]}
	// Capacity: 102
	// # of read delays: 4
  // 0, 1, 51, 101
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 49> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_51() {
		return f4;
	}

	inline hw_uint<32>  peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_101() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write24_merged_banks_5_cache {
	// RAM Box: {[-232, 1272], [-9, 1032]}
	// Capacity: 102
	// # of read delays: 4
  // 0, 1, 51, 101
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 49> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_51() {
		return f4;
	}

	inline hw_uint<32>  peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_101() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write25_merged_banks_5_cache {
	// RAM Box: {[-231, 1273], [-9, 1032]}
	// Capacity: 102
	// # of read delays: 4
  // 0, 1, 51, 101
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 49> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_51() {
		return f4;
	}

	inline hw_uint<32>  peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_101() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write26_merged_banks_5_cache {
	// RAM Box: {[-230, 1274], [-9, 1032]}
	// Capacity: 102
	// # of read delays: 4
  // 0, 1, 51, 101
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 49> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_51() {
		return f4;
	}

	inline hw_uint<32>  peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_101() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write27_merged_banks_5_cache {
	// RAM Box: {[-229, 1275], [-9, 1032]}
	// Capacity: 102
	// # of read delays: 4
  // 0, 1, 51, 101
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 49> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_51() {
		return f4;
	}

	inline hw_uint<32>  peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_101() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write28_merged_banks_5_cache {
	// RAM Box: {[-228, 1276], [-9, 1032]}
	// Capacity: 102
	// # of read delays: 4
  // 0, 1, 51, 101
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 49> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_51() {
		return f4;
	}

	inline hw_uint<32>  peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_101() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write29_merged_banks_5_cache {
	// RAM Box: {[-227, 1277], [-9, 1032]}
	// Capacity: 102
	// # of read delays: 4
  // 0, 1, 51, 101
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 49> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_51() {
		return f4;
	}

	inline hw_uint<32>  peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_101() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write3_merged_banks_5_cache {
	// RAM Box: {[-253, 1251], [-9, 1032]}
	// Capacity: 102
	// # of read delays: 4
  // 0, 1, 51, 101
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 49> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_51() {
		return f4;
	}

	inline hw_uint<32>  peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_101() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write30_merged_banks_5_cache {
	// RAM Box: {[-226, 1278], [-9, 1032]}
	// Capacity: 102
	// # of read delays: 4
  // 0, 1, 51, 101
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 49> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_51() {
		return f4;
	}

	inline hw_uint<32>  peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_101() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write31_merged_banks_5_cache {
	// RAM Box: {[-257, 1279], [-8, 1032]}
	// Capacity: 102
	// # of read delays: 5
  // 0, 1, 51, 52, 101
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 49> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 48> f7;
	hw_uint<32>  f8;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_51() {
		return f4;
	}

	inline hw_uint<32>  peek_52() {
		return f6;
	}

	inline hw_uint<32>  peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_101() {
		return f8;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 48
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 48 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write4_merged_banks_5_cache {
	// RAM Box: {[-252, 1252], [-9, 1032]}
	// Capacity: 102
	// # of read delays: 4
  // 0, 1, 51, 101
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 49> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_51() {
		return f4;
	}

	inline hw_uint<32>  peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_101() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write5_merged_banks_5_cache {
	// RAM Box: {[-251, 1253], [-9, 1032]}
	// Capacity: 102
	// # of read delays: 4
  // 0, 1, 51, 101
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 49> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_51() {
		return f4;
	}

	inline hw_uint<32>  peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_101() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write6_merged_banks_5_cache {
	// RAM Box: {[-250, 1254], [-9, 1032]}
	// Capacity: 102
	// # of read delays: 4
  // 0, 1, 51, 101
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 49> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_51() {
		return f4;
	}

	inline hw_uint<32>  peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_101() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write7_merged_banks_5_cache {
	// RAM Box: {[-249, 1255], [-9, 1032]}
	// Capacity: 102
	// # of read delays: 4
  // 0, 1, 51, 101
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 49> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_51() {
		return f4;
	}

	inline hw_uint<32>  peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_101() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write8_merged_banks_5_cache {
	// RAM Box: {[-248, 1256], [-9, 1032]}
	// Capacity: 102
	// # of read delays: 4
  // 0, 1, 51, 101
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 49> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_51() {
		return f4;
	}

	inline hw_uint<32>  peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_101() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write9_merged_banks_5_cache {
	// RAM Box: {[-247, 1257], [-9, 1032]}
	// Capacity: 102
	// # of read delays: 4
  // 0, 1, 51, 101
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 49> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 49> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_50() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_51() {
		return f4;
	}

	inline hw_uint<32>  peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_101() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 49
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 49 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_0_cache {
  // # of banks: 32
  h3_0_h3_0_update_0_write0_merged_banks_5_cache h3_0_h3_0_update_0_write0_merged_banks_5;
  h3_0_h3_0_update_0_write1_merged_banks_5_cache h3_0_h3_0_update_0_write1_merged_banks_5;
  h3_0_h3_0_update_0_write10_merged_banks_5_cache h3_0_h3_0_update_0_write10_merged_banks_5;
  h3_0_h3_0_update_0_write11_merged_banks_5_cache h3_0_h3_0_update_0_write11_merged_banks_5;
  h3_0_h3_0_update_0_write12_merged_banks_5_cache h3_0_h3_0_update_0_write12_merged_banks_5;
  h3_0_h3_0_update_0_write13_merged_banks_5_cache h3_0_h3_0_update_0_write13_merged_banks_5;
  h3_0_h3_0_update_0_write14_merged_banks_5_cache h3_0_h3_0_update_0_write14_merged_banks_5;
  h3_0_h3_0_update_0_write15_merged_banks_5_cache h3_0_h3_0_update_0_write15_merged_banks_5;
  h3_0_h3_0_update_0_write16_merged_banks_5_cache h3_0_h3_0_update_0_write16_merged_banks_5;
  h3_0_h3_0_update_0_write17_merged_banks_5_cache h3_0_h3_0_update_0_write17_merged_banks_5;
  h3_0_h3_0_update_0_write18_merged_banks_5_cache h3_0_h3_0_update_0_write18_merged_banks_5;
  h3_0_h3_0_update_0_write19_merged_banks_5_cache h3_0_h3_0_update_0_write19_merged_banks_5;
  h3_0_h3_0_update_0_write2_merged_banks_5_cache h3_0_h3_0_update_0_write2_merged_banks_5;
  h3_0_h3_0_update_0_write20_merged_banks_5_cache h3_0_h3_0_update_0_write20_merged_banks_5;
  h3_0_h3_0_update_0_write21_merged_banks_5_cache h3_0_h3_0_update_0_write21_merged_banks_5;
  h3_0_h3_0_update_0_write22_merged_banks_5_cache h3_0_h3_0_update_0_write22_merged_banks_5;
  h3_0_h3_0_update_0_write23_merged_banks_5_cache h3_0_h3_0_update_0_write23_merged_banks_5;
  h3_0_h3_0_update_0_write24_merged_banks_5_cache h3_0_h3_0_update_0_write24_merged_banks_5;
  h3_0_h3_0_update_0_write25_merged_banks_5_cache h3_0_h3_0_update_0_write25_merged_banks_5;
  h3_0_h3_0_update_0_write26_merged_banks_5_cache h3_0_h3_0_update_0_write26_merged_banks_5;
  h3_0_h3_0_update_0_write27_merged_banks_5_cache h3_0_h3_0_update_0_write27_merged_banks_5;
  h3_0_h3_0_update_0_write28_merged_banks_5_cache h3_0_h3_0_update_0_write28_merged_banks_5;
  h3_0_h3_0_update_0_write29_merged_banks_5_cache h3_0_h3_0_update_0_write29_merged_banks_5;
  h3_0_h3_0_update_0_write3_merged_banks_5_cache h3_0_h3_0_update_0_write3_merged_banks_5;
  h3_0_h3_0_update_0_write30_merged_banks_5_cache h3_0_h3_0_update_0_write30_merged_banks_5;
  h3_0_h3_0_update_0_write31_merged_banks_5_cache h3_0_h3_0_update_0_write31_merged_banks_5;
  h3_0_h3_0_update_0_write4_merged_banks_5_cache h3_0_h3_0_update_0_write4_merged_banks_5;
  h3_0_h3_0_update_0_write5_merged_banks_5_cache h3_0_h3_0_update_0_write5_merged_banks_5;
  h3_0_h3_0_update_0_write6_merged_banks_5_cache h3_0_h3_0_update_0_write6_merged_banks_5;
  h3_0_h3_0_update_0_write7_merged_banks_5_cache h3_0_h3_0_update_0_write7_merged_banks_5;
  h3_0_h3_0_update_0_write8_merged_banks_5_cache h3_0_h3_0_update_0_write8_merged_banks_5;
  h3_0_h3_0_update_0_write9_merged_banks_5_cache h3_0_h3_0_update_0_write9_merged_banks_5;
};



inline void h3_0_h3_0_update_0_write0_write(hw_uint<32> & h3_0_h3_0_update_0_write0, h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write0_merged_banks_5.push(h3_0_h3_0_update_0_write0);
}

inline void h3_0_h3_0_update_0_write1_write(hw_uint<32> & h3_0_h3_0_update_0_write1, h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write1_merged_banks_5.push(h3_0_h3_0_update_0_write1);
}

inline void h3_0_h3_0_update_0_write10_write(hw_uint<32> & h3_0_h3_0_update_0_write10, h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write10_merged_banks_5.push(h3_0_h3_0_update_0_write10);
}

inline void h3_0_h3_0_update_0_write11_write(hw_uint<32> & h3_0_h3_0_update_0_write11, h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write11_merged_banks_5.push(h3_0_h3_0_update_0_write11);
}

inline void h3_0_h3_0_update_0_write12_write(hw_uint<32> & h3_0_h3_0_update_0_write12, h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write12_merged_banks_5.push(h3_0_h3_0_update_0_write12);
}

inline void h3_0_h3_0_update_0_write13_write(hw_uint<32> & h3_0_h3_0_update_0_write13, h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write13_merged_banks_5.push(h3_0_h3_0_update_0_write13);
}

inline void h3_0_h3_0_update_0_write14_write(hw_uint<32> & h3_0_h3_0_update_0_write14, h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write14_merged_banks_5.push(h3_0_h3_0_update_0_write14);
}

inline void h3_0_h3_0_update_0_write15_write(hw_uint<32> & h3_0_h3_0_update_0_write15, h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write15_merged_banks_5.push(h3_0_h3_0_update_0_write15);
}

inline void h3_0_h3_0_update_0_write16_write(hw_uint<32> & h3_0_h3_0_update_0_write16, h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write16_merged_banks_5.push(h3_0_h3_0_update_0_write16);
}

inline void h3_0_h3_0_update_0_write17_write(hw_uint<32> & h3_0_h3_0_update_0_write17, h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write17_merged_banks_5.push(h3_0_h3_0_update_0_write17);
}

inline void h3_0_h3_0_update_0_write18_write(hw_uint<32> & h3_0_h3_0_update_0_write18, h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write18_merged_banks_5.push(h3_0_h3_0_update_0_write18);
}

inline void h3_0_h3_0_update_0_write19_write(hw_uint<32> & h3_0_h3_0_update_0_write19, h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write19_merged_banks_5.push(h3_0_h3_0_update_0_write19);
}

inline void h3_0_h3_0_update_0_write2_write(hw_uint<32> & h3_0_h3_0_update_0_write2, h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write2_merged_banks_5.push(h3_0_h3_0_update_0_write2);
}

inline void h3_0_h3_0_update_0_write20_write(hw_uint<32> & h3_0_h3_0_update_0_write20, h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write20_merged_banks_5.push(h3_0_h3_0_update_0_write20);
}

inline void h3_0_h3_0_update_0_write21_write(hw_uint<32> & h3_0_h3_0_update_0_write21, h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write21_merged_banks_5.push(h3_0_h3_0_update_0_write21);
}

inline void h3_0_h3_0_update_0_write22_write(hw_uint<32> & h3_0_h3_0_update_0_write22, h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write22_merged_banks_5.push(h3_0_h3_0_update_0_write22);
}

inline void h3_0_h3_0_update_0_write23_write(hw_uint<32> & h3_0_h3_0_update_0_write23, h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write23_merged_banks_5.push(h3_0_h3_0_update_0_write23);
}

inline void h3_0_h3_0_update_0_write24_write(hw_uint<32> & h3_0_h3_0_update_0_write24, h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write24_merged_banks_5.push(h3_0_h3_0_update_0_write24);
}

inline void h3_0_h3_0_update_0_write25_write(hw_uint<32> & h3_0_h3_0_update_0_write25, h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write25_merged_banks_5.push(h3_0_h3_0_update_0_write25);
}

inline void h3_0_h3_0_update_0_write26_write(hw_uint<32> & h3_0_h3_0_update_0_write26, h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write26_merged_banks_5.push(h3_0_h3_0_update_0_write26);
}

inline void h3_0_h3_0_update_0_write27_write(hw_uint<32> & h3_0_h3_0_update_0_write27, h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write27_merged_banks_5.push(h3_0_h3_0_update_0_write27);
}

inline void h3_0_h3_0_update_0_write28_write(hw_uint<32> & h3_0_h3_0_update_0_write28, h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write28_merged_banks_5.push(h3_0_h3_0_update_0_write28);
}

inline void h3_0_h3_0_update_0_write29_write(hw_uint<32> & h3_0_h3_0_update_0_write29, h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write29_merged_banks_5.push(h3_0_h3_0_update_0_write29);
}

inline void h3_0_h3_0_update_0_write3_write(hw_uint<32> & h3_0_h3_0_update_0_write3, h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write3_merged_banks_5.push(h3_0_h3_0_update_0_write3);
}

inline void h3_0_h3_0_update_0_write30_write(hw_uint<32> & h3_0_h3_0_update_0_write30, h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write30_merged_banks_5.push(h3_0_h3_0_update_0_write30);
}

inline void h3_0_h3_0_update_0_write31_write(hw_uint<32> & h3_0_h3_0_update_0_write31, h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write31_merged_banks_5.push(h3_0_h3_0_update_0_write31);
}

inline void h3_0_h3_0_update_0_write4_write(hw_uint<32> & h3_0_h3_0_update_0_write4, h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write4_merged_banks_5.push(h3_0_h3_0_update_0_write4);
}

inline void h3_0_h3_0_update_0_write5_write(hw_uint<32> & h3_0_h3_0_update_0_write5, h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write5_merged_banks_5.push(h3_0_h3_0_update_0_write5);
}

inline void h3_0_h3_0_update_0_write6_write(hw_uint<32> & h3_0_h3_0_update_0_write6, h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write6_merged_banks_5.push(h3_0_h3_0_update_0_write6);
}

inline void h3_0_h3_0_update_0_write7_write(hw_uint<32> & h3_0_h3_0_update_0_write7, h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write7_merged_banks_5.push(h3_0_h3_0_update_0_write7);
}

inline void h3_0_h3_0_update_0_write8_write(hw_uint<32> & h3_0_h3_0_update_0_write8, h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write8_merged_banks_5.push(h3_0_h3_0_update_0_write8);
}

inline void h3_0_h3_0_update_0_write9_write(hw_uint<32> & h3_0_h3_0_update_0_write9, h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write9_merged_banks_5.push(h3_0_h3_0_update_0_write9);
}

inline hw_uint<32>  h3_1_rd0_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd0 read pattern: { h3_1_update_0[d0, d1] -> h3_0[-1 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write31 = h3_0.h3_0_h3_0_update_0_write31_merged_banks_5.peek_52();
  return value_h3_0_h3_0_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_1_rd1_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd1 read pattern: { h3_1_update_0[d0, d1] -> h3_0[32d0, -1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write0 = h3_0.h3_0_h3_0_update_0_write0_merged_banks_5.peek_101();
  return value_h3_0_h3_0_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_1_rd10_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd10 read pattern: { h3_1_update_0[d0, d1] -> h3_0[1 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write1 = h3_0.h3_0_h3_0_update_0_write1_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_1_rd100_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd100 read pattern: { h3_1_update_0[d0, d1] -> h3_0[19 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write19 = h3_0.h3_0_h3_0_update_0_write19_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_1_rd101_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd101 read pattern: { h3_1_update_0[d0, d1] -> h3_0[20 + 32d0, -1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write20 = h3_0.h3_0_h3_0_update_0_write20_merged_banks_5.peek_101();
  return value_h3_0_h3_0_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_1_rd102_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd102 read pattern: { h3_1_update_0[d0, d1] -> h3_0[20 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write20 = h3_0.h3_0_h3_0_update_0_write20_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_1_rd103_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd103 read pattern: { h3_1_update_0[d0, d1] -> h3_0[20 + 32d0, 1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write20 = h3_0.h3_0_h3_0_update_0_write20_merged_banks_5.peek_1();
  return value_h3_0_h3_0_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_1_rd104_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd104 read pattern: { h3_1_update_0[d0, d1] -> h3_0[21 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write21 = h3_0.h3_0_h3_0_update_0_write21_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_1_rd105_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd105 read pattern: { h3_1_update_0[d0, d1] -> h3_0[20 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write20 = h3_0.h3_0_h3_0_update_0_write20_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_1_rd106_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd106 read pattern: { h3_1_update_0[d0, d1] -> h3_0[21 + 32d0, -1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write21 = h3_0.h3_0_h3_0_update_0_write21_merged_banks_5.peek_101();
  return value_h3_0_h3_0_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_1_rd107_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd107 read pattern: { h3_1_update_0[d0, d1] -> h3_0[21 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write21 = h3_0.h3_0_h3_0_update_0_write21_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_1_rd108_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd108 read pattern: { h3_1_update_0[d0, d1] -> h3_0[21 + 32d0, 1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write21 = h3_0.h3_0_h3_0_update_0_write21_merged_banks_5.peek_1();
  return value_h3_0_h3_0_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_1_rd109_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd109 read pattern: { h3_1_update_0[d0, d1] -> h3_0[22 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write22 = h3_0.h3_0_h3_0_update_0_write22_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_1_rd11_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd11 read pattern: { h3_1_update_0[d0, d1] -> h3_0[2 + 32d0, -1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write2 = h3_0.h3_0_h3_0_update_0_write2_merged_banks_5.peek_101();
  return value_h3_0_h3_0_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_1_rd110_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd110 read pattern: { h3_1_update_0[d0, d1] -> h3_0[21 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write21 = h3_0.h3_0_h3_0_update_0_write21_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_1_rd111_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd111 read pattern: { h3_1_update_0[d0, d1] -> h3_0[22 + 32d0, -1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write22 = h3_0.h3_0_h3_0_update_0_write22_merged_banks_5.peek_101();
  return value_h3_0_h3_0_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_1_rd112_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd112 read pattern: { h3_1_update_0[d0, d1] -> h3_0[22 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write22 = h3_0.h3_0_h3_0_update_0_write22_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_1_rd113_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd113 read pattern: { h3_1_update_0[d0, d1] -> h3_0[22 + 32d0, 1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write22 = h3_0.h3_0_h3_0_update_0_write22_merged_banks_5.peek_1();
  return value_h3_0_h3_0_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_1_rd114_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd114 read pattern: { h3_1_update_0[d0, d1] -> h3_0[23 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write23 = h3_0.h3_0_h3_0_update_0_write23_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_1_rd115_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd115 read pattern: { h3_1_update_0[d0, d1] -> h3_0[22 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write22 = h3_0.h3_0_h3_0_update_0_write22_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_1_rd116_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd116 read pattern: { h3_1_update_0[d0, d1] -> h3_0[23 + 32d0, -1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write23 = h3_0.h3_0_h3_0_update_0_write23_merged_banks_5.peek_101();
  return value_h3_0_h3_0_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_1_rd117_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd117 read pattern: { h3_1_update_0[d0, d1] -> h3_0[23 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write23 = h3_0.h3_0_h3_0_update_0_write23_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_1_rd118_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd118 read pattern: { h3_1_update_0[d0, d1] -> h3_0[23 + 32d0, 1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write23 = h3_0.h3_0_h3_0_update_0_write23_merged_banks_5.peek_1();
  return value_h3_0_h3_0_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_1_rd119_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd119 read pattern: { h3_1_update_0[d0, d1] -> h3_0[24 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write24 = h3_0.h3_0_h3_0_update_0_write24_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_1_rd12_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd12 read pattern: { h3_1_update_0[d0, d1] -> h3_0[2 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write2 = h3_0.h3_0_h3_0_update_0_write2_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_1_rd120_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd120 read pattern: { h3_1_update_0[d0, d1] -> h3_0[23 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write23 = h3_0.h3_0_h3_0_update_0_write23_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_1_rd121_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd121 read pattern: { h3_1_update_0[d0, d1] -> h3_0[24 + 32d0, -1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write24 = h3_0.h3_0_h3_0_update_0_write24_merged_banks_5.peek_101();
  return value_h3_0_h3_0_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_1_rd122_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd122 read pattern: { h3_1_update_0[d0, d1] -> h3_0[24 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write24 = h3_0.h3_0_h3_0_update_0_write24_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_1_rd123_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd123 read pattern: { h3_1_update_0[d0, d1] -> h3_0[24 + 32d0, 1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write24 = h3_0.h3_0_h3_0_update_0_write24_merged_banks_5.peek_1();
  return value_h3_0_h3_0_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_1_rd124_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd124 read pattern: { h3_1_update_0[d0, d1] -> h3_0[25 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write25 = h3_0.h3_0_h3_0_update_0_write25_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_1_rd125_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd125 read pattern: { h3_1_update_0[d0, d1] -> h3_0[24 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write24 = h3_0.h3_0_h3_0_update_0_write24_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_1_rd126_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd126 read pattern: { h3_1_update_0[d0, d1] -> h3_0[25 + 32d0, -1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write25 = h3_0.h3_0_h3_0_update_0_write25_merged_banks_5.peek_101();
  return value_h3_0_h3_0_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_1_rd127_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd127 read pattern: { h3_1_update_0[d0, d1] -> h3_0[25 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write25 = h3_0.h3_0_h3_0_update_0_write25_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_1_rd128_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd128 read pattern: { h3_1_update_0[d0, d1] -> h3_0[25 + 32d0, 1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write25 = h3_0.h3_0_h3_0_update_0_write25_merged_banks_5.peek_1();
  return value_h3_0_h3_0_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_1_rd129_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd129 read pattern: { h3_1_update_0[d0, d1] -> h3_0[26 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write26 = h3_0.h3_0_h3_0_update_0_write26_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_1_rd13_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd13 read pattern: { h3_1_update_0[d0, d1] -> h3_0[2 + 32d0, 1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write2 = h3_0.h3_0_h3_0_update_0_write2_merged_banks_5.peek_1();
  return value_h3_0_h3_0_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_1_rd130_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd130 read pattern: { h3_1_update_0[d0, d1] -> h3_0[25 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write25 = h3_0.h3_0_h3_0_update_0_write25_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_1_rd131_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd131 read pattern: { h3_1_update_0[d0, d1] -> h3_0[26 + 32d0, -1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write26 = h3_0.h3_0_h3_0_update_0_write26_merged_banks_5.peek_101();
  return value_h3_0_h3_0_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_1_rd132_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd132 read pattern: { h3_1_update_0[d0, d1] -> h3_0[26 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write26 = h3_0.h3_0_h3_0_update_0_write26_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_1_rd133_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd133 read pattern: { h3_1_update_0[d0, d1] -> h3_0[26 + 32d0, 1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write26 = h3_0.h3_0_h3_0_update_0_write26_merged_banks_5.peek_1();
  return value_h3_0_h3_0_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_1_rd134_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd134 read pattern: { h3_1_update_0[d0, d1] -> h3_0[27 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write27 = h3_0.h3_0_h3_0_update_0_write27_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_1_rd135_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd135 read pattern: { h3_1_update_0[d0, d1] -> h3_0[26 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write26 = h3_0.h3_0_h3_0_update_0_write26_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_1_rd136_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd136 read pattern: { h3_1_update_0[d0, d1] -> h3_0[27 + 32d0, -1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write27 = h3_0.h3_0_h3_0_update_0_write27_merged_banks_5.peek_101();
  return value_h3_0_h3_0_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_1_rd137_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd137 read pattern: { h3_1_update_0[d0, d1] -> h3_0[27 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write27 = h3_0.h3_0_h3_0_update_0_write27_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_1_rd138_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd138 read pattern: { h3_1_update_0[d0, d1] -> h3_0[27 + 32d0, 1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write27 = h3_0.h3_0_h3_0_update_0_write27_merged_banks_5.peek_1();
  return value_h3_0_h3_0_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_1_rd139_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd139 read pattern: { h3_1_update_0[d0, d1] -> h3_0[28 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write28 = h3_0.h3_0_h3_0_update_0_write28_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_1_rd14_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd14 read pattern: { h3_1_update_0[d0, d1] -> h3_0[3 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write3 = h3_0.h3_0_h3_0_update_0_write3_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_1_rd140_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd140 read pattern: { h3_1_update_0[d0, d1] -> h3_0[27 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write27 = h3_0.h3_0_h3_0_update_0_write27_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_1_rd141_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd141 read pattern: { h3_1_update_0[d0, d1] -> h3_0[28 + 32d0, -1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write28 = h3_0.h3_0_h3_0_update_0_write28_merged_banks_5.peek_101();
  return value_h3_0_h3_0_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_1_rd142_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd142 read pattern: { h3_1_update_0[d0, d1] -> h3_0[28 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write28 = h3_0.h3_0_h3_0_update_0_write28_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_1_rd143_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd143 read pattern: { h3_1_update_0[d0, d1] -> h3_0[28 + 32d0, 1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write28 = h3_0.h3_0_h3_0_update_0_write28_merged_banks_5.peek_1();
  return value_h3_0_h3_0_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_1_rd144_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd144 read pattern: { h3_1_update_0[d0, d1] -> h3_0[29 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write29 = h3_0.h3_0_h3_0_update_0_write29_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_1_rd145_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd145 read pattern: { h3_1_update_0[d0, d1] -> h3_0[28 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write28 = h3_0.h3_0_h3_0_update_0_write28_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_1_rd146_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd146 read pattern: { h3_1_update_0[d0, d1] -> h3_0[29 + 32d0, -1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write29 = h3_0.h3_0_h3_0_update_0_write29_merged_banks_5.peek_101();
  return value_h3_0_h3_0_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_1_rd147_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd147 read pattern: { h3_1_update_0[d0, d1] -> h3_0[29 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write29 = h3_0.h3_0_h3_0_update_0_write29_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_1_rd148_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd148 read pattern: { h3_1_update_0[d0, d1] -> h3_0[29 + 32d0, 1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write29 = h3_0.h3_0_h3_0_update_0_write29_merged_banks_5.peek_1();
  return value_h3_0_h3_0_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_1_rd149_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd149 read pattern: { h3_1_update_0[d0, d1] -> h3_0[30 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write30 = h3_0.h3_0_h3_0_update_0_write30_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_1_rd15_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd15 read pattern: { h3_1_update_0[d0, d1] -> h3_0[2 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write2 = h3_0.h3_0_h3_0_update_0_write2_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_1_rd150_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd150 read pattern: { h3_1_update_0[d0, d1] -> h3_0[29 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write29 = h3_0.h3_0_h3_0_update_0_write29_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_1_rd151_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd151 read pattern: { h3_1_update_0[d0, d1] -> h3_0[30 + 32d0, -1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write30 = h3_0.h3_0_h3_0_update_0_write30_merged_banks_5.peek_101();
  return value_h3_0_h3_0_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_1_rd152_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd152 read pattern: { h3_1_update_0[d0, d1] -> h3_0[30 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write30 = h3_0.h3_0_h3_0_update_0_write30_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_1_rd153_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd153 read pattern: { h3_1_update_0[d0, d1] -> h3_0[30 + 32d0, 1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write30 = h3_0.h3_0_h3_0_update_0_write30_merged_banks_5.peek_1();
  return value_h3_0_h3_0_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_1_rd154_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd154 read pattern: { h3_1_update_0[d0, d1] -> h3_0[31 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write31 = h3_0.h3_0_h3_0_update_0_write31_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_1_rd155_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd155 read pattern: { h3_1_update_0[d0, d1] -> h3_0[30 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write30 = h3_0.h3_0_h3_0_update_0_write30_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_1_rd156_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd156 read pattern: { h3_1_update_0[d0, d1] -> h3_0[31 + 32d0, -1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write31 = h3_0.h3_0_h3_0_update_0_write31_merged_banks_5.peek_101();
  return value_h3_0_h3_0_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_1_rd157_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd157 read pattern: { h3_1_update_0[d0, d1] -> h3_0[31 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write31 = h3_0.h3_0_h3_0_update_0_write31_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_1_rd158_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd158 read pattern: { h3_1_update_0[d0, d1] -> h3_0[31 + 32d0, 1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write31 = h3_0.h3_0_h3_0_update_0_write31_merged_banks_5.peek_1();
  return value_h3_0_h3_0_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_1_rd159_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd159 read pattern: { h3_1_update_0[d0, d1] -> h3_0[32 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write0 = h3_0.h3_0_h3_0_update_0_write0_merged_banks_5.peek_50();
  return value_h3_0_h3_0_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_1_rd16_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd16 read pattern: { h3_1_update_0[d0, d1] -> h3_0[3 + 32d0, -1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write3 = h3_0.h3_0_h3_0_update_0_write3_merged_banks_5.peek_101();
  return value_h3_0_h3_0_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_1_rd17_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd17 read pattern: { h3_1_update_0[d0, d1] -> h3_0[3 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write3 = h3_0.h3_0_h3_0_update_0_write3_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_1_rd18_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd18 read pattern: { h3_1_update_0[d0, d1] -> h3_0[3 + 32d0, 1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write3 = h3_0.h3_0_h3_0_update_0_write3_merged_banks_5.peek_1();
  return value_h3_0_h3_0_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_1_rd19_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd19 read pattern: { h3_1_update_0[d0, d1] -> h3_0[4 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write4 = h3_0.h3_0_h3_0_update_0_write4_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_1_rd2_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd2 read pattern: { h3_1_update_0[d0, d1] -> h3_0[32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write0 = h3_0.h3_0_h3_0_update_0_write0_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_1_rd20_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd20 read pattern: { h3_1_update_0[d0, d1] -> h3_0[3 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write3 = h3_0.h3_0_h3_0_update_0_write3_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_1_rd21_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd21 read pattern: { h3_1_update_0[d0, d1] -> h3_0[4 + 32d0, -1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write4 = h3_0.h3_0_h3_0_update_0_write4_merged_banks_5.peek_101();
  return value_h3_0_h3_0_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_1_rd22_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd22 read pattern: { h3_1_update_0[d0, d1] -> h3_0[4 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write4 = h3_0.h3_0_h3_0_update_0_write4_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_1_rd23_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd23 read pattern: { h3_1_update_0[d0, d1] -> h3_0[4 + 32d0, 1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write4 = h3_0.h3_0_h3_0_update_0_write4_merged_banks_5.peek_1();
  return value_h3_0_h3_0_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_1_rd24_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd24 read pattern: { h3_1_update_0[d0, d1] -> h3_0[5 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write5 = h3_0.h3_0_h3_0_update_0_write5_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_1_rd25_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd25 read pattern: { h3_1_update_0[d0, d1] -> h3_0[4 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write4 = h3_0.h3_0_h3_0_update_0_write4_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_1_rd26_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd26 read pattern: { h3_1_update_0[d0, d1] -> h3_0[5 + 32d0, -1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write5 = h3_0.h3_0_h3_0_update_0_write5_merged_banks_5.peek_101();
  return value_h3_0_h3_0_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_1_rd27_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd27 read pattern: { h3_1_update_0[d0, d1] -> h3_0[5 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write5 = h3_0.h3_0_h3_0_update_0_write5_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_1_rd28_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd28 read pattern: { h3_1_update_0[d0, d1] -> h3_0[5 + 32d0, 1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write5 = h3_0.h3_0_h3_0_update_0_write5_merged_banks_5.peek_1();
  return value_h3_0_h3_0_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_1_rd29_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd29 read pattern: { h3_1_update_0[d0, d1] -> h3_0[6 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write6 = h3_0.h3_0_h3_0_update_0_write6_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_1_rd3_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd3 read pattern: { h3_1_update_0[d0, d1] -> h3_0[32d0, 1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write0 = h3_0.h3_0_h3_0_update_0_write0_merged_banks_5.peek_1();
  return value_h3_0_h3_0_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_1_rd30_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd30 read pattern: { h3_1_update_0[d0, d1] -> h3_0[5 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write5 = h3_0.h3_0_h3_0_update_0_write5_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_1_rd31_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd31 read pattern: { h3_1_update_0[d0, d1] -> h3_0[6 + 32d0, -1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write6 = h3_0.h3_0_h3_0_update_0_write6_merged_banks_5.peek_101();
  return value_h3_0_h3_0_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_1_rd32_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd32 read pattern: { h3_1_update_0[d0, d1] -> h3_0[6 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write6 = h3_0.h3_0_h3_0_update_0_write6_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_1_rd33_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd33 read pattern: { h3_1_update_0[d0, d1] -> h3_0[6 + 32d0, 1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write6 = h3_0.h3_0_h3_0_update_0_write6_merged_banks_5.peek_1();
  return value_h3_0_h3_0_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_1_rd34_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd34 read pattern: { h3_1_update_0[d0, d1] -> h3_0[7 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write7 = h3_0.h3_0_h3_0_update_0_write7_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_1_rd35_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd35 read pattern: { h3_1_update_0[d0, d1] -> h3_0[6 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write6 = h3_0.h3_0_h3_0_update_0_write6_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_1_rd36_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd36 read pattern: { h3_1_update_0[d0, d1] -> h3_0[7 + 32d0, -1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write7 = h3_0.h3_0_h3_0_update_0_write7_merged_banks_5.peek_101();
  return value_h3_0_h3_0_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_1_rd37_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd37 read pattern: { h3_1_update_0[d0, d1] -> h3_0[7 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write7 = h3_0.h3_0_h3_0_update_0_write7_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_1_rd38_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd38 read pattern: { h3_1_update_0[d0, d1] -> h3_0[7 + 32d0, 1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write7 = h3_0.h3_0_h3_0_update_0_write7_merged_banks_5.peek_1();
  return value_h3_0_h3_0_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_1_rd39_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd39 read pattern: { h3_1_update_0[d0, d1] -> h3_0[8 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write8 = h3_0.h3_0_h3_0_update_0_write8_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_1_rd4_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd4 read pattern: { h3_1_update_0[d0, d1] -> h3_0[1 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write1 = h3_0.h3_0_h3_0_update_0_write1_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_1_rd40_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd40 read pattern: { h3_1_update_0[d0, d1] -> h3_0[7 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write7 = h3_0.h3_0_h3_0_update_0_write7_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_1_rd41_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd41 read pattern: { h3_1_update_0[d0, d1] -> h3_0[8 + 32d0, -1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write8 = h3_0.h3_0_h3_0_update_0_write8_merged_banks_5.peek_101();
  return value_h3_0_h3_0_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_1_rd42_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd42 read pattern: { h3_1_update_0[d0, d1] -> h3_0[8 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write8 = h3_0.h3_0_h3_0_update_0_write8_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_1_rd43_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd43 read pattern: { h3_1_update_0[d0, d1] -> h3_0[8 + 32d0, 1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write8 = h3_0.h3_0_h3_0_update_0_write8_merged_banks_5.peek_1();
  return value_h3_0_h3_0_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_1_rd44_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd44 read pattern: { h3_1_update_0[d0, d1] -> h3_0[9 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write9 = h3_0.h3_0_h3_0_update_0_write9_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_1_rd45_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd45 read pattern: { h3_1_update_0[d0, d1] -> h3_0[8 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write8 = h3_0.h3_0_h3_0_update_0_write8_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_1_rd46_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd46 read pattern: { h3_1_update_0[d0, d1] -> h3_0[9 + 32d0, -1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write9 = h3_0.h3_0_h3_0_update_0_write9_merged_banks_5.peek_101();
  return value_h3_0_h3_0_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_1_rd47_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd47 read pattern: { h3_1_update_0[d0, d1] -> h3_0[9 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write9 = h3_0.h3_0_h3_0_update_0_write9_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_1_rd48_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd48 read pattern: { h3_1_update_0[d0, d1] -> h3_0[9 + 32d0, 1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write9 = h3_0.h3_0_h3_0_update_0_write9_merged_banks_5.peek_1();
  return value_h3_0_h3_0_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_1_rd49_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd49 read pattern: { h3_1_update_0[d0, d1] -> h3_0[10 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write10 = h3_0.h3_0_h3_0_update_0_write10_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_1_rd5_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd5 read pattern: { h3_1_update_0[d0, d1] -> h3_0[32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write0 = h3_0.h3_0_h3_0_update_0_write0_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_1_rd50_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd50 read pattern: { h3_1_update_0[d0, d1] -> h3_0[9 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write9 = h3_0.h3_0_h3_0_update_0_write9_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_1_rd51_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd51 read pattern: { h3_1_update_0[d0, d1] -> h3_0[10 + 32d0, -1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write10 = h3_0.h3_0_h3_0_update_0_write10_merged_banks_5.peek_101();
  return value_h3_0_h3_0_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_1_rd52_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd52 read pattern: { h3_1_update_0[d0, d1] -> h3_0[10 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write10 = h3_0.h3_0_h3_0_update_0_write10_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_1_rd53_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd53 read pattern: { h3_1_update_0[d0, d1] -> h3_0[10 + 32d0, 1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write10 = h3_0.h3_0_h3_0_update_0_write10_merged_banks_5.peek_1();
  return value_h3_0_h3_0_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_1_rd54_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd54 read pattern: { h3_1_update_0[d0, d1] -> h3_0[11 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write11 = h3_0.h3_0_h3_0_update_0_write11_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_1_rd55_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd55 read pattern: { h3_1_update_0[d0, d1] -> h3_0[10 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write10 = h3_0.h3_0_h3_0_update_0_write10_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_1_rd56_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd56 read pattern: { h3_1_update_0[d0, d1] -> h3_0[11 + 32d0, -1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write11 = h3_0.h3_0_h3_0_update_0_write11_merged_banks_5.peek_101();
  return value_h3_0_h3_0_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_1_rd57_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd57 read pattern: { h3_1_update_0[d0, d1] -> h3_0[11 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write11 = h3_0.h3_0_h3_0_update_0_write11_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_1_rd58_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd58 read pattern: { h3_1_update_0[d0, d1] -> h3_0[11 + 32d0, 1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write11 = h3_0.h3_0_h3_0_update_0_write11_merged_banks_5.peek_1();
  return value_h3_0_h3_0_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_1_rd59_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd59 read pattern: { h3_1_update_0[d0, d1] -> h3_0[12 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write12 = h3_0.h3_0_h3_0_update_0_write12_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_1_rd6_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd6 read pattern: { h3_1_update_0[d0, d1] -> h3_0[1 + 32d0, -1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write1 = h3_0.h3_0_h3_0_update_0_write1_merged_banks_5.peek_101();
  return value_h3_0_h3_0_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_1_rd60_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd60 read pattern: { h3_1_update_0[d0, d1] -> h3_0[11 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write11 = h3_0.h3_0_h3_0_update_0_write11_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_1_rd61_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd61 read pattern: { h3_1_update_0[d0, d1] -> h3_0[12 + 32d0, -1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write12 = h3_0.h3_0_h3_0_update_0_write12_merged_banks_5.peek_101();
  return value_h3_0_h3_0_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_1_rd62_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd62 read pattern: { h3_1_update_0[d0, d1] -> h3_0[12 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write12 = h3_0.h3_0_h3_0_update_0_write12_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_1_rd63_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd63 read pattern: { h3_1_update_0[d0, d1] -> h3_0[12 + 32d0, 1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write12 = h3_0.h3_0_h3_0_update_0_write12_merged_banks_5.peek_1();
  return value_h3_0_h3_0_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_1_rd64_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd64 read pattern: { h3_1_update_0[d0, d1] -> h3_0[13 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write13 = h3_0.h3_0_h3_0_update_0_write13_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_1_rd65_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd65 read pattern: { h3_1_update_0[d0, d1] -> h3_0[12 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write12 = h3_0.h3_0_h3_0_update_0_write12_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_1_rd66_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd66 read pattern: { h3_1_update_0[d0, d1] -> h3_0[13 + 32d0, -1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write13 = h3_0.h3_0_h3_0_update_0_write13_merged_banks_5.peek_101();
  return value_h3_0_h3_0_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_1_rd67_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd67 read pattern: { h3_1_update_0[d0, d1] -> h3_0[13 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write13 = h3_0.h3_0_h3_0_update_0_write13_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_1_rd68_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd68 read pattern: { h3_1_update_0[d0, d1] -> h3_0[13 + 32d0, 1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write13 = h3_0.h3_0_h3_0_update_0_write13_merged_banks_5.peek_1();
  return value_h3_0_h3_0_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_1_rd69_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd69 read pattern: { h3_1_update_0[d0, d1] -> h3_0[14 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write14 = h3_0.h3_0_h3_0_update_0_write14_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_1_rd7_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd7 read pattern: { h3_1_update_0[d0, d1] -> h3_0[1 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write1 = h3_0.h3_0_h3_0_update_0_write1_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_1_rd70_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd70 read pattern: { h3_1_update_0[d0, d1] -> h3_0[13 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write13 = h3_0.h3_0_h3_0_update_0_write13_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_1_rd71_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd71 read pattern: { h3_1_update_0[d0, d1] -> h3_0[14 + 32d0, -1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write14 = h3_0.h3_0_h3_0_update_0_write14_merged_banks_5.peek_101();
  return value_h3_0_h3_0_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_1_rd72_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd72 read pattern: { h3_1_update_0[d0, d1] -> h3_0[14 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write14 = h3_0.h3_0_h3_0_update_0_write14_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_1_rd73_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd73 read pattern: { h3_1_update_0[d0, d1] -> h3_0[14 + 32d0, 1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write14 = h3_0.h3_0_h3_0_update_0_write14_merged_banks_5.peek_1();
  return value_h3_0_h3_0_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_1_rd74_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd74 read pattern: { h3_1_update_0[d0, d1] -> h3_0[15 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write15 = h3_0.h3_0_h3_0_update_0_write15_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_1_rd75_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd75 read pattern: { h3_1_update_0[d0, d1] -> h3_0[14 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write14 = h3_0.h3_0_h3_0_update_0_write14_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_1_rd76_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd76 read pattern: { h3_1_update_0[d0, d1] -> h3_0[15 + 32d0, -1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write15 = h3_0.h3_0_h3_0_update_0_write15_merged_banks_5.peek_101();
  return value_h3_0_h3_0_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_1_rd77_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd77 read pattern: { h3_1_update_0[d0, d1] -> h3_0[15 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write15 = h3_0.h3_0_h3_0_update_0_write15_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_1_rd78_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd78 read pattern: { h3_1_update_0[d0, d1] -> h3_0[15 + 32d0, 1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write15 = h3_0.h3_0_h3_0_update_0_write15_merged_banks_5.peek_1();
  return value_h3_0_h3_0_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_1_rd79_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd79 read pattern: { h3_1_update_0[d0, d1] -> h3_0[16 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write16 = h3_0.h3_0_h3_0_update_0_write16_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_1_rd8_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd8 read pattern: { h3_1_update_0[d0, d1] -> h3_0[1 + 32d0, 1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write1 = h3_0.h3_0_h3_0_update_0_write1_merged_banks_5.peek_1();
  return value_h3_0_h3_0_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_1_rd80_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd80 read pattern: { h3_1_update_0[d0, d1] -> h3_0[15 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write15 = h3_0.h3_0_h3_0_update_0_write15_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_1_rd81_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd81 read pattern: { h3_1_update_0[d0, d1] -> h3_0[16 + 32d0, -1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write16 = h3_0.h3_0_h3_0_update_0_write16_merged_banks_5.peek_101();
  return value_h3_0_h3_0_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_1_rd82_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd82 read pattern: { h3_1_update_0[d0, d1] -> h3_0[16 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write16 = h3_0.h3_0_h3_0_update_0_write16_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_1_rd83_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd83 read pattern: { h3_1_update_0[d0, d1] -> h3_0[16 + 32d0, 1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write16 = h3_0.h3_0_h3_0_update_0_write16_merged_banks_5.peek_1();
  return value_h3_0_h3_0_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_1_rd84_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd84 read pattern: { h3_1_update_0[d0, d1] -> h3_0[17 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write17 = h3_0.h3_0_h3_0_update_0_write17_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_1_rd85_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd85 read pattern: { h3_1_update_0[d0, d1] -> h3_0[16 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write16 = h3_0.h3_0_h3_0_update_0_write16_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_1_rd86_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd86 read pattern: { h3_1_update_0[d0, d1] -> h3_0[17 + 32d0, -1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write17 = h3_0.h3_0_h3_0_update_0_write17_merged_banks_5.peek_101();
  return value_h3_0_h3_0_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_1_rd87_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd87 read pattern: { h3_1_update_0[d0, d1] -> h3_0[17 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write17 = h3_0.h3_0_h3_0_update_0_write17_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_1_rd88_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd88 read pattern: { h3_1_update_0[d0, d1] -> h3_0[17 + 32d0, 1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write17 = h3_0.h3_0_h3_0_update_0_write17_merged_banks_5.peek_1();
  return value_h3_0_h3_0_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_1_rd89_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd89 read pattern: { h3_1_update_0[d0, d1] -> h3_0[18 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write18 = h3_0.h3_0_h3_0_update_0_write18_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_1_rd9_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd9 read pattern: { h3_1_update_0[d0, d1] -> h3_0[2 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write2 = h3_0.h3_0_h3_0_update_0_write2_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_1_rd90_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd90 read pattern: { h3_1_update_0[d0, d1] -> h3_0[17 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write17 = h3_0.h3_0_h3_0_update_0_write17_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_1_rd91_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd91 read pattern: { h3_1_update_0[d0, d1] -> h3_0[18 + 32d0, -1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write18 = h3_0.h3_0_h3_0_update_0_write18_merged_banks_5.peek_101();
  return value_h3_0_h3_0_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_1_rd92_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd92 read pattern: { h3_1_update_0[d0, d1] -> h3_0[18 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write18 = h3_0.h3_0_h3_0_update_0_write18_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_1_rd93_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd93 read pattern: { h3_1_update_0[d0, d1] -> h3_0[18 + 32d0, 1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write18 = h3_0.h3_0_h3_0_update_0_write18_merged_banks_5.peek_1();
  return value_h3_0_h3_0_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_1_rd94_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd94 read pattern: { h3_1_update_0[d0, d1] -> h3_0[19 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write19 = h3_0.h3_0_h3_0_update_0_write19_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_1_rd95_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd95 read pattern: { h3_1_update_0[d0, d1] -> h3_0[18 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write18 = h3_0.h3_0_h3_0_update_0_write18_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_1_rd96_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd96 read pattern: { h3_1_update_0[d0, d1] -> h3_0[19 + 32d0, -1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write19 = h3_0.h3_0_h3_0_update_0_write19_merged_banks_5.peek_101();
  return value_h3_0_h3_0_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_1_rd97_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd97 read pattern: { h3_1_update_0[d0, d1] -> h3_0[19 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write19 = h3_0.h3_0_h3_0_update_0_write19_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_1_rd98_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd98 read pattern: { h3_1_update_0[d0, d1] -> h3_0[19 + 32d0, 1 + d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write19 = h3_0.h3_0_h3_0_update_0_write19_merged_banks_5.peek_1();
  return value_h3_0_h3_0_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_1_rd99_select(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd99 read pattern: { h3_1_update_0[d0, d1] -> h3_0[20 + 32d0, d1] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Read schedule : { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  // Write schedule: { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  auto value_h3_0_h3_0_update_0_write20 = h3_0.h3_0_h3_0_update_0_write20_merged_banks_5.peek_51();
  return value_h3_0_h3_0_update_0_write20;
  return 0;
}

// # of bundles = 2
// h3_0_update_0_write
//	h3_0_h3_0_update_0_write0
//	h3_0_h3_0_update_0_write1
//	h3_0_h3_0_update_0_write2
//	h3_0_h3_0_update_0_write3
//	h3_0_h3_0_update_0_write4
//	h3_0_h3_0_update_0_write5
//	h3_0_h3_0_update_0_write6
//	h3_0_h3_0_update_0_write7
//	h3_0_h3_0_update_0_write8
//	h3_0_h3_0_update_0_write9
//	h3_0_h3_0_update_0_write10
//	h3_0_h3_0_update_0_write11
//	h3_0_h3_0_update_0_write12
//	h3_0_h3_0_update_0_write13
//	h3_0_h3_0_update_0_write14
//	h3_0_h3_0_update_0_write15
//	h3_0_h3_0_update_0_write16
//	h3_0_h3_0_update_0_write17
//	h3_0_h3_0_update_0_write18
//	h3_0_h3_0_update_0_write19
//	h3_0_h3_0_update_0_write20
//	h3_0_h3_0_update_0_write21
//	h3_0_h3_0_update_0_write22
//	h3_0_h3_0_update_0_write23
//	h3_0_h3_0_update_0_write24
//	h3_0_h3_0_update_0_write25
//	h3_0_h3_0_update_0_write26
//	h3_0_h3_0_update_0_write27
//	h3_0_h3_0_update_0_write28
//	h3_0_h3_0_update_0_write29
//	h3_0_h3_0_update_0_write30
//	h3_0_h3_0_update_0_write31
inline void h3_0_h3_0_update_0_write_bundle_write(hw_uint<1024>& h3_0_update_0_write, h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
	hw_uint<32>  h3_0_h3_0_update_0_write0_res = h3_0_update_0_write.extract<0, 31>();
	h3_0_h3_0_update_0_write0_write(h3_0_h3_0_update_0_write0_res, h3_0, d0, d1, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write1_res = h3_0_update_0_write.extract<32, 63>();
	h3_0_h3_0_update_0_write1_write(h3_0_h3_0_update_0_write1_res, h3_0, d0, d1, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write2_res = h3_0_update_0_write.extract<64, 95>();
	h3_0_h3_0_update_0_write2_write(h3_0_h3_0_update_0_write2_res, h3_0, d0, d1, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write3_res = h3_0_update_0_write.extract<96, 127>();
	h3_0_h3_0_update_0_write3_write(h3_0_h3_0_update_0_write3_res, h3_0, d0, d1, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write4_res = h3_0_update_0_write.extract<128, 159>();
	h3_0_h3_0_update_0_write4_write(h3_0_h3_0_update_0_write4_res, h3_0, d0, d1, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write5_res = h3_0_update_0_write.extract<160, 191>();
	h3_0_h3_0_update_0_write5_write(h3_0_h3_0_update_0_write5_res, h3_0, d0, d1, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write6_res = h3_0_update_0_write.extract<192, 223>();
	h3_0_h3_0_update_0_write6_write(h3_0_h3_0_update_0_write6_res, h3_0, d0, d1, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write7_res = h3_0_update_0_write.extract<224, 255>();
	h3_0_h3_0_update_0_write7_write(h3_0_h3_0_update_0_write7_res, h3_0, d0, d1, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write8_res = h3_0_update_0_write.extract<256, 287>();
	h3_0_h3_0_update_0_write8_write(h3_0_h3_0_update_0_write8_res, h3_0, d0, d1, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write9_res = h3_0_update_0_write.extract<288, 319>();
	h3_0_h3_0_update_0_write9_write(h3_0_h3_0_update_0_write9_res, h3_0, d0, d1, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write10_res = h3_0_update_0_write.extract<320, 351>();
	h3_0_h3_0_update_0_write10_write(h3_0_h3_0_update_0_write10_res, h3_0, d0, d1, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write11_res = h3_0_update_0_write.extract<352, 383>();
	h3_0_h3_0_update_0_write11_write(h3_0_h3_0_update_0_write11_res, h3_0, d0, d1, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write12_res = h3_0_update_0_write.extract<384, 415>();
	h3_0_h3_0_update_0_write12_write(h3_0_h3_0_update_0_write12_res, h3_0, d0, d1, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write13_res = h3_0_update_0_write.extract<416, 447>();
	h3_0_h3_0_update_0_write13_write(h3_0_h3_0_update_0_write13_res, h3_0, d0, d1, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write14_res = h3_0_update_0_write.extract<448, 479>();
	h3_0_h3_0_update_0_write14_write(h3_0_h3_0_update_0_write14_res, h3_0, d0, d1, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write15_res = h3_0_update_0_write.extract<480, 511>();
	h3_0_h3_0_update_0_write15_write(h3_0_h3_0_update_0_write15_res, h3_0, d0, d1, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write16_res = h3_0_update_0_write.extract<512, 543>();
	h3_0_h3_0_update_0_write16_write(h3_0_h3_0_update_0_write16_res, h3_0, d0, d1, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write17_res = h3_0_update_0_write.extract<544, 575>();
	h3_0_h3_0_update_0_write17_write(h3_0_h3_0_update_0_write17_res, h3_0, d0, d1, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write18_res = h3_0_update_0_write.extract<576, 607>();
	h3_0_h3_0_update_0_write18_write(h3_0_h3_0_update_0_write18_res, h3_0, d0, d1, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write19_res = h3_0_update_0_write.extract<608, 639>();
	h3_0_h3_0_update_0_write19_write(h3_0_h3_0_update_0_write19_res, h3_0, d0, d1, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write20_res = h3_0_update_0_write.extract<640, 671>();
	h3_0_h3_0_update_0_write20_write(h3_0_h3_0_update_0_write20_res, h3_0, d0, d1, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write21_res = h3_0_update_0_write.extract<672, 703>();
	h3_0_h3_0_update_0_write21_write(h3_0_h3_0_update_0_write21_res, h3_0, d0, d1, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write22_res = h3_0_update_0_write.extract<704, 735>();
	h3_0_h3_0_update_0_write22_write(h3_0_h3_0_update_0_write22_res, h3_0, d0, d1, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write23_res = h3_0_update_0_write.extract<736, 767>();
	h3_0_h3_0_update_0_write23_write(h3_0_h3_0_update_0_write23_res, h3_0, d0, d1, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write24_res = h3_0_update_0_write.extract<768, 799>();
	h3_0_h3_0_update_0_write24_write(h3_0_h3_0_update_0_write24_res, h3_0, d0, d1, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write25_res = h3_0_update_0_write.extract<800, 831>();
	h3_0_h3_0_update_0_write25_write(h3_0_h3_0_update_0_write25_res, h3_0, d0, d1, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write26_res = h3_0_update_0_write.extract<832, 863>();
	h3_0_h3_0_update_0_write26_write(h3_0_h3_0_update_0_write26_res, h3_0, d0, d1, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write27_res = h3_0_update_0_write.extract<864, 895>();
	h3_0_h3_0_update_0_write27_write(h3_0_h3_0_update_0_write27_res, h3_0, d0, d1, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write28_res = h3_0_update_0_write.extract<896, 927>();
	h3_0_h3_0_update_0_write28_write(h3_0_h3_0_update_0_write28_res, h3_0, d0, d1, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write29_res = h3_0_update_0_write.extract<928, 959>();
	h3_0_h3_0_update_0_write29_write(h3_0_h3_0_update_0_write29_res, h3_0, d0, d1, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write30_res = h3_0_update_0_write.extract<960, 991>();
	h3_0_h3_0_update_0_write30_write(h3_0_h3_0_update_0_write30_res, h3_0, d0, d1, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write31_res = h3_0_update_0_write.extract<992, 1023>();
	h3_0_h3_0_update_0_write31_write(h3_0_h3_0_update_0_write31_res, h3_0, d0, d1, dynamic_address);
}

// h3_1_update_0_read
//	h3_1_rd0
//	h3_1_rd1
//	h3_1_rd2
//	h3_1_rd3
//	h3_1_rd4
//	h3_1_rd5
//	h3_1_rd6
//	h3_1_rd7
//	h3_1_rd8
//	h3_1_rd9
//	h3_1_rd10
//	h3_1_rd11
//	h3_1_rd12
//	h3_1_rd13
//	h3_1_rd14
//	h3_1_rd15
//	h3_1_rd16
//	h3_1_rd17
//	h3_1_rd18
//	h3_1_rd19
//	h3_1_rd20
//	h3_1_rd21
//	h3_1_rd22
//	h3_1_rd23
//	h3_1_rd24
//	h3_1_rd25
//	h3_1_rd26
//	h3_1_rd27
//	h3_1_rd28
//	h3_1_rd29
//	h3_1_rd30
//	h3_1_rd31
//	h3_1_rd32
//	h3_1_rd33
//	h3_1_rd34
//	h3_1_rd35
//	h3_1_rd36
//	h3_1_rd37
//	h3_1_rd38
//	h3_1_rd39
//	h3_1_rd40
//	h3_1_rd41
//	h3_1_rd42
//	h3_1_rd43
//	h3_1_rd44
//	h3_1_rd45
//	h3_1_rd46
//	h3_1_rd47
//	h3_1_rd48
//	h3_1_rd49
//	h3_1_rd50
//	h3_1_rd51
//	h3_1_rd52
//	h3_1_rd53
//	h3_1_rd54
//	h3_1_rd55
//	h3_1_rd56
//	h3_1_rd57
//	h3_1_rd58
//	h3_1_rd59
//	h3_1_rd60
//	h3_1_rd61
//	h3_1_rd62
//	h3_1_rd63
//	h3_1_rd64
//	h3_1_rd65
//	h3_1_rd66
//	h3_1_rd67
//	h3_1_rd68
//	h3_1_rd69
//	h3_1_rd70
//	h3_1_rd71
//	h3_1_rd72
//	h3_1_rd73
//	h3_1_rd74
//	h3_1_rd75
//	h3_1_rd76
//	h3_1_rd77
//	h3_1_rd78
//	h3_1_rd79
//	h3_1_rd80
//	h3_1_rd81
//	h3_1_rd82
//	h3_1_rd83
//	h3_1_rd84
//	h3_1_rd85
//	h3_1_rd86
//	h3_1_rd87
//	h3_1_rd88
//	h3_1_rd89
//	h3_1_rd90
//	h3_1_rd91
//	h3_1_rd92
//	h3_1_rd93
//	h3_1_rd94
//	h3_1_rd95
//	h3_1_rd96
//	h3_1_rd97
//	h3_1_rd98
//	h3_1_rd99
//	h3_1_rd100
//	h3_1_rd101
//	h3_1_rd102
//	h3_1_rd103
//	h3_1_rd104
//	h3_1_rd105
//	h3_1_rd106
//	h3_1_rd107
//	h3_1_rd108
//	h3_1_rd109
//	h3_1_rd110
//	h3_1_rd111
//	h3_1_rd112
//	h3_1_rd113
//	h3_1_rd114
//	h3_1_rd115
//	h3_1_rd116
//	h3_1_rd117
//	h3_1_rd118
//	h3_1_rd119
//	h3_1_rd120
//	h3_1_rd121
//	h3_1_rd122
//	h3_1_rd123
//	h3_1_rd124
//	h3_1_rd125
//	h3_1_rd126
//	h3_1_rd127
//	h3_1_rd128
//	h3_1_rd129
//	h3_1_rd130
//	h3_1_rd131
//	h3_1_rd132
//	h3_1_rd133
//	h3_1_rd134
//	h3_1_rd135
//	h3_1_rd136
//	h3_1_rd137
//	h3_1_rd138
//	h3_1_rd139
//	h3_1_rd140
//	h3_1_rd141
//	h3_1_rd142
//	h3_1_rd143
//	h3_1_rd144
//	h3_1_rd145
//	h3_1_rd146
//	h3_1_rd147
//	h3_1_rd148
//	h3_1_rd149
//	h3_1_rd150
//	h3_1_rd151
//	h3_1_rd152
//	h3_1_rd153
//	h3_1_rd154
//	h3_1_rd155
//	h3_1_rd156
//	h3_1_rd157
//	h3_1_rd158
//	h3_1_rd159
inline hw_uint<5120> h3_0_h3_1_update_0_read_bundle_read(h3_0_cache& h3_0, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 160
    // h3_1_rd0
    // h3_1_rd1
    // h3_1_rd2
    // h3_1_rd3
    // h3_1_rd4
    // h3_1_rd5
    // h3_1_rd6
    // h3_1_rd7
    // h3_1_rd8
    // h3_1_rd9
    // h3_1_rd10
    // h3_1_rd11
    // h3_1_rd12
    // h3_1_rd13
    // h3_1_rd14
    // h3_1_rd15
    // h3_1_rd16
    // h3_1_rd17
    // h3_1_rd18
    // h3_1_rd19
    // h3_1_rd20
    // h3_1_rd21
    // h3_1_rd22
    // h3_1_rd23
    // h3_1_rd24
    // h3_1_rd25
    // h3_1_rd26
    // h3_1_rd27
    // h3_1_rd28
    // h3_1_rd29
    // h3_1_rd30
    // h3_1_rd31
    // h3_1_rd32
    // h3_1_rd33
    // h3_1_rd34
    // h3_1_rd35
    // h3_1_rd36
    // h3_1_rd37
    // h3_1_rd38
    // h3_1_rd39
    // h3_1_rd40
    // h3_1_rd41
    // h3_1_rd42
    // h3_1_rd43
    // h3_1_rd44
    // h3_1_rd45
    // h3_1_rd46
    // h3_1_rd47
    // h3_1_rd48
    // h3_1_rd49
    // h3_1_rd50
    // h3_1_rd51
    // h3_1_rd52
    // h3_1_rd53
    // h3_1_rd54
    // h3_1_rd55
    // h3_1_rd56
    // h3_1_rd57
    // h3_1_rd58
    // h3_1_rd59
    // h3_1_rd60
    // h3_1_rd61
    // h3_1_rd62
    // h3_1_rd63
    // h3_1_rd64
    // h3_1_rd65
    // h3_1_rd66
    // h3_1_rd67
    // h3_1_rd68
    // h3_1_rd69
    // h3_1_rd70
    // h3_1_rd71
    // h3_1_rd72
    // h3_1_rd73
    // h3_1_rd74
    // h3_1_rd75
    // h3_1_rd76
    // h3_1_rd77
    // h3_1_rd78
    // h3_1_rd79
    // h3_1_rd80
    // h3_1_rd81
    // h3_1_rd82
    // h3_1_rd83
    // h3_1_rd84
    // h3_1_rd85
    // h3_1_rd86
    // h3_1_rd87
    // h3_1_rd88
    // h3_1_rd89
    // h3_1_rd90
    // h3_1_rd91
    // h3_1_rd92
    // h3_1_rd93
    // h3_1_rd94
    // h3_1_rd95
    // h3_1_rd96
    // h3_1_rd97
    // h3_1_rd98
    // h3_1_rd99
    // h3_1_rd100
    // h3_1_rd101
    // h3_1_rd102
    // h3_1_rd103
    // h3_1_rd104
    // h3_1_rd105
    // h3_1_rd106
    // h3_1_rd107
    // h3_1_rd108
    // h3_1_rd109
    // h3_1_rd110
    // h3_1_rd111
    // h3_1_rd112
    // h3_1_rd113
    // h3_1_rd114
    // h3_1_rd115
    // h3_1_rd116
    // h3_1_rd117
    // h3_1_rd118
    // h3_1_rd119
    // h3_1_rd120
    // h3_1_rd121
    // h3_1_rd122
    // h3_1_rd123
    // h3_1_rd124
    // h3_1_rd125
    // h3_1_rd126
    // h3_1_rd127
    // h3_1_rd128
    // h3_1_rd129
    // h3_1_rd130
    // h3_1_rd131
    // h3_1_rd132
    // h3_1_rd133
    // h3_1_rd134
    // h3_1_rd135
    // h3_1_rd136
    // h3_1_rd137
    // h3_1_rd138
    // h3_1_rd139
    // h3_1_rd140
    // h3_1_rd141
    // h3_1_rd142
    // h3_1_rd143
    // h3_1_rd144
    // h3_1_rd145
    // h3_1_rd146
    // h3_1_rd147
    // h3_1_rd148
    // h3_1_rd149
    // h3_1_rd150
    // h3_1_rd151
    // h3_1_rd152
    // h3_1_rd153
    // h3_1_rd154
    // h3_1_rd155
    // h3_1_rd156
    // h3_1_rd157
    // h3_1_rd158
    // h3_1_rd159

	hw_uint<5120> result;
	hw_uint<32>  h3_1_rd0_res = h3_1_rd0_select(h3_0, d0, d1, dynamic_address);
	set_at<0, 5120>(result, h3_1_rd0_res);
	hw_uint<32>  h3_1_rd1_res = h3_1_rd1_select(h3_0, d0, d1, dynamic_address);
	set_at<32, 5120>(result, h3_1_rd1_res);
	hw_uint<32>  h3_1_rd2_res = h3_1_rd2_select(h3_0, d0, d1, dynamic_address);
	set_at<64, 5120>(result, h3_1_rd2_res);
	hw_uint<32>  h3_1_rd3_res = h3_1_rd3_select(h3_0, d0, d1, dynamic_address);
	set_at<96, 5120>(result, h3_1_rd3_res);
	hw_uint<32>  h3_1_rd4_res = h3_1_rd4_select(h3_0, d0, d1, dynamic_address);
	set_at<128, 5120>(result, h3_1_rd4_res);
	hw_uint<32>  h3_1_rd5_res = h3_1_rd5_select(h3_0, d0, d1, dynamic_address);
	set_at<160, 5120>(result, h3_1_rd5_res);
	hw_uint<32>  h3_1_rd6_res = h3_1_rd6_select(h3_0, d0, d1, dynamic_address);
	set_at<192, 5120>(result, h3_1_rd6_res);
	hw_uint<32>  h3_1_rd7_res = h3_1_rd7_select(h3_0, d0, d1, dynamic_address);
	set_at<224, 5120>(result, h3_1_rd7_res);
	hw_uint<32>  h3_1_rd8_res = h3_1_rd8_select(h3_0, d0, d1, dynamic_address);
	set_at<256, 5120>(result, h3_1_rd8_res);
	hw_uint<32>  h3_1_rd9_res = h3_1_rd9_select(h3_0, d0, d1, dynamic_address);
	set_at<288, 5120>(result, h3_1_rd9_res);
	hw_uint<32>  h3_1_rd10_res = h3_1_rd10_select(h3_0, d0, d1, dynamic_address);
	set_at<320, 5120>(result, h3_1_rd10_res);
	hw_uint<32>  h3_1_rd11_res = h3_1_rd11_select(h3_0, d0, d1, dynamic_address);
	set_at<352, 5120>(result, h3_1_rd11_res);
	hw_uint<32>  h3_1_rd12_res = h3_1_rd12_select(h3_0, d0, d1, dynamic_address);
	set_at<384, 5120>(result, h3_1_rd12_res);
	hw_uint<32>  h3_1_rd13_res = h3_1_rd13_select(h3_0, d0, d1, dynamic_address);
	set_at<416, 5120>(result, h3_1_rd13_res);
	hw_uint<32>  h3_1_rd14_res = h3_1_rd14_select(h3_0, d0, d1, dynamic_address);
	set_at<448, 5120>(result, h3_1_rd14_res);
	hw_uint<32>  h3_1_rd15_res = h3_1_rd15_select(h3_0, d0, d1, dynamic_address);
	set_at<480, 5120>(result, h3_1_rd15_res);
	hw_uint<32>  h3_1_rd16_res = h3_1_rd16_select(h3_0, d0, d1, dynamic_address);
	set_at<512, 5120>(result, h3_1_rd16_res);
	hw_uint<32>  h3_1_rd17_res = h3_1_rd17_select(h3_0, d0, d1, dynamic_address);
	set_at<544, 5120>(result, h3_1_rd17_res);
	hw_uint<32>  h3_1_rd18_res = h3_1_rd18_select(h3_0, d0, d1, dynamic_address);
	set_at<576, 5120>(result, h3_1_rd18_res);
	hw_uint<32>  h3_1_rd19_res = h3_1_rd19_select(h3_0, d0, d1, dynamic_address);
	set_at<608, 5120>(result, h3_1_rd19_res);
	hw_uint<32>  h3_1_rd20_res = h3_1_rd20_select(h3_0, d0, d1, dynamic_address);
	set_at<640, 5120>(result, h3_1_rd20_res);
	hw_uint<32>  h3_1_rd21_res = h3_1_rd21_select(h3_0, d0, d1, dynamic_address);
	set_at<672, 5120>(result, h3_1_rd21_res);
	hw_uint<32>  h3_1_rd22_res = h3_1_rd22_select(h3_0, d0, d1, dynamic_address);
	set_at<704, 5120>(result, h3_1_rd22_res);
	hw_uint<32>  h3_1_rd23_res = h3_1_rd23_select(h3_0, d0, d1, dynamic_address);
	set_at<736, 5120>(result, h3_1_rd23_res);
	hw_uint<32>  h3_1_rd24_res = h3_1_rd24_select(h3_0, d0, d1, dynamic_address);
	set_at<768, 5120>(result, h3_1_rd24_res);
	hw_uint<32>  h3_1_rd25_res = h3_1_rd25_select(h3_0, d0, d1, dynamic_address);
	set_at<800, 5120>(result, h3_1_rd25_res);
	hw_uint<32>  h3_1_rd26_res = h3_1_rd26_select(h3_0, d0, d1, dynamic_address);
	set_at<832, 5120>(result, h3_1_rd26_res);
	hw_uint<32>  h3_1_rd27_res = h3_1_rd27_select(h3_0, d0, d1, dynamic_address);
	set_at<864, 5120>(result, h3_1_rd27_res);
	hw_uint<32>  h3_1_rd28_res = h3_1_rd28_select(h3_0, d0, d1, dynamic_address);
	set_at<896, 5120>(result, h3_1_rd28_res);
	hw_uint<32>  h3_1_rd29_res = h3_1_rd29_select(h3_0, d0, d1, dynamic_address);
	set_at<928, 5120>(result, h3_1_rd29_res);
	hw_uint<32>  h3_1_rd30_res = h3_1_rd30_select(h3_0, d0, d1, dynamic_address);
	set_at<960, 5120>(result, h3_1_rd30_res);
	hw_uint<32>  h3_1_rd31_res = h3_1_rd31_select(h3_0, d0, d1, dynamic_address);
	set_at<992, 5120>(result, h3_1_rd31_res);
	hw_uint<32>  h3_1_rd32_res = h3_1_rd32_select(h3_0, d0, d1, dynamic_address);
	set_at<1024, 5120>(result, h3_1_rd32_res);
	hw_uint<32>  h3_1_rd33_res = h3_1_rd33_select(h3_0, d0, d1, dynamic_address);
	set_at<1056, 5120>(result, h3_1_rd33_res);
	hw_uint<32>  h3_1_rd34_res = h3_1_rd34_select(h3_0, d0, d1, dynamic_address);
	set_at<1088, 5120>(result, h3_1_rd34_res);
	hw_uint<32>  h3_1_rd35_res = h3_1_rd35_select(h3_0, d0, d1, dynamic_address);
	set_at<1120, 5120>(result, h3_1_rd35_res);
	hw_uint<32>  h3_1_rd36_res = h3_1_rd36_select(h3_0, d0, d1, dynamic_address);
	set_at<1152, 5120>(result, h3_1_rd36_res);
	hw_uint<32>  h3_1_rd37_res = h3_1_rd37_select(h3_0, d0, d1, dynamic_address);
	set_at<1184, 5120>(result, h3_1_rd37_res);
	hw_uint<32>  h3_1_rd38_res = h3_1_rd38_select(h3_0, d0, d1, dynamic_address);
	set_at<1216, 5120>(result, h3_1_rd38_res);
	hw_uint<32>  h3_1_rd39_res = h3_1_rd39_select(h3_0, d0, d1, dynamic_address);
	set_at<1248, 5120>(result, h3_1_rd39_res);
	hw_uint<32>  h3_1_rd40_res = h3_1_rd40_select(h3_0, d0, d1, dynamic_address);
	set_at<1280, 5120>(result, h3_1_rd40_res);
	hw_uint<32>  h3_1_rd41_res = h3_1_rd41_select(h3_0, d0, d1, dynamic_address);
	set_at<1312, 5120>(result, h3_1_rd41_res);
	hw_uint<32>  h3_1_rd42_res = h3_1_rd42_select(h3_0, d0, d1, dynamic_address);
	set_at<1344, 5120>(result, h3_1_rd42_res);
	hw_uint<32>  h3_1_rd43_res = h3_1_rd43_select(h3_0, d0, d1, dynamic_address);
	set_at<1376, 5120>(result, h3_1_rd43_res);
	hw_uint<32>  h3_1_rd44_res = h3_1_rd44_select(h3_0, d0, d1, dynamic_address);
	set_at<1408, 5120>(result, h3_1_rd44_res);
	hw_uint<32>  h3_1_rd45_res = h3_1_rd45_select(h3_0, d0, d1, dynamic_address);
	set_at<1440, 5120>(result, h3_1_rd45_res);
	hw_uint<32>  h3_1_rd46_res = h3_1_rd46_select(h3_0, d0, d1, dynamic_address);
	set_at<1472, 5120>(result, h3_1_rd46_res);
	hw_uint<32>  h3_1_rd47_res = h3_1_rd47_select(h3_0, d0, d1, dynamic_address);
	set_at<1504, 5120>(result, h3_1_rd47_res);
	hw_uint<32>  h3_1_rd48_res = h3_1_rd48_select(h3_0, d0, d1, dynamic_address);
	set_at<1536, 5120>(result, h3_1_rd48_res);
	hw_uint<32>  h3_1_rd49_res = h3_1_rd49_select(h3_0, d0, d1, dynamic_address);
	set_at<1568, 5120>(result, h3_1_rd49_res);
	hw_uint<32>  h3_1_rd50_res = h3_1_rd50_select(h3_0, d0, d1, dynamic_address);
	set_at<1600, 5120>(result, h3_1_rd50_res);
	hw_uint<32>  h3_1_rd51_res = h3_1_rd51_select(h3_0, d0, d1, dynamic_address);
	set_at<1632, 5120>(result, h3_1_rd51_res);
	hw_uint<32>  h3_1_rd52_res = h3_1_rd52_select(h3_0, d0, d1, dynamic_address);
	set_at<1664, 5120>(result, h3_1_rd52_res);
	hw_uint<32>  h3_1_rd53_res = h3_1_rd53_select(h3_0, d0, d1, dynamic_address);
	set_at<1696, 5120>(result, h3_1_rd53_res);
	hw_uint<32>  h3_1_rd54_res = h3_1_rd54_select(h3_0, d0, d1, dynamic_address);
	set_at<1728, 5120>(result, h3_1_rd54_res);
	hw_uint<32>  h3_1_rd55_res = h3_1_rd55_select(h3_0, d0, d1, dynamic_address);
	set_at<1760, 5120>(result, h3_1_rd55_res);
	hw_uint<32>  h3_1_rd56_res = h3_1_rd56_select(h3_0, d0, d1, dynamic_address);
	set_at<1792, 5120>(result, h3_1_rd56_res);
	hw_uint<32>  h3_1_rd57_res = h3_1_rd57_select(h3_0, d0, d1, dynamic_address);
	set_at<1824, 5120>(result, h3_1_rd57_res);
	hw_uint<32>  h3_1_rd58_res = h3_1_rd58_select(h3_0, d0, d1, dynamic_address);
	set_at<1856, 5120>(result, h3_1_rd58_res);
	hw_uint<32>  h3_1_rd59_res = h3_1_rd59_select(h3_0, d0, d1, dynamic_address);
	set_at<1888, 5120>(result, h3_1_rd59_res);
	hw_uint<32>  h3_1_rd60_res = h3_1_rd60_select(h3_0, d0, d1, dynamic_address);
	set_at<1920, 5120>(result, h3_1_rd60_res);
	hw_uint<32>  h3_1_rd61_res = h3_1_rd61_select(h3_0, d0, d1, dynamic_address);
	set_at<1952, 5120>(result, h3_1_rd61_res);
	hw_uint<32>  h3_1_rd62_res = h3_1_rd62_select(h3_0, d0, d1, dynamic_address);
	set_at<1984, 5120>(result, h3_1_rd62_res);
	hw_uint<32>  h3_1_rd63_res = h3_1_rd63_select(h3_0, d0, d1, dynamic_address);
	set_at<2016, 5120>(result, h3_1_rd63_res);
	hw_uint<32>  h3_1_rd64_res = h3_1_rd64_select(h3_0, d0, d1, dynamic_address);
	set_at<2048, 5120>(result, h3_1_rd64_res);
	hw_uint<32>  h3_1_rd65_res = h3_1_rd65_select(h3_0, d0, d1, dynamic_address);
	set_at<2080, 5120>(result, h3_1_rd65_res);
	hw_uint<32>  h3_1_rd66_res = h3_1_rd66_select(h3_0, d0, d1, dynamic_address);
	set_at<2112, 5120>(result, h3_1_rd66_res);
	hw_uint<32>  h3_1_rd67_res = h3_1_rd67_select(h3_0, d0, d1, dynamic_address);
	set_at<2144, 5120>(result, h3_1_rd67_res);
	hw_uint<32>  h3_1_rd68_res = h3_1_rd68_select(h3_0, d0, d1, dynamic_address);
	set_at<2176, 5120>(result, h3_1_rd68_res);
	hw_uint<32>  h3_1_rd69_res = h3_1_rd69_select(h3_0, d0, d1, dynamic_address);
	set_at<2208, 5120>(result, h3_1_rd69_res);
	hw_uint<32>  h3_1_rd70_res = h3_1_rd70_select(h3_0, d0, d1, dynamic_address);
	set_at<2240, 5120>(result, h3_1_rd70_res);
	hw_uint<32>  h3_1_rd71_res = h3_1_rd71_select(h3_0, d0, d1, dynamic_address);
	set_at<2272, 5120>(result, h3_1_rd71_res);
	hw_uint<32>  h3_1_rd72_res = h3_1_rd72_select(h3_0, d0, d1, dynamic_address);
	set_at<2304, 5120>(result, h3_1_rd72_res);
	hw_uint<32>  h3_1_rd73_res = h3_1_rd73_select(h3_0, d0, d1, dynamic_address);
	set_at<2336, 5120>(result, h3_1_rd73_res);
	hw_uint<32>  h3_1_rd74_res = h3_1_rd74_select(h3_0, d0, d1, dynamic_address);
	set_at<2368, 5120>(result, h3_1_rd74_res);
	hw_uint<32>  h3_1_rd75_res = h3_1_rd75_select(h3_0, d0, d1, dynamic_address);
	set_at<2400, 5120>(result, h3_1_rd75_res);
	hw_uint<32>  h3_1_rd76_res = h3_1_rd76_select(h3_0, d0, d1, dynamic_address);
	set_at<2432, 5120>(result, h3_1_rd76_res);
	hw_uint<32>  h3_1_rd77_res = h3_1_rd77_select(h3_0, d0, d1, dynamic_address);
	set_at<2464, 5120>(result, h3_1_rd77_res);
	hw_uint<32>  h3_1_rd78_res = h3_1_rd78_select(h3_0, d0, d1, dynamic_address);
	set_at<2496, 5120>(result, h3_1_rd78_res);
	hw_uint<32>  h3_1_rd79_res = h3_1_rd79_select(h3_0, d0, d1, dynamic_address);
	set_at<2528, 5120>(result, h3_1_rd79_res);
	hw_uint<32>  h3_1_rd80_res = h3_1_rd80_select(h3_0, d0, d1, dynamic_address);
	set_at<2560, 5120>(result, h3_1_rd80_res);
	hw_uint<32>  h3_1_rd81_res = h3_1_rd81_select(h3_0, d0, d1, dynamic_address);
	set_at<2592, 5120>(result, h3_1_rd81_res);
	hw_uint<32>  h3_1_rd82_res = h3_1_rd82_select(h3_0, d0, d1, dynamic_address);
	set_at<2624, 5120>(result, h3_1_rd82_res);
	hw_uint<32>  h3_1_rd83_res = h3_1_rd83_select(h3_0, d0, d1, dynamic_address);
	set_at<2656, 5120>(result, h3_1_rd83_res);
	hw_uint<32>  h3_1_rd84_res = h3_1_rd84_select(h3_0, d0, d1, dynamic_address);
	set_at<2688, 5120>(result, h3_1_rd84_res);
	hw_uint<32>  h3_1_rd85_res = h3_1_rd85_select(h3_0, d0, d1, dynamic_address);
	set_at<2720, 5120>(result, h3_1_rd85_res);
	hw_uint<32>  h3_1_rd86_res = h3_1_rd86_select(h3_0, d0, d1, dynamic_address);
	set_at<2752, 5120>(result, h3_1_rd86_res);
	hw_uint<32>  h3_1_rd87_res = h3_1_rd87_select(h3_0, d0, d1, dynamic_address);
	set_at<2784, 5120>(result, h3_1_rd87_res);
	hw_uint<32>  h3_1_rd88_res = h3_1_rd88_select(h3_0, d0, d1, dynamic_address);
	set_at<2816, 5120>(result, h3_1_rd88_res);
	hw_uint<32>  h3_1_rd89_res = h3_1_rd89_select(h3_0, d0, d1, dynamic_address);
	set_at<2848, 5120>(result, h3_1_rd89_res);
	hw_uint<32>  h3_1_rd90_res = h3_1_rd90_select(h3_0, d0, d1, dynamic_address);
	set_at<2880, 5120>(result, h3_1_rd90_res);
	hw_uint<32>  h3_1_rd91_res = h3_1_rd91_select(h3_0, d0, d1, dynamic_address);
	set_at<2912, 5120>(result, h3_1_rd91_res);
	hw_uint<32>  h3_1_rd92_res = h3_1_rd92_select(h3_0, d0, d1, dynamic_address);
	set_at<2944, 5120>(result, h3_1_rd92_res);
	hw_uint<32>  h3_1_rd93_res = h3_1_rd93_select(h3_0, d0, d1, dynamic_address);
	set_at<2976, 5120>(result, h3_1_rd93_res);
	hw_uint<32>  h3_1_rd94_res = h3_1_rd94_select(h3_0, d0, d1, dynamic_address);
	set_at<3008, 5120>(result, h3_1_rd94_res);
	hw_uint<32>  h3_1_rd95_res = h3_1_rd95_select(h3_0, d0, d1, dynamic_address);
	set_at<3040, 5120>(result, h3_1_rd95_res);
	hw_uint<32>  h3_1_rd96_res = h3_1_rd96_select(h3_0, d0, d1, dynamic_address);
	set_at<3072, 5120>(result, h3_1_rd96_res);
	hw_uint<32>  h3_1_rd97_res = h3_1_rd97_select(h3_0, d0, d1, dynamic_address);
	set_at<3104, 5120>(result, h3_1_rd97_res);
	hw_uint<32>  h3_1_rd98_res = h3_1_rd98_select(h3_0, d0, d1, dynamic_address);
	set_at<3136, 5120>(result, h3_1_rd98_res);
	hw_uint<32>  h3_1_rd99_res = h3_1_rd99_select(h3_0, d0, d1, dynamic_address);
	set_at<3168, 5120>(result, h3_1_rd99_res);
	hw_uint<32>  h3_1_rd100_res = h3_1_rd100_select(h3_0, d0, d1, dynamic_address);
	set_at<3200, 5120>(result, h3_1_rd100_res);
	hw_uint<32>  h3_1_rd101_res = h3_1_rd101_select(h3_0, d0, d1, dynamic_address);
	set_at<3232, 5120>(result, h3_1_rd101_res);
	hw_uint<32>  h3_1_rd102_res = h3_1_rd102_select(h3_0, d0, d1, dynamic_address);
	set_at<3264, 5120>(result, h3_1_rd102_res);
	hw_uint<32>  h3_1_rd103_res = h3_1_rd103_select(h3_0, d0, d1, dynamic_address);
	set_at<3296, 5120>(result, h3_1_rd103_res);
	hw_uint<32>  h3_1_rd104_res = h3_1_rd104_select(h3_0, d0, d1, dynamic_address);
	set_at<3328, 5120>(result, h3_1_rd104_res);
	hw_uint<32>  h3_1_rd105_res = h3_1_rd105_select(h3_0, d0, d1, dynamic_address);
	set_at<3360, 5120>(result, h3_1_rd105_res);
	hw_uint<32>  h3_1_rd106_res = h3_1_rd106_select(h3_0, d0, d1, dynamic_address);
	set_at<3392, 5120>(result, h3_1_rd106_res);
	hw_uint<32>  h3_1_rd107_res = h3_1_rd107_select(h3_0, d0, d1, dynamic_address);
	set_at<3424, 5120>(result, h3_1_rd107_res);
	hw_uint<32>  h3_1_rd108_res = h3_1_rd108_select(h3_0, d0, d1, dynamic_address);
	set_at<3456, 5120>(result, h3_1_rd108_res);
	hw_uint<32>  h3_1_rd109_res = h3_1_rd109_select(h3_0, d0, d1, dynamic_address);
	set_at<3488, 5120>(result, h3_1_rd109_res);
	hw_uint<32>  h3_1_rd110_res = h3_1_rd110_select(h3_0, d0, d1, dynamic_address);
	set_at<3520, 5120>(result, h3_1_rd110_res);
	hw_uint<32>  h3_1_rd111_res = h3_1_rd111_select(h3_0, d0, d1, dynamic_address);
	set_at<3552, 5120>(result, h3_1_rd111_res);
	hw_uint<32>  h3_1_rd112_res = h3_1_rd112_select(h3_0, d0, d1, dynamic_address);
	set_at<3584, 5120>(result, h3_1_rd112_res);
	hw_uint<32>  h3_1_rd113_res = h3_1_rd113_select(h3_0, d0, d1, dynamic_address);
	set_at<3616, 5120>(result, h3_1_rd113_res);
	hw_uint<32>  h3_1_rd114_res = h3_1_rd114_select(h3_0, d0, d1, dynamic_address);
	set_at<3648, 5120>(result, h3_1_rd114_res);
	hw_uint<32>  h3_1_rd115_res = h3_1_rd115_select(h3_0, d0, d1, dynamic_address);
	set_at<3680, 5120>(result, h3_1_rd115_res);
	hw_uint<32>  h3_1_rd116_res = h3_1_rd116_select(h3_0, d0, d1, dynamic_address);
	set_at<3712, 5120>(result, h3_1_rd116_res);
	hw_uint<32>  h3_1_rd117_res = h3_1_rd117_select(h3_0, d0, d1, dynamic_address);
	set_at<3744, 5120>(result, h3_1_rd117_res);
	hw_uint<32>  h3_1_rd118_res = h3_1_rd118_select(h3_0, d0, d1, dynamic_address);
	set_at<3776, 5120>(result, h3_1_rd118_res);
	hw_uint<32>  h3_1_rd119_res = h3_1_rd119_select(h3_0, d0, d1, dynamic_address);
	set_at<3808, 5120>(result, h3_1_rd119_res);
	hw_uint<32>  h3_1_rd120_res = h3_1_rd120_select(h3_0, d0, d1, dynamic_address);
	set_at<3840, 5120>(result, h3_1_rd120_res);
	hw_uint<32>  h3_1_rd121_res = h3_1_rd121_select(h3_0, d0, d1, dynamic_address);
	set_at<3872, 5120>(result, h3_1_rd121_res);
	hw_uint<32>  h3_1_rd122_res = h3_1_rd122_select(h3_0, d0, d1, dynamic_address);
	set_at<3904, 5120>(result, h3_1_rd122_res);
	hw_uint<32>  h3_1_rd123_res = h3_1_rd123_select(h3_0, d0, d1, dynamic_address);
	set_at<3936, 5120>(result, h3_1_rd123_res);
	hw_uint<32>  h3_1_rd124_res = h3_1_rd124_select(h3_0, d0, d1, dynamic_address);
	set_at<3968, 5120>(result, h3_1_rd124_res);
	hw_uint<32>  h3_1_rd125_res = h3_1_rd125_select(h3_0, d0, d1, dynamic_address);
	set_at<4000, 5120>(result, h3_1_rd125_res);
	hw_uint<32>  h3_1_rd126_res = h3_1_rd126_select(h3_0, d0, d1, dynamic_address);
	set_at<4032, 5120>(result, h3_1_rd126_res);
	hw_uint<32>  h3_1_rd127_res = h3_1_rd127_select(h3_0, d0, d1, dynamic_address);
	set_at<4064, 5120>(result, h3_1_rd127_res);
	hw_uint<32>  h3_1_rd128_res = h3_1_rd128_select(h3_0, d0, d1, dynamic_address);
	set_at<4096, 5120>(result, h3_1_rd128_res);
	hw_uint<32>  h3_1_rd129_res = h3_1_rd129_select(h3_0, d0, d1, dynamic_address);
	set_at<4128, 5120>(result, h3_1_rd129_res);
	hw_uint<32>  h3_1_rd130_res = h3_1_rd130_select(h3_0, d0, d1, dynamic_address);
	set_at<4160, 5120>(result, h3_1_rd130_res);
	hw_uint<32>  h3_1_rd131_res = h3_1_rd131_select(h3_0, d0, d1, dynamic_address);
	set_at<4192, 5120>(result, h3_1_rd131_res);
	hw_uint<32>  h3_1_rd132_res = h3_1_rd132_select(h3_0, d0, d1, dynamic_address);
	set_at<4224, 5120>(result, h3_1_rd132_res);
	hw_uint<32>  h3_1_rd133_res = h3_1_rd133_select(h3_0, d0, d1, dynamic_address);
	set_at<4256, 5120>(result, h3_1_rd133_res);
	hw_uint<32>  h3_1_rd134_res = h3_1_rd134_select(h3_0, d0, d1, dynamic_address);
	set_at<4288, 5120>(result, h3_1_rd134_res);
	hw_uint<32>  h3_1_rd135_res = h3_1_rd135_select(h3_0, d0, d1, dynamic_address);
	set_at<4320, 5120>(result, h3_1_rd135_res);
	hw_uint<32>  h3_1_rd136_res = h3_1_rd136_select(h3_0, d0, d1, dynamic_address);
	set_at<4352, 5120>(result, h3_1_rd136_res);
	hw_uint<32>  h3_1_rd137_res = h3_1_rd137_select(h3_0, d0, d1, dynamic_address);
	set_at<4384, 5120>(result, h3_1_rd137_res);
	hw_uint<32>  h3_1_rd138_res = h3_1_rd138_select(h3_0, d0, d1, dynamic_address);
	set_at<4416, 5120>(result, h3_1_rd138_res);
	hw_uint<32>  h3_1_rd139_res = h3_1_rd139_select(h3_0, d0, d1, dynamic_address);
	set_at<4448, 5120>(result, h3_1_rd139_res);
	hw_uint<32>  h3_1_rd140_res = h3_1_rd140_select(h3_0, d0, d1, dynamic_address);
	set_at<4480, 5120>(result, h3_1_rd140_res);
	hw_uint<32>  h3_1_rd141_res = h3_1_rd141_select(h3_0, d0, d1, dynamic_address);
	set_at<4512, 5120>(result, h3_1_rd141_res);
	hw_uint<32>  h3_1_rd142_res = h3_1_rd142_select(h3_0, d0, d1, dynamic_address);
	set_at<4544, 5120>(result, h3_1_rd142_res);
	hw_uint<32>  h3_1_rd143_res = h3_1_rd143_select(h3_0, d0, d1, dynamic_address);
	set_at<4576, 5120>(result, h3_1_rd143_res);
	hw_uint<32>  h3_1_rd144_res = h3_1_rd144_select(h3_0, d0, d1, dynamic_address);
	set_at<4608, 5120>(result, h3_1_rd144_res);
	hw_uint<32>  h3_1_rd145_res = h3_1_rd145_select(h3_0, d0, d1, dynamic_address);
	set_at<4640, 5120>(result, h3_1_rd145_res);
	hw_uint<32>  h3_1_rd146_res = h3_1_rd146_select(h3_0, d0, d1, dynamic_address);
	set_at<4672, 5120>(result, h3_1_rd146_res);
	hw_uint<32>  h3_1_rd147_res = h3_1_rd147_select(h3_0, d0, d1, dynamic_address);
	set_at<4704, 5120>(result, h3_1_rd147_res);
	hw_uint<32>  h3_1_rd148_res = h3_1_rd148_select(h3_0, d0, d1, dynamic_address);
	set_at<4736, 5120>(result, h3_1_rd148_res);
	hw_uint<32>  h3_1_rd149_res = h3_1_rd149_select(h3_0, d0, d1, dynamic_address);
	set_at<4768, 5120>(result, h3_1_rd149_res);
	hw_uint<32>  h3_1_rd150_res = h3_1_rd150_select(h3_0, d0, d1, dynamic_address);
	set_at<4800, 5120>(result, h3_1_rd150_res);
	hw_uint<32>  h3_1_rd151_res = h3_1_rd151_select(h3_0, d0, d1, dynamic_address);
	set_at<4832, 5120>(result, h3_1_rd151_res);
	hw_uint<32>  h3_1_rd152_res = h3_1_rd152_select(h3_0, d0, d1, dynamic_address);
	set_at<4864, 5120>(result, h3_1_rd152_res);
	hw_uint<32>  h3_1_rd153_res = h3_1_rd153_select(h3_0, d0, d1, dynamic_address);
	set_at<4896, 5120>(result, h3_1_rd153_res);
	hw_uint<32>  h3_1_rd154_res = h3_1_rd154_select(h3_0, d0, d1, dynamic_address);
	set_at<4928, 5120>(result, h3_1_rd154_res);
	hw_uint<32>  h3_1_rd155_res = h3_1_rd155_select(h3_0, d0, d1, dynamic_address);
	set_at<4960, 5120>(result, h3_1_rd155_res);
	hw_uint<32>  h3_1_rd156_res = h3_1_rd156_select(h3_0, d0, d1, dynamic_address);
	set_at<4992, 5120>(result, h3_1_rd156_res);
	hw_uint<32>  h3_1_rd157_res = h3_1_rd157_select(h3_0, d0, d1, dynamic_address);
	set_at<5024, 5120>(result, h3_1_rd157_res);
	hw_uint<32>  h3_1_rd158_res = h3_1_rd158_select(h3_0, d0, d1, dynamic_address);
	set_at<5056, 5120>(result, h3_1_rd158_res);
	hw_uint<32>  h3_1_rd159_res = h3_1_rd159_select(h3_0, d0, d1, dynamic_address);
	set_at<5088, 5120>(result, h3_1_rd159_res);
	return result;
}

struct h3_1_h3_1_update_0_write0_merged_banks_5_cache {
	// RAM Box: {[-224, 1248], [-8, 1030]}
	// Capacity: 98
	// # of read delays: 5
  // 0, 1, 48, 49, 97
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 46> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 47> f7;
	hw_uint<32>  f8;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_47() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_48() {
		return f4;
	}

	inline hw_uint<32>  peek_49() {
		return f6;
	}

	inline hw_uint<32>  peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_97() {
		return f8;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 46
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 46 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write1_merged_banks_5_cache {
	// RAM Box: {[-223, 1217], [-8, 1031]}
	// Capacity: 98
	// # of read delays: 4
  // 0, 1, 49, 97
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 47> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_49() {
		return f4;
	}

	inline hw_uint<32>  peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_97() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write10_merged_banks_5_cache {
	// RAM Box: {[-214, 1226], [-8, 1031]}
	// Capacity: 98
	// # of read delays: 4
  // 0, 1, 49, 97
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 47> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_49() {
		return f4;
	}

	inline hw_uint<32>  peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_97() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write11_merged_banks_5_cache {
	// RAM Box: {[-213, 1227], [-8, 1031]}
	// Capacity: 98
	// # of read delays: 4
  // 0, 1, 49, 97
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 47> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_49() {
		return f4;
	}

	inline hw_uint<32>  peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_97() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write12_merged_banks_5_cache {
	// RAM Box: {[-212, 1228], [-8, 1031]}
	// Capacity: 98
	// # of read delays: 4
  // 0, 1, 49, 97
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 47> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_49() {
		return f4;
	}

	inline hw_uint<32>  peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_97() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write13_merged_banks_5_cache {
	// RAM Box: {[-211, 1229], [-8, 1031]}
	// Capacity: 98
	// # of read delays: 4
  // 0, 1, 49, 97
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 47> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_49() {
		return f4;
	}

	inline hw_uint<32>  peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_97() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write14_merged_banks_5_cache {
	// RAM Box: {[-210, 1230], [-8, 1031]}
	// Capacity: 98
	// # of read delays: 4
  // 0, 1, 49, 97
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 47> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_49() {
		return f4;
	}

	inline hw_uint<32>  peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_97() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write15_merged_banks_5_cache {
	// RAM Box: {[-209, 1231], [-8, 1031]}
	// Capacity: 98
	// # of read delays: 4
  // 0, 1, 49, 97
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 47> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_49() {
		return f4;
	}

	inline hw_uint<32>  peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_97() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write16_merged_banks_5_cache {
	// RAM Box: {[-208, 1232], [-8, 1031]}
	// Capacity: 98
	// # of read delays: 4
  // 0, 1, 49, 97
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 47> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_49() {
		return f4;
	}

	inline hw_uint<32>  peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_97() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write17_merged_banks_5_cache {
	// RAM Box: {[-207, 1233], [-8, 1031]}
	// Capacity: 98
	// # of read delays: 4
  // 0, 1, 49, 97
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 47> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_49() {
		return f4;
	}

	inline hw_uint<32>  peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_97() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write18_merged_banks_5_cache {
	// RAM Box: {[-206, 1234], [-8, 1031]}
	// Capacity: 98
	// # of read delays: 4
  // 0, 1, 49, 97
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 47> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_49() {
		return f4;
	}

	inline hw_uint<32>  peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_97() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write19_merged_banks_5_cache {
	// RAM Box: {[-205, 1235], [-8, 1031]}
	// Capacity: 98
	// # of read delays: 4
  // 0, 1, 49, 97
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 47> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_49() {
		return f4;
	}

	inline hw_uint<32>  peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_97() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write2_merged_banks_5_cache {
	// RAM Box: {[-222, 1218], [-8, 1031]}
	// Capacity: 98
	// # of read delays: 4
  // 0, 1, 49, 97
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 47> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_49() {
		return f4;
	}

	inline hw_uint<32>  peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_97() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write20_merged_banks_5_cache {
	// RAM Box: {[-204, 1236], [-8, 1031]}
	// Capacity: 98
	// # of read delays: 4
  // 0, 1, 49, 97
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 47> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_49() {
		return f4;
	}

	inline hw_uint<32>  peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_97() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write21_merged_banks_5_cache {
	// RAM Box: {[-203, 1237], [-8, 1031]}
	// Capacity: 98
	// # of read delays: 4
  // 0, 1, 49, 97
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 47> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_49() {
		return f4;
	}

	inline hw_uint<32>  peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_97() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write22_merged_banks_5_cache {
	// RAM Box: {[-202, 1238], [-8, 1031]}
	// Capacity: 98
	// # of read delays: 4
  // 0, 1, 49, 97
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 47> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_49() {
		return f4;
	}

	inline hw_uint<32>  peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_97() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write23_merged_banks_5_cache {
	// RAM Box: {[-201, 1239], [-8, 1031]}
	// Capacity: 98
	// # of read delays: 4
  // 0, 1, 49, 97
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 47> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_49() {
		return f4;
	}

	inline hw_uint<32>  peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_97() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write24_merged_banks_5_cache {
	// RAM Box: {[-200, 1240], [-8, 1031]}
	// Capacity: 98
	// # of read delays: 4
  // 0, 1, 49, 97
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 47> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_49() {
		return f4;
	}

	inline hw_uint<32>  peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_97() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write25_merged_banks_5_cache {
	// RAM Box: {[-199, 1241], [-8, 1031]}
	// Capacity: 98
	// # of read delays: 4
  // 0, 1, 49, 97
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 47> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_49() {
		return f4;
	}

	inline hw_uint<32>  peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_97() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write26_merged_banks_5_cache {
	// RAM Box: {[-198, 1242], [-8, 1031]}
	// Capacity: 98
	// # of read delays: 4
  // 0, 1, 49, 97
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 47> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_49() {
		return f4;
	}

	inline hw_uint<32>  peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_97() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write27_merged_banks_5_cache {
	// RAM Box: {[-197, 1243], [-8, 1031]}
	// Capacity: 98
	// # of read delays: 4
  // 0, 1, 49, 97
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 47> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_49() {
		return f4;
	}

	inline hw_uint<32>  peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_97() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write28_merged_banks_5_cache {
	// RAM Box: {[-196, 1244], [-8, 1031]}
	// Capacity: 98
	// # of read delays: 4
  // 0, 1, 49, 97
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 47> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_49() {
		return f4;
	}

	inline hw_uint<32>  peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_97() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write29_merged_banks_5_cache {
	// RAM Box: {[-195, 1245], [-8, 1031]}
	// Capacity: 98
	// # of read delays: 4
  // 0, 1, 49, 97
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 47> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_49() {
		return f4;
	}

	inline hw_uint<32>  peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_97() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write3_merged_banks_5_cache {
	// RAM Box: {[-221, 1219], [-8, 1031]}
	// Capacity: 98
	// # of read delays: 4
  // 0, 1, 49, 97
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 47> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_49() {
		return f4;
	}

	inline hw_uint<32>  peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_97() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write30_merged_banks_5_cache {
	// RAM Box: {[-194, 1246], [-8, 1031]}
	// Capacity: 98
	// # of read delays: 4
  // 0, 1, 49, 97
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 47> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_49() {
		return f4;
	}

	inline hw_uint<32>  peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_97() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write31_merged_banks_5_cache {
	// RAM Box: {[-225, 1247], [-7, 1031]}
	// Capacity: 98
	// # of read delays: 5
  // 0, 1, 49, 50, 97
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 47> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 46> f7;
	hw_uint<32>  f8;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_49() {
		return f4;
	}

	inline hw_uint<32>  peek_50() {
		return f6;
	}

	inline hw_uint<32>  peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_97() {
		return f8;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 46
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 46 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write4_merged_banks_5_cache {
	// RAM Box: {[-220, 1220], [-8, 1031]}
	// Capacity: 98
	// # of read delays: 4
  // 0, 1, 49, 97
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 47> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_49() {
		return f4;
	}

	inline hw_uint<32>  peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_97() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write5_merged_banks_5_cache {
	// RAM Box: {[-219, 1221], [-8, 1031]}
	// Capacity: 98
	// # of read delays: 4
  // 0, 1, 49, 97
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 47> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_49() {
		return f4;
	}

	inline hw_uint<32>  peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_97() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write6_merged_banks_5_cache {
	// RAM Box: {[-218, 1222], [-8, 1031]}
	// Capacity: 98
	// # of read delays: 4
  // 0, 1, 49, 97
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 47> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_49() {
		return f4;
	}

	inline hw_uint<32>  peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_97() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write7_merged_banks_5_cache {
	// RAM Box: {[-217, 1223], [-8, 1031]}
	// Capacity: 98
	// # of read delays: 4
  // 0, 1, 49, 97
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 47> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_49() {
		return f4;
	}

	inline hw_uint<32>  peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_97() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write8_merged_banks_5_cache {
	// RAM Box: {[-216, 1224], [-8, 1031]}
	// Capacity: 98
	// # of read delays: 4
  // 0, 1, 49, 97
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 47> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_49() {
		return f4;
	}

	inline hw_uint<32>  peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_97() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write9_merged_banks_5_cache {
	// RAM Box: {[-215, 1225], [-8, 1031]}
	// Capacity: 98
	// # of read delays: 4
  // 0, 1, 49, 97
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 47> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 47> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_48() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_49() {
		return f4;
	}

	inline hw_uint<32>  peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_97() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 47
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 47 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_1_cache {
  // # of banks: 32
  h3_1_h3_1_update_0_write0_merged_banks_5_cache h3_1_h3_1_update_0_write0_merged_banks_5;
  h3_1_h3_1_update_0_write1_merged_banks_5_cache h3_1_h3_1_update_0_write1_merged_banks_5;
  h3_1_h3_1_update_0_write10_merged_banks_5_cache h3_1_h3_1_update_0_write10_merged_banks_5;
  h3_1_h3_1_update_0_write11_merged_banks_5_cache h3_1_h3_1_update_0_write11_merged_banks_5;
  h3_1_h3_1_update_0_write12_merged_banks_5_cache h3_1_h3_1_update_0_write12_merged_banks_5;
  h3_1_h3_1_update_0_write13_merged_banks_5_cache h3_1_h3_1_update_0_write13_merged_banks_5;
  h3_1_h3_1_update_0_write14_merged_banks_5_cache h3_1_h3_1_update_0_write14_merged_banks_5;
  h3_1_h3_1_update_0_write15_merged_banks_5_cache h3_1_h3_1_update_0_write15_merged_banks_5;
  h3_1_h3_1_update_0_write16_merged_banks_5_cache h3_1_h3_1_update_0_write16_merged_banks_5;
  h3_1_h3_1_update_0_write17_merged_banks_5_cache h3_1_h3_1_update_0_write17_merged_banks_5;
  h3_1_h3_1_update_0_write18_merged_banks_5_cache h3_1_h3_1_update_0_write18_merged_banks_5;
  h3_1_h3_1_update_0_write19_merged_banks_5_cache h3_1_h3_1_update_0_write19_merged_banks_5;
  h3_1_h3_1_update_0_write2_merged_banks_5_cache h3_1_h3_1_update_0_write2_merged_banks_5;
  h3_1_h3_1_update_0_write20_merged_banks_5_cache h3_1_h3_1_update_0_write20_merged_banks_5;
  h3_1_h3_1_update_0_write21_merged_banks_5_cache h3_1_h3_1_update_0_write21_merged_banks_5;
  h3_1_h3_1_update_0_write22_merged_banks_5_cache h3_1_h3_1_update_0_write22_merged_banks_5;
  h3_1_h3_1_update_0_write23_merged_banks_5_cache h3_1_h3_1_update_0_write23_merged_banks_5;
  h3_1_h3_1_update_0_write24_merged_banks_5_cache h3_1_h3_1_update_0_write24_merged_banks_5;
  h3_1_h3_1_update_0_write25_merged_banks_5_cache h3_1_h3_1_update_0_write25_merged_banks_5;
  h3_1_h3_1_update_0_write26_merged_banks_5_cache h3_1_h3_1_update_0_write26_merged_banks_5;
  h3_1_h3_1_update_0_write27_merged_banks_5_cache h3_1_h3_1_update_0_write27_merged_banks_5;
  h3_1_h3_1_update_0_write28_merged_banks_5_cache h3_1_h3_1_update_0_write28_merged_banks_5;
  h3_1_h3_1_update_0_write29_merged_banks_5_cache h3_1_h3_1_update_0_write29_merged_banks_5;
  h3_1_h3_1_update_0_write3_merged_banks_5_cache h3_1_h3_1_update_0_write3_merged_banks_5;
  h3_1_h3_1_update_0_write30_merged_banks_5_cache h3_1_h3_1_update_0_write30_merged_banks_5;
  h3_1_h3_1_update_0_write31_merged_banks_5_cache h3_1_h3_1_update_0_write31_merged_banks_5;
  h3_1_h3_1_update_0_write4_merged_banks_5_cache h3_1_h3_1_update_0_write4_merged_banks_5;
  h3_1_h3_1_update_0_write5_merged_banks_5_cache h3_1_h3_1_update_0_write5_merged_banks_5;
  h3_1_h3_1_update_0_write6_merged_banks_5_cache h3_1_h3_1_update_0_write6_merged_banks_5;
  h3_1_h3_1_update_0_write7_merged_banks_5_cache h3_1_h3_1_update_0_write7_merged_banks_5;
  h3_1_h3_1_update_0_write8_merged_banks_5_cache h3_1_h3_1_update_0_write8_merged_banks_5;
  h3_1_h3_1_update_0_write9_merged_banks_5_cache h3_1_h3_1_update_0_write9_merged_banks_5;
};



inline void h3_1_h3_1_update_0_write0_write(hw_uint<32> & h3_1_h3_1_update_0_write0, h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write0_merged_banks_5.push(h3_1_h3_1_update_0_write0);
}

inline void h3_1_h3_1_update_0_write1_write(hw_uint<32> & h3_1_h3_1_update_0_write1, h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write1_merged_banks_5.push(h3_1_h3_1_update_0_write1);
}

inline void h3_1_h3_1_update_0_write10_write(hw_uint<32> & h3_1_h3_1_update_0_write10, h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write10_merged_banks_5.push(h3_1_h3_1_update_0_write10);
}

inline void h3_1_h3_1_update_0_write11_write(hw_uint<32> & h3_1_h3_1_update_0_write11, h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write11_merged_banks_5.push(h3_1_h3_1_update_0_write11);
}

inline void h3_1_h3_1_update_0_write12_write(hw_uint<32> & h3_1_h3_1_update_0_write12, h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write12_merged_banks_5.push(h3_1_h3_1_update_0_write12);
}

inline void h3_1_h3_1_update_0_write13_write(hw_uint<32> & h3_1_h3_1_update_0_write13, h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write13_merged_banks_5.push(h3_1_h3_1_update_0_write13);
}

inline void h3_1_h3_1_update_0_write14_write(hw_uint<32> & h3_1_h3_1_update_0_write14, h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write14_merged_banks_5.push(h3_1_h3_1_update_0_write14);
}

inline void h3_1_h3_1_update_0_write15_write(hw_uint<32> & h3_1_h3_1_update_0_write15, h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write15_merged_banks_5.push(h3_1_h3_1_update_0_write15);
}

inline void h3_1_h3_1_update_0_write16_write(hw_uint<32> & h3_1_h3_1_update_0_write16, h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write16_merged_banks_5.push(h3_1_h3_1_update_0_write16);
}

inline void h3_1_h3_1_update_0_write17_write(hw_uint<32> & h3_1_h3_1_update_0_write17, h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write17_merged_banks_5.push(h3_1_h3_1_update_0_write17);
}

inline void h3_1_h3_1_update_0_write18_write(hw_uint<32> & h3_1_h3_1_update_0_write18, h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write18_merged_banks_5.push(h3_1_h3_1_update_0_write18);
}

inline void h3_1_h3_1_update_0_write19_write(hw_uint<32> & h3_1_h3_1_update_0_write19, h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write19_merged_banks_5.push(h3_1_h3_1_update_0_write19);
}

inline void h3_1_h3_1_update_0_write2_write(hw_uint<32> & h3_1_h3_1_update_0_write2, h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write2_merged_banks_5.push(h3_1_h3_1_update_0_write2);
}

inline void h3_1_h3_1_update_0_write20_write(hw_uint<32> & h3_1_h3_1_update_0_write20, h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write20_merged_banks_5.push(h3_1_h3_1_update_0_write20);
}

inline void h3_1_h3_1_update_0_write21_write(hw_uint<32> & h3_1_h3_1_update_0_write21, h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write21_merged_banks_5.push(h3_1_h3_1_update_0_write21);
}

inline void h3_1_h3_1_update_0_write22_write(hw_uint<32> & h3_1_h3_1_update_0_write22, h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write22_merged_banks_5.push(h3_1_h3_1_update_0_write22);
}

inline void h3_1_h3_1_update_0_write23_write(hw_uint<32> & h3_1_h3_1_update_0_write23, h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write23_merged_banks_5.push(h3_1_h3_1_update_0_write23);
}

inline void h3_1_h3_1_update_0_write24_write(hw_uint<32> & h3_1_h3_1_update_0_write24, h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write24_merged_banks_5.push(h3_1_h3_1_update_0_write24);
}

inline void h3_1_h3_1_update_0_write25_write(hw_uint<32> & h3_1_h3_1_update_0_write25, h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write25_merged_banks_5.push(h3_1_h3_1_update_0_write25);
}

inline void h3_1_h3_1_update_0_write26_write(hw_uint<32> & h3_1_h3_1_update_0_write26, h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write26_merged_banks_5.push(h3_1_h3_1_update_0_write26);
}

inline void h3_1_h3_1_update_0_write27_write(hw_uint<32> & h3_1_h3_1_update_0_write27, h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write27_merged_banks_5.push(h3_1_h3_1_update_0_write27);
}

inline void h3_1_h3_1_update_0_write28_write(hw_uint<32> & h3_1_h3_1_update_0_write28, h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write28_merged_banks_5.push(h3_1_h3_1_update_0_write28);
}

inline void h3_1_h3_1_update_0_write29_write(hw_uint<32> & h3_1_h3_1_update_0_write29, h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write29_merged_banks_5.push(h3_1_h3_1_update_0_write29);
}

inline void h3_1_h3_1_update_0_write3_write(hw_uint<32> & h3_1_h3_1_update_0_write3, h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write3_merged_banks_5.push(h3_1_h3_1_update_0_write3);
}

inline void h3_1_h3_1_update_0_write30_write(hw_uint<32> & h3_1_h3_1_update_0_write30, h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write30_merged_banks_5.push(h3_1_h3_1_update_0_write30);
}

inline void h3_1_h3_1_update_0_write31_write(hw_uint<32> & h3_1_h3_1_update_0_write31, h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write31_merged_banks_5.push(h3_1_h3_1_update_0_write31);
}

inline void h3_1_h3_1_update_0_write4_write(hw_uint<32> & h3_1_h3_1_update_0_write4, h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write4_merged_banks_5.push(h3_1_h3_1_update_0_write4);
}

inline void h3_1_h3_1_update_0_write5_write(hw_uint<32> & h3_1_h3_1_update_0_write5, h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write5_merged_banks_5.push(h3_1_h3_1_update_0_write5);
}

inline void h3_1_h3_1_update_0_write6_write(hw_uint<32> & h3_1_h3_1_update_0_write6, h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write6_merged_banks_5.push(h3_1_h3_1_update_0_write6);
}

inline void h3_1_h3_1_update_0_write7_write(hw_uint<32> & h3_1_h3_1_update_0_write7, h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write7_merged_banks_5.push(h3_1_h3_1_update_0_write7);
}

inline void h3_1_h3_1_update_0_write8_write(hw_uint<32> & h3_1_h3_1_update_0_write8, h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write8_merged_banks_5.push(h3_1_h3_1_update_0_write8);
}

inline void h3_1_h3_1_update_0_write9_write(hw_uint<32> & h3_1_h3_1_update_0_write9, h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write9_merged_banks_5.push(h3_1_h3_1_update_0_write9);
}

inline hw_uint<32>  h3_2_rd0_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd0 read pattern: { h3_2_update_0[d0, d1] -> h3_1[-1 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write31 = h3_1.h3_1_h3_1_update_0_write31_merged_banks_5.peek_50();
  return value_h3_1_h3_1_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_2_rd1_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd1 read pattern: { h3_2_update_0[d0, d1] -> h3_1[32d0, -1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write0 = h3_1.h3_1_h3_1_update_0_write0_merged_banks_5.peek_97();
  return value_h3_1_h3_1_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_2_rd10_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd10 read pattern: { h3_2_update_0[d0, d1] -> h3_1[1 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write1 = h3_1.h3_1_h3_1_update_0_write1_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_2_rd100_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd100 read pattern: { h3_2_update_0[d0, d1] -> h3_1[19 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write19 = h3_1.h3_1_h3_1_update_0_write19_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_2_rd101_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd101 read pattern: { h3_2_update_0[d0, d1] -> h3_1[20 + 32d0, -1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write20 = h3_1.h3_1_h3_1_update_0_write20_merged_banks_5.peek_97();
  return value_h3_1_h3_1_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_2_rd102_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd102 read pattern: { h3_2_update_0[d0, d1] -> h3_1[20 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write20 = h3_1.h3_1_h3_1_update_0_write20_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_2_rd103_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd103 read pattern: { h3_2_update_0[d0, d1] -> h3_1[20 + 32d0, 1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write20 = h3_1.h3_1_h3_1_update_0_write20_merged_banks_5.peek_1();
  return value_h3_1_h3_1_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_2_rd104_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd104 read pattern: { h3_2_update_0[d0, d1] -> h3_1[21 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write21 = h3_1.h3_1_h3_1_update_0_write21_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_2_rd105_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd105 read pattern: { h3_2_update_0[d0, d1] -> h3_1[20 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write20 = h3_1.h3_1_h3_1_update_0_write20_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_2_rd106_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd106 read pattern: { h3_2_update_0[d0, d1] -> h3_1[21 + 32d0, -1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write21 = h3_1.h3_1_h3_1_update_0_write21_merged_banks_5.peek_97();
  return value_h3_1_h3_1_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_2_rd107_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd107 read pattern: { h3_2_update_0[d0, d1] -> h3_1[21 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write21 = h3_1.h3_1_h3_1_update_0_write21_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_2_rd108_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd108 read pattern: { h3_2_update_0[d0, d1] -> h3_1[21 + 32d0, 1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write21 = h3_1.h3_1_h3_1_update_0_write21_merged_banks_5.peek_1();
  return value_h3_1_h3_1_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_2_rd109_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd109 read pattern: { h3_2_update_0[d0, d1] -> h3_1[22 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write22 = h3_1.h3_1_h3_1_update_0_write22_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_2_rd11_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd11 read pattern: { h3_2_update_0[d0, d1] -> h3_1[2 + 32d0, -1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write2 = h3_1.h3_1_h3_1_update_0_write2_merged_banks_5.peek_97();
  return value_h3_1_h3_1_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_2_rd110_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd110 read pattern: { h3_2_update_0[d0, d1] -> h3_1[21 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write21 = h3_1.h3_1_h3_1_update_0_write21_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_2_rd111_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd111 read pattern: { h3_2_update_0[d0, d1] -> h3_1[22 + 32d0, -1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write22 = h3_1.h3_1_h3_1_update_0_write22_merged_banks_5.peek_97();
  return value_h3_1_h3_1_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_2_rd112_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd112 read pattern: { h3_2_update_0[d0, d1] -> h3_1[22 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write22 = h3_1.h3_1_h3_1_update_0_write22_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_2_rd113_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd113 read pattern: { h3_2_update_0[d0, d1] -> h3_1[22 + 32d0, 1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write22 = h3_1.h3_1_h3_1_update_0_write22_merged_banks_5.peek_1();
  return value_h3_1_h3_1_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_2_rd114_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd114 read pattern: { h3_2_update_0[d0, d1] -> h3_1[23 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write23 = h3_1.h3_1_h3_1_update_0_write23_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_2_rd115_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd115 read pattern: { h3_2_update_0[d0, d1] -> h3_1[22 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write22 = h3_1.h3_1_h3_1_update_0_write22_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_2_rd116_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd116 read pattern: { h3_2_update_0[d0, d1] -> h3_1[23 + 32d0, -1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write23 = h3_1.h3_1_h3_1_update_0_write23_merged_banks_5.peek_97();
  return value_h3_1_h3_1_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_2_rd117_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd117 read pattern: { h3_2_update_0[d0, d1] -> h3_1[23 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write23 = h3_1.h3_1_h3_1_update_0_write23_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_2_rd118_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd118 read pattern: { h3_2_update_0[d0, d1] -> h3_1[23 + 32d0, 1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write23 = h3_1.h3_1_h3_1_update_0_write23_merged_banks_5.peek_1();
  return value_h3_1_h3_1_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_2_rd119_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd119 read pattern: { h3_2_update_0[d0, d1] -> h3_1[24 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write24 = h3_1.h3_1_h3_1_update_0_write24_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_2_rd12_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd12 read pattern: { h3_2_update_0[d0, d1] -> h3_1[2 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write2 = h3_1.h3_1_h3_1_update_0_write2_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_2_rd120_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd120 read pattern: { h3_2_update_0[d0, d1] -> h3_1[23 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write23 = h3_1.h3_1_h3_1_update_0_write23_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_2_rd121_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd121 read pattern: { h3_2_update_0[d0, d1] -> h3_1[24 + 32d0, -1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write24 = h3_1.h3_1_h3_1_update_0_write24_merged_banks_5.peek_97();
  return value_h3_1_h3_1_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_2_rd122_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd122 read pattern: { h3_2_update_0[d0, d1] -> h3_1[24 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write24 = h3_1.h3_1_h3_1_update_0_write24_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_2_rd123_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd123 read pattern: { h3_2_update_0[d0, d1] -> h3_1[24 + 32d0, 1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write24 = h3_1.h3_1_h3_1_update_0_write24_merged_banks_5.peek_1();
  return value_h3_1_h3_1_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_2_rd124_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd124 read pattern: { h3_2_update_0[d0, d1] -> h3_1[25 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write25 = h3_1.h3_1_h3_1_update_0_write25_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_2_rd125_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd125 read pattern: { h3_2_update_0[d0, d1] -> h3_1[24 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write24 = h3_1.h3_1_h3_1_update_0_write24_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_2_rd126_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd126 read pattern: { h3_2_update_0[d0, d1] -> h3_1[25 + 32d0, -1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write25 = h3_1.h3_1_h3_1_update_0_write25_merged_banks_5.peek_97();
  return value_h3_1_h3_1_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_2_rd127_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd127 read pattern: { h3_2_update_0[d0, d1] -> h3_1[25 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write25 = h3_1.h3_1_h3_1_update_0_write25_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_2_rd128_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd128 read pattern: { h3_2_update_0[d0, d1] -> h3_1[25 + 32d0, 1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write25 = h3_1.h3_1_h3_1_update_0_write25_merged_banks_5.peek_1();
  return value_h3_1_h3_1_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_2_rd129_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd129 read pattern: { h3_2_update_0[d0, d1] -> h3_1[26 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write26 = h3_1.h3_1_h3_1_update_0_write26_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_2_rd13_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd13 read pattern: { h3_2_update_0[d0, d1] -> h3_1[2 + 32d0, 1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write2 = h3_1.h3_1_h3_1_update_0_write2_merged_banks_5.peek_1();
  return value_h3_1_h3_1_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_2_rd130_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd130 read pattern: { h3_2_update_0[d0, d1] -> h3_1[25 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write25 = h3_1.h3_1_h3_1_update_0_write25_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_2_rd131_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd131 read pattern: { h3_2_update_0[d0, d1] -> h3_1[26 + 32d0, -1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write26 = h3_1.h3_1_h3_1_update_0_write26_merged_banks_5.peek_97();
  return value_h3_1_h3_1_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_2_rd132_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd132 read pattern: { h3_2_update_0[d0, d1] -> h3_1[26 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write26 = h3_1.h3_1_h3_1_update_0_write26_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_2_rd133_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd133 read pattern: { h3_2_update_0[d0, d1] -> h3_1[26 + 32d0, 1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write26 = h3_1.h3_1_h3_1_update_0_write26_merged_banks_5.peek_1();
  return value_h3_1_h3_1_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_2_rd134_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd134 read pattern: { h3_2_update_0[d0, d1] -> h3_1[27 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write27 = h3_1.h3_1_h3_1_update_0_write27_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_2_rd135_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd135 read pattern: { h3_2_update_0[d0, d1] -> h3_1[26 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write26 = h3_1.h3_1_h3_1_update_0_write26_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_2_rd136_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd136 read pattern: { h3_2_update_0[d0, d1] -> h3_1[27 + 32d0, -1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write27 = h3_1.h3_1_h3_1_update_0_write27_merged_banks_5.peek_97();
  return value_h3_1_h3_1_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_2_rd137_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd137 read pattern: { h3_2_update_0[d0, d1] -> h3_1[27 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write27 = h3_1.h3_1_h3_1_update_0_write27_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_2_rd138_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd138 read pattern: { h3_2_update_0[d0, d1] -> h3_1[27 + 32d0, 1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write27 = h3_1.h3_1_h3_1_update_0_write27_merged_banks_5.peek_1();
  return value_h3_1_h3_1_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_2_rd139_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd139 read pattern: { h3_2_update_0[d0, d1] -> h3_1[28 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write28 = h3_1.h3_1_h3_1_update_0_write28_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_2_rd14_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd14 read pattern: { h3_2_update_0[d0, d1] -> h3_1[3 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write3 = h3_1.h3_1_h3_1_update_0_write3_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_2_rd140_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd140 read pattern: { h3_2_update_0[d0, d1] -> h3_1[27 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write27 = h3_1.h3_1_h3_1_update_0_write27_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_2_rd141_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd141 read pattern: { h3_2_update_0[d0, d1] -> h3_1[28 + 32d0, -1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write28 = h3_1.h3_1_h3_1_update_0_write28_merged_banks_5.peek_97();
  return value_h3_1_h3_1_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_2_rd142_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd142 read pattern: { h3_2_update_0[d0, d1] -> h3_1[28 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write28 = h3_1.h3_1_h3_1_update_0_write28_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_2_rd143_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd143 read pattern: { h3_2_update_0[d0, d1] -> h3_1[28 + 32d0, 1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write28 = h3_1.h3_1_h3_1_update_0_write28_merged_banks_5.peek_1();
  return value_h3_1_h3_1_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_2_rd144_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd144 read pattern: { h3_2_update_0[d0, d1] -> h3_1[29 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write29 = h3_1.h3_1_h3_1_update_0_write29_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_2_rd145_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd145 read pattern: { h3_2_update_0[d0, d1] -> h3_1[28 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write28 = h3_1.h3_1_h3_1_update_0_write28_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_2_rd146_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd146 read pattern: { h3_2_update_0[d0, d1] -> h3_1[29 + 32d0, -1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write29 = h3_1.h3_1_h3_1_update_0_write29_merged_banks_5.peek_97();
  return value_h3_1_h3_1_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_2_rd147_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd147 read pattern: { h3_2_update_0[d0, d1] -> h3_1[29 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write29 = h3_1.h3_1_h3_1_update_0_write29_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_2_rd148_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd148 read pattern: { h3_2_update_0[d0, d1] -> h3_1[29 + 32d0, 1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write29 = h3_1.h3_1_h3_1_update_0_write29_merged_banks_5.peek_1();
  return value_h3_1_h3_1_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_2_rd149_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd149 read pattern: { h3_2_update_0[d0, d1] -> h3_1[30 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write30 = h3_1.h3_1_h3_1_update_0_write30_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_2_rd15_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd15 read pattern: { h3_2_update_0[d0, d1] -> h3_1[2 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write2 = h3_1.h3_1_h3_1_update_0_write2_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_2_rd150_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd150 read pattern: { h3_2_update_0[d0, d1] -> h3_1[29 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write29 = h3_1.h3_1_h3_1_update_0_write29_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_2_rd151_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd151 read pattern: { h3_2_update_0[d0, d1] -> h3_1[30 + 32d0, -1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write30 = h3_1.h3_1_h3_1_update_0_write30_merged_banks_5.peek_97();
  return value_h3_1_h3_1_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_2_rd152_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd152 read pattern: { h3_2_update_0[d0, d1] -> h3_1[30 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write30 = h3_1.h3_1_h3_1_update_0_write30_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_2_rd153_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd153 read pattern: { h3_2_update_0[d0, d1] -> h3_1[30 + 32d0, 1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write30 = h3_1.h3_1_h3_1_update_0_write30_merged_banks_5.peek_1();
  return value_h3_1_h3_1_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_2_rd154_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd154 read pattern: { h3_2_update_0[d0, d1] -> h3_1[31 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write31 = h3_1.h3_1_h3_1_update_0_write31_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_2_rd155_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd155 read pattern: { h3_2_update_0[d0, d1] -> h3_1[30 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write30 = h3_1.h3_1_h3_1_update_0_write30_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_2_rd156_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd156 read pattern: { h3_2_update_0[d0, d1] -> h3_1[31 + 32d0, -1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write31 = h3_1.h3_1_h3_1_update_0_write31_merged_banks_5.peek_97();
  return value_h3_1_h3_1_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_2_rd157_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd157 read pattern: { h3_2_update_0[d0, d1] -> h3_1[31 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write31 = h3_1.h3_1_h3_1_update_0_write31_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_2_rd158_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd158 read pattern: { h3_2_update_0[d0, d1] -> h3_1[31 + 32d0, 1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write31 = h3_1.h3_1_h3_1_update_0_write31_merged_banks_5.peek_1();
  return value_h3_1_h3_1_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_2_rd159_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd159 read pattern: { h3_2_update_0[d0, d1] -> h3_1[32 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write0 = h3_1.h3_1_h3_1_update_0_write0_merged_banks_5.peek_48();
  return value_h3_1_h3_1_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_2_rd16_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd16 read pattern: { h3_2_update_0[d0, d1] -> h3_1[3 + 32d0, -1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write3 = h3_1.h3_1_h3_1_update_0_write3_merged_banks_5.peek_97();
  return value_h3_1_h3_1_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_2_rd17_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd17 read pattern: { h3_2_update_0[d0, d1] -> h3_1[3 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write3 = h3_1.h3_1_h3_1_update_0_write3_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_2_rd18_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd18 read pattern: { h3_2_update_0[d0, d1] -> h3_1[3 + 32d0, 1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write3 = h3_1.h3_1_h3_1_update_0_write3_merged_banks_5.peek_1();
  return value_h3_1_h3_1_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_2_rd19_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd19 read pattern: { h3_2_update_0[d0, d1] -> h3_1[4 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write4 = h3_1.h3_1_h3_1_update_0_write4_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_2_rd2_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd2 read pattern: { h3_2_update_0[d0, d1] -> h3_1[32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write0 = h3_1.h3_1_h3_1_update_0_write0_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_2_rd20_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd20 read pattern: { h3_2_update_0[d0, d1] -> h3_1[3 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write3 = h3_1.h3_1_h3_1_update_0_write3_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_2_rd21_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd21 read pattern: { h3_2_update_0[d0, d1] -> h3_1[4 + 32d0, -1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write4 = h3_1.h3_1_h3_1_update_0_write4_merged_banks_5.peek_97();
  return value_h3_1_h3_1_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_2_rd22_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd22 read pattern: { h3_2_update_0[d0, d1] -> h3_1[4 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write4 = h3_1.h3_1_h3_1_update_0_write4_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_2_rd23_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd23 read pattern: { h3_2_update_0[d0, d1] -> h3_1[4 + 32d0, 1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write4 = h3_1.h3_1_h3_1_update_0_write4_merged_banks_5.peek_1();
  return value_h3_1_h3_1_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_2_rd24_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd24 read pattern: { h3_2_update_0[d0, d1] -> h3_1[5 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write5 = h3_1.h3_1_h3_1_update_0_write5_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_2_rd25_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd25 read pattern: { h3_2_update_0[d0, d1] -> h3_1[4 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write4 = h3_1.h3_1_h3_1_update_0_write4_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_2_rd26_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd26 read pattern: { h3_2_update_0[d0, d1] -> h3_1[5 + 32d0, -1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write5 = h3_1.h3_1_h3_1_update_0_write5_merged_banks_5.peek_97();
  return value_h3_1_h3_1_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_2_rd27_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd27 read pattern: { h3_2_update_0[d0, d1] -> h3_1[5 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write5 = h3_1.h3_1_h3_1_update_0_write5_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_2_rd28_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd28 read pattern: { h3_2_update_0[d0, d1] -> h3_1[5 + 32d0, 1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write5 = h3_1.h3_1_h3_1_update_0_write5_merged_banks_5.peek_1();
  return value_h3_1_h3_1_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_2_rd29_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd29 read pattern: { h3_2_update_0[d0, d1] -> h3_1[6 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write6 = h3_1.h3_1_h3_1_update_0_write6_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_2_rd3_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd3 read pattern: { h3_2_update_0[d0, d1] -> h3_1[32d0, 1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write0 = h3_1.h3_1_h3_1_update_0_write0_merged_banks_5.peek_1();
  return value_h3_1_h3_1_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_2_rd30_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd30 read pattern: { h3_2_update_0[d0, d1] -> h3_1[5 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write5 = h3_1.h3_1_h3_1_update_0_write5_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_2_rd31_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd31 read pattern: { h3_2_update_0[d0, d1] -> h3_1[6 + 32d0, -1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write6 = h3_1.h3_1_h3_1_update_0_write6_merged_banks_5.peek_97();
  return value_h3_1_h3_1_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_2_rd32_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd32 read pattern: { h3_2_update_0[d0, d1] -> h3_1[6 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write6 = h3_1.h3_1_h3_1_update_0_write6_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_2_rd33_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd33 read pattern: { h3_2_update_0[d0, d1] -> h3_1[6 + 32d0, 1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write6 = h3_1.h3_1_h3_1_update_0_write6_merged_banks_5.peek_1();
  return value_h3_1_h3_1_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_2_rd34_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd34 read pattern: { h3_2_update_0[d0, d1] -> h3_1[7 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write7 = h3_1.h3_1_h3_1_update_0_write7_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_2_rd35_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd35 read pattern: { h3_2_update_0[d0, d1] -> h3_1[6 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write6 = h3_1.h3_1_h3_1_update_0_write6_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_2_rd36_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd36 read pattern: { h3_2_update_0[d0, d1] -> h3_1[7 + 32d0, -1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write7 = h3_1.h3_1_h3_1_update_0_write7_merged_banks_5.peek_97();
  return value_h3_1_h3_1_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_2_rd37_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd37 read pattern: { h3_2_update_0[d0, d1] -> h3_1[7 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write7 = h3_1.h3_1_h3_1_update_0_write7_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_2_rd38_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd38 read pattern: { h3_2_update_0[d0, d1] -> h3_1[7 + 32d0, 1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write7 = h3_1.h3_1_h3_1_update_0_write7_merged_banks_5.peek_1();
  return value_h3_1_h3_1_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_2_rd39_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd39 read pattern: { h3_2_update_0[d0, d1] -> h3_1[8 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write8 = h3_1.h3_1_h3_1_update_0_write8_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_2_rd4_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd4 read pattern: { h3_2_update_0[d0, d1] -> h3_1[1 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write1 = h3_1.h3_1_h3_1_update_0_write1_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_2_rd40_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd40 read pattern: { h3_2_update_0[d0, d1] -> h3_1[7 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write7 = h3_1.h3_1_h3_1_update_0_write7_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_2_rd41_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd41 read pattern: { h3_2_update_0[d0, d1] -> h3_1[8 + 32d0, -1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write8 = h3_1.h3_1_h3_1_update_0_write8_merged_banks_5.peek_97();
  return value_h3_1_h3_1_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_2_rd42_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd42 read pattern: { h3_2_update_0[d0, d1] -> h3_1[8 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write8 = h3_1.h3_1_h3_1_update_0_write8_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_2_rd43_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd43 read pattern: { h3_2_update_0[d0, d1] -> h3_1[8 + 32d0, 1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write8 = h3_1.h3_1_h3_1_update_0_write8_merged_banks_5.peek_1();
  return value_h3_1_h3_1_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_2_rd44_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd44 read pattern: { h3_2_update_0[d0, d1] -> h3_1[9 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write9 = h3_1.h3_1_h3_1_update_0_write9_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_2_rd45_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd45 read pattern: { h3_2_update_0[d0, d1] -> h3_1[8 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write8 = h3_1.h3_1_h3_1_update_0_write8_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_2_rd46_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd46 read pattern: { h3_2_update_0[d0, d1] -> h3_1[9 + 32d0, -1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write9 = h3_1.h3_1_h3_1_update_0_write9_merged_banks_5.peek_97();
  return value_h3_1_h3_1_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_2_rd47_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd47 read pattern: { h3_2_update_0[d0, d1] -> h3_1[9 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write9 = h3_1.h3_1_h3_1_update_0_write9_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_2_rd48_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd48 read pattern: { h3_2_update_0[d0, d1] -> h3_1[9 + 32d0, 1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write9 = h3_1.h3_1_h3_1_update_0_write9_merged_banks_5.peek_1();
  return value_h3_1_h3_1_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_2_rd49_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd49 read pattern: { h3_2_update_0[d0, d1] -> h3_1[10 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write10 = h3_1.h3_1_h3_1_update_0_write10_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_2_rd5_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd5 read pattern: { h3_2_update_0[d0, d1] -> h3_1[32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write0 = h3_1.h3_1_h3_1_update_0_write0_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_2_rd50_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd50 read pattern: { h3_2_update_0[d0, d1] -> h3_1[9 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write9 = h3_1.h3_1_h3_1_update_0_write9_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_2_rd51_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd51 read pattern: { h3_2_update_0[d0, d1] -> h3_1[10 + 32d0, -1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write10 = h3_1.h3_1_h3_1_update_0_write10_merged_banks_5.peek_97();
  return value_h3_1_h3_1_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_2_rd52_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd52 read pattern: { h3_2_update_0[d0, d1] -> h3_1[10 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write10 = h3_1.h3_1_h3_1_update_0_write10_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_2_rd53_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd53 read pattern: { h3_2_update_0[d0, d1] -> h3_1[10 + 32d0, 1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write10 = h3_1.h3_1_h3_1_update_0_write10_merged_banks_5.peek_1();
  return value_h3_1_h3_1_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_2_rd54_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd54 read pattern: { h3_2_update_0[d0, d1] -> h3_1[11 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write11 = h3_1.h3_1_h3_1_update_0_write11_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_2_rd55_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd55 read pattern: { h3_2_update_0[d0, d1] -> h3_1[10 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write10 = h3_1.h3_1_h3_1_update_0_write10_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_2_rd56_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd56 read pattern: { h3_2_update_0[d0, d1] -> h3_1[11 + 32d0, -1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write11 = h3_1.h3_1_h3_1_update_0_write11_merged_banks_5.peek_97();
  return value_h3_1_h3_1_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_2_rd57_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd57 read pattern: { h3_2_update_0[d0, d1] -> h3_1[11 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write11 = h3_1.h3_1_h3_1_update_0_write11_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_2_rd58_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd58 read pattern: { h3_2_update_0[d0, d1] -> h3_1[11 + 32d0, 1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write11 = h3_1.h3_1_h3_1_update_0_write11_merged_banks_5.peek_1();
  return value_h3_1_h3_1_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_2_rd59_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd59 read pattern: { h3_2_update_0[d0, d1] -> h3_1[12 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write12 = h3_1.h3_1_h3_1_update_0_write12_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_2_rd6_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd6 read pattern: { h3_2_update_0[d0, d1] -> h3_1[1 + 32d0, -1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write1 = h3_1.h3_1_h3_1_update_0_write1_merged_banks_5.peek_97();
  return value_h3_1_h3_1_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_2_rd60_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd60 read pattern: { h3_2_update_0[d0, d1] -> h3_1[11 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write11 = h3_1.h3_1_h3_1_update_0_write11_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_2_rd61_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd61 read pattern: { h3_2_update_0[d0, d1] -> h3_1[12 + 32d0, -1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write12 = h3_1.h3_1_h3_1_update_0_write12_merged_banks_5.peek_97();
  return value_h3_1_h3_1_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_2_rd62_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd62 read pattern: { h3_2_update_0[d0, d1] -> h3_1[12 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write12 = h3_1.h3_1_h3_1_update_0_write12_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_2_rd63_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd63 read pattern: { h3_2_update_0[d0, d1] -> h3_1[12 + 32d0, 1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write12 = h3_1.h3_1_h3_1_update_0_write12_merged_banks_5.peek_1();
  return value_h3_1_h3_1_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_2_rd64_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd64 read pattern: { h3_2_update_0[d0, d1] -> h3_1[13 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write13 = h3_1.h3_1_h3_1_update_0_write13_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_2_rd65_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd65 read pattern: { h3_2_update_0[d0, d1] -> h3_1[12 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write12 = h3_1.h3_1_h3_1_update_0_write12_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_2_rd66_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd66 read pattern: { h3_2_update_0[d0, d1] -> h3_1[13 + 32d0, -1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write13 = h3_1.h3_1_h3_1_update_0_write13_merged_banks_5.peek_97();
  return value_h3_1_h3_1_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_2_rd67_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd67 read pattern: { h3_2_update_0[d0, d1] -> h3_1[13 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write13 = h3_1.h3_1_h3_1_update_0_write13_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_2_rd68_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd68 read pattern: { h3_2_update_0[d0, d1] -> h3_1[13 + 32d0, 1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write13 = h3_1.h3_1_h3_1_update_0_write13_merged_banks_5.peek_1();
  return value_h3_1_h3_1_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_2_rd69_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd69 read pattern: { h3_2_update_0[d0, d1] -> h3_1[14 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write14 = h3_1.h3_1_h3_1_update_0_write14_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_2_rd7_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd7 read pattern: { h3_2_update_0[d0, d1] -> h3_1[1 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write1 = h3_1.h3_1_h3_1_update_0_write1_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_2_rd70_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd70 read pattern: { h3_2_update_0[d0, d1] -> h3_1[13 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write13 = h3_1.h3_1_h3_1_update_0_write13_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_2_rd71_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd71 read pattern: { h3_2_update_0[d0, d1] -> h3_1[14 + 32d0, -1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write14 = h3_1.h3_1_h3_1_update_0_write14_merged_banks_5.peek_97();
  return value_h3_1_h3_1_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_2_rd72_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd72 read pattern: { h3_2_update_0[d0, d1] -> h3_1[14 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write14 = h3_1.h3_1_h3_1_update_0_write14_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_2_rd73_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd73 read pattern: { h3_2_update_0[d0, d1] -> h3_1[14 + 32d0, 1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write14 = h3_1.h3_1_h3_1_update_0_write14_merged_banks_5.peek_1();
  return value_h3_1_h3_1_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_2_rd74_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd74 read pattern: { h3_2_update_0[d0, d1] -> h3_1[15 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write15 = h3_1.h3_1_h3_1_update_0_write15_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_2_rd75_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd75 read pattern: { h3_2_update_0[d0, d1] -> h3_1[14 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write14 = h3_1.h3_1_h3_1_update_0_write14_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_2_rd76_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd76 read pattern: { h3_2_update_0[d0, d1] -> h3_1[15 + 32d0, -1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write15 = h3_1.h3_1_h3_1_update_0_write15_merged_banks_5.peek_97();
  return value_h3_1_h3_1_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_2_rd77_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd77 read pattern: { h3_2_update_0[d0, d1] -> h3_1[15 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write15 = h3_1.h3_1_h3_1_update_0_write15_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_2_rd78_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd78 read pattern: { h3_2_update_0[d0, d1] -> h3_1[15 + 32d0, 1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write15 = h3_1.h3_1_h3_1_update_0_write15_merged_banks_5.peek_1();
  return value_h3_1_h3_1_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_2_rd79_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd79 read pattern: { h3_2_update_0[d0, d1] -> h3_1[16 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write16 = h3_1.h3_1_h3_1_update_0_write16_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_2_rd8_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd8 read pattern: { h3_2_update_0[d0, d1] -> h3_1[1 + 32d0, 1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write1 = h3_1.h3_1_h3_1_update_0_write1_merged_banks_5.peek_1();
  return value_h3_1_h3_1_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_2_rd80_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd80 read pattern: { h3_2_update_0[d0, d1] -> h3_1[15 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write15 = h3_1.h3_1_h3_1_update_0_write15_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_2_rd81_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd81 read pattern: { h3_2_update_0[d0, d1] -> h3_1[16 + 32d0, -1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write16 = h3_1.h3_1_h3_1_update_0_write16_merged_banks_5.peek_97();
  return value_h3_1_h3_1_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_2_rd82_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd82 read pattern: { h3_2_update_0[d0, d1] -> h3_1[16 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write16 = h3_1.h3_1_h3_1_update_0_write16_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_2_rd83_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd83 read pattern: { h3_2_update_0[d0, d1] -> h3_1[16 + 32d0, 1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write16 = h3_1.h3_1_h3_1_update_0_write16_merged_banks_5.peek_1();
  return value_h3_1_h3_1_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_2_rd84_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd84 read pattern: { h3_2_update_0[d0, d1] -> h3_1[17 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write17 = h3_1.h3_1_h3_1_update_0_write17_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_2_rd85_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd85 read pattern: { h3_2_update_0[d0, d1] -> h3_1[16 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write16 = h3_1.h3_1_h3_1_update_0_write16_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_2_rd86_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd86 read pattern: { h3_2_update_0[d0, d1] -> h3_1[17 + 32d0, -1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write17 = h3_1.h3_1_h3_1_update_0_write17_merged_banks_5.peek_97();
  return value_h3_1_h3_1_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_2_rd87_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd87 read pattern: { h3_2_update_0[d0, d1] -> h3_1[17 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write17 = h3_1.h3_1_h3_1_update_0_write17_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_2_rd88_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd88 read pattern: { h3_2_update_0[d0, d1] -> h3_1[17 + 32d0, 1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write17 = h3_1.h3_1_h3_1_update_0_write17_merged_banks_5.peek_1();
  return value_h3_1_h3_1_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_2_rd89_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd89 read pattern: { h3_2_update_0[d0, d1] -> h3_1[18 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write18 = h3_1.h3_1_h3_1_update_0_write18_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_2_rd9_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd9 read pattern: { h3_2_update_0[d0, d1] -> h3_1[2 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write2 = h3_1.h3_1_h3_1_update_0_write2_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_2_rd90_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd90 read pattern: { h3_2_update_0[d0, d1] -> h3_1[17 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write17 = h3_1.h3_1_h3_1_update_0_write17_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_2_rd91_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd91 read pattern: { h3_2_update_0[d0, d1] -> h3_1[18 + 32d0, -1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write18 = h3_1.h3_1_h3_1_update_0_write18_merged_banks_5.peek_97();
  return value_h3_1_h3_1_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_2_rd92_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd92 read pattern: { h3_2_update_0[d0, d1] -> h3_1[18 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write18 = h3_1.h3_1_h3_1_update_0_write18_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_2_rd93_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd93 read pattern: { h3_2_update_0[d0, d1] -> h3_1[18 + 32d0, 1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write18 = h3_1.h3_1_h3_1_update_0_write18_merged_banks_5.peek_1();
  return value_h3_1_h3_1_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_2_rd94_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd94 read pattern: { h3_2_update_0[d0, d1] -> h3_1[19 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write19 = h3_1.h3_1_h3_1_update_0_write19_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_2_rd95_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd95 read pattern: { h3_2_update_0[d0, d1] -> h3_1[18 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write18 = h3_1.h3_1_h3_1_update_0_write18_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_2_rd96_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd96 read pattern: { h3_2_update_0[d0, d1] -> h3_1[19 + 32d0, -1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write19 = h3_1.h3_1_h3_1_update_0_write19_merged_banks_5.peek_97();
  return value_h3_1_h3_1_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_2_rd97_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd97 read pattern: { h3_2_update_0[d0, d1] -> h3_1[19 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write19 = h3_1.h3_1_h3_1_update_0_write19_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_2_rd98_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd98 read pattern: { h3_2_update_0[d0, d1] -> h3_1[19 + 32d0, 1 + d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write19 = h3_1.h3_1_h3_1_update_0_write19_merged_banks_5.peek_1();
  return value_h3_1_h3_1_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_2_rd99_select(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd99 read pattern: { h3_2_update_0[d0, d1] -> h3_1[20 + 32d0, d1] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Read schedule : { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  // Write schedule: { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
  auto value_h3_1_h3_1_update_0_write20 = h3_1.h3_1_h3_1_update_0_write20_merged_banks_5.peek_49();
  return value_h3_1_h3_1_update_0_write20;
  return 0;
}

// # of bundles = 2
// h3_1_update_0_write
//	h3_1_h3_1_update_0_write0
//	h3_1_h3_1_update_0_write1
//	h3_1_h3_1_update_0_write2
//	h3_1_h3_1_update_0_write3
//	h3_1_h3_1_update_0_write4
//	h3_1_h3_1_update_0_write5
//	h3_1_h3_1_update_0_write6
//	h3_1_h3_1_update_0_write7
//	h3_1_h3_1_update_0_write8
//	h3_1_h3_1_update_0_write9
//	h3_1_h3_1_update_0_write10
//	h3_1_h3_1_update_0_write11
//	h3_1_h3_1_update_0_write12
//	h3_1_h3_1_update_0_write13
//	h3_1_h3_1_update_0_write14
//	h3_1_h3_1_update_0_write15
//	h3_1_h3_1_update_0_write16
//	h3_1_h3_1_update_0_write17
//	h3_1_h3_1_update_0_write18
//	h3_1_h3_1_update_0_write19
//	h3_1_h3_1_update_0_write20
//	h3_1_h3_1_update_0_write21
//	h3_1_h3_1_update_0_write22
//	h3_1_h3_1_update_0_write23
//	h3_1_h3_1_update_0_write24
//	h3_1_h3_1_update_0_write25
//	h3_1_h3_1_update_0_write26
//	h3_1_h3_1_update_0_write27
//	h3_1_h3_1_update_0_write28
//	h3_1_h3_1_update_0_write29
//	h3_1_h3_1_update_0_write30
//	h3_1_h3_1_update_0_write31
inline void h3_1_h3_1_update_0_write_bundle_write(hw_uint<1024>& h3_1_update_0_write, h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
	hw_uint<32>  h3_1_h3_1_update_0_write0_res = h3_1_update_0_write.extract<0, 31>();
	h3_1_h3_1_update_0_write0_write(h3_1_h3_1_update_0_write0_res, h3_1, d0, d1, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write1_res = h3_1_update_0_write.extract<32, 63>();
	h3_1_h3_1_update_0_write1_write(h3_1_h3_1_update_0_write1_res, h3_1, d0, d1, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write2_res = h3_1_update_0_write.extract<64, 95>();
	h3_1_h3_1_update_0_write2_write(h3_1_h3_1_update_0_write2_res, h3_1, d0, d1, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write3_res = h3_1_update_0_write.extract<96, 127>();
	h3_1_h3_1_update_0_write3_write(h3_1_h3_1_update_0_write3_res, h3_1, d0, d1, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write4_res = h3_1_update_0_write.extract<128, 159>();
	h3_1_h3_1_update_0_write4_write(h3_1_h3_1_update_0_write4_res, h3_1, d0, d1, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write5_res = h3_1_update_0_write.extract<160, 191>();
	h3_1_h3_1_update_0_write5_write(h3_1_h3_1_update_0_write5_res, h3_1, d0, d1, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write6_res = h3_1_update_0_write.extract<192, 223>();
	h3_1_h3_1_update_0_write6_write(h3_1_h3_1_update_0_write6_res, h3_1, d0, d1, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write7_res = h3_1_update_0_write.extract<224, 255>();
	h3_1_h3_1_update_0_write7_write(h3_1_h3_1_update_0_write7_res, h3_1, d0, d1, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write8_res = h3_1_update_0_write.extract<256, 287>();
	h3_1_h3_1_update_0_write8_write(h3_1_h3_1_update_0_write8_res, h3_1, d0, d1, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write9_res = h3_1_update_0_write.extract<288, 319>();
	h3_1_h3_1_update_0_write9_write(h3_1_h3_1_update_0_write9_res, h3_1, d0, d1, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write10_res = h3_1_update_0_write.extract<320, 351>();
	h3_1_h3_1_update_0_write10_write(h3_1_h3_1_update_0_write10_res, h3_1, d0, d1, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write11_res = h3_1_update_0_write.extract<352, 383>();
	h3_1_h3_1_update_0_write11_write(h3_1_h3_1_update_0_write11_res, h3_1, d0, d1, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write12_res = h3_1_update_0_write.extract<384, 415>();
	h3_1_h3_1_update_0_write12_write(h3_1_h3_1_update_0_write12_res, h3_1, d0, d1, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write13_res = h3_1_update_0_write.extract<416, 447>();
	h3_1_h3_1_update_0_write13_write(h3_1_h3_1_update_0_write13_res, h3_1, d0, d1, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write14_res = h3_1_update_0_write.extract<448, 479>();
	h3_1_h3_1_update_0_write14_write(h3_1_h3_1_update_0_write14_res, h3_1, d0, d1, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write15_res = h3_1_update_0_write.extract<480, 511>();
	h3_1_h3_1_update_0_write15_write(h3_1_h3_1_update_0_write15_res, h3_1, d0, d1, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write16_res = h3_1_update_0_write.extract<512, 543>();
	h3_1_h3_1_update_0_write16_write(h3_1_h3_1_update_0_write16_res, h3_1, d0, d1, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write17_res = h3_1_update_0_write.extract<544, 575>();
	h3_1_h3_1_update_0_write17_write(h3_1_h3_1_update_0_write17_res, h3_1, d0, d1, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write18_res = h3_1_update_0_write.extract<576, 607>();
	h3_1_h3_1_update_0_write18_write(h3_1_h3_1_update_0_write18_res, h3_1, d0, d1, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write19_res = h3_1_update_0_write.extract<608, 639>();
	h3_1_h3_1_update_0_write19_write(h3_1_h3_1_update_0_write19_res, h3_1, d0, d1, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write20_res = h3_1_update_0_write.extract<640, 671>();
	h3_1_h3_1_update_0_write20_write(h3_1_h3_1_update_0_write20_res, h3_1, d0, d1, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write21_res = h3_1_update_0_write.extract<672, 703>();
	h3_1_h3_1_update_0_write21_write(h3_1_h3_1_update_0_write21_res, h3_1, d0, d1, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write22_res = h3_1_update_0_write.extract<704, 735>();
	h3_1_h3_1_update_0_write22_write(h3_1_h3_1_update_0_write22_res, h3_1, d0, d1, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write23_res = h3_1_update_0_write.extract<736, 767>();
	h3_1_h3_1_update_0_write23_write(h3_1_h3_1_update_0_write23_res, h3_1, d0, d1, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write24_res = h3_1_update_0_write.extract<768, 799>();
	h3_1_h3_1_update_0_write24_write(h3_1_h3_1_update_0_write24_res, h3_1, d0, d1, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write25_res = h3_1_update_0_write.extract<800, 831>();
	h3_1_h3_1_update_0_write25_write(h3_1_h3_1_update_0_write25_res, h3_1, d0, d1, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write26_res = h3_1_update_0_write.extract<832, 863>();
	h3_1_h3_1_update_0_write26_write(h3_1_h3_1_update_0_write26_res, h3_1, d0, d1, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write27_res = h3_1_update_0_write.extract<864, 895>();
	h3_1_h3_1_update_0_write27_write(h3_1_h3_1_update_0_write27_res, h3_1, d0, d1, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write28_res = h3_1_update_0_write.extract<896, 927>();
	h3_1_h3_1_update_0_write28_write(h3_1_h3_1_update_0_write28_res, h3_1, d0, d1, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write29_res = h3_1_update_0_write.extract<928, 959>();
	h3_1_h3_1_update_0_write29_write(h3_1_h3_1_update_0_write29_res, h3_1, d0, d1, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write30_res = h3_1_update_0_write.extract<960, 991>();
	h3_1_h3_1_update_0_write30_write(h3_1_h3_1_update_0_write30_res, h3_1, d0, d1, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write31_res = h3_1_update_0_write.extract<992, 1023>();
	h3_1_h3_1_update_0_write31_write(h3_1_h3_1_update_0_write31_res, h3_1, d0, d1, dynamic_address);
}

// h3_2_update_0_read
//	h3_2_rd0
//	h3_2_rd1
//	h3_2_rd2
//	h3_2_rd3
//	h3_2_rd4
//	h3_2_rd5
//	h3_2_rd6
//	h3_2_rd7
//	h3_2_rd8
//	h3_2_rd9
//	h3_2_rd10
//	h3_2_rd11
//	h3_2_rd12
//	h3_2_rd13
//	h3_2_rd14
//	h3_2_rd15
//	h3_2_rd16
//	h3_2_rd17
//	h3_2_rd18
//	h3_2_rd19
//	h3_2_rd20
//	h3_2_rd21
//	h3_2_rd22
//	h3_2_rd23
//	h3_2_rd24
//	h3_2_rd25
//	h3_2_rd26
//	h3_2_rd27
//	h3_2_rd28
//	h3_2_rd29
//	h3_2_rd30
//	h3_2_rd31
//	h3_2_rd32
//	h3_2_rd33
//	h3_2_rd34
//	h3_2_rd35
//	h3_2_rd36
//	h3_2_rd37
//	h3_2_rd38
//	h3_2_rd39
//	h3_2_rd40
//	h3_2_rd41
//	h3_2_rd42
//	h3_2_rd43
//	h3_2_rd44
//	h3_2_rd45
//	h3_2_rd46
//	h3_2_rd47
//	h3_2_rd48
//	h3_2_rd49
//	h3_2_rd50
//	h3_2_rd51
//	h3_2_rd52
//	h3_2_rd53
//	h3_2_rd54
//	h3_2_rd55
//	h3_2_rd56
//	h3_2_rd57
//	h3_2_rd58
//	h3_2_rd59
//	h3_2_rd60
//	h3_2_rd61
//	h3_2_rd62
//	h3_2_rd63
//	h3_2_rd64
//	h3_2_rd65
//	h3_2_rd66
//	h3_2_rd67
//	h3_2_rd68
//	h3_2_rd69
//	h3_2_rd70
//	h3_2_rd71
//	h3_2_rd72
//	h3_2_rd73
//	h3_2_rd74
//	h3_2_rd75
//	h3_2_rd76
//	h3_2_rd77
//	h3_2_rd78
//	h3_2_rd79
//	h3_2_rd80
//	h3_2_rd81
//	h3_2_rd82
//	h3_2_rd83
//	h3_2_rd84
//	h3_2_rd85
//	h3_2_rd86
//	h3_2_rd87
//	h3_2_rd88
//	h3_2_rd89
//	h3_2_rd90
//	h3_2_rd91
//	h3_2_rd92
//	h3_2_rd93
//	h3_2_rd94
//	h3_2_rd95
//	h3_2_rd96
//	h3_2_rd97
//	h3_2_rd98
//	h3_2_rd99
//	h3_2_rd100
//	h3_2_rd101
//	h3_2_rd102
//	h3_2_rd103
//	h3_2_rd104
//	h3_2_rd105
//	h3_2_rd106
//	h3_2_rd107
//	h3_2_rd108
//	h3_2_rd109
//	h3_2_rd110
//	h3_2_rd111
//	h3_2_rd112
//	h3_2_rd113
//	h3_2_rd114
//	h3_2_rd115
//	h3_2_rd116
//	h3_2_rd117
//	h3_2_rd118
//	h3_2_rd119
//	h3_2_rd120
//	h3_2_rd121
//	h3_2_rd122
//	h3_2_rd123
//	h3_2_rd124
//	h3_2_rd125
//	h3_2_rd126
//	h3_2_rd127
//	h3_2_rd128
//	h3_2_rd129
//	h3_2_rd130
//	h3_2_rd131
//	h3_2_rd132
//	h3_2_rd133
//	h3_2_rd134
//	h3_2_rd135
//	h3_2_rd136
//	h3_2_rd137
//	h3_2_rd138
//	h3_2_rd139
//	h3_2_rd140
//	h3_2_rd141
//	h3_2_rd142
//	h3_2_rd143
//	h3_2_rd144
//	h3_2_rd145
//	h3_2_rd146
//	h3_2_rd147
//	h3_2_rd148
//	h3_2_rd149
//	h3_2_rd150
//	h3_2_rd151
//	h3_2_rd152
//	h3_2_rd153
//	h3_2_rd154
//	h3_2_rd155
//	h3_2_rd156
//	h3_2_rd157
//	h3_2_rd158
//	h3_2_rd159
inline hw_uint<5120> h3_1_h3_2_update_0_read_bundle_read(h3_1_cache& h3_1, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 160
    // h3_2_rd0
    // h3_2_rd1
    // h3_2_rd2
    // h3_2_rd3
    // h3_2_rd4
    // h3_2_rd5
    // h3_2_rd6
    // h3_2_rd7
    // h3_2_rd8
    // h3_2_rd9
    // h3_2_rd10
    // h3_2_rd11
    // h3_2_rd12
    // h3_2_rd13
    // h3_2_rd14
    // h3_2_rd15
    // h3_2_rd16
    // h3_2_rd17
    // h3_2_rd18
    // h3_2_rd19
    // h3_2_rd20
    // h3_2_rd21
    // h3_2_rd22
    // h3_2_rd23
    // h3_2_rd24
    // h3_2_rd25
    // h3_2_rd26
    // h3_2_rd27
    // h3_2_rd28
    // h3_2_rd29
    // h3_2_rd30
    // h3_2_rd31
    // h3_2_rd32
    // h3_2_rd33
    // h3_2_rd34
    // h3_2_rd35
    // h3_2_rd36
    // h3_2_rd37
    // h3_2_rd38
    // h3_2_rd39
    // h3_2_rd40
    // h3_2_rd41
    // h3_2_rd42
    // h3_2_rd43
    // h3_2_rd44
    // h3_2_rd45
    // h3_2_rd46
    // h3_2_rd47
    // h3_2_rd48
    // h3_2_rd49
    // h3_2_rd50
    // h3_2_rd51
    // h3_2_rd52
    // h3_2_rd53
    // h3_2_rd54
    // h3_2_rd55
    // h3_2_rd56
    // h3_2_rd57
    // h3_2_rd58
    // h3_2_rd59
    // h3_2_rd60
    // h3_2_rd61
    // h3_2_rd62
    // h3_2_rd63
    // h3_2_rd64
    // h3_2_rd65
    // h3_2_rd66
    // h3_2_rd67
    // h3_2_rd68
    // h3_2_rd69
    // h3_2_rd70
    // h3_2_rd71
    // h3_2_rd72
    // h3_2_rd73
    // h3_2_rd74
    // h3_2_rd75
    // h3_2_rd76
    // h3_2_rd77
    // h3_2_rd78
    // h3_2_rd79
    // h3_2_rd80
    // h3_2_rd81
    // h3_2_rd82
    // h3_2_rd83
    // h3_2_rd84
    // h3_2_rd85
    // h3_2_rd86
    // h3_2_rd87
    // h3_2_rd88
    // h3_2_rd89
    // h3_2_rd90
    // h3_2_rd91
    // h3_2_rd92
    // h3_2_rd93
    // h3_2_rd94
    // h3_2_rd95
    // h3_2_rd96
    // h3_2_rd97
    // h3_2_rd98
    // h3_2_rd99
    // h3_2_rd100
    // h3_2_rd101
    // h3_2_rd102
    // h3_2_rd103
    // h3_2_rd104
    // h3_2_rd105
    // h3_2_rd106
    // h3_2_rd107
    // h3_2_rd108
    // h3_2_rd109
    // h3_2_rd110
    // h3_2_rd111
    // h3_2_rd112
    // h3_2_rd113
    // h3_2_rd114
    // h3_2_rd115
    // h3_2_rd116
    // h3_2_rd117
    // h3_2_rd118
    // h3_2_rd119
    // h3_2_rd120
    // h3_2_rd121
    // h3_2_rd122
    // h3_2_rd123
    // h3_2_rd124
    // h3_2_rd125
    // h3_2_rd126
    // h3_2_rd127
    // h3_2_rd128
    // h3_2_rd129
    // h3_2_rd130
    // h3_2_rd131
    // h3_2_rd132
    // h3_2_rd133
    // h3_2_rd134
    // h3_2_rd135
    // h3_2_rd136
    // h3_2_rd137
    // h3_2_rd138
    // h3_2_rd139
    // h3_2_rd140
    // h3_2_rd141
    // h3_2_rd142
    // h3_2_rd143
    // h3_2_rd144
    // h3_2_rd145
    // h3_2_rd146
    // h3_2_rd147
    // h3_2_rd148
    // h3_2_rd149
    // h3_2_rd150
    // h3_2_rd151
    // h3_2_rd152
    // h3_2_rd153
    // h3_2_rd154
    // h3_2_rd155
    // h3_2_rd156
    // h3_2_rd157
    // h3_2_rd158
    // h3_2_rd159

	hw_uint<5120> result;
	hw_uint<32>  h3_2_rd0_res = h3_2_rd0_select(h3_1, d0, d1, dynamic_address);
	set_at<0, 5120>(result, h3_2_rd0_res);
	hw_uint<32>  h3_2_rd1_res = h3_2_rd1_select(h3_1, d0, d1, dynamic_address);
	set_at<32, 5120>(result, h3_2_rd1_res);
	hw_uint<32>  h3_2_rd2_res = h3_2_rd2_select(h3_1, d0, d1, dynamic_address);
	set_at<64, 5120>(result, h3_2_rd2_res);
	hw_uint<32>  h3_2_rd3_res = h3_2_rd3_select(h3_1, d0, d1, dynamic_address);
	set_at<96, 5120>(result, h3_2_rd3_res);
	hw_uint<32>  h3_2_rd4_res = h3_2_rd4_select(h3_1, d0, d1, dynamic_address);
	set_at<128, 5120>(result, h3_2_rd4_res);
	hw_uint<32>  h3_2_rd5_res = h3_2_rd5_select(h3_1, d0, d1, dynamic_address);
	set_at<160, 5120>(result, h3_2_rd5_res);
	hw_uint<32>  h3_2_rd6_res = h3_2_rd6_select(h3_1, d0, d1, dynamic_address);
	set_at<192, 5120>(result, h3_2_rd6_res);
	hw_uint<32>  h3_2_rd7_res = h3_2_rd7_select(h3_1, d0, d1, dynamic_address);
	set_at<224, 5120>(result, h3_2_rd7_res);
	hw_uint<32>  h3_2_rd8_res = h3_2_rd8_select(h3_1, d0, d1, dynamic_address);
	set_at<256, 5120>(result, h3_2_rd8_res);
	hw_uint<32>  h3_2_rd9_res = h3_2_rd9_select(h3_1, d0, d1, dynamic_address);
	set_at<288, 5120>(result, h3_2_rd9_res);
	hw_uint<32>  h3_2_rd10_res = h3_2_rd10_select(h3_1, d0, d1, dynamic_address);
	set_at<320, 5120>(result, h3_2_rd10_res);
	hw_uint<32>  h3_2_rd11_res = h3_2_rd11_select(h3_1, d0, d1, dynamic_address);
	set_at<352, 5120>(result, h3_2_rd11_res);
	hw_uint<32>  h3_2_rd12_res = h3_2_rd12_select(h3_1, d0, d1, dynamic_address);
	set_at<384, 5120>(result, h3_2_rd12_res);
	hw_uint<32>  h3_2_rd13_res = h3_2_rd13_select(h3_1, d0, d1, dynamic_address);
	set_at<416, 5120>(result, h3_2_rd13_res);
	hw_uint<32>  h3_2_rd14_res = h3_2_rd14_select(h3_1, d0, d1, dynamic_address);
	set_at<448, 5120>(result, h3_2_rd14_res);
	hw_uint<32>  h3_2_rd15_res = h3_2_rd15_select(h3_1, d0, d1, dynamic_address);
	set_at<480, 5120>(result, h3_2_rd15_res);
	hw_uint<32>  h3_2_rd16_res = h3_2_rd16_select(h3_1, d0, d1, dynamic_address);
	set_at<512, 5120>(result, h3_2_rd16_res);
	hw_uint<32>  h3_2_rd17_res = h3_2_rd17_select(h3_1, d0, d1, dynamic_address);
	set_at<544, 5120>(result, h3_2_rd17_res);
	hw_uint<32>  h3_2_rd18_res = h3_2_rd18_select(h3_1, d0, d1, dynamic_address);
	set_at<576, 5120>(result, h3_2_rd18_res);
	hw_uint<32>  h3_2_rd19_res = h3_2_rd19_select(h3_1, d0, d1, dynamic_address);
	set_at<608, 5120>(result, h3_2_rd19_res);
	hw_uint<32>  h3_2_rd20_res = h3_2_rd20_select(h3_1, d0, d1, dynamic_address);
	set_at<640, 5120>(result, h3_2_rd20_res);
	hw_uint<32>  h3_2_rd21_res = h3_2_rd21_select(h3_1, d0, d1, dynamic_address);
	set_at<672, 5120>(result, h3_2_rd21_res);
	hw_uint<32>  h3_2_rd22_res = h3_2_rd22_select(h3_1, d0, d1, dynamic_address);
	set_at<704, 5120>(result, h3_2_rd22_res);
	hw_uint<32>  h3_2_rd23_res = h3_2_rd23_select(h3_1, d0, d1, dynamic_address);
	set_at<736, 5120>(result, h3_2_rd23_res);
	hw_uint<32>  h3_2_rd24_res = h3_2_rd24_select(h3_1, d0, d1, dynamic_address);
	set_at<768, 5120>(result, h3_2_rd24_res);
	hw_uint<32>  h3_2_rd25_res = h3_2_rd25_select(h3_1, d0, d1, dynamic_address);
	set_at<800, 5120>(result, h3_2_rd25_res);
	hw_uint<32>  h3_2_rd26_res = h3_2_rd26_select(h3_1, d0, d1, dynamic_address);
	set_at<832, 5120>(result, h3_2_rd26_res);
	hw_uint<32>  h3_2_rd27_res = h3_2_rd27_select(h3_1, d0, d1, dynamic_address);
	set_at<864, 5120>(result, h3_2_rd27_res);
	hw_uint<32>  h3_2_rd28_res = h3_2_rd28_select(h3_1, d0, d1, dynamic_address);
	set_at<896, 5120>(result, h3_2_rd28_res);
	hw_uint<32>  h3_2_rd29_res = h3_2_rd29_select(h3_1, d0, d1, dynamic_address);
	set_at<928, 5120>(result, h3_2_rd29_res);
	hw_uint<32>  h3_2_rd30_res = h3_2_rd30_select(h3_1, d0, d1, dynamic_address);
	set_at<960, 5120>(result, h3_2_rd30_res);
	hw_uint<32>  h3_2_rd31_res = h3_2_rd31_select(h3_1, d0, d1, dynamic_address);
	set_at<992, 5120>(result, h3_2_rd31_res);
	hw_uint<32>  h3_2_rd32_res = h3_2_rd32_select(h3_1, d0, d1, dynamic_address);
	set_at<1024, 5120>(result, h3_2_rd32_res);
	hw_uint<32>  h3_2_rd33_res = h3_2_rd33_select(h3_1, d0, d1, dynamic_address);
	set_at<1056, 5120>(result, h3_2_rd33_res);
	hw_uint<32>  h3_2_rd34_res = h3_2_rd34_select(h3_1, d0, d1, dynamic_address);
	set_at<1088, 5120>(result, h3_2_rd34_res);
	hw_uint<32>  h3_2_rd35_res = h3_2_rd35_select(h3_1, d0, d1, dynamic_address);
	set_at<1120, 5120>(result, h3_2_rd35_res);
	hw_uint<32>  h3_2_rd36_res = h3_2_rd36_select(h3_1, d0, d1, dynamic_address);
	set_at<1152, 5120>(result, h3_2_rd36_res);
	hw_uint<32>  h3_2_rd37_res = h3_2_rd37_select(h3_1, d0, d1, dynamic_address);
	set_at<1184, 5120>(result, h3_2_rd37_res);
	hw_uint<32>  h3_2_rd38_res = h3_2_rd38_select(h3_1, d0, d1, dynamic_address);
	set_at<1216, 5120>(result, h3_2_rd38_res);
	hw_uint<32>  h3_2_rd39_res = h3_2_rd39_select(h3_1, d0, d1, dynamic_address);
	set_at<1248, 5120>(result, h3_2_rd39_res);
	hw_uint<32>  h3_2_rd40_res = h3_2_rd40_select(h3_1, d0, d1, dynamic_address);
	set_at<1280, 5120>(result, h3_2_rd40_res);
	hw_uint<32>  h3_2_rd41_res = h3_2_rd41_select(h3_1, d0, d1, dynamic_address);
	set_at<1312, 5120>(result, h3_2_rd41_res);
	hw_uint<32>  h3_2_rd42_res = h3_2_rd42_select(h3_1, d0, d1, dynamic_address);
	set_at<1344, 5120>(result, h3_2_rd42_res);
	hw_uint<32>  h3_2_rd43_res = h3_2_rd43_select(h3_1, d0, d1, dynamic_address);
	set_at<1376, 5120>(result, h3_2_rd43_res);
	hw_uint<32>  h3_2_rd44_res = h3_2_rd44_select(h3_1, d0, d1, dynamic_address);
	set_at<1408, 5120>(result, h3_2_rd44_res);
	hw_uint<32>  h3_2_rd45_res = h3_2_rd45_select(h3_1, d0, d1, dynamic_address);
	set_at<1440, 5120>(result, h3_2_rd45_res);
	hw_uint<32>  h3_2_rd46_res = h3_2_rd46_select(h3_1, d0, d1, dynamic_address);
	set_at<1472, 5120>(result, h3_2_rd46_res);
	hw_uint<32>  h3_2_rd47_res = h3_2_rd47_select(h3_1, d0, d1, dynamic_address);
	set_at<1504, 5120>(result, h3_2_rd47_res);
	hw_uint<32>  h3_2_rd48_res = h3_2_rd48_select(h3_1, d0, d1, dynamic_address);
	set_at<1536, 5120>(result, h3_2_rd48_res);
	hw_uint<32>  h3_2_rd49_res = h3_2_rd49_select(h3_1, d0, d1, dynamic_address);
	set_at<1568, 5120>(result, h3_2_rd49_res);
	hw_uint<32>  h3_2_rd50_res = h3_2_rd50_select(h3_1, d0, d1, dynamic_address);
	set_at<1600, 5120>(result, h3_2_rd50_res);
	hw_uint<32>  h3_2_rd51_res = h3_2_rd51_select(h3_1, d0, d1, dynamic_address);
	set_at<1632, 5120>(result, h3_2_rd51_res);
	hw_uint<32>  h3_2_rd52_res = h3_2_rd52_select(h3_1, d0, d1, dynamic_address);
	set_at<1664, 5120>(result, h3_2_rd52_res);
	hw_uint<32>  h3_2_rd53_res = h3_2_rd53_select(h3_1, d0, d1, dynamic_address);
	set_at<1696, 5120>(result, h3_2_rd53_res);
	hw_uint<32>  h3_2_rd54_res = h3_2_rd54_select(h3_1, d0, d1, dynamic_address);
	set_at<1728, 5120>(result, h3_2_rd54_res);
	hw_uint<32>  h3_2_rd55_res = h3_2_rd55_select(h3_1, d0, d1, dynamic_address);
	set_at<1760, 5120>(result, h3_2_rd55_res);
	hw_uint<32>  h3_2_rd56_res = h3_2_rd56_select(h3_1, d0, d1, dynamic_address);
	set_at<1792, 5120>(result, h3_2_rd56_res);
	hw_uint<32>  h3_2_rd57_res = h3_2_rd57_select(h3_1, d0, d1, dynamic_address);
	set_at<1824, 5120>(result, h3_2_rd57_res);
	hw_uint<32>  h3_2_rd58_res = h3_2_rd58_select(h3_1, d0, d1, dynamic_address);
	set_at<1856, 5120>(result, h3_2_rd58_res);
	hw_uint<32>  h3_2_rd59_res = h3_2_rd59_select(h3_1, d0, d1, dynamic_address);
	set_at<1888, 5120>(result, h3_2_rd59_res);
	hw_uint<32>  h3_2_rd60_res = h3_2_rd60_select(h3_1, d0, d1, dynamic_address);
	set_at<1920, 5120>(result, h3_2_rd60_res);
	hw_uint<32>  h3_2_rd61_res = h3_2_rd61_select(h3_1, d0, d1, dynamic_address);
	set_at<1952, 5120>(result, h3_2_rd61_res);
	hw_uint<32>  h3_2_rd62_res = h3_2_rd62_select(h3_1, d0, d1, dynamic_address);
	set_at<1984, 5120>(result, h3_2_rd62_res);
	hw_uint<32>  h3_2_rd63_res = h3_2_rd63_select(h3_1, d0, d1, dynamic_address);
	set_at<2016, 5120>(result, h3_2_rd63_res);
	hw_uint<32>  h3_2_rd64_res = h3_2_rd64_select(h3_1, d0, d1, dynamic_address);
	set_at<2048, 5120>(result, h3_2_rd64_res);
	hw_uint<32>  h3_2_rd65_res = h3_2_rd65_select(h3_1, d0, d1, dynamic_address);
	set_at<2080, 5120>(result, h3_2_rd65_res);
	hw_uint<32>  h3_2_rd66_res = h3_2_rd66_select(h3_1, d0, d1, dynamic_address);
	set_at<2112, 5120>(result, h3_2_rd66_res);
	hw_uint<32>  h3_2_rd67_res = h3_2_rd67_select(h3_1, d0, d1, dynamic_address);
	set_at<2144, 5120>(result, h3_2_rd67_res);
	hw_uint<32>  h3_2_rd68_res = h3_2_rd68_select(h3_1, d0, d1, dynamic_address);
	set_at<2176, 5120>(result, h3_2_rd68_res);
	hw_uint<32>  h3_2_rd69_res = h3_2_rd69_select(h3_1, d0, d1, dynamic_address);
	set_at<2208, 5120>(result, h3_2_rd69_res);
	hw_uint<32>  h3_2_rd70_res = h3_2_rd70_select(h3_1, d0, d1, dynamic_address);
	set_at<2240, 5120>(result, h3_2_rd70_res);
	hw_uint<32>  h3_2_rd71_res = h3_2_rd71_select(h3_1, d0, d1, dynamic_address);
	set_at<2272, 5120>(result, h3_2_rd71_res);
	hw_uint<32>  h3_2_rd72_res = h3_2_rd72_select(h3_1, d0, d1, dynamic_address);
	set_at<2304, 5120>(result, h3_2_rd72_res);
	hw_uint<32>  h3_2_rd73_res = h3_2_rd73_select(h3_1, d0, d1, dynamic_address);
	set_at<2336, 5120>(result, h3_2_rd73_res);
	hw_uint<32>  h3_2_rd74_res = h3_2_rd74_select(h3_1, d0, d1, dynamic_address);
	set_at<2368, 5120>(result, h3_2_rd74_res);
	hw_uint<32>  h3_2_rd75_res = h3_2_rd75_select(h3_1, d0, d1, dynamic_address);
	set_at<2400, 5120>(result, h3_2_rd75_res);
	hw_uint<32>  h3_2_rd76_res = h3_2_rd76_select(h3_1, d0, d1, dynamic_address);
	set_at<2432, 5120>(result, h3_2_rd76_res);
	hw_uint<32>  h3_2_rd77_res = h3_2_rd77_select(h3_1, d0, d1, dynamic_address);
	set_at<2464, 5120>(result, h3_2_rd77_res);
	hw_uint<32>  h3_2_rd78_res = h3_2_rd78_select(h3_1, d0, d1, dynamic_address);
	set_at<2496, 5120>(result, h3_2_rd78_res);
	hw_uint<32>  h3_2_rd79_res = h3_2_rd79_select(h3_1, d0, d1, dynamic_address);
	set_at<2528, 5120>(result, h3_2_rd79_res);
	hw_uint<32>  h3_2_rd80_res = h3_2_rd80_select(h3_1, d0, d1, dynamic_address);
	set_at<2560, 5120>(result, h3_2_rd80_res);
	hw_uint<32>  h3_2_rd81_res = h3_2_rd81_select(h3_1, d0, d1, dynamic_address);
	set_at<2592, 5120>(result, h3_2_rd81_res);
	hw_uint<32>  h3_2_rd82_res = h3_2_rd82_select(h3_1, d0, d1, dynamic_address);
	set_at<2624, 5120>(result, h3_2_rd82_res);
	hw_uint<32>  h3_2_rd83_res = h3_2_rd83_select(h3_1, d0, d1, dynamic_address);
	set_at<2656, 5120>(result, h3_2_rd83_res);
	hw_uint<32>  h3_2_rd84_res = h3_2_rd84_select(h3_1, d0, d1, dynamic_address);
	set_at<2688, 5120>(result, h3_2_rd84_res);
	hw_uint<32>  h3_2_rd85_res = h3_2_rd85_select(h3_1, d0, d1, dynamic_address);
	set_at<2720, 5120>(result, h3_2_rd85_res);
	hw_uint<32>  h3_2_rd86_res = h3_2_rd86_select(h3_1, d0, d1, dynamic_address);
	set_at<2752, 5120>(result, h3_2_rd86_res);
	hw_uint<32>  h3_2_rd87_res = h3_2_rd87_select(h3_1, d0, d1, dynamic_address);
	set_at<2784, 5120>(result, h3_2_rd87_res);
	hw_uint<32>  h3_2_rd88_res = h3_2_rd88_select(h3_1, d0, d1, dynamic_address);
	set_at<2816, 5120>(result, h3_2_rd88_res);
	hw_uint<32>  h3_2_rd89_res = h3_2_rd89_select(h3_1, d0, d1, dynamic_address);
	set_at<2848, 5120>(result, h3_2_rd89_res);
	hw_uint<32>  h3_2_rd90_res = h3_2_rd90_select(h3_1, d0, d1, dynamic_address);
	set_at<2880, 5120>(result, h3_2_rd90_res);
	hw_uint<32>  h3_2_rd91_res = h3_2_rd91_select(h3_1, d0, d1, dynamic_address);
	set_at<2912, 5120>(result, h3_2_rd91_res);
	hw_uint<32>  h3_2_rd92_res = h3_2_rd92_select(h3_1, d0, d1, dynamic_address);
	set_at<2944, 5120>(result, h3_2_rd92_res);
	hw_uint<32>  h3_2_rd93_res = h3_2_rd93_select(h3_1, d0, d1, dynamic_address);
	set_at<2976, 5120>(result, h3_2_rd93_res);
	hw_uint<32>  h3_2_rd94_res = h3_2_rd94_select(h3_1, d0, d1, dynamic_address);
	set_at<3008, 5120>(result, h3_2_rd94_res);
	hw_uint<32>  h3_2_rd95_res = h3_2_rd95_select(h3_1, d0, d1, dynamic_address);
	set_at<3040, 5120>(result, h3_2_rd95_res);
	hw_uint<32>  h3_2_rd96_res = h3_2_rd96_select(h3_1, d0, d1, dynamic_address);
	set_at<3072, 5120>(result, h3_2_rd96_res);
	hw_uint<32>  h3_2_rd97_res = h3_2_rd97_select(h3_1, d0, d1, dynamic_address);
	set_at<3104, 5120>(result, h3_2_rd97_res);
	hw_uint<32>  h3_2_rd98_res = h3_2_rd98_select(h3_1, d0, d1, dynamic_address);
	set_at<3136, 5120>(result, h3_2_rd98_res);
	hw_uint<32>  h3_2_rd99_res = h3_2_rd99_select(h3_1, d0, d1, dynamic_address);
	set_at<3168, 5120>(result, h3_2_rd99_res);
	hw_uint<32>  h3_2_rd100_res = h3_2_rd100_select(h3_1, d0, d1, dynamic_address);
	set_at<3200, 5120>(result, h3_2_rd100_res);
	hw_uint<32>  h3_2_rd101_res = h3_2_rd101_select(h3_1, d0, d1, dynamic_address);
	set_at<3232, 5120>(result, h3_2_rd101_res);
	hw_uint<32>  h3_2_rd102_res = h3_2_rd102_select(h3_1, d0, d1, dynamic_address);
	set_at<3264, 5120>(result, h3_2_rd102_res);
	hw_uint<32>  h3_2_rd103_res = h3_2_rd103_select(h3_1, d0, d1, dynamic_address);
	set_at<3296, 5120>(result, h3_2_rd103_res);
	hw_uint<32>  h3_2_rd104_res = h3_2_rd104_select(h3_1, d0, d1, dynamic_address);
	set_at<3328, 5120>(result, h3_2_rd104_res);
	hw_uint<32>  h3_2_rd105_res = h3_2_rd105_select(h3_1, d0, d1, dynamic_address);
	set_at<3360, 5120>(result, h3_2_rd105_res);
	hw_uint<32>  h3_2_rd106_res = h3_2_rd106_select(h3_1, d0, d1, dynamic_address);
	set_at<3392, 5120>(result, h3_2_rd106_res);
	hw_uint<32>  h3_2_rd107_res = h3_2_rd107_select(h3_1, d0, d1, dynamic_address);
	set_at<3424, 5120>(result, h3_2_rd107_res);
	hw_uint<32>  h3_2_rd108_res = h3_2_rd108_select(h3_1, d0, d1, dynamic_address);
	set_at<3456, 5120>(result, h3_2_rd108_res);
	hw_uint<32>  h3_2_rd109_res = h3_2_rd109_select(h3_1, d0, d1, dynamic_address);
	set_at<3488, 5120>(result, h3_2_rd109_res);
	hw_uint<32>  h3_2_rd110_res = h3_2_rd110_select(h3_1, d0, d1, dynamic_address);
	set_at<3520, 5120>(result, h3_2_rd110_res);
	hw_uint<32>  h3_2_rd111_res = h3_2_rd111_select(h3_1, d0, d1, dynamic_address);
	set_at<3552, 5120>(result, h3_2_rd111_res);
	hw_uint<32>  h3_2_rd112_res = h3_2_rd112_select(h3_1, d0, d1, dynamic_address);
	set_at<3584, 5120>(result, h3_2_rd112_res);
	hw_uint<32>  h3_2_rd113_res = h3_2_rd113_select(h3_1, d0, d1, dynamic_address);
	set_at<3616, 5120>(result, h3_2_rd113_res);
	hw_uint<32>  h3_2_rd114_res = h3_2_rd114_select(h3_1, d0, d1, dynamic_address);
	set_at<3648, 5120>(result, h3_2_rd114_res);
	hw_uint<32>  h3_2_rd115_res = h3_2_rd115_select(h3_1, d0, d1, dynamic_address);
	set_at<3680, 5120>(result, h3_2_rd115_res);
	hw_uint<32>  h3_2_rd116_res = h3_2_rd116_select(h3_1, d0, d1, dynamic_address);
	set_at<3712, 5120>(result, h3_2_rd116_res);
	hw_uint<32>  h3_2_rd117_res = h3_2_rd117_select(h3_1, d0, d1, dynamic_address);
	set_at<3744, 5120>(result, h3_2_rd117_res);
	hw_uint<32>  h3_2_rd118_res = h3_2_rd118_select(h3_1, d0, d1, dynamic_address);
	set_at<3776, 5120>(result, h3_2_rd118_res);
	hw_uint<32>  h3_2_rd119_res = h3_2_rd119_select(h3_1, d0, d1, dynamic_address);
	set_at<3808, 5120>(result, h3_2_rd119_res);
	hw_uint<32>  h3_2_rd120_res = h3_2_rd120_select(h3_1, d0, d1, dynamic_address);
	set_at<3840, 5120>(result, h3_2_rd120_res);
	hw_uint<32>  h3_2_rd121_res = h3_2_rd121_select(h3_1, d0, d1, dynamic_address);
	set_at<3872, 5120>(result, h3_2_rd121_res);
	hw_uint<32>  h3_2_rd122_res = h3_2_rd122_select(h3_1, d0, d1, dynamic_address);
	set_at<3904, 5120>(result, h3_2_rd122_res);
	hw_uint<32>  h3_2_rd123_res = h3_2_rd123_select(h3_1, d0, d1, dynamic_address);
	set_at<3936, 5120>(result, h3_2_rd123_res);
	hw_uint<32>  h3_2_rd124_res = h3_2_rd124_select(h3_1, d0, d1, dynamic_address);
	set_at<3968, 5120>(result, h3_2_rd124_res);
	hw_uint<32>  h3_2_rd125_res = h3_2_rd125_select(h3_1, d0, d1, dynamic_address);
	set_at<4000, 5120>(result, h3_2_rd125_res);
	hw_uint<32>  h3_2_rd126_res = h3_2_rd126_select(h3_1, d0, d1, dynamic_address);
	set_at<4032, 5120>(result, h3_2_rd126_res);
	hw_uint<32>  h3_2_rd127_res = h3_2_rd127_select(h3_1, d0, d1, dynamic_address);
	set_at<4064, 5120>(result, h3_2_rd127_res);
	hw_uint<32>  h3_2_rd128_res = h3_2_rd128_select(h3_1, d0, d1, dynamic_address);
	set_at<4096, 5120>(result, h3_2_rd128_res);
	hw_uint<32>  h3_2_rd129_res = h3_2_rd129_select(h3_1, d0, d1, dynamic_address);
	set_at<4128, 5120>(result, h3_2_rd129_res);
	hw_uint<32>  h3_2_rd130_res = h3_2_rd130_select(h3_1, d0, d1, dynamic_address);
	set_at<4160, 5120>(result, h3_2_rd130_res);
	hw_uint<32>  h3_2_rd131_res = h3_2_rd131_select(h3_1, d0, d1, dynamic_address);
	set_at<4192, 5120>(result, h3_2_rd131_res);
	hw_uint<32>  h3_2_rd132_res = h3_2_rd132_select(h3_1, d0, d1, dynamic_address);
	set_at<4224, 5120>(result, h3_2_rd132_res);
	hw_uint<32>  h3_2_rd133_res = h3_2_rd133_select(h3_1, d0, d1, dynamic_address);
	set_at<4256, 5120>(result, h3_2_rd133_res);
	hw_uint<32>  h3_2_rd134_res = h3_2_rd134_select(h3_1, d0, d1, dynamic_address);
	set_at<4288, 5120>(result, h3_2_rd134_res);
	hw_uint<32>  h3_2_rd135_res = h3_2_rd135_select(h3_1, d0, d1, dynamic_address);
	set_at<4320, 5120>(result, h3_2_rd135_res);
	hw_uint<32>  h3_2_rd136_res = h3_2_rd136_select(h3_1, d0, d1, dynamic_address);
	set_at<4352, 5120>(result, h3_2_rd136_res);
	hw_uint<32>  h3_2_rd137_res = h3_2_rd137_select(h3_1, d0, d1, dynamic_address);
	set_at<4384, 5120>(result, h3_2_rd137_res);
	hw_uint<32>  h3_2_rd138_res = h3_2_rd138_select(h3_1, d0, d1, dynamic_address);
	set_at<4416, 5120>(result, h3_2_rd138_res);
	hw_uint<32>  h3_2_rd139_res = h3_2_rd139_select(h3_1, d0, d1, dynamic_address);
	set_at<4448, 5120>(result, h3_2_rd139_res);
	hw_uint<32>  h3_2_rd140_res = h3_2_rd140_select(h3_1, d0, d1, dynamic_address);
	set_at<4480, 5120>(result, h3_2_rd140_res);
	hw_uint<32>  h3_2_rd141_res = h3_2_rd141_select(h3_1, d0, d1, dynamic_address);
	set_at<4512, 5120>(result, h3_2_rd141_res);
	hw_uint<32>  h3_2_rd142_res = h3_2_rd142_select(h3_1, d0, d1, dynamic_address);
	set_at<4544, 5120>(result, h3_2_rd142_res);
	hw_uint<32>  h3_2_rd143_res = h3_2_rd143_select(h3_1, d0, d1, dynamic_address);
	set_at<4576, 5120>(result, h3_2_rd143_res);
	hw_uint<32>  h3_2_rd144_res = h3_2_rd144_select(h3_1, d0, d1, dynamic_address);
	set_at<4608, 5120>(result, h3_2_rd144_res);
	hw_uint<32>  h3_2_rd145_res = h3_2_rd145_select(h3_1, d0, d1, dynamic_address);
	set_at<4640, 5120>(result, h3_2_rd145_res);
	hw_uint<32>  h3_2_rd146_res = h3_2_rd146_select(h3_1, d0, d1, dynamic_address);
	set_at<4672, 5120>(result, h3_2_rd146_res);
	hw_uint<32>  h3_2_rd147_res = h3_2_rd147_select(h3_1, d0, d1, dynamic_address);
	set_at<4704, 5120>(result, h3_2_rd147_res);
	hw_uint<32>  h3_2_rd148_res = h3_2_rd148_select(h3_1, d0, d1, dynamic_address);
	set_at<4736, 5120>(result, h3_2_rd148_res);
	hw_uint<32>  h3_2_rd149_res = h3_2_rd149_select(h3_1, d0, d1, dynamic_address);
	set_at<4768, 5120>(result, h3_2_rd149_res);
	hw_uint<32>  h3_2_rd150_res = h3_2_rd150_select(h3_1, d0, d1, dynamic_address);
	set_at<4800, 5120>(result, h3_2_rd150_res);
	hw_uint<32>  h3_2_rd151_res = h3_2_rd151_select(h3_1, d0, d1, dynamic_address);
	set_at<4832, 5120>(result, h3_2_rd151_res);
	hw_uint<32>  h3_2_rd152_res = h3_2_rd152_select(h3_1, d0, d1, dynamic_address);
	set_at<4864, 5120>(result, h3_2_rd152_res);
	hw_uint<32>  h3_2_rd153_res = h3_2_rd153_select(h3_1, d0, d1, dynamic_address);
	set_at<4896, 5120>(result, h3_2_rd153_res);
	hw_uint<32>  h3_2_rd154_res = h3_2_rd154_select(h3_1, d0, d1, dynamic_address);
	set_at<4928, 5120>(result, h3_2_rd154_res);
	hw_uint<32>  h3_2_rd155_res = h3_2_rd155_select(h3_1, d0, d1, dynamic_address);
	set_at<4960, 5120>(result, h3_2_rd155_res);
	hw_uint<32>  h3_2_rd156_res = h3_2_rd156_select(h3_1, d0, d1, dynamic_address);
	set_at<4992, 5120>(result, h3_2_rd156_res);
	hw_uint<32>  h3_2_rd157_res = h3_2_rd157_select(h3_1, d0, d1, dynamic_address);
	set_at<5024, 5120>(result, h3_2_rd157_res);
	hw_uint<32>  h3_2_rd158_res = h3_2_rd158_select(h3_1, d0, d1, dynamic_address);
	set_at<5056, 5120>(result, h3_2_rd158_res);
	hw_uint<32>  h3_2_rd159_res = h3_2_rd159_select(h3_1, d0, d1, dynamic_address);
	set_at<5088, 5120>(result, h3_2_rd159_res);
	return result;
}

struct h3_2_h3_2_update_0_write0_merged_banks_5_cache {
	// RAM Box: {[-192, 1216], [-7, 1029]}
	// Capacity: 94
	// # of read delays: 5
  // 0, 1, 46, 47, 93
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 44> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 45> f7;
	hw_uint<32>  f8;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_45() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_46() {
		return f4;
	}

	inline hw_uint<32>  peek_47() {
		return f6;
	}

	inline hw_uint<32>  peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_93() {
		return f8;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 44
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 44 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write1_merged_banks_5_cache {
	// RAM Box: {[-191, 1185], [-7, 1030]}
	// Capacity: 94
	// # of read delays: 4
  // 0, 1, 47, 93
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 45> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_47() {
		return f4;
	}

	inline hw_uint<32>  peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_93() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write10_merged_banks_5_cache {
	// RAM Box: {[-182, 1194], [-7, 1030]}
	// Capacity: 94
	// # of read delays: 4
  // 0, 1, 47, 93
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 45> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_47() {
		return f4;
	}

	inline hw_uint<32>  peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_93() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write11_merged_banks_5_cache {
	// RAM Box: {[-181, 1195], [-7, 1030]}
	// Capacity: 94
	// # of read delays: 4
  // 0, 1, 47, 93
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 45> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_47() {
		return f4;
	}

	inline hw_uint<32>  peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_93() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write12_merged_banks_5_cache {
	// RAM Box: {[-180, 1196], [-7, 1030]}
	// Capacity: 94
	// # of read delays: 4
  // 0, 1, 47, 93
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 45> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_47() {
		return f4;
	}

	inline hw_uint<32>  peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_93() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write13_merged_banks_5_cache {
	// RAM Box: {[-179, 1197], [-7, 1030]}
	// Capacity: 94
	// # of read delays: 4
  // 0, 1, 47, 93
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 45> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_47() {
		return f4;
	}

	inline hw_uint<32>  peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_93() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write14_merged_banks_5_cache {
	// RAM Box: {[-178, 1198], [-7, 1030]}
	// Capacity: 94
	// # of read delays: 4
  // 0, 1, 47, 93
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 45> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_47() {
		return f4;
	}

	inline hw_uint<32>  peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_93() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write15_merged_banks_5_cache {
	// RAM Box: {[-177, 1199], [-7, 1030]}
	// Capacity: 94
	// # of read delays: 4
  // 0, 1, 47, 93
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 45> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_47() {
		return f4;
	}

	inline hw_uint<32>  peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_93() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write16_merged_banks_5_cache {
	// RAM Box: {[-176, 1200], [-7, 1030]}
	// Capacity: 94
	// # of read delays: 4
  // 0, 1, 47, 93
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 45> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_47() {
		return f4;
	}

	inline hw_uint<32>  peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_93() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write17_merged_banks_5_cache {
	// RAM Box: {[-175, 1201], [-7, 1030]}
	// Capacity: 94
	// # of read delays: 4
  // 0, 1, 47, 93
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 45> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_47() {
		return f4;
	}

	inline hw_uint<32>  peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_93() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write18_merged_banks_5_cache {
	// RAM Box: {[-174, 1202], [-7, 1030]}
	// Capacity: 94
	// # of read delays: 4
  // 0, 1, 47, 93
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 45> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_47() {
		return f4;
	}

	inline hw_uint<32>  peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_93() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write19_merged_banks_5_cache {
	// RAM Box: {[-173, 1203], [-7, 1030]}
	// Capacity: 94
	// # of read delays: 4
  // 0, 1, 47, 93
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 45> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_47() {
		return f4;
	}

	inline hw_uint<32>  peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_93() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write2_merged_banks_5_cache {
	// RAM Box: {[-190, 1186], [-7, 1030]}
	// Capacity: 94
	// # of read delays: 4
  // 0, 1, 47, 93
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 45> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_47() {
		return f4;
	}

	inline hw_uint<32>  peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_93() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write20_merged_banks_5_cache {
	// RAM Box: {[-172, 1204], [-7, 1030]}
	// Capacity: 94
	// # of read delays: 4
  // 0, 1, 47, 93
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 45> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_47() {
		return f4;
	}

	inline hw_uint<32>  peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_93() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write21_merged_banks_5_cache {
	// RAM Box: {[-171, 1205], [-7, 1030]}
	// Capacity: 94
	// # of read delays: 4
  // 0, 1, 47, 93
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 45> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_47() {
		return f4;
	}

	inline hw_uint<32>  peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_93() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write22_merged_banks_5_cache {
	// RAM Box: {[-170, 1206], [-7, 1030]}
	// Capacity: 94
	// # of read delays: 4
  // 0, 1, 47, 93
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 45> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_47() {
		return f4;
	}

	inline hw_uint<32>  peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_93() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write23_merged_banks_5_cache {
	// RAM Box: {[-169, 1207], [-7, 1030]}
	// Capacity: 94
	// # of read delays: 4
  // 0, 1, 47, 93
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 45> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_47() {
		return f4;
	}

	inline hw_uint<32>  peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_93() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write24_merged_banks_5_cache {
	// RAM Box: {[-168, 1208], [-7, 1030]}
	// Capacity: 94
	// # of read delays: 4
  // 0, 1, 47, 93
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 45> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_47() {
		return f4;
	}

	inline hw_uint<32>  peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_93() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write25_merged_banks_5_cache {
	// RAM Box: {[-167, 1209], [-7, 1030]}
	// Capacity: 94
	// # of read delays: 4
  // 0, 1, 47, 93
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 45> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_47() {
		return f4;
	}

	inline hw_uint<32>  peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_93() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write26_merged_banks_5_cache {
	// RAM Box: {[-166, 1210], [-7, 1030]}
	// Capacity: 94
	// # of read delays: 4
  // 0, 1, 47, 93
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 45> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_47() {
		return f4;
	}

	inline hw_uint<32>  peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_93() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write27_merged_banks_5_cache {
	// RAM Box: {[-165, 1211], [-7, 1030]}
	// Capacity: 94
	// # of read delays: 4
  // 0, 1, 47, 93
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 45> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_47() {
		return f4;
	}

	inline hw_uint<32>  peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_93() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write28_merged_banks_5_cache {
	// RAM Box: {[-164, 1212], [-7, 1030]}
	// Capacity: 94
	// # of read delays: 4
  // 0, 1, 47, 93
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 45> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_47() {
		return f4;
	}

	inline hw_uint<32>  peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_93() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write29_merged_banks_5_cache {
	// RAM Box: {[-163, 1213], [-7, 1030]}
	// Capacity: 94
	// # of read delays: 4
  // 0, 1, 47, 93
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 45> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_47() {
		return f4;
	}

	inline hw_uint<32>  peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_93() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write3_merged_banks_5_cache {
	// RAM Box: {[-189, 1187], [-7, 1030]}
	// Capacity: 94
	// # of read delays: 4
  // 0, 1, 47, 93
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 45> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_47() {
		return f4;
	}

	inline hw_uint<32>  peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_93() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write30_merged_banks_5_cache {
	// RAM Box: {[-162, 1214], [-7, 1030]}
	// Capacity: 94
	// # of read delays: 4
  // 0, 1, 47, 93
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 45> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_47() {
		return f4;
	}

	inline hw_uint<32>  peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_93() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write31_merged_banks_5_cache {
	// RAM Box: {[-193, 1215], [-6, 1030]}
	// Capacity: 94
	// # of read delays: 5
  // 0, 1, 47, 48, 93
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 45> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 44> f7;
	hw_uint<32>  f8;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_47() {
		return f4;
	}

	inline hw_uint<32>  peek_48() {
		return f6;
	}

	inline hw_uint<32>  peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_93() {
		return f8;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 44
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 44 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write4_merged_banks_5_cache {
	// RAM Box: {[-188, 1188], [-7, 1030]}
	// Capacity: 94
	// # of read delays: 4
  // 0, 1, 47, 93
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 45> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_47() {
		return f4;
	}

	inline hw_uint<32>  peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_93() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write5_merged_banks_5_cache {
	// RAM Box: {[-187, 1189], [-7, 1030]}
	// Capacity: 94
	// # of read delays: 4
  // 0, 1, 47, 93
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 45> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_47() {
		return f4;
	}

	inline hw_uint<32>  peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_93() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write6_merged_banks_5_cache {
	// RAM Box: {[-186, 1190], [-7, 1030]}
	// Capacity: 94
	// # of read delays: 4
  // 0, 1, 47, 93
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 45> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_47() {
		return f4;
	}

	inline hw_uint<32>  peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_93() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write7_merged_banks_5_cache {
	// RAM Box: {[-185, 1191], [-7, 1030]}
	// Capacity: 94
	// # of read delays: 4
  // 0, 1, 47, 93
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 45> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_47() {
		return f4;
	}

	inline hw_uint<32>  peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_93() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write8_merged_banks_5_cache {
	// RAM Box: {[-184, 1192], [-7, 1030]}
	// Capacity: 94
	// # of read delays: 4
  // 0, 1, 47, 93
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 45> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_47() {
		return f4;
	}

	inline hw_uint<32>  peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_93() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write9_merged_banks_5_cache {
	// RAM Box: {[-183, 1193], [-7, 1030]}
	// Capacity: 94
	// # of read delays: 4
  // 0, 1, 47, 93
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 45> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 45> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_46() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_47() {
		return f4;
	}

	inline hw_uint<32>  peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_93() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 45
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 45 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_2_cache {
  // # of banks: 32
  h3_2_h3_2_update_0_write0_merged_banks_5_cache h3_2_h3_2_update_0_write0_merged_banks_5;
  h3_2_h3_2_update_0_write1_merged_banks_5_cache h3_2_h3_2_update_0_write1_merged_banks_5;
  h3_2_h3_2_update_0_write10_merged_banks_5_cache h3_2_h3_2_update_0_write10_merged_banks_5;
  h3_2_h3_2_update_0_write11_merged_banks_5_cache h3_2_h3_2_update_0_write11_merged_banks_5;
  h3_2_h3_2_update_0_write12_merged_banks_5_cache h3_2_h3_2_update_0_write12_merged_banks_5;
  h3_2_h3_2_update_0_write13_merged_banks_5_cache h3_2_h3_2_update_0_write13_merged_banks_5;
  h3_2_h3_2_update_0_write14_merged_banks_5_cache h3_2_h3_2_update_0_write14_merged_banks_5;
  h3_2_h3_2_update_0_write15_merged_banks_5_cache h3_2_h3_2_update_0_write15_merged_banks_5;
  h3_2_h3_2_update_0_write16_merged_banks_5_cache h3_2_h3_2_update_0_write16_merged_banks_5;
  h3_2_h3_2_update_0_write17_merged_banks_5_cache h3_2_h3_2_update_0_write17_merged_banks_5;
  h3_2_h3_2_update_0_write18_merged_banks_5_cache h3_2_h3_2_update_0_write18_merged_banks_5;
  h3_2_h3_2_update_0_write19_merged_banks_5_cache h3_2_h3_2_update_0_write19_merged_banks_5;
  h3_2_h3_2_update_0_write2_merged_banks_5_cache h3_2_h3_2_update_0_write2_merged_banks_5;
  h3_2_h3_2_update_0_write20_merged_banks_5_cache h3_2_h3_2_update_0_write20_merged_banks_5;
  h3_2_h3_2_update_0_write21_merged_banks_5_cache h3_2_h3_2_update_0_write21_merged_banks_5;
  h3_2_h3_2_update_0_write22_merged_banks_5_cache h3_2_h3_2_update_0_write22_merged_banks_5;
  h3_2_h3_2_update_0_write23_merged_banks_5_cache h3_2_h3_2_update_0_write23_merged_banks_5;
  h3_2_h3_2_update_0_write24_merged_banks_5_cache h3_2_h3_2_update_0_write24_merged_banks_5;
  h3_2_h3_2_update_0_write25_merged_banks_5_cache h3_2_h3_2_update_0_write25_merged_banks_5;
  h3_2_h3_2_update_0_write26_merged_banks_5_cache h3_2_h3_2_update_0_write26_merged_banks_5;
  h3_2_h3_2_update_0_write27_merged_banks_5_cache h3_2_h3_2_update_0_write27_merged_banks_5;
  h3_2_h3_2_update_0_write28_merged_banks_5_cache h3_2_h3_2_update_0_write28_merged_banks_5;
  h3_2_h3_2_update_0_write29_merged_banks_5_cache h3_2_h3_2_update_0_write29_merged_banks_5;
  h3_2_h3_2_update_0_write3_merged_banks_5_cache h3_2_h3_2_update_0_write3_merged_banks_5;
  h3_2_h3_2_update_0_write30_merged_banks_5_cache h3_2_h3_2_update_0_write30_merged_banks_5;
  h3_2_h3_2_update_0_write31_merged_banks_5_cache h3_2_h3_2_update_0_write31_merged_banks_5;
  h3_2_h3_2_update_0_write4_merged_banks_5_cache h3_2_h3_2_update_0_write4_merged_banks_5;
  h3_2_h3_2_update_0_write5_merged_banks_5_cache h3_2_h3_2_update_0_write5_merged_banks_5;
  h3_2_h3_2_update_0_write6_merged_banks_5_cache h3_2_h3_2_update_0_write6_merged_banks_5;
  h3_2_h3_2_update_0_write7_merged_banks_5_cache h3_2_h3_2_update_0_write7_merged_banks_5;
  h3_2_h3_2_update_0_write8_merged_banks_5_cache h3_2_h3_2_update_0_write8_merged_banks_5;
  h3_2_h3_2_update_0_write9_merged_banks_5_cache h3_2_h3_2_update_0_write9_merged_banks_5;
};



inline void h3_2_h3_2_update_0_write0_write(hw_uint<32> & h3_2_h3_2_update_0_write0, h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write0_merged_banks_5.push(h3_2_h3_2_update_0_write0);
}

inline void h3_2_h3_2_update_0_write1_write(hw_uint<32> & h3_2_h3_2_update_0_write1, h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write1_merged_banks_5.push(h3_2_h3_2_update_0_write1);
}

inline void h3_2_h3_2_update_0_write10_write(hw_uint<32> & h3_2_h3_2_update_0_write10, h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write10_merged_banks_5.push(h3_2_h3_2_update_0_write10);
}

inline void h3_2_h3_2_update_0_write11_write(hw_uint<32> & h3_2_h3_2_update_0_write11, h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write11_merged_banks_5.push(h3_2_h3_2_update_0_write11);
}

inline void h3_2_h3_2_update_0_write12_write(hw_uint<32> & h3_2_h3_2_update_0_write12, h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write12_merged_banks_5.push(h3_2_h3_2_update_0_write12);
}

inline void h3_2_h3_2_update_0_write13_write(hw_uint<32> & h3_2_h3_2_update_0_write13, h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write13_merged_banks_5.push(h3_2_h3_2_update_0_write13);
}

inline void h3_2_h3_2_update_0_write14_write(hw_uint<32> & h3_2_h3_2_update_0_write14, h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write14_merged_banks_5.push(h3_2_h3_2_update_0_write14);
}

inline void h3_2_h3_2_update_0_write15_write(hw_uint<32> & h3_2_h3_2_update_0_write15, h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write15_merged_banks_5.push(h3_2_h3_2_update_0_write15);
}

inline void h3_2_h3_2_update_0_write16_write(hw_uint<32> & h3_2_h3_2_update_0_write16, h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write16_merged_banks_5.push(h3_2_h3_2_update_0_write16);
}

inline void h3_2_h3_2_update_0_write17_write(hw_uint<32> & h3_2_h3_2_update_0_write17, h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write17_merged_banks_5.push(h3_2_h3_2_update_0_write17);
}

inline void h3_2_h3_2_update_0_write18_write(hw_uint<32> & h3_2_h3_2_update_0_write18, h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write18_merged_banks_5.push(h3_2_h3_2_update_0_write18);
}

inline void h3_2_h3_2_update_0_write19_write(hw_uint<32> & h3_2_h3_2_update_0_write19, h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write19_merged_banks_5.push(h3_2_h3_2_update_0_write19);
}

inline void h3_2_h3_2_update_0_write2_write(hw_uint<32> & h3_2_h3_2_update_0_write2, h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write2_merged_banks_5.push(h3_2_h3_2_update_0_write2);
}

inline void h3_2_h3_2_update_0_write20_write(hw_uint<32> & h3_2_h3_2_update_0_write20, h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write20_merged_banks_5.push(h3_2_h3_2_update_0_write20);
}

inline void h3_2_h3_2_update_0_write21_write(hw_uint<32> & h3_2_h3_2_update_0_write21, h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write21_merged_banks_5.push(h3_2_h3_2_update_0_write21);
}

inline void h3_2_h3_2_update_0_write22_write(hw_uint<32> & h3_2_h3_2_update_0_write22, h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write22_merged_banks_5.push(h3_2_h3_2_update_0_write22);
}

inline void h3_2_h3_2_update_0_write23_write(hw_uint<32> & h3_2_h3_2_update_0_write23, h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write23_merged_banks_5.push(h3_2_h3_2_update_0_write23);
}

inline void h3_2_h3_2_update_0_write24_write(hw_uint<32> & h3_2_h3_2_update_0_write24, h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write24_merged_banks_5.push(h3_2_h3_2_update_0_write24);
}

inline void h3_2_h3_2_update_0_write25_write(hw_uint<32> & h3_2_h3_2_update_0_write25, h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write25_merged_banks_5.push(h3_2_h3_2_update_0_write25);
}

inline void h3_2_h3_2_update_0_write26_write(hw_uint<32> & h3_2_h3_2_update_0_write26, h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write26_merged_banks_5.push(h3_2_h3_2_update_0_write26);
}

inline void h3_2_h3_2_update_0_write27_write(hw_uint<32> & h3_2_h3_2_update_0_write27, h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write27_merged_banks_5.push(h3_2_h3_2_update_0_write27);
}

inline void h3_2_h3_2_update_0_write28_write(hw_uint<32> & h3_2_h3_2_update_0_write28, h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write28_merged_banks_5.push(h3_2_h3_2_update_0_write28);
}

inline void h3_2_h3_2_update_0_write29_write(hw_uint<32> & h3_2_h3_2_update_0_write29, h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write29_merged_banks_5.push(h3_2_h3_2_update_0_write29);
}

inline void h3_2_h3_2_update_0_write3_write(hw_uint<32> & h3_2_h3_2_update_0_write3, h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write3_merged_banks_5.push(h3_2_h3_2_update_0_write3);
}

inline void h3_2_h3_2_update_0_write30_write(hw_uint<32> & h3_2_h3_2_update_0_write30, h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write30_merged_banks_5.push(h3_2_h3_2_update_0_write30);
}

inline void h3_2_h3_2_update_0_write31_write(hw_uint<32> & h3_2_h3_2_update_0_write31, h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write31_merged_banks_5.push(h3_2_h3_2_update_0_write31);
}

inline void h3_2_h3_2_update_0_write4_write(hw_uint<32> & h3_2_h3_2_update_0_write4, h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write4_merged_banks_5.push(h3_2_h3_2_update_0_write4);
}

inline void h3_2_h3_2_update_0_write5_write(hw_uint<32> & h3_2_h3_2_update_0_write5, h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write5_merged_banks_5.push(h3_2_h3_2_update_0_write5);
}

inline void h3_2_h3_2_update_0_write6_write(hw_uint<32> & h3_2_h3_2_update_0_write6, h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write6_merged_banks_5.push(h3_2_h3_2_update_0_write6);
}

inline void h3_2_h3_2_update_0_write7_write(hw_uint<32> & h3_2_h3_2_update_0_write7, h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write7_merged_banks_5.push(h3_2_h3_2_update_0_write7);
}

inline void h3_2_h3_2_update_0_write8_write(hw_uint<32> & h3_2_h3_2_update_0_write8, h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write8_merged_banks_5.push(h3_2_h3_2_update_0_write8);
}

inline void h3_2_h3_2_update_0_write9_write(hw_uint<32> & h3_2_h3_2_update_0_write9, h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write9_merged_banks_5.push(h3_2_h3_2_update_0_write9);
}

inline hw_uint<32>  h3_3_rd0_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd0 read pattern: { h3_3_update_0[d0, d1] -> h3_2[-1 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write31 = h3_2.h3_2_h3_2_update_0_write31_merged_banks_5.peek_48();
  return value_h3_2_h3_2_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_3_rd1_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd1 read pattern: { h3_3_update_0[d0, d1] -> h3_2[32d0, -1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write0 = h3_2.h3_2_h3_2_update_0_write0_merged_banks_5.peek_93();
  return value_h3_2_h3_2_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_3_rd10_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd10 read pattern: { h3_3_update_0[d0, d1] -> h3_2[1 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write1 = h3_2.h3_2_h3_2_update_0_write1_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_3_rd100_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd100 read pattern: { h3_3_update_0[d0, d1] -> h3_2[19 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write19 = h3_2.h3_2_h3_2_update_0_write19_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_3_rd101_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd101 read pattern: { h3_3_update_0[d0, d1] -> h3_2[20 + 32d0, -1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write20 = h3_2.h3_2_h3_2_update_0_write20_merged_banks_5.peek_93();
  return value_h3_2_h3_2_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_3_rd102_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd102 read pattern: { h3_3_update_0[d0, d1] -> h3_2[20 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write20 = h3_2.h3_2_h3_2_update_0_write20_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_3_rd103_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd103 read pattern: { h3_3_update_0[d0, d1] -> h3_2[20 + 32d0, 1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write20 = h3_2.h3_2_h3_2_update_0_write20_merged_banks_5.peek_1();
  return value_h3_2_h3_2_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_3_rd104_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd104 read pattern: { h3_3_update_0[d0, d1] -> h3_2[21 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write21 = h3_2.h3_2_h3_2_update_0_write21_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_3_rd105_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd105 read pattern: { h3_3_update_0[d0, d1] -> h3_2[20 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write20 = h3_2.h3_2_h3_2_update_0_write20_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_3_rd106_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd106 read pattern: { h3_3_update_0[d0, d1] -> h3_2[21 + 32d0, -1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write21 = h3_2.h3_2_h3_2_update_0_write21_merged_banks_5.peek_93();
  return value_h3_2_h3_2_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_3_rd107_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd107 read pattern: { h3_3_update_0[d0, d1] -> h3_2[21 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write21 = h3_2.h3_2_h3_2_update_0_write21_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_3_rd108_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd108 read pattern: { h3_3_update_0[d0, d1] -> h3_2[21 + 32d0, 1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write21 = h3_2.h3_2_h3_2_update_0_write21_merged_banks_5.peek_1();
  return value_h3_2_h3_2_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_3_rd109_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd109 read pattern: { h3_3_update_0[d0, d1] -> h3_2[22 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write22 = h3_2.h3_2_h3_2_update_0_write22_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_3_rd11_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd11 read pattern: { h3_3_update_0[d0, d1] -> h3_2[2 + 32d0, -1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write2 = h3_2.h3_2_h3_2_update_0_write2_merged_banks_5.peek_93();
  return value_h3_2_h3_2_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_3_rd110_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd110 read pattern: { h3_3_update_0[d0, d1] -> h3_2[21 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write21 = h3_2.h3_2_h3_2_update_0_write21_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_3_rd111_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd111 read pattern: { h3_3_update_0[d0, d1] -> h3_2[22 + 32d0, -1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write22 = h3_2.h3_2_h3_2_update_0_write22_merged_banks_5.peek_93();
  return value_h3_2_h3_2_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_3_rd112_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd112 read pattern: { h3_3_update_0[d0, d1] -> h3_2[22 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write22 = h3_2.h3_2_h3_2_update_0_write22_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_3_rd113_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd113 read pattern: { h3_3_update_0[d0, d1] -> h3_2[22 + 32d0, 1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write22 = h3_2.h3_2_h3_2_update_0_write22_merged_banks_5.peek_1();
  return value_h3_2_h3_2_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_3_rd114_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd114 read pattern: { h3_3_update_0[d0, d1] -> h3_2[23 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write23 = h3_2.h3_2_h3_2_update_0_write23_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_3_rd115_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd115 read pattern: { h3_3_update_0[d0, d1] -> h3_2[22 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write22 = h3_2.h3_2_h3_2_update_0_write22_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_3_rd116_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd116 read pattern: { h3_3_update_0[d0, d1] -> h3_2[23 + 32d0, -1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write23 = h3_2.h3_2_h3_2_update_0_write23_merged_banks_5.peek_93();
  return value_h3_2_h3_2_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_3_rd117_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd117 read pattern: { h3_3_update_0[d0, d1] -> h3_2[23 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write23 = h3_2.h3_2_h3_2_update_0_write23_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_3_rd118_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd118 read pattern: { h3_3_update_0[d0, d1] -> h3_2[23 + 32d0, 1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write23 = h3_2.h3_2_h3_2_update_0_write23_merged_banks_5.peek_1();
  return value_h3_2_h3_2_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_3_rd119_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd119 read pattern: { h3_3_update_0[d0, d1] -> h3_2[24 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write24 = h3_2.h3_2_h3_2_update_0_write24_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_3_rd12_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd12 read pattern: { h3_3_update_0[d0, d1] -> h3_2[2 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write2 = h3_2.h3_2_h3_2_update_0_write2_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_3_rd120_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd120 read pattern: { h3_3_update_0[d0, d1] -> h3_2[23 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write23 = h3_2.h3_2_h3_2_update_0_write23_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_3_rd121_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd121 read pattern: { h3_3_update_0[d0, d1] -> h3_2[24 + 32d0, -1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write24 = h3_2.h3_2_h3_2_update_0_write24_merged_banks_5.peek_93();
  return value_h3_2_h3_2_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_3_rd122_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd122 read pattern: { h3_3_update_0[d0, d1] -> h3_2[24 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write24 = h3_2.h3_2_h3_2_update_0_write24_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_3_rd123_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd123 read pattern: { h3_3_update_0[d0, d1] -> h3_2[24 + 32d0, 1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write24 = h3_2.h3_2_h3_2_update_0_write24_merged_banks_5.peek_1();
  return value_h3_2_h3_2_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_3_rd124_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd124 read pattern: { h3_3_update_0[d0, d1] -> h3_2[25 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write25 = h3_2.h3_2_h3_2_update_0_write25_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_3_rd125_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd125 read pattern: { h3_3_update_0[d0, d1] -> h3_2[24 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write24 = h3_2.h3_2_h3_2_update_0_write24_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_3_rd126_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd126 read pattern: { h3_3_update_0[d0, d1] -> h3_2[25 + 32d0, -1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write25 = h3_2.h3_2_h3_2_update_0_write25_merged_banks_5.peek_93();
  return value_h3_2_h3_2_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_3_rd127_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd127 read pattern: { h3_3_update_0[d0, d1] -> h3_2[25 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write25 = h3_2.h3_2_h3_2_update_0_write25_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_3_rd128_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd128 read pattern: { h3_3_update_0[d0, d1] -> h3_2[25 + 32d0, 1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write25 = h3_2.h3_2_h3_2_update_0_write25_merged_banks_5.peek_1();
  return value_h3_2_h3_2_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_3_rd129_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd129 read pattern: { h3_3_update_0[d0, d1] -> h3_2[26 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write26 = h3_2.h3_2_h3_2_update_0_write26_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_3_rd13_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd13 read pattern: { h3_3_update_0[d0, d1] -> h3_2[2 + 32d0, 1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write2 = h3_2.h3_2_h3_2_update_0_write2_merged_banks_5.peek_1();
  return value_h3_2_h3_2_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_3_rd130_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd130 read pattern: { h3_3_update_0[d0, d1] -> h3_2[25 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write25 = h3_2.h3_2_h3_2_update_0_write25_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_3_rd131_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd131 read pattern: { h3_3_update_0[d0, d1] -> h3_2[26 + 32d0, -1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write26 = h3_2.h3_2_h3_2_update_0_write26_merged_banks_5.peek_93();
  return value_h3_2_h3_2_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_3_rd132_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd132 read pattern: { h3_3_update_0[d0, d1] -> h3_2[26 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write26 = h3_2.h3_2_h3_2_update_0_write26_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_3_rd133_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd133 read pattern: { h3_3_update_0[d0, d1] -> h3_2[26 + 32d0, 1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write26 = h3_2.h3_2_h3_2_update_0_write26_merged_banks_5.peek_1();
  return value_h3_2_h3_2_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_3_rd134_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd134 read pattern: { h3_3_update_0[d0, d1] -> h3_2[27 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write27 = h3_2.h3_2_h3_2_update_0_write27_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_3_rd135_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd135 read pattern: { h3_3_update_0[d0, d1] -> h3_2[26 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write26 = h3_2.h3_2_h3_2_update_0_write26_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_3_rd136_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd136 read pattern: { h3_3_update_0[d0, d1] -> h3_2[27 + 32d0, -1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write27 = h3_2.h3_2_h3_2_update_0_write27_merged_banks_5.peek_93();
  return value_h3_2_h3_2_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_3_rd137_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd137 read pattern: { h3_3_update_0[d0, d1] -> h3_2[27 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write27 = h3_2.h3_2_h3_2_update_0_write27_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_3_rd138_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd138 read pattern: { h3_3_update_0[d0, d1] -> h3_2[27 + 32d0, 1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write27 = h3_2.h3_2_h3_2_update_0_write27_merged_banks_5.peek_1();
  return value_h3_2_h3_2_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_3_rd139_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd139 read pattern: { h3_3_update_0[d0, d1] -> h3_2[28 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write28 = h3_2.h3_2_h3_2_update_0_write28_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_3_rd14_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd14 read pattern: { h3_3_update_0[d0, d1] -> h3_2[3 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write3 = h3_2.h3_2_h3_2_update_0_write3_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_3_rd140_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd140 read pattern: { h3_3_update_0[d0, d1] -> h3_2[27 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write27 = h3_2.h3_2_h3_2_update_0_write27_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_3_rd141_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd141 read pattern: { h3_3_update_0[d0, d1] -> h3_2[28 + 32d0, -1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write28 = h3_2.h3_2_h3_2_update_0_write28_merged_banks_5.peek_93();
  return value_h3_2_h3_2_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_3_rd142_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd142 read pattern: { h3_3_update_0[d0, d1] -> h3_2[28 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write28 = h3_2.h3_2_h3_2_update_0_write28_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_3_rd143_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd143 read pattern: { h3_3_update_0[d0, d1] -> h3_2[28 + 32d0, 1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write28 = h3_2.h3_2_h3_2_update_0_write28_merged_banks_5.peek_1();
  return value_h3_2_h3_2_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_3_rd144_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd144 read pattern: { h3_3_update_0[d0, d1] -> h3_2[29 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write29 = h3_2.h3_2_h3_2_update_0_write29_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_3_rd145_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd145 read pattern: { h3_3_update_0[d0, d1] -> h3_2[28 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write28 = h3_2.h3_2_h3_2_update_0_write28_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_3_rd146_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd146 read pattern: { h3_3_update_0[d0, d1] -> h3_2[29 + 32d0, -1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write29 = h3_2.h3_2_h3_2_update_0_write29_merged_banks_5.peek_93();
  return value_h3_2_h3_2_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_3_rd147_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd147 read pattern: { h3_3_update_0[d0, d1] -> h3_2[29 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write29 = h3_2.h3_2_h3_2_update_0_write29_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_3_rd148_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd148 read pattern: { h3_3_update_0[d0, d1] -> h3_2[29 + 32d0, 1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write29 = h3_2.h3_2_h3_2_update_0_write29_merged_banks_5.peek_1();
  return value_h3_2_h3_2_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_3_rd149_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd149 read pattern: { h3_3_update_0[d0, d1] -> h3_2[30 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write30 = h3_2.h3_2_h3_2_update_0_write30_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_3_rd15_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd15 read pattern: { h3_3_update_0[d0, d1] -> h3_2[2 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write2 = h3_2.h3_2_h3_2_update_0_write2_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_3_rd150_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd150 read pattern: { h3_3_update_0[d0, d1] -> h3_2[29 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write29 = h3_2.h3_2_h3_2_update_0_write29_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_3_rd151_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd151 read pattern: { h3_3_update_0[d0, d1] -> h3_2[30 + 32d0, -1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write30 = h3_2.h3_2_h3_2_update_0_write30_merged_banks_5.peek_93();
  return value_h3_2_h3_2_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_3_rd152_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd152 read pattern: { h3_3_update_0[d0, d1] -> h3_2[30 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write30 = h3_2.h3_2_h3_2_update_0_write30_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_3_rd153_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd153 read pattern: { h3_3_update_0[d0, d1] -> h3_2[30 + 32d0, 1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write30 = h3_2.h3_2_h3_2_update_0_write30_merged_banks_5.peek_1();
  return value_h3_2_h3_2_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_3_rd154_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd154 read pattern: { h3_3_update_0[d0, d1] -> h3_2[31 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write31 = h3_2.h3_2_h3_2_update_0_write31_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_3_rd155_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd155 read pattern: { h3_3_update_0[d0, d1] -> h3_2[30 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write30 = h3_2.h3_2_h3_2_update_0_write30_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_3_rd156_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd156 read pattern: { h3_3_update_0[d0, d1] -> h3_2[31 + 32d0, -1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write31 = h3_2.h3_2_h3_2_update_0_write31_merged_banks_5.peek_93();
  return value_h3_2_h3_2_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_3_rd157_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd157 read pattern: { h3_3_update_0[d0, d1] -> h3_2[31 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write31 = h3_2.h3_2_h3_2_update_0_write31_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_3_rd158_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd158 read pattern: { h3_3_update_0[d0, d1] -> h3_2[31 + 32d0, 1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write31 = h3_2.h3_2_h3_2_update_0_write31_merged_banks_5.peek_1();
  return value_h3_2_h3_2_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_3_rd159_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd159 read pattern: { h3_3_update_0[d0, d1] -> h3_2[32 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write0 = h3_2.h3_2_h3_2_update_0_write0_merged_banks_5.peek_46();
  return value_h3_2_h3_2_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_3_rd16_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd16 read pattern: { h3_3_update_0[d0, d1] -> h3_2[3 + 32d0, -1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write3 = h3_2.h3_2_h3_2_update_0_write3_merged_banks_5.peek_93();
  return value_h3_2_h3_2_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_3_rd17_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd17 read pattern: { h3_3_update_0[d0, d1] -> h3_2[3 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write3 = h3_2.h3_2_h3_2_update_0_write3_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_3_rd18_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd18 read pattern: { h3_3_update_0[d0, d1] -> h3_2[3 + 32d0, 1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write3 = h3_2.h3_2_h3_2_update_0_write3_merged_banks_5.peek_1();
  return value_h3_2_h3_2_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_3_rd19_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd19 read pattern: { h3_3_update_0[d0, d1] -> h3_2[4 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write4 = h3_2.h3_2_h3_2_update_0_write4_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_3_rd2_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd2 read pattern: { h3_3_update_0[d0, d1] -> h3_2[32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write0 = h3_2.h3_2_h3_2_update_0_write0_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_3_rd20_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd20 read pattern: { h3_3_update_0[d0, d1] -> h3_2[3 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write3 = h3_2.h3_2_h3_2_update_0_write3_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_3_rd21_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd21 read pattern: { h3_3_update_0[d0, d1] -> h3_2[4 + 32d0, -1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write4 = h3_2.h3_2_h3_2_update_0_write4_merged_banks_5.peek_93();
  return value_h3_2_h3_2_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_3_rd22_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd22 read pattern: { h3_3_update_0[d0, d1] -> h3_2[4 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write4 = h3_2.h3_2_h3_2_update_0_write4_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_3_rd23_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd23 read pattern: { h3_3_update_0[d0, d1] -> h3_2[4 + 32d0, 1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write4 = h3_2.h3_2_h3_2_update_0_write4_merged_banks_5.peek_1();
  return value_h3_2_h3_2_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_3_rd24_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd24 read pattern: { h3_3_update_0[d0, d1] -> h3_2[5 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write5 = h3_2.h3_2_h3_2_update_0_write5_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_3_rd25_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd25 read pattern: { h3_3_update_0[d0, d1] -> h3_2[4 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write4 = h3_2.h3_2_h3_2_update_0_write4_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_3_rd26_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd26 read pattern: { h3_3_update_0[d0, d1] -> h3_2[5 + 32d0, -1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write5 = h3_2.h3_2_h3_2_update_0_write5_merged_banks_5.peek_93();
  return value_h3_2_h3_2_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_3_rd27_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd27 read pattern: { h3_3_update_0[d0, d1] -> h3_2[5 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write5 = h3_2.h3_2_h3_2_update_0_write5_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_3_rd28_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd28 read pattern: { h3_3_update_0[d0, d1] -> h3_2[5 + 32d0, 1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write5 = h3_2.h3_2_h3_2_update_0_write5_merged_banks_5.peek_1();
  return value_h3_2_h3_2_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_3_rd29_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd29 read pattern: { h3_3_update_0[d0, d1] -> h3_2[6 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write6 = h3_2.h3_2_h3_2_update_0_write6_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_3_rd3_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd3 read pattern: { h3_3_update_0[d0, d1] -> h3_2[32d0, 1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write0 = h3_2.h3_2_h3_2_update_0_write0_merged_banks_5.peek_1();
  return value_h3_2_h3_2_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_3_rd30_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd30 read pattern: { h3_3_update_0[d0, d1] -> h3_2[5 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write5 = h3_2.h3_2_h3_2_update_0_write5_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_3_rd31_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd31 read pattern: { h3_3_update_0[d0, d1] -> h3_2[6 + 32d0, -1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write6 = h3_2.h3_2_h3_2_update_0_write6_merged_banks_5.peek_93();
  return value_h3_2_h3_2_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_3_rd32_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd32 read pattern: { h3_3_update_0[d0, d1] -> h3_2[6 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write6 = h3_2.h3_2_h3_2_update_0_write6_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_3_rd33_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd33 read pattern: { h3_3_update_0[d0, d1] -> h3_2[6 + 32d0, 1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write6 = h3_2.h3_2_h3_2_update_0_write6_merged_banks_5.peek_1();
  return value_h3_2_h3_2_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_3_rd34_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd34 read pattern: { h3_3_update_0[d0, d1] -> h3_2[7 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write7 = h3_2.h3_2_h3_2_update_0_write7_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_3_rd35_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd35 read pattern: { h3_3_update_0[d0, d1] -> h3_2[6 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write6 = h3_2.h3_2_h3_2_update_0_write6_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_3_rd36_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd36 read pattern: { h3_3_update_0[d0, d1] -> h3_2[7 + 32d0, -1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write7 = h3_2.h3_2_h3_2_update_0_write7_merged_banks_5.peek_93();
  return value_h3_2_h3_2_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_3_rd37_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd37 read pattern: { h3_3_update_0[d0, d1] -> h3_2[7 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write7 = h3_2.h3_2_h3_2_update_0_write7_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_3_rd38_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd38 read pattern: { h3_3_update_0[d0, d1] -> h3_2[7 + 32d0, 1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write7 = h3_2.h3_2_h3_2_update_0_write7_merged_banks_5.peek_1();
  return value_h3_2_h3_2_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_3_rd39_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd39 read pattern: { h3_3_update_0[d0, d1] -> h3_2[8 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write8 = h3_2.h3_2_h3_2_update_0_write8_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_3_rd4_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd4 read pattern: { h3_3_update_0[d0, d1] -> h3_2[1 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write1 = h3_2.h3_2_h3_2_update_0_write1_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_3_rd40_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd40 read pattern: { h3_3_update_0[d0, d1] -> h3_2[7 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write7 = h3_2.h3_2_h3_2_update_0_write7_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_3_rd41_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd41 read pattern: { h3_3_update_0[d0, d1] -> h3_2[8 + 32d0, -1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write8 = h3_2.h3_2_h3_2_update_0_write8_merged_banks_5.peek_93();
  return value_h3_2_h3_2_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_3_rd42_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd42 read pattern: { h3_3_update_0[d0, d1] -> h3_2[8 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write8 = h3_2.h3_2_h3_2_update_0_write8_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_3_rd43_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd43 read pattern: { h3_3_update_0[d0, d1] -> h3_2[8 + 32d0, 1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write8 = h3_2.h3_2_h3_2_update_0_write8_merged_banks_5.peek_1();
  return value_h3_2_h3_2_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_3_rd44_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd44 read pattern: { h3_3_update_0[d0, d1] -> h3_2[9 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write9 = h3_2.h3_2_h3_2_update_0_write9_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_3_rd45_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd45 read pattern: { h3_3_update_0[d0, d1] -> h3_2[8 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write8 = h3_2.h3_2_h3_2_update_0_write8_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_3_rd46_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd46 read pattern: { h3_3_update_0[d0, d1] -> h3_2[9 + 32d0, -1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write9 = h3_2.h3_2_h3_2_update_0_write9_merged_banks_5.peek_93();
  return value_h3_2_h3_2_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_3_rd47_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd47 read pattern: { h3_3_update_0[d0, d1] -> h3_2[9 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write9 = h3_2.h3_2_h3_2_update_0_write9_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_3_rd48_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd48 read pattern: { h3_3_update_0[d0, d1] -> h3_2[9 + 32d0, 1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write9 = h3_2.h3_2_h3_2_update_0_write9_merged_banks_5.peek_1();
  return value_h3_2_h3_2_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_3_rd49_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd49 read pattern: { h3_3_update_0[d0, d1] -> h3_2[10 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write10 = h3_2.h3_2_h3_2_update_0_write10_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_3_rd5_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd5 read pattern: { h3_3_update_0[d0, d1] -> h3_2[32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write0 = h3_2.h3_2_h3_2_update_0_write0_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_3_rd50_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd50 read pattern: { h3_3_update_0[d0, d1] -> h3_2[9 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write9 = h3_2.h3_2_h3_2_update_0_write9_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_3_rd51_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd51 read pattern: { h3_3_update_0[d0, d1] -> h3_2[10 + 32d0, -1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write10 = h3_2.h3_2_h3_2_update_0_write10_merged_banks_5.peek_93();
  return value_h3_2_h3_2_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_3_rd52_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd52 read pattern: { h3_3_update_0[d0, d1] -> h3_2[10 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write10 = h3_2.h3_2_h3_2_update_0_write10_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_3_rd53_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd53 read pattern: { h3_3_update_0[d0, d1] -> h3_2[10 + 32d0, 1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write10 = h3_2.h3_2_h3_2_update_0_write10_merged_banks_5.peek_1();
  return value_h3_2_h3_2_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_3_rd54_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd54 read pattern: { h3_3_update_0[d0, d1] -> h3_2[11 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write11 = h3_2.h3_2_h3_2_update_0_write11_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_3_rd55_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd55 read pattern: { h3_3_update_0[d0, d1] -> h3_2[10 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write10 = h3_2.h3_2_h3_2_update_0_write10_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_3_rd56_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd56 read pattern: { h3_3_update_0[d0, d1] -> h3_2[11 + 32d0, -1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write11 = h3_2.h3_2_h3_2_update_0_write11_merged_banks_5.peek_93();
  return value_h3_2_h3_2_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_3_rd57_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd57 read pattern: { h3_3_update_0[d0, d1] -> h3_2[11 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write11 = h3_2.h3_2_h3_2_update_0_write11_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_3_rd58_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd58 read pattern: { h3_3_update_0[d0, d1] -> h3_2[11 + 32d0, 1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write11 = h3_2.h3_2_h3_2_update_0_write11_merged_banks_5.peek_1();
  return value_h3_2_h3_2_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_3_rd59_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd59 read pattern: { h3_3_update_0[d0, d1] -> h3_2[12 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write12 = h3_2.h3_2_h3_2_update_0_write12_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_3_rd6_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd6 read pattern: { h3_3_update_0[d0, d1] -> h3_2[1 + 32d0, -1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write1 = h3_2.h3_2_h3_2_update_0_write1_merged_banks_5.peek_93();
  return value_h3_2_h3_2_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_3_rd60_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd60 read pattern: { h3_3_update_0[d0, d1] -> h3_2[11 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write11 = h3_2.h3_2_h3_2_update_0_write11_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_3_rd61_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd61 read pattern: { h3_3_update_0[d0, d1] -> h3_2[12 + 32d0, -1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write12 = h3_2.h3_2_h3_2_update_0_write12_merged_banks_5.peek_93();
  return value_h3_2_h3_2_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_3_rd62_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd62 read pattern: { h3_3_update_0[d0, d1] -> h3_2[12 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write12 = h3_2.h3_2_h3_2_update_0_write12_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_3_rd63_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd63 read pattern: { h3_3_update_0[d0, d1] -> h3_2[12 + 32d0, 1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write12 = h3_2.h3_2_h3_2_update_0_write12_merged_banks_5.peek_1();
  return value_h3_2_h3_2_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_3_rd64_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd64 read pattern: { h3_3_update_0[d0, d1] -> h3_2[13 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write13 = h3_2.h3_2_h3_2_update_0_write13_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_3_rd65_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd65 read pattern: { h3_3_update_0[d0, d1] -> h3_2[12 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write12 = h3_2.h3_2_h3_2_update_0_write12_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_3_rd66_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd66 read pattern: { h3_3_update_0[d0, d1] -> h3_2[13 + 32d0, -1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write13 = h3_2.h3_2_h3_2_update_0_write13_merged_banks_5.peek_93();
  return value_h3_2_h3_2_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_3_rd67_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd67 read pattern: { h3_3_update_0[d0, d1] -> h3_2[13 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write13 = h3_2.h3_2_h3_2_update_0_write13_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_3_rd68_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd68 read pattern: { h3_3_update_0[d0, d1] -> h3_2[13 + 32d0, 1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write13 = h3_2.h3_2_h3_2_update_0_write13_merged_banks_5.peek_1();
  return value_h3_2_h3_2_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_3_rd69_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd69 read pattern: { h3_3_update_0[d0, d1] -> h3_2[14 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write14 = h3_2.h3_2_h3_2_update_0_write14_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_3_rd7_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd7 read pattern: { h3_3_update_0[d0, d1] -> h3_2[1 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write1 = h3_2.h3_2_h3_2_update_0_write1_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_3_rd70_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd70 read pattern: { h3_3_update_0[d0, d1] -> h3_2[13 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write13 = h3_2.h3_2_h3_2_update_0_write13_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_3_rd71_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd71 read pattern: { h3_3_update_0[d0, d1] -> h3_2[14 + 32d0, -1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write14 = h3_2.h3_2_h3_2_update_0_write14_merged_banks_5.peek_93();
  return value_h3_2_h3_2_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_3_rd72_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd72 read pattern: { h3_3_update_0[d0, d1] -> h3_2[14 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write14 = h3_2.h3_2_h3_2_update_0_write14_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_3_rd73_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd73 read pattern: { h3_3_update_0[d0, d1] -> h3_2[14 + 32d0, 1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write14 = h3_2.h3_2_h3_2_update_0_write14_merged_banks_5.peek_1();
  return value_h3_2_h3_2_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_3_rd74_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd74 read pattern: { h3_3_update_0[d0, d1] -> h3_2[15 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write15 = h3_2.h3_2_h3_2_update_0_write15_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_3_rd75_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd75 read pattern: { h3_3_update_0[d0, d1] -> h3_2[14 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write14 = h3_2.h3_2_h3_2_update_0_write14_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_3_rd76_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd76 read pattern: { h3_3_update_0[d0, d1] -> h3_2[15 + 32d0, -1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write15 = h3_2.h3_2_h3_2_update_0_write15_merged_banks_5.peek_93();
  return value_h3_2_h3_2_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_3_rd77_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd77 read pattern: { h3_3_update_0[d0, d1] -> h3_2[15 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write15 = h3_2.h3_2_h3_2_update_0_write15_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_3_rd78_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd78 read pattern: { h3_3_update_0[d0, d1] -> h3_2[15 + 32d0, 1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write15 = h3_2.h3_2_h3_2_update_0_write15_merged_banks_5.peek_1();
  return value_h3_2_h3_2_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_3_rd79_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd79 read pattern: { h3_3_update_0[d0, d1] -> h3_2[16 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write16 = h3_2.h3_2_h3_2_update_0_write16_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_3_rd8_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd8 read pattern: { h3_3_update_0[d0, d1] -> h3_2[1 + 32d0, 1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write1 = h3_2.h3_2_h3_2_update_0_write1_merged_banks_5.peek_1();
  return value_h3_2_h3_2_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_3_rd80_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd80 read pattern: { h3_3_update_0[d0, d1] -> h3_2[15 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write15 = h3_2.h3_2_h3_2_update_0_write15_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_3_rd81_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd81 read pattern: { h3_3_update_0[d0, d1] -> h3_2[16 + 32d0, -1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write16 = h3_2.h3_2_h3_2_update_0_write16_merged_banks_5.peek_93();
  return value_h3_2_h3_2_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_3_rd82_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd82 read pattern: { h3_3_update_0[d0, d1] -> h3_2[16 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write16 = h3_2.h3_2_h3_2_update_0_write16_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_3_rd83_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd83 read pattern: { h3_3_update_0[d0, d1] -> h3_2[16 + 32d0, 1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write16 = h3_2.h3_2_h3_2_update_0_write16_merged_banks_5.peek_1();
  return value_h3_2_h3_2_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_3_rd84_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd84 read pattern: { h3_3_update_0[d0, d1] -> h3_2[17 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write17 = h3_2.h3_2_h3_2_update_0_write17_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_3_rd85_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd85 read pattern: { h3_3_update_0[d0, d1] -> h3_2[16 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write16 = h3_2.h3_2_h3_2_update_0_write16_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_3_rd86_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd86 read pattern: { h3_3_update_0[d0, d1] -> h3_2[17 + 32d0, -1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write17 = h3_2.h3_2_h3_2_update_0_write17_merged_banks_5.peek_93();
  return value_h3_2_h3_2_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_3_rd87_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd87 read pattern: { h3_3_update_0[d0, d1] -> h3_2[17 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write17 = h3_2.h3_2_h3_2_update_0_write17_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_3_rd88_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd88 read pattern: { h3_3_update_0[d0, d1] -> h3_2[17 + 32d0, 1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write17 = h3_2.h3_2_h3_2_update_0_write17_merged_banks_5.peek_1();
  return value_h3_2_h3_2_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_3_rd89_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd89 read pattern: { h3_3_update_0[d0, d1] -> h3_2[18 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write18 = h3_2.h3_2_h3_2_update_0_write18_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_3_rd9_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd9 read pattern: { h3_3_update_0[d0, d1] -> h3_2[2 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write2 = h3_2.h3_2_h3_2_update_0_write2_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_3_rd90_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd90 read pattern: { h3_3_update_0[d0, d1] -> h3_2[17 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write17 = h3_2.h3_2_h3_2_update_0_write17_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_3_rd91_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd91 read pattern: { h3_3_update_0[d0, d1] -> h3_2[18 + 32d0, -1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write18 = h3_2.h3_2_h3_2_update_0_write18_merged_banks_5.peek_93();
  return value_h3_2_h3_2_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_3_rd92_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd92 read pattern: { h3_3_update_0[d0, d1] -> h3_2[18 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write18 = h3_2.h3_2_h3_2_update_0_write18_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_3_rd93_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd93 read pattern: { h3_3_update_0[d0, d1] -> h3_2[18 + 32d0, 1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write18 = h3_2.h3_2_h3_2_update_0_write18_merged_banks_5.peek_1();
  return value_h3_2_h3_2_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_3_rd94_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd94 read pattern: { h3_3_update_0[d0, d1] -> h3_2[19 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write19 = h3_2.h3_2_h3_2_update_0_write19_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_3_rd95_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd95 read pattern: { h3_3_update_0[d0, d1] -> h3_2[18 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write18 = h3_2.h3_2_h3_2_update_0_write18_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_3_rd96_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd96 read pattern: { h3_3_update_0[d0, d1] -> h3_2[19 + 32d0, -1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write19 = h3_2.h3_2_h3_2_update_0_write19_merged_banks_5.peek_93();
  return value_h3_2_h3_2_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_3_rd97_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd97 read pattern: { h3_3_update_0[d0, d1] -> h3_2[19 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write19 = h3_2.h3_2_h3_2_update_0_write19_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_3_rd98_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd98 read pattern: { h3_3_update_0[d0, d1] -> h3_2[19 + 32d0, 1 + d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write19 = h3_2.h3_2_h3_2_update_0_write19_merged_banks_5.peek_1();
  return value_h3_2_h3_2_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_3_rd99_select(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd99 read pattern: { h3_3_update_0[d0, d1] -> h3_2[20 + 32d0, d1] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Read schedule : { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  // Write schedule: { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
  auto value_h3_2_h3_2_update_0_write20 = h3_2.h3_2_h3_2_update_0_write20_merged_banks_5.peek_47();
  return value_h3_2_h3_2_update_0_write20;
  return 0;
}

// # of bundles = 2
// h3_2_update_0_write
//	h3_2_h3_2_update_0_write0
//	h3_2_h3_2_update_0_write1
//	h3_2_h3_2_update_0_write2
//	h3_2_h3_2_update_0_write3
//	h3_2_h3_2_update_0_write4
//	h3_2_h3_2_update_0_write5
//	h3_2_h3_2_update_0_write6
//	h3_2_h3_2_update_0_write7
//	h3_2_h3_2_update_0_write8
//	h3_2_h3_2_update_0_write9
//	h3_2_h3_2_update_0_write10
//	h3_2_h3_2_update_0_write11
//	h3_2_h3_2_update_0_write12
//	h3_2_h3_2_update_0_write13
//	h3_2_h3_2_update_0_write14
//	h3_2_h3_2_update_0_write15
//	h3_2_h3_2_update_0_write16
//	h3_2_h3_2_update_0_write17
//	h3_2_h3_2_update_0_write18
//	h3_2_h3_2_update_0_write19
//	h3_2_h3_2_update_0_write20
//	h3_2_h3_2_update_0_write21
//	h3_2_h3_2_update_0_write22
//	h3_2_h3_2_update_0_write23
//	h3_2_h3_2_update_0_write24
//	h3_2_h3_2_update_0_write25
//	h3_2_h3_2_update_0_write26
//	h3_2_h3_2_update_0_write27
//	h3_2_h3_2_update_0_write28
//	h3_2_h3_2_update_0_write29
//	h3_2_h3_2_update_0_write30
//	h3_2_h3_2_update_0_write31
inline void h3_2_h3_2_update_0_write_bundle_write(hw_uint<1024>& h3_2_update_0_write, h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
	hw_uint<32>  h3_2_h3_2_update_0_write0_res = h3_2_update_0_write.extract<0, 31>();
	h3_2_h3_2_update_0_write0_write(h3_2_h3_2_update_0_write0_res, h3_2, d0, d1, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write1_res = h3_2_update_0_write.extract<32, 63>();
	h3_2_h3_2_update_0_write1_write(h3_2_h3_2_update_0_write1_res, h3_2, d0, d1, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write2_res = h3_2_update_0_write.extract<64, 95>();
	h3_2_h3_2_update_0_write2_write(h3_2_h3_2_update_0_write2_res, h3_2, d0, d1, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write3_res = h3_2_update_0_write.extract<96, 127>();
	h3_2_h3_2_update_0_write3_write(h3_2_h3_2_update_0_write3_res, h3_2, d0, d1, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write4_res = h3_2_update_0_write.extract<128, 159>();
	h3_2_h3_2_update_0_write4_write(h3_2_h3_2_update_0_write4_res, h3_2, d0, d1, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write5_res = h3_2_update_0_write.extract<160, 191>();
	h3_2_h3_2_update_0_write5_write(h3_2_h3_2_update_0_write5_res, h3_2, d0, d1, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write6_res = h3_2_update_0_write.extract<192, 223>();
	h3_2_h3_2_update_0_write6_write(h3_2_h3_2_update_0_write6_res, h3_2, d0, d1, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write7_res = h3_2_update_0_write.extract<224, 255>();
	h3_2_h3_2_update_0_write7_write(h3_2_h3_2_update_0_write7_res, h3_2, d0, d1, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write8_res = h3_2_update_0_write.extract<256, 287>();
	h3_2_h3_2_update_0_write8_write(h3_2_h3_2_update_0_write8_res, h3_2, d0, d1, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write9_res = h3_2_update_0_write.extract<288, 319>();
	h3_2_h3_2_update_0_write9_write(h3_2_h3_2_update_0_write9_res, h3_2, d0, d1, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write10_res = h3_2_update_0_write.extract<320, 351>();
	h3_2_h3_2_update_0_write10_write(h3_2_h3_2_update_0_write10_res, h3_2, d0, d1, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write11_res = h3_2_update_0_write.extract<352, 383>();
	h3_2_h3_2_update_0_write11_write(h3_2_h3_2_update_0_write11_res, h3_2, d0, d1, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write12_res = h3_2_update_0_write.extract<384, 415>();
	h3_2_h3_2_update_0_write12_write(h3_2_h3_2_update_0_write12_res, h3_2, d0, d1, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write13_res = h3_2_update_0_write.extract<416, 447>();
	h3_2_h3_2_update_0_write13_write(h3_2_h3_2_update_0_write13_res, h3_2, d0, d1, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write14_res = h3_2_update_0_write.extract<448, 479>();
	h3_2_h3_2_update_0_write14_write(h3_2_h3_2_update_0_write14_res, h3_2, d0, d1, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write15_res = h3_2_update_0_write.extract<480, 511>();
	h3_2_h3_2_update_0_write15_write(h3_2_h3_2_update_0_write15_res, h3_2, d0, d1, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write16_res = h3_2_update_0_write.extract<512, 543>();
	h3_2_h3_2_update_0_write16_write(h3_2_h3_2_update_0_write16_res, h3_2, d0, d1, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write17_res = h3_2_update_0_write.extract<544, 575>();
	h3_2_h3_2_update_0_write17_write(h3_2_h3_2_update_0_write17_res, h3_2, d0, d1, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write18_res = h3_2_update_0_write.extract<576, 607>();
	h3_2_h3_2_update_0_write18_write(h3_2_h3_2_update_0_write18_res, h3_2, d0, d1, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write19_res = h3_2_update_0_write.extract<608, 639>();
	h3_2_h3_2_update_0_write19_write(h3_2_h3_2_update_0_write19_res, h3_2, d0, d1, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write20_res = h3_2_update_0_write.extract<640, 671>();
	h3_2_h3_2_update_0_write20_write(h3_2_h3_2_update_0_write20_res, h3_2, d0, d1, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write21_res = h3_2_update_0_write.extract<672, 703>();
	h3_2_h3_2_update_0_write21_write(h3_2_h3_2_update_0_write21_res, h3_2, d0, d1, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write22_res = h3_2_update_0_write.extract<704, 735>();
	h3_2_h3_2_update_0_write22_write(h3_2_h3_2_update_0_write22_res, h3_2, d0, d1, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write23_res = h3_2_update_0_write.extract<736, 767>();
	h3_2_h3_2_update_0_write23_write(h3_2_h3_2_update_0_write23_res, h3_2, d0, d1, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write24_res = h3_2_update_0_write.extract<768, 799>();
	h3_2_h3_2_update_0_write24_write(h3_2_h3_2_update_0_write24_res, h3_2, d0, d1, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write25_res = h3_2_update_0_write.extract<800, 831>();
	h3_2_h3_2_update_0_write25_write(h3_2_h3_2_update_0_write25_res, h3_2, d0, d1, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write26_res = h3_2_update_0_write.extract<832, 863>();
	h3_2_h3_2_update_0_write26_write(h3_2_h3_2_update_0_write26_res, h3_2, d0, d1, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write27_res = h3_2_update_0_write.extract<864, 895>();
	h3_2_h3_2_update_0_write27_write(h3_2_h3_2_update_0_write27_res, h3_2, d0, d1, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write28_res = h3_2_update_0_write.extract<896, 927>();
	h3_2_h3_2_update_0_write28_write(h3_2_h3_2_update_0_write28_res, h3_2, d0, d1, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write29_res = h3_2_update_0_write.extract<928, 959>();
	h3_2_h3_2_update_0_write29_write(h3_2_h3_2_update_0_write29_res, h3_2, d0, d1, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write30_res = h3_2_update_0_write.extract<960, 991>();
	h3_2_h3_2_update_0_write30_write(h3_2_h3_2_update_0_write30_res, h3_2, d0, d1, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write31_res = h3_2_update_0_write.extract<992, 1023>();
	h3_2_h3_2_update_0_write31_write(h3_2_h3_2_update_0_write31_res, h3_2, d0, d1, dynamic_address);
}

// h3_3_update_0_read
//	h3_3_rd0
//	h3_3_rd1
//	h3_3_rd2
//	h3_3_rd3
//	h3_3_rd4
//	h3_3_rd5
//	h3_3_rd6
//	h3_3_rd7
//	h3_3_rd8
//	h3_3_rd9
//	h3_3_rd10
//	h3_3_rd11
//	h3_3_rd12
//	h3_3_rd13
//	h3_3_rd14
//	h3_3_rd15
//	h3_3_rd16
//	h3_3_rd17
//	h3_3_rd18
//	h3_3_rd19
//	h3_3_rd20
//	h3_3_rd21
//	h3_3_rd22
//	h3_3_rd23
//	h3_3_rd24
//	h3_3_rd25
//	h3_3_rd26
//	h3_3_rd27
//	h3_3_rd28
//	h3_3_rd29
//	h3_3_rd30
//	h3_3_rd31
//	h3_3_rd32
//	h3_3_rd33
//	h3_3_rd34
//	h3_3_rd35
//	h3_3_rd36
//	h3_3_rd37
//	h3_3_rd38
//	h3_3_rd39
//	h3_3_rd40
//	h3_3_rd41
//	h3_3_rd42
//	h3_3_rd43
//	h3_3_rd44
//	h3_3_rd45
//	h3_3_rd46
//	h3_3_rd47
//	h3_3_rd48
//	h3_3_rd49
//	h3_3_rd50
//	h3_3_rd51
//	h3_3_rd52
//	h3_3_rd53
//	h3_3_rd54
//	h3_3_rd55
//	h3_3_rd56
//	h3_3_rd57
//	h3_3_rd58
//	h3_3_rd59
//	h3_3_rd60
//	h3_3_rd61
//	h3_3_rd62
//	h3_3_rd63
//	h3_3_rd64
//	h3_3_rd65
//	h3_3_rd66
//	h3_3_rd67
//	h3_3_rd68
//	h3_3_rd69
//	h3_3_rd70
//	h3_3_rd71
//	h3_3_rd72
//	h3_3_rd73
//	h3_3_rd74
//	h3_3_rd75
//	h3_3_rd76
//	h3_3_rd77
//	h3_3_rd78
//	h3_3_rd79
//	h3_3_rd80
//	h3_3_rd81
//	h3_3_rd82
//	h3_3_rd83
//	h3_3_rd84
//	h3_3_rd85
//	h3_3_rd86
//	h3_3_rd87
//	h3_3_rd88
//	h3_3_rd89
//	h3_3_rd90
//	h3_3_rd91
//	h3_3_rd92
//	h3_3_rd93
//	h3_3_rd94
//	h3_3_rd95
//	h3_3_rd96
//	h3_3_rd97
//	h3_3_rd98
//	h3_3_rd99
//	h3_3_rd100
//	h3_3_rd101
//	h3_3_rd102
//	h3_3_rd103
//	h3_3_rd104
//	h3_3_rd105
//	h3_3_rd106
//	h3_3_rd107
//	h3_3_rd108
//	h3_3_rd109
//	h3_3_rd110
//	h3_3_rd111
//	h3_3_rd112
//	h3_3_rd113
//	h3_3_rd114
//	h3_3_rd115
//	h3_3_rd116
//	h3_3_rd117
//	h3_3_rd118
//	h3_3_rd119
//	h3_3_rd120
//	h3_3_rd121
//	h3_3_rd122
//	h3_3_rd123
//	h3_3_rd124
//	h3_3_rd125
//	h3_3_rd126
//	h3_3_rd127
//	h3_3_rd128
//	h3_3_rd129
//	h3_3_rd130
//	h3_3_rd131
//	h3_3_rd132
//	h3_3_rd133
//	h3_3_rd134
//	h3_3_rd135
//	h3_3_rd136
//	h3_3_rd137
//	h3_3_rd138
//	h3_3_rd139
//	h3_3_rd140
//	h3_3_rd141
//	h3_3_rd142
//	h3_3_rd143
//	h3_3_rd144
//	h3_3_rd145
//	h3_3_rd146
//	h3_3_rd147
//	h3_3_rd148
//	h3_3_rd149
//	h3_3_rd150
//	h3_3_rd151
//	h3_3_rd152
//	h3_3_rd153
//	h3_3_rd154
//	h3_3_rd155
//	h3_3_rd156
//	h3_3_rd157
//	h3_3_rd158
//	h3_3_rd159
inline hw_uint<5120> h3_2_h3_3_update_0_read_bundle_read(h3_2_cache& h3_2, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 160
    // h3_3_rd0
    // h3_3_rd1
    // h3_3_rd2
    // h3_3_rd3
    // h3_3_rd4
    // h3_3_rd5
    // h3_3_rd6
    // h3_3_rd7
    // h3_3_rd8
    // h3_3_rd9
    // h3_3_rd10
    // h3_3_rd11
    // h3_3_rd12
    // h3_3_rd13
    // h3_3_rd14
    // h3_3_rd15
    // h3_3_rd16
    // h3_3_rd17
    // h3_3_rd18
    // h3_3_rd19
    // h3_3_rd20
    // h3_3_rd21
    // h3_3_rd22
    // h3_3_rd23
    // h3_3_rd24
    // h3_3_rd25
    // h3_3_rd26
    // h3_3_rd27
    // h3_3_rd28
    // h3_3_rd29
    // h3_3_rd30
    // h3_3_rd31
    // h3_3_rd32
    // h3_3_rd33
    // h3_3_rd34
    // h3_3_rd35
    // h3_3_rd36
    // h3_3_rd37
    // h3_3_rd38
    // h3_3_rd39
    // h3_3_rd40
    // h3_3_rd41
    // h3_3_rd42
    // h3_3_rd43
    // h3_3_rd44
    // h3_3_rd45
    // h3_3_rd46
    // h3_3_rd47
    // h3_3_rd48
    // h3_3_rd49
    // h3_3_rd50
    // h3_3_rd51
    // h3_3_rd52
    // h3_3_rd53
    // h3_3_rd54
    // h3_3_rd55
    // h3_3_rd56
    // h3_3_rd57
    // h3_3_rd58
    // h3_3_rd59
    // h3_3_rd60
    // h3_3_rd61
    // h3_3_rd62
    // h3_3_rd63
    // h3_3_rd64
    // h3_3_rd65
    // h3_3_rd66
    // h3_3_rd67
    // h3_3_rd68
    // h3_3_rd69
    // h3_3_rd70
    // h3_3_rd71
    // h3_3_rd72
    // h3_3_rd73
    // h3_3_rd74
    // h3_3_rd75
    // h3_3_rd76
    // h3_3_rd77
    // h3_3_rd78
    // h3_3_rd79
    // h3_3_rd80
    // h3_3_rd81
    // h3_3_rd82
    // h3_3_rd83
    // h3_3_rd84
    // h3_3_rd85
    // h3_3_rd86
    // h3_3_rd87
    // h3_3_rd88
    // h3_3_rd89
    // h3_3_rd90
    // h3_3_rd91
    // h3_3_rd92
    // h3_3_rd93
    // h3_3_rd94
    // h3_3_rd95
    // h3_3_rd96
    // h3_3_rd97
    // h3_3_rd98
    // h3_3_rd99
    // h3_3_rd100
    // h3_3_rd101
    // h3_3_rd102
    // h3_3_rd103
    // h3_3_rd104
    // h3_3_rd105
    // h3_3_rd106
    // h3_3_rd107
    // h3_3_rd108
    // h3_3_rd109
    // h3_3_rd110
    // h3_3_rd111
    // h3_3_rd112
    // h3_3_rd113
    // h3_3_rd114
    // h3_3_rd115
    // h3_3_rd116
    // h3_3_rd117
    // h3_3_rd118
    // h3_3_rd119
    // h3_3_rd120
    // h3_3_rd121
    // h3_3_rd122
    // h3_3_rd123
    // h3_3_rd124
    // h3_3_rd125
    // h3_3_rd126
    // h3_3_rd127
    // h3_3_rd128
    // h3_3_rd129
    // h3_3_rd130
    // h3_3_rd131
    // h3_3_rd132
    // h3_3_rd133
    // h3_3_rd134
    // h3_3_rd135
    // h3_3_rd136
    // h3_3_rd137
    // h3_3_rd138
    // h3_3_rd139
    // h3_3_rd140
    // h3_3_rd141
    // h3_3_rd142
    // h3_3_rd143
    // h3_3_rd144
    // h3_3_rd145
    // h3_3_rd146
    // h3_3_rd147
    // h3_3_rd148
    // h3_3_rd149
    // h3_3_rd150
    // h3_3_rd151
    // h3_3_rd152
    // h3_3_rd153
    // h3_3_rd154
    // h3_3_rd155
    // h3_3_rd156
    // h3_3_rd157
    // h3_3_rd158
    // h3_3_rd159

	hw_uint<5120> result;
	hw_uint<32>  h3_3_rd0_res = h3_3_rd0_select(h3_2, d0, d1, dynamic_address);
	set_at<0, 5120>(result, h3_3_rd0_res);
	hw_uint<32>  h3_3_rd1_res = h3_3_rd1_select(h3_2, d0, d1, dynamic_address);
	set_at<32, 5120>(result, h3_3_rd1_res);
	hw_uint<32>  h3_3_rd2_res = h3_3_rd2_select(h3_2, d0, d1, dynamic_address);
	set_at<64, 5120>(result, h3_3_rd2_res);
	hw_uint<32>  h3_3_rd3_res = h3_3_rd3_select(h3_2, d0, d1, dynamic_address);
	set_at<96, 5120>(result, h3_3_rd3_res);
	hw_uint<32>  h3_3_rd4_res = h3_3_rd4_select(h3_2, d0, d1, dynamic_address);
	set_at<128, 5120>(result, h3_3_rd4_res);
	hw_uint<32>  h3_3_rd5_res = h3_3_rd5_select(h3_2, d0, d1, dynamic_address);
	set_at<160, 5120>(result, h3_3_rd5_res);
	hw_uint<32>  h3_3_rd6_res = h3_3_rd6_select(h3_2, d0, d1, dynamic_address);
	set_at<192, 5120>(result, h3_3_rd6_res);
	hw_uint<32>  h3_3_rd7_res = h3_3_rd7_select(h3_2, d0, d1, dynamic_address);
	set_at<224, 5120>(result, h3_3_rd7_res);
	hw_uint<32>  h3_3_rd8_res = h3_3_rd8_select(h3_2, d0, d1, dynamic_address);
	set_at<256, 5120>(result, h3_3_rd8_res);
	hw_uint<32>  h3_3_rd9_res = h3_3_rd9_select(h3_2, d0, d1, dynamic_address);
	set_at<288, 5120>(result, h3_3_rd9_res);
	hw_uint<32>  h3_3_rd10_res = h3_3_rd10_select(h3_2, d0, d1, dynamic_address);
	set_at<320, 5120>(result, h3_3_rd10_res);
	hw_uint<32>  h3_3_rd11_res = h3_3_rd11_select(h3_2, d0, d1, dynamic_address);
	set_at<352, 5120>(result, h3_3_rd11_res);
	hw_uint<32>  h3_3_rd12_res = h3_3_rd12_select(h3_2, d0, d1, dynamic_address);
	set_at<384, 5120>(result, h3_3_rd12_res);
	hw_uint<32>  h3_3_rd13_res = h3_3_rd13_select(h3_2, d0, d1, dynamic_address);
	set_at<416, 5120>(result, h3_3_rd13_res);
	hw_uint<32>  h3_3_rd14_res = h3_3_rd14_select(h3_2, d0, d1, dynamic_address);
	set_at<448, 5120>(result, h3_3_rd14_res);
	hw_uint<32>  h3_3_rd15_res = h3_3_rd15_select(h3_2, d0, d1, dynamic_address);
	set_at<480, 5120>(result, h3_3_rd15_res);
	hw_uint<32>  h3_3_rd16_res = h3_3_rd16_select(h3_2, d0, d1, dynamic_address);
	set_at<512, 5120>(result, h3_3_rd16_res);
	hw_uint<32>  h3_3_rd17_res = h3_3_rd17_select(h3_2, d0, d1, dynamic_address);
	set_at<544, 5120>(result, h3_3_rd17_res);
	hw_uint<32>  h3_3_rd18_res = h3_3_rd18_select(h3_2, d0, d1, dynamic_address);
	set_at<576, 5120>(result, h3_3_rd18_res);
	hw_uint<32>  h3_3_rd19_res = h3_3_rd19_select(h3_2, d0, d1, dynamic_address);
	set_at<608, 5120>(result, h3_3_rd19_res);
	hw_uint<32>  h3_3_rd20_res = h3_3_rd20_select(h3_2, d0, d1, dynamic_address);
	set_at<640, 5120>(result, h3_3_rd20_res);
	hw_uint<32>  h3_3_rd21_res = h3_3_rd21_select(h3_2, d0, d1, dynamic_address);
	set_at<672, 5120>(result, h3_3_rd21_res);
	hw_uint<32>  h3_3_rd22_res = h3_3_rd22_select(h3_2, d0, d1, dynamic_address);
	set_at<704, 5120>(result, h3_3_rd22_res);
	hw_uint<32>  h3_3_rd23_res = h3_3_rd23_select(h3_2, d0, d1, dynamic_address);
	set_at<736, 5120>(result, h3_3_rd23_res);
	hw_uint<32>  h3_3_rd24_res = h3_3_rd24_select(h3_2, d0, d1, dynamic_address);
	set_at<768, 5120>(result, h3_3_rd24_res);
	hw_uint<32>  h3_3_rd25_res = h3_3_rd25_select(h3_2, d0, d1, dynamic_address);
	set_at<800, 5120>(result, h3_3_rd25_res);
	hw_uint<32>  h3_3_rd26_res = h3_3_rd26_select(h3_2, d0, d1, dynamic_address);
	set_at<832, 5120>(result, h3_3_rd26_res);
	hw_uint<32>  h3_3_rd27_res = h3_3_rd27_select(h3_2, d0, d1, dynamic_address);
	set_at<864, 5120>(result, h3_3_rd27_res);
	hw_uint<32>  h3_3_rd28_res = h3_3_rd28_select(h3_2, d0, d1, dynamic_address);
	set_at<896, 5120>(result, h3_3_rd28_res);
	hw_uint<32>  h3_3_rd29_res = h3_3_rd29_select(h3_2, d0, d1, dynamic_address);
	set_at<928, 5120>(result, h3_3_rd29_res);
	hw_uint<32>  h3_3_rd30_res = h3_3_rd30_select(h3_2, d0, d1, dynamic_address);
	set_at<960, 5120>(result, h3_3_rd30_res);
	hw_uint<32>  h3_3_rd31_res = h3_3_rd31_select(h3_2, d0, d1, dynamic_address);
	set_at<992, 5120>(result, h3_3_rd31_res);
	hw_uint<32>  h3_3_rd32_res = h3_3_rd32_select(h3_2, d0, d1, dynamic_address);
	set_at<1024, 5120>(result, h3_3_rd32_res);
	hw_uint<32>  h3_3_rd33_res = h3_3_rd33_select(h3_2, d0, d1, dynamic_address);
	set_at<1056, 5120>(result, h3_3_rd33_res);
	hw_uint<32>  h3_3_rd34_res = h3_3_rd34_select(h3_2, d0, d1, dynamic_address);
	set_at<1088, 5120>(result, h3_3_rd34_res);
	hw_uint<32>  h3_3_rd35_res = h3_3_rd35_select(h3_2, d0, d1, dynamic_address);
	set_at<1120, 5120>(result, h3_3_rd35_res);
	hw_uint<32>  h3_3_rd36_res = h3_3_rd36_select(h3_2, d0, d1, dynamic_address);
	set_at<1152, 5120>(result, h3_3_rd36_res);
	hw_uint<32>  h3_3_rd37_res = h3_3_rd37_select(h3_2, d0, d1, dynamic_address);
	set_at<1184, 5120>(result, h3_3_rd37_res);
	hw_uint<32>  h3_3_rd38_res = h3_3_rd38_select(h3_2, d0, d1, dynamic_address);
	set_at<1216, 5120>(result, h3_3_rd38_res);
	hw_uint<32>  h3_3_rd39_res = h3_3_rd39_select(h3_2, d0, d1, dynamic_address);
	set_at<1248, 5120>(result, h3_3_rd39_res);
	hw_uint<32>  h3_3_rd40_res = h3_3_rd40_select(h3_2, d0, d1, dynamic_address);
	set_at<1280, 5120>(result, h3_3_rd40_res);
	hw_uint<32>  h3_3_rd41_res = h3_3_rd41_select(h3_2, d0, d1, dynamic_address);
	set_at<1312, 5120>(result, h3_3_rd41_res);
	hw_uint<32>  h3_3_rd42_res = h3_3_rd42_select(h3_2, d0, d1, dynamic_address);
	set_at<1344, 5120>(result, h3_3_rd42_res);
	hw_uint<32>  h3_3_rd43_res = h3_3_rd43_select(h3_2, d0, d1, dynamic_address);
	set_at<1376, 5120>(result, h3_3_rd43_res);
	hw_uint<32>  h3_3_rd44_res = h3_3_rd44_select(h3_2, d0, d1, dynamic_address);
	set_at<1408, 5120>(result, h3_3_rd44_res);
	hw_uint<32>  h3_3_rd45_res = h3_3_rd45_select(h3_2, d0, d1, dynamic_address);
	set_at<1440, 5120>(result, h3_3_rd45_res);
	hw_uint<32>  h3_3_rd46_res = h3_3_rd46_select(h3_2, d0, d1, dynamic_address);
	set_at<1472, 5120>(result, h3_3_rd46_res);
	hw_uint<32>  h3_3_rd47_res = h3_3_rd47_select(h3_2, d0, d1, dynamic_address);
	set_at<1504, 5120>(result, h3_3_rd47_res);
	hw_uint<32>  h3_3_rd48_res = h3_3_rd48_select(h3_2, d0, d1, dynamic_address);
	set_at<1536, 5120>(result, h3_3_rd48_res);
	hw_uint<32>  h3_3_rd49_res = h3_3_rd49_select(h3_2, d0, d1, dynamic_address);
	set_at<1568, 5120>(result, h3_3_rd49_res);
	hw_uint<32>  h3_3_rd50_res = h3_3_rd50_select(h3_2, d0, d1, dynamic_address);
	set_at<1600, 5120>(result, h3_3_rd50_res);
	hw_uint<32>  h3_3_rd51_res = h3_3_rd51_select(h3_2, d0, d1, dynamic_address);
	set_at<1632, 5120>(result, h3_3_rd51_res);
	hw_uint<32>  h3_3_rd52_res = h3_3_rd52_select(h3_2, d0, d1, dynamic_address);
	set_at<1664, 5120>(result, h3_3_rd52_res);
	hw_uint<32>  h3_3_rd53_res = h3_3_rd53_select(h3_2, d0, d1, dynamic_address);
	set_at<1696, 5120>(result, h3_3_rd53_res);
	hw_uint<32>  h3_3_rd54_res = h3_3_rd54_select(h3_2, d0, d1, dynamic_address);
	set_at<1728, 5120>(result, h3_3_rd54_res);
	hw_uint<32>  h3_3_rd55_res = h3_3_rd55_select(h3_2, d0, d1, dynamic_address);
	set_at<1760, 5120>(result, h3_3_rd55_res);
	hw_uint<32>  h3_3_rd56_res = h3_3_rd56_select(h3_2, d0, d1, dynamic_address);
	set_at<1792, 5120>(result, h3_3_rd56_res);
	hw_uint<32>  h3_3_rd57_res = h3_3_rd57_select(h3_2, d0, d1, dynamic_address);
	set_at<1824, 5120>(result, h3_3_rd57_res);
	hw_uint<32>  h3_3_rd58_res = h3_3_rd58_select(h3_2, d0, d1, dynamic_address);
	set_at<1856, 5120>(result, h3_3_rd58_res);
	hw_uint<32>  h3_3_rd59_res = h3_3_rd59_select(h3_2, d0, d1, dynamic_address);
	set_at<1888, 5120>(result, h3_3_rd59_res);
	hw_uint<32>  h3_3_rd60_res = h3_3_rd60_select(h3_2, d0, d1, dynamic_address);
	set_at<1920, 5120>(result, h3_3_rd60_res);
	hw_uint<32>  h3_3_rd61_res = h3_3_rd61_select(h3_2, d0, d1, dynamic_address);
	set_at<1952, 5120>(result, h3_3_rd61_res);
	hw_uint<32>  h3_3_rd62_res = h3_3_rd62_select(h3_2, d0, d1, dynamic_address);
	set_at<1984, 5120>(result, h3_3_rd62_res);
	hw_uint<32>  h3_3_rd63_res = h3_3_rd63_select(h3_2, d0, d1, dynamic_address);
	set_at<2016, 5120>(result, h3_3_rd63_res);
	hw_uint<32>  h3_3_rd64_res = h3_3_rd64_select(h3_2, d0, d1, dynamic_address);
	set_at<2048, 5120>(result, h3_3_rd64_res);
	hw_uint<32>  h3_3_rd65_res = h3_3_rd65_select(h3_2, d0, d1, dynamic_address);
	set_at<2080, 5120>(result, h3_3_rd65_res);
	hw_uint<32>  h3_3_rd66_res = h3_3_rd66_select(h3_2, d0, d1, dynamic_address);
	set_at<2112, 5120>(result, h3_3_rd66_res);
	hw_uint<32>  h3_3_rd67_res = h3_3_rd67_select(h3_2, d0, d1, dynamic_address);
	set_at<2144, 5120>(result, h3_3_rd67_res);
	hw_uint<32>  h3_3_rd68_res = h3_3_rd68_select(h3_2, d0, d1, dynamic_address);
	set_at<2176, 5120>(result, h3_3_rd68_res);
	hw_uint<32>  h3_3_rd69_res = h3_3_rd69_select(h3_2, d0, d1, dynamic_address);
	set_at<2208, 5120>(result, h3_3_rd69_res);
	hw_uint<32>  h3_3_rd70_res = h3_3_rd70_select(h3_2, d0, d1, dynamic_address);
	set_at<2240, 5120>(result, h3_3_rd70_res);
	hw_uint<32>  h3_3_rd71_res = h3_3_rd71_select(h3_2, d0, d1, dynamic_address);
	set_at<2272, 5120>(result, h3_3_rd71_res);
	hw_uint<32>  h3_3_rd72_res = h3_3_rd72_select(h3_2, d0, d1, dynamic_address);
	set_at<2304, 5120>(result, h3_3_rd72_res);
	hw_uint<32>  h3_3_rd73_res = h3_3_rd73_select(h3_2, d0, d1, dynamic_address);
	set_at<2336, 5120>(result, h3_3_rd73_res);
	hw_uint<32>  h3_3_rd74_res = h3_3_rd74_select(h3_2, d0, d1, dynamic_address);
	set_at<2368, 5120>(result, h3_3_rd74_res);
	hw_uint<32>  h3_3_rd75_res = h3_3_rd75_select(h3_2, d0, d1, dynamic_address);
	set_at<2400, 5120>(result, h3_3_rd75_res);
	hw_uint<32>  h3_3_rd76_res = h3_3_rd76_select(h3_2, d0, d1, dynamic_address);
	set_at<2432, 5120>(result, h3_3_rd76_res);
	hw_uint<32>  h3_3_rd77_res = h3_3_rd77_select(h3_2, d0, d1, dynamic_address);
	set_at<2464, 5120>(result, h3_3_rd77_res);
	hw_uint<32>  h3_3_rd78_res = h3_3_rd78_select(h3_2, d0, d1, dynamic_address);
	set_at<2496, 5120>(result, h3_3_rd78_res);
	hw_uint<32>  h3_3_rd79_res = h3_3_rd79_select(h3_2, d0, d1, dynamic_address);
	set_at<2528, 5120>(result, h3_3_rd79_res);
	hw_uint<32>  h3_3_rd80_res = h3_3_rd80_select(h3_2, d0, d1, dynamic_address);
	set_at<2560, 5120>(result, h3_3_rd80_res);
	hw_uint<32>  h3_3_rd81_res = h3_3_rd81_select(h3_2, d0, d1, dynamic_address);
	set_at<2592, 5120>(result, h3_3_rd81_res);
	hw_uint<32>  h3_3_rd82_res = h3_3_rd82_select(h3_2, d0, d1, dynamic_address);
	set_at<2624, 5120>(result, h3_3_rd82_res);
	hw_uint<32>  h3_3_rd83_res = h3_3_rd83_select(h3_2, d0, d1, dynamic_address);
	set_at<2656, 5120>(result, h3_3_rd83_res);
	hw_uint<32>  h3_3_rd84_res = h3_3_rd84_select(h3_2, d0, d1, dynamic_address);
	set_at<2688, 5120>(result, h3_3_rd84_res);
	hw_uint<32>  h3_3_rd85_res = h3_3_rd85_select(h3_2, d0, d1, dynamic_address);
	set_at<2720, 5120>(result, h3_3_rd85_res);
	hw_uint<32>  h3_3_rd86_res = h3_3_rd86_select(h3_2, d0, d1, dynamic_address);
	set_at<2752, 5120>(result, h3_3_rd86_res);
	hw_uint<32>  h3_3_rd87_res = h3_3_rd87_select(h3_2, d0, d1, dynamic_address);
	set_at<2784, 5120>(result, h3_3_rd87_res);
	hw_uint<32>  h3_3_rd88_res = h3_3_rd88_select(h3_2, d0, d1, dynamic_address);
	set_at<2816, 5120>(result, h3_3_rd88_res);
	hw_uint<32>  h3_3_rd89_res = h3_3_rd89_select(h3_2, d0, d1, dynamic_address);
	set_at<2848, 5120>(result, h3_3_rd89_res);
	hw_uint<32>  h3_3_rd90_res = h3_3_rd90_select(h3_2, d0, d1, dynamic_address);
	set_at<2880, 5120>(result, h3_3_rd90_res);
	hw_uint<32>  h3_3_rd91_res = h3_3_rd91_select(h3_2, d0, d1, dynamic_address);
	set_at<2912, 5120>(result, h3_3_rd91_res);
	hw_uint<32>  h3_3_rd92_res = h3_3_rd92_select(h3_2, d0, d1, dynamic_address);
	set_at<2944, 5120>(result, h3_3_rd92_res);
	hw_uint<32>  h3_3_rd93_res = h3_3_rd93_select(h3_2, d0, d1, dynamic_address);
	set_at<2976, 5120>(result, h3_3_rd93_res);
	hw_uint<32>  h3_3_rd94_res = h3_3_rd94_select(h3_2, d0, d1, dynamic_address);
	set_at<3008, 5120>(result, h3_3_rd94_res);
	hw_uint<32>  h3_3_rd95_res = h3_3_rd95_select(h3_2, d0, d1, dynamic_address);
	set_at<3040, 5120>(result, h3_3_rd95_res);
	hw_uint<32>  h3_3_rd96_res = h3_3_rd96_select(h3_2, d0, d1, dynamic_address);
	set_at<3072, 5120>(result, h3_3_rd96_res);
	hw_uint<32>  h3_3_rd97_res = h3_3_rd97_select(h3_2, d0, d1, dynamic_address);
	set_at<3104, 5120>(result, h3_3_rd97_res);
	hw_uint<32>  h3_3_rd98_res = h3_3_rd98_select(h3_2, d0, d1, dynamic_address);
	set_at<3136, 5120>(result, h3_3_rd98_res);
	hw_uint<32>  h3_3_rd99_res = h3_3_rd99_select(h3_2, d0, d1, dynamic_address);
	set_at<3168, 5120>(result, h3_3_rd99_res);
	hw_uint<32>  h3_3_rd100_res = h3_3_rd100_select(h3_2, d0, d1, dynamic_address);
	set_at<3200, 5120>(result, h3_3_rd100_res);
	hw_uint<32>  h3_3_rd101_res = h3_3_rd101_select(h3_2, d0, d1, dynamic_address);
	set_at<3232, 5120>(result, h3_3_rd101_res);
	hw_uint<32>  h3_3_rd102_res = h3_3_rd102_select(h3_2, d0, d1, dynamic_address);
	set_at<3264, 5120>(result, h3_3_rd102_res);
	hw_uint<32>  h3_3_rd103_res = h3_3_rd103_select(h3_2, d0, d1, dynamic_address);
	set_at<3296, 5120>(result, h3_3_rd103_res);
	hw_uint<32>  h3_3_rd104_res = h3_3_rd104_select(h3_2, d0, d1, dynamic_address);
	set_at<3328, 5120>(result, h3_3_rd104_res);
	hw_uint<32>  h3_3_rd105_res = h3_3_rd105_select(h3_2, d0, d1, dynamic_address);
	set_at<3360, 5120>(result, h3_3_rd105_res);
	hw_uint<32>  h3_3_rd106_res = h3_3_rd106_select(h3_2, d0, d1, dynamic_address);
	set_at<3392, 5120>(result, h3_3_rd106_res);
	hw_uint<32>  h3_3_rd107_res = h3_3_rd107_select(h3_2, d0, d1, dynamic_address);
	set_at<3424, 5120>(result, h3_3_rd107_res);
	hw_uint<32>  h3_3_rd108_res = h3_3_rd108_select(h3_2, d0, d1, dynamic_address);
	set_at<3456, 5120>(result, h3_3_rd108_res);
	hw_uint<32>  h3_3_rd109_res = h3_3_rd109_select(h3_2, d0, d1, dynamic_address);
	set_at<3488, 5120>(result, h3_3_rd109_res);
	hw_uint<32>  h3_3_rd110_res = h3_3_rd110_select(h3_2, d0, d1, dynamic_address);
	set_at<3520, 5120>(result, h3_3_rd110_res);
	hw_uint<32>  h3_3_rd111_res = h3_3_rd111_select(h3_2, d0, d1, dynamic_address);
	set_at<3552, 5120>(result, h3_3_rd111_res);
	hw_uint<32>  h3_3_rd112_res = h3_3_rd112_select(h3_2, d0, d1, dynamic_address);
	set_at<3584, 5120>(result, h3_3_rd112_res);
	hw_uint<32>  h3_3_rd113_res = h3_3_rd113_select(h3_2, d0, d1, dynamic_address);
	set_at<3616, 5120>(result, h3_3_rd113_res);
	hw_uint<32>  h3_3_rd114_res = h3_3_rd114_select(h3_2, d0, d1, dynamic_address);
	set_at<3648, 5120>(result, h3_3_rd114_res);
	hw_uint<32>  h3_3_rd115_res = h3_3_rd115_select(h3_2, d0, d1, dynamic_address);
	set_at<3680, 5120>(result, h3_3_rd115_res);
	hw_uint<32>  h3_3_rd116_res = h3_3_rd116_select(h3_2, d0, d1, dynamic_address);
	set_at<3712, 5120>(result, h3_3_rd116_res);
	hw_uint<32>  h3_3_rd117_res = h3_3_rd117_select(h3_2, d0, d1, dynamic_address);
	set_at<3744, 5120>(result, h3_3_rd117_res);
	hw_uint<32>  h3_3_rd118_res = h3_3_rd118_select(h3_2, d0, d1, dynamic_address);
	set_at<3776, 5120>(result, h3_3_rd118_res);
	hw_uint<32>  h3_3_rd119_res = h3_3_rd119_select(h3_2, d0, d1, dynamic_address);
	set_at<3808, 5120>(result, h3_3_rd119_res);
	hw_uint<32>  h3_3_rd120_res = h3_3_rd120_select(h3_2, d0, d1, dynamic_address);
	set_at<3840, 5120>(result, h3_3_rd120_res);
	hw_uint<32>  h3_3_rd121_res = h3_3_rd121_select(h3_2, d0, d1, dynamic_address);
	set_at<3872, 5120>(result, h3_3_rd121_res);
	hw_uint<32>  h3_3_rd122_res = h3_3_rd122_select(h3_2, d0, d1, dynamic_address);
	set_at<3904, 5120>(result, h3_3_rd122_res);
	hw_uint<32>  h3_3_rd123_res = h3_3_rd123_select(h3_2, d0, d1, dynamic_address);
	set_at<3936, 5120>(result, h3_3_rd123_res);
	hw_uint<32>  h3_3_rd124_res = h3_3_rd124_select(h3_2, d0, d1, dynamic_address);
	set_at<3968, 5120>(result, h3_3_rd124_res);
	hw_uint<32>  h3_3_rd125_res = h3_3_rd125_select(h3_2, d0, d1, dynamic_address);
	set_at<4000, 5120>(result, h3_3_rd125_res);
	hw_uint<32>  h3_3_rd126_res = h3_3_rd126_select(h3_2, d0, d1, dynamic_address);
	set_at<4032, 5120>(result, h3_3_rd126_res);
	hw_uint<32>  h3_3_rd127_res = h3_3_rd127_select(h3_2, d0, d1, dynamic_address);
	set_at<4064, 5120>(result, h3_3_rd127_res);
	hw_uint<32>  h3_3_rd128_res = h3_3_rd128_select(h3_2, d0, d1, dynamic_address);
	set_at<4096, 5120>(result, h3_3_rd128_res);
	hw_uint<32>  h3_3_rd129_res = h3_3_rd129_select(h3_2, d0, d1, dynamic_address);
	set_at<4128, 5120>(result, h3_3_rd129_res);
	hw_uint<32>  h3_3_rd130_res = h3_3_rd130_select(h3_2, d0, d1, dynamic_address);
	set_at<4160, 5120>(result, h3_3_rd130_res);
	hw_uint<32>  h3_3_rd131_res = h3_3_rd131_select(h3_2, d0, d1, dynamic_address);
	set_at<4192, 5120>(result, h3_3_rd131_res);
	hw_uint<32>  h3_3_rd132_res = h3_3_rd132_select(h3_2, d0, d1, dynamic_address);
	set_at<4224, 5120>(result, h3_3_rd132_res);
	hw_uint<32>  h3_3_rd133_res = h3_3_rd133_select(h3_2, d0, d1, dynamic_address);
	set_at<4256, 5120>(result, h3_3_rd133_res);
	hw_uint<32>  h3_3_rd134_res = h3_3_rd134_select(h3_2, d0, d1, dynamic_address);
	set_at<4288, 5120>(result, h3_3_rd134_res);
	hw_uint<32>  h3_3_rd135_res = h3_3_rd135_select(h3_2, d0, d1, dynamic_address);
	set_at<4320, 5120>(result, h3_3_rd135_res);
	hw_uint<32>  h3_3_rd136_res = h3_3_rd136_select(h3_2, d0, d1, dynamic_address);
	set_at<4352, 5120>(result, h3_3_rd136_res);
	hw_uint<32>  h3_3_rd137_res = h3_3_rd137_select(h3_2, d0, d1, dynamic_address);
	set_at<4384, 5120>(result, h3_3_rd137_res);
	hw_uint<32>  h3_3_rd138_res = h3_3_rd138_select(h3_2, d0, d1, dynamic_address);
	set_at<4416, 5120>(result, h3_3_rd138_res);
	hw_uint<32>  h3_3_rd139_res = h3_3_rd139_select(h3_2, d0, d1, dynamic_address);
	set_at<4448, 5120>(result, h3_3_rd139_res);
	hw_uint<32>  h3_3_rd140_res = h3_3_rd140_select(h3_2, d0, d1, dynamic_address);
	set_at<4480, 5120>(result, h3_3_rd140_res);
	hw_uint<32>  h3_3_rd141_res = h3_3_rd141_select(h3_2, d0, d1, dynamic_address);
	set_at<4512, 5120>(result, h3_3_rd141_res);
	hw_uint<32>  h3_3_rd142_res = h3_3_rd142_select(h3_2, d0, d1, dynamic_address);
	set_at<4544, 5120>(result, h3_3_rd142_res);
	hw_uint<32>  h3_3_rd143_res = h3_3_rd143_select(h3_2, d0, d1, dynamic_address);
	set_at<4576, 5120>(result, h3_3_rd143_res);
	hw_uint<32>  h3_3_rd144_res = h3_3_rd144_select(h3_2, d0, d1, dynamic_address);
	set_at<4608, 5120>(result, h3_3_rd144_res);
	hw_uint<32>  h3_3_rd145_res = h3_3_rd145_select(h3_2, d0, d1, dynamic_address);
	set_at<4640, 5120>(result, h3_3_rd145_res);
	hw_uint<32>  h3_3_rd146_res = h3_3_rd146_select(h3_2, d0, d1, dynamic_address);
	set_at<4672, 5120>(result, h3_3_rd146_res);
	hw_uint<32>  h3_3_rd147_res = h3_3_rd147_select(h3_2, d0, d1, dynamic_address);
	set_at<4704, 5120>(result, h3_3_rd147_res);
	hw_uint<32>  h3_3_rd148_res = h3_3_rd148_select(h3_2, d0, d1, dynamic_address);
	set_at<4736, 5120>(result, h3_3_rd148_res);
	hw_uint<32>  h3_3_rd149_res = h3_3_rd149_select(h3_2, d0, d1, dynamic_address);
	set_at<4768, 5120>(result, h3_3_rd149_res);
	hw_uint<32>  h3_3_rd150_res = h3_3_rd150_select(h3_2, d0, d1, dynamic_address);
	set_at<4800, 5120>(result, h3_3_rd150_res);
	hw_uint<32>  h3_3_rd151_res = h3_3_rd151_select(h3_2, d0, d1, dynamic_address);
	set_at<4832, 5120>(result, h3_3_rd151_res);
	hw_uint<32>  h3_3_rd152_res = h3_3_rd152_select(h3_2, d0, d1, dynamic_address);
	set_at<4864, 5120>(result, h3_3_rd152_res);
	hw_uint<32>  h3_3_rd153_res = h3_3_rd153_select(h3_2, d0, d1, dynamic_address);
	set_at<4896, 5120>(result, h3_3_rd153_res);
	hw_uint<32>  h3_3_rd154_res = h3_3_rd154_select(h3_2, d0, d1, dynamic_address);
	set_at<4928, 5120>(result, h3_3_rd154_res);
	hw_uint<32>  h3_3_rd155_res = h3_3_rd155_select(h3_2, d0, d1, dynamic_address);
	set_at<4960, 5120>(result, h3_3_rd155_res);
	hw_uint<32>  h3_3_rd156_res = h3_3_rd156_select(h3_2, d0, d1, dynamic_address);
	set_at<4992, 5120>(result, h3_3_rd156_res);
	hw_uint<32>  h3_3_rd157_res = h3_3_rd157_select(h3_2, d0, d1, dynamic_address);
	set_at<5024, 5120>(result, h3_3_rd157_res);
	hw_uint<32>  h3_3_rd158_res = h3_3_rd158_select(h3_2, d0, d1, dynamic_address);
	set_at<5056, 5120>(result, h3_3_rd158_res);
	hw_uint<32>  h3_3_rd159_res = h3_3_rd159_select(h3_2, d0, d1, dynamic_address);
	set_at<5088, 5120>(result, h3_3_rd159_res);
	return result;
}

struct h3_3_h3_3_update_0_write0_merged_banks_5_cache {
	// RAM Box: {[-160, 1184], [-6, 1028]}
	// Capacity: 90
	// # of read delays: 5
  // 0, 1, 44, 45, 89
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 42> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 43> f7;
	hw_uint<32>  f8;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_43() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_44() {
		return f4;
	}

	inline hw_uint<32>  peek_45() {
		return f6;
	}

	inline hw_uint<32>  peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_89() {
		return f8;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 42
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 42 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write1_merged_banks_5_cache {
	// RAM Box: {[-159, 1153], [-6, 1029]}
	// Capacity: 90
	// # of read delays: 4
  // 0, 1, 45, 89
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 43> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_45() {
		return f4;
	}

	inline hw_uint<32>  peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_89() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write10_merged_banks_5_cache {
	// RAM Box: {[-150, 1162], [-6, 1029]}
	// Capacity: 90
	// # of read delays: 4
  // 0, 1, 45, 89
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 43> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_45() {
		return f4;
	}

	inline hw_uint<32>  peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_89() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write11_merged_banks_5_cache {
	// RAM Box: {[-149, 1163], [-6, 1029]}
	// Capacity: 90
	// # of read delays: 4
  // 0, 1, 45, 89
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 43> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_45() {
		return f4;
	}

	inline hw_uint<32>  peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_89() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write12_merged_banks_5_cache {
	// RAM Box: {[-148, 1164], [-6, 1029]}
	// Capacity: 90
	// # of read delays: 4
  // 0, 1, 45, 89
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 43> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_45() {
		return f4;
	}

	inline hw_uint<32>  peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_89() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write13_merged_banks_5_cache {
	// RAM Box: {[-147, 1165], [-6, 1029]}
	// Capacity: 90
	// # of read delays: 4
  // 0, 1, 45, 89
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 43> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_45() {
		return f4;
	}

	inline hw_uint<32>  peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_89() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write14_merged_banks_5_cache {
	// RAM Box: {[-146, 1166], [-6, 1029]}
	// Capacity: 90
	// # of read delays: 4
  // 0, 1, 45, 89
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 43> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_45() {
		return f4;
	}

	inline hw_uint<32>  peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_89() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write15_merged_banks_5_cache {
	// RAM Box: {[-145, 1167], [-6, 1029]}
	// Capacity: 90
	// # of read delays: 4
  // 0, 1, 45, 89
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 43> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_45() {
		return f4;
	}

	inline hw_uint<32>  peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_89() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write16_merged_banks_5_cache {
	// RAM Box: {[-144, 1168], [-6, 1029]}
	// Capacity: 90
	// # of read delays: 4
  // 0, 1, 45, 89
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 43> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_45() {
		return f4;
	}

	inline hw_uint<32>  peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_89() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write17_merged_banks_5_cache {
	// RAM Box: {[-143, 1169], [-6, 1029]}
	// Capacity: 90
	// # of read delays: 4
  // 0, 1, 45, 89
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 43> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_45() {
		return f4;
	}

	inline hw_uint<32>  peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_89() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write18_merged_banks_5_cache {
	// RAM Box: {[-142, 1170], [-6, 1029]}
	// Capacity: 90
	// # of read delays: 4
  // 0, 1, 45, 89
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 43> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_45() {
		return f4;
	}

	inline hw_uint<32>  peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_89() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write19_merged_banks_5_cache {
	// RAM Box: {[-141, 1171], [-6, 1029]}
	// Capacity: 90
	// # of read delays: 4
  // 0, 1, 45, 89
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 43> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_45() {
		return f4;
	}

	inline hw_uint<32>  peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_89() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write2_merged_banks_5_cache {
	// RAM Box: {[-158, 1154], [-6, 1029]}
	// Capacity: 90
	// # of read delays: 4
  // 0, 1, 45, 89
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 43> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_45() {
		return f4;
	}

	inline hw_uint<32>  peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_89() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write20_merged_banks_5_cache {
	// RAM Box: {[-140, 1172], [-6, 1029]}
	// Capacity: 90
	// # of read delays: 4
  // 0, 1, 45, 89
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 43> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_45() {
		return f4;
	}

	inline hw_uint<32>  peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_89() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write21_merged_banks_5_cache {
	// RAM Box: {[-139, 1173], [-6, 1029]}
	// Capacity: 90
	// # of read delays: 4
  // 0, 1, 45, 89
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 43> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_45() {
		return f4;
	}

	inline hw_uint<32>  peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_89() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write22_merged_banks_5_cache {
	// RAM Box: {[-138, 1174], [-6, 1029]}
	// Capacity: 90
	// # of read delays: 4
  // 0, 1, 45, 89
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 43> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_45() {
		return f4;
	}

	inline hw_uint<32>  peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_89() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write23_merged_banks_5_cache {
	// RAM Box: {[-137, 1175], [-6, 1029]}
	// Capacity: 90
	// # of read delays: 4
  // 0, 1, 45, 89
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 43> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_45() {
		return f4;
	}

	inline hw_uint<32>  peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_89() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write24_merged_banks_5_cache {
	// RAM Box: {[-136, 1176], [-6, 1029]}
	// Capacity: 90
	// # of read delays: 4
  // 0, 1, 45, 89
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 43> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_45() {
		return f4;
	}

	inline hw_uint<32>  peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_89() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write25_merged_banks_5_cache {
	// RAM Box: {[-135, 1177], [-6, 1029]}
	// Capacity: 90
	// # of read delays: 4
  // 0, 1, 45, 89
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 43> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_45() {
		return f4;
	}

	inline hw_uint<32>  peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_89() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write26_merged_banks_5_cache {
	// RAM Box: {[-134, 1178], [-6, 1029]}
	// Capacity: 90
	// # of read delays: 4
  // 0, 1, 45, 89
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 43> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_45() {
		return f4;
	}

	inline hw_uint<32>  peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_89() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write27_merged_banks_5_cache {
	// RAM Box: {[-133, 1179], [-6, 1029]}
	// Capacity: 90
	// # of read delays: 4
  // 0, 1, 45, 89
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 43> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_45() {
		return f4;
	}

	inline hw_uint<32>  peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_89() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write28_merged_banks_5_cache {
	// RAM Box: {[-132, 1180], [-6, 1029]}
	// Capacity: 90
	// # of read delays: 4
  // 0, 1, 45, 89
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 43> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_45() {
		return f4;
	}

	inline hw_uint<32>  peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_89() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write29_merged_banks_5_cache {
	// RAM Box: {[-131, 1181], [-6, 1029]}
	// Capacity: 90
	// # of read delays: 4
  // 0, 1, 45, 89
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 43> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_45() {
		return f4;
	}

	inline hw_uint<32>  peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_89() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write3_merged_banks_5_cache {
	// RAM Box: {[-157, 1155], [-6, 1029]}
	// Capacity: 90
	// # of read delays: 4
  // 0, 1, 45, 89
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 43> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_45() {
		return f4;
	}

	inline hw_uint<32>  peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_89() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write30_merged_banks_5_cache {
	// RAM Box: {[-130, 1182], [-6, 1029]}
	// Capacity: 90
	// # of read delays: 4
  // 0, 1, 45, 89
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 43> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_45() {
		return f4;
	}

	inline hw_uint<32>  peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_89() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write31_merged_banks_5_cache {
	// RAM Box: {[-161, 1183], [-5, 1029]}
	// Capacity: 90
	// # of read delays: 5
  // 0, 1, 45, 46, 89
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 43> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 42> f7;
	hw_uint<32>  f8;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_45() {
		return f4;
	}

	inline hw_uint<32>  peek_46() {
		return f6;
	}

	inline hw_uint<32>  peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_89() {
		return f8;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 42
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 42 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write4_merged_banks_5_cache {
	// RAM Box: {[-156, 1156], [-6, 1029]}
	// Capacity: 90
	// # of read delays: 4
  // 0, 1, 45, 89
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 43> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_45() {
		return f4;
	}

	inline hw_uint<32>  peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_89() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write5_merged_banks_5_cache {
	// RAM Box: {[-155, 1157], [-6, 1029]}
	// Capacity: 90
	// # of read delays: 4
  // 0, 1, 45, 89
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 43> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_45() {
		return f4;
	}

	inline hw_uint<32>  peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_89() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write6_merged_banks_5_cache {
	// RAM Box: {[-154, 1158], [-6, 1029]}
	// Capacity: 90
	// # of read delays: 4
  // 0, 1, 45, 89
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 43> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_45() {
		return f4;
	}

	inline hw_uint<32>  peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_89() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write7_merged_banks_5_cache {
	// RAM Box: {[-153, 1159], [-6, 1029]}
	// Capacity: 90
	// # of read delays: 4
  // 0, 1, 45, 89
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 43> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_45() {
		return f4;
	}

	inline hw_uint<32>  peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_89() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write8_merged_banks_5_cache {
	// RAM Box: {[-152, 1160], [-6, 1029]}
	// Capacity: 90
	// # of read delays: 4
  // 0, 1, 45, 89
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 43> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_45() {
		return f4;
	}

	inline hw_uint<32>  peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_89() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write9_merged_banks_5_cache {
	// RAM Box: {[-151, 1161], [-6, 1029]}
	// Capacity: 90
	// # of read delays: 4
  // 0, 1, 45, 89
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 43> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 43> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_44() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_45() {
		return f4;
	}

	inline hw_uint<32>  peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_89() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 43
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 43 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_3_cache {
  // # of banks: 32
  h3_3_h3_3_update_0_write0_merged_banks_5_cache h3_3_h3_3_update_0_write0_merged_banks_5;
  h3_3_h3_3_update_0_write1_merged_banks_5_cache h3_3_h3_3_update_0_write1_merged_banks_5;
  h3_3_h3_3_update_0_write10_merged_banks_5_cache h3_3_h3_3_update_0_write10_merged_banks_5;
  h3_3_h3_3_update_0_write11_merged_banks_5_cache h3_3_h3_3_update_0_write11_merged_banks_5;
  h3_3_h3_3_update_0_write12_merged_banks_5_cache h3_3_h3_3_update_0_write12_merged_banks_5;
  h3_3_h3_3_update_0_write13_merged_banks_5_cache h3_3_h3_3_update_0_write13_merged_banks_5;
  h3_3_h3_3_update_0_write14_merged_banks_5_cache h3_3_h3_3_update_0_write14_merged_banks_5;
  h3_3_h3_3_update_0_write15_merged_banks_5_cache h3_3_h3_3_update_0_write15_merged_banks_5;
  h3_3_h3_3_update_0_write16_merged_banks_5_cache h3_3_h3_3_update_0_write16_merged_banks_5;
  h3_3_h3_3_update_0_write17_merged_banks_5_cache h3_3_h3_3_update_0_write17_merged_banks_5;
  h3_3_h3_3_update_0_write18_merged_banks_5_cache h3_3_h3_3_update_0_write18_merged_banks_5;
  h3_3_h3_3_update_0_write19_merged_banks_5_cache h3_3_h3_3_update_0_write19_merged_banks_5;
  h3_3_h3_3_update_0_write2_merged_banks_5_cache h3_3_h3_3_update_0_write2_merged_banks_5;
  h3_3_h3_3_update_0_write20_merged_banks_5_cache h3_3_h3_3_update_0_write20_merged_banks_5;
  h3_3_h3_3_update_0_write21_merged_banks_5_cache h3_3_h3_3_update_0_write21_merged_banks_5;
  h3_3_h3_3_update_0_write22_merged_banks_5_cache h3_3_h3_3_update_0_write22_merged_banks_5;
  h3_3_h3_3_update_0_write23_merged_banks_5_cache h3_3_h3_3_update_0_write23_merged_banks_5;
  h3_3_h3_3_update_0_write24_merged_banks_5_cache h3_3_h3_3_update_0_write24_merged_banks_5;
  h3_3_h3_3_update_0_write25_merged_banks_5_cache h3_3_h3_3_update_0_write25_merged_banks_5;
  h3_3_h3_3_update_0_write26_merged_banks_5_cache h3_3_h3_3_update_0_write26_merged_banks_5;
  h3_3_h3_3_update_0_write27_merged_banks_5_cache h3_3_h3_3_update_0_write27_merged_banks_5;
  h3_3_h3_3_update_0_write28_merged_banks_5_cache h3_3_h3_3_update_0_write28_merged_banks_5;
  h3_3_h3_3_update_0_write29_merged_banks_5_cache h3_3_h3_3_update_0_write29_merged_banks_5;
  h3_3_h3_3_update_0_write3_merged_banks_5_cache h3_3_h3_3_update_0_write3_merged_banks_5;
  h3_3_h3_3_update_0_write30_merged_banks_5_cache h3_3_h3_3_update_0_write30_merged_banks_5;
  h3_3_h3_3_update_0_write31_merged_banks_5_cache h3_3_h3_3_update_0_write31_merged_banks_5;
  h3_3_h3_3_update_0_write4_merged_banks_5_cache h3_3_h3_3_update_0_write4_merged_banks_5;
  h3_3_h3_3_update_0_write5_merged_banks_5_cache h3_3_h3_3_update_0_write5_merged_banks_5;
  h3_3_h3_3_update_0_write6_merged_banks_5_cache h3_3_h3_3_update_0_write6_merged_banks_5;
  h3_3_h3_3_update_0_write7_merged_banks_5_cache h3_3_h3_3_update_0_write7_merged_banks_5;
  h3_3_h3_3_update_0_write8_merged_banks_5_cache h3_3_h3_3_update_0_write8_merged_banks_5;
  h3_3_h3_3_update_0_write9_merged_banks_5_cache h3_3_h3_3_update_0_write9_merged_banks_5;
};



inline void h3_3_h3_3_update_0_write0_write(hw_uint<32> & h3_3_h3_3_update_0_write0, h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write0_merged_banks_5.push(h3_3_h3_3_update_0_write0);
}

inline void h3_3_h3_3_update_0_write1_write(hw_uint<32> & h3_3_h3_3_update_0_write1, h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write1_merged_banks_5.push(h3_3_h3_3_update_0_write1);
}

inline void h3_3_h3_3_update_0_write10_write(hw_uint<32> & h3_3_h3_3_update_0_write10, h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write10_merged_banks_5.push(h3_3_h3_3_update_0_write10);
}

inline void h3_3_h3_3_update_0_write11_write(hw_uint<32> & h3_3_h3_3_update_0_write11, h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write11_merged_banks_5.push(h3_3_h3_3_update_0_write11);
}

inline void h3_3_h3_3_update_0_write12_write(hw_uint<32> & h3_3_h3_3_update_0_write12, h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write12_merged_banks_5.push(h3_3_h3_3_update_0_write12);
}

inline void h3_3_h3_3_update_0_write13_write(hw_uint<32> & h3_3_h3_3_update_0_write13, h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write13_merged_banks_5.push(h3_3_h3_3_update_0_write13);
}

inline void h3_3_h3_3_update_0_write14_write(hw_uint<32> & h3_3_h3_3_update_0_write14, h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write14_merged_banks_5.push(h3_3_h3_3_update_0_write14);
}

inline void h3_3_h3_3_update_0_write15_write(hw_uint<32> & h3_3_h3_3_update_0_write15, h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write15_merged_banks_5.push(h3_3_h3_3_update_0_write15);
}

inline void h3_3_h3_3_update_0_write16_write(hw_uint<32> & h3_3_h3_3_update_0_write16, h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write16_merged_banks_5.push(h3_3_h3_3_update_0_write16);
}

inline void h3_3_h3_3_update_0_write17_write(hw_uint<32> & h3_3_h3_3_update_0_write17, h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write17_merged_banks_5.push(h3_3_h3_3_update_0_write17);
}

inline void h3_3_h3_3_update_0_write18_write(hw_uint<32> & h3_3_h3_3_update_0_write18, h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write18_merged_banks_5.push(h3_3_h3_3_update_0_write18);
}

inline void h3_3_h3_3_update_0_write19_write(hw_uint<32> & h3_3_h3_3_update_0_write19, h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write19_merged_banks_5.push(h3_3_h3_3_update_0_write19);
}

inline void h3_3_h3_3_update_0_write2_write(hw_uint<32> & h3_3_h3_3_update_0_write2, h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write2_merged_banks_5.push(h3_3_h3_3_update_0_write2);
}

inline void h3_3_h3_3_update_0_write20_write(hw_uint<32> & h3_3_h3_3_update_0_write20, h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write20_merged_banks_5.push(h3_3_h3_3_update_0_write20);
}

inline void h3_3_h3_3_update_0_write21_write(hw_uint<32> & h3_3_h3_3_update_0_write21, h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write21_merged_banks_5.push(h3_3_h3_3_update_0_write21);
}

inline void h3_3_h3_3_update_0_write22_write(hw_uint<32> & h3_3_h3_3_update_0_write22, h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write22_merged_banks_5.push(h3_3_h3_3_update_0_write22);
}

inline void h3_3_h3_3_update_0_write23_write(hw_uint<32> & h3_3_h3_3_update_0_write23, h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write23_merged_banks_5.push(h3_3_h3_3_update_0_write23);
}

inline void h3_3_h3_3_update_0_write24_write(hw_uint<32> & h3_3_h3_3_update_0_write24, h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write24_merged_banks_5.push(h3_3_h3_3_update_0_write24);
}

inline void h3_3_h3_3_update_0_write25_write(hw_uint<32> & h3_3_h3_3_update_0_write25, h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write25_merged_banks_5.push(h3_3_h3_3_update_0_write25);
}

inline void h3_3_h3_3_update_0_write26_write(hw_uint<32> & h3_3_h3_3_update_0_write26, h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write26_merged_banks_5.push(h3_3_h3_3_update_0_write26);
}

inline void h3_3_h3_3_update_0_write27_write(hw_uint<32> & h3_3_h3_3_update_0_write27, h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write27_merged_banks_5.push(h3_3_h3_3_update_0_write27);
}

inline void h3_3_h3_3_update_0_write28_write(hw_uint<32> & h3_3_h3_3_update_0_write28, h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write28_merged_banks_5.push(h3_3_h3_3_update_0_write28);
}

inline void h3_3_h3_3_update_0_write29_write(hw_uint<32> & h3_3_h3_3_update_0_write29, h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write29_merged_banks_5.push(h3_3_h3_3_update_0_write29);
}

inline void h3_3_h3_3_update_0_write3_write(hw_uint<32> & h3_3_h3_3_update_0_write3, h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write3_merged_banks_5.push(h3_3_h3_3_update_0_write3);
}

inline void h3_3_h3_3_update_0_write30_write(hw_uint<32> & h3_3_h3_3_update_0_write30, h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write30_merged_banks_5.push(h3_3_h3_3_update_0_write30);
}

inline void h3_3_h3_3_update_0_write31_write(hw_uint<32> & h3_3_h3_3_update_0_write31, h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write31_merged_banks_5.push(h3_3_h3_3_update_0_write31);
}

inline void h3_3_h3_3_update_0_write4_write(hw_uint<32> & h3_3_h3_3_update_0_write4, h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write4_merged_banks_5.push(h3_3_h3_3_update_0_write4);
}

inline void h3_3_h3_3_update_0_write5_write(hw_uint<32> & h3_3_h3_3_update_0_write5, h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write5_merged_banks_5.push(h3_3_h3_3_update_0_write5);
}

inline void h3_3_h3_3_update_0_write6_write(hw_uint<32> & h3_3_h3_3_update_0_write6, h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write6_merged_banks_5.push(h3_3_h3_3_update_0_write6);
}

inline void h3_3_h3_3_update_0_write7_write(hw_uint<32> & h3_3_h3_3_update_0_write7, h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write7_merged_banks_5.push(h3_3_h3_3_update_0_write7);
}

inline void h3_3_h3_3_update_0_write8_write(hw_uint<32> & h3_3_h3_3_update_0_write8, h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write8_merged_banks_5.push(h3_3_h3_3_update_0_write8);
}

inline void h3_3_h3_3_update_0_write9_write(hw_uint<32> & h3_3_h3_3_update_0_write9, h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write9_merged_banks_5.push(h3_3_h3_3_update_0_write9);
}

inline hw_uint<32>  h3_4_rd0_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd0 read pattern: { h3_4_update_0[d0, d1] -> h3_3[-1 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write31 = h3_3.h3_3_h3_3_update_0_write31_merged_banks_5.peek_46();
  return value_h3_3_h3_3_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_4_rd1_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd1 read pattern: { h3_4_update_0[d0, d1] -> h3_3[32d0, -1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write0 = h3_3.h3_3_h3_3_update_0_write0_merged_banks_5.peek_89();
  return value_h3_3_h3_3_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_4_rd10_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd10 read pattern: { h3_4_update_0[d0, d1] -> h3_3[1 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write1 = h3_3.h3_3_h3_3_update_0_write1_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_4_rd100_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd100 read pattern: { h3_4_update_0[d0, d1] -> h3_3[19 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write19 = h3_3.h3_3_h3_3_update_0_write19_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_4_rd101_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd101 read pattern: { h3_4_update_0[d0, d1] -> h3_3[20 + 32d0, -1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write20 = h3_3.h3_3_h3_3_update_0_write20_merged_banks_5.peek_89();
  return value_h3_3_h3_3_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_4_rd102_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd102 read pattern: { h3_4_update_0[d0, d1] -> h3_3[20 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write20 = h3_3.h3_3_h3_3_update_0_write20_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_4_rd103_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd103 read pattern: { h3_4_update_0[d0, d1] -> h3_3[20 + 32d0, 1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write20 = h3_3.h3_3_h3_3_update_0_write20_merged_banks_5.peek_1();
  return value_h3_3_h3_3_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_4_rd104_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd104 read pattern: { h3_4_update_0[d0, d1] -> h3_3[21 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write21 = h3_3.h3_3_h3_3_update_0_write21_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_4_rd105_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd105 read pattern: { h3_4_update_0[d0, d1] -> h3_3[20 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write20 = h3_3.h3_3_h3_3_update_0_write20_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_4_rd106_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd106 read pattern: { h3_4_update_0[d0, d1] -> h3_3[21 + 32d0, -1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write21 = h3_3.h3_3_h3_3_update_0_write21_merged_banks_5.peek_89();
  return value_h3_3_h3_3_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_4_rd107_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd107 read pattern: { h3_4_update_0[d0, d1] -> h3_3[21 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write21 = h3_3.h3_3_h3_3_update_0_write21_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_4_rd108_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd108 read pattern: { h3_4_update_0[d0, d1] -> h3_3[21 + 32d0, 1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write21 = h3_3.h3_3_h3_3_update_0_write21_merged_banks_5.peek_1();
  return value_h3_3_h3_3_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_4_rd109_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd109 read pattern: { h3_4_update_0[d0, d1] -> h3_3[22 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write22 = h3_3.h3_3_h3_3_update_0_write22_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_4_rd11_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd11 read pattern: { h3_4_update_0[d0, d1] -> h3_3[2 + 32d0, -1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write2 = h3_3.h3_3_h3_3_update_0_write2_merged_banks_5.peek_89();
  return value_h3_3_h3_3_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_4_rd110_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd110 read pattern: { h3_4_update_0[d0, d1] -> h3_3[21 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write21 = h3_3.h3_3_h3_3_update_0_write21_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_4_rd111_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd111 read pattern: { h3_4_update_0[d0, d1] -> h3_3[22 + 32d0, -1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write22 = h3_3.h3_3_h3_3_update_0_write22_merged_banks_5.peek_89();
  return value_h3_3_h3_3_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_4_rd112_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd112 read pattern: { h3_4_update_0[d0, d1] -> h3_3[22 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write22 = h3_3.h3_3_h3_3_update_0_write22_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_4_rd113_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd113 read pattern: { h3_4_update_0[d0, d1] -> h3_3[22 + 32d0, 1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write22 = h3_3.h3_3_h3_3_update_0_write22_merged_banks_5.peek_1();
  return value_h3_3_h3_3_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_4_rd114_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd114 read pattern: { h3_4_update_0[d0, d1] -> h3_3[23 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write23 = h3_3.h3_3_h3_3_update_0_write23_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_4_rd115_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd115 read pattern: { h3_4_update_0[d0, d1] -> h3_3[22 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write22 = h3_3.h3_3_h3_3_update_0_write22_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_4_rd116_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd116 read pattern: { h3_4_update_0[d0, d1] -> h3_3[23 + 32d0, -1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write23 = h3_3.h3_3_h3_3_update_0_write23_merged_banks_5.peek_89();
  return value_h3_3_h3_3_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_4_rd117_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd117 read pattern: { h3_4_update_0[d0, d1] -> h3_3[23 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write23 = h3_3.h3_3_h3_3_update_0_write23_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_4_rd118_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd118 read pattern: { h3_4_update_0[d0, d1] -> h3_3[23 + 32d0, 1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write23 = h3_3.h3_3_h3_3_update_0_write23_merged_banks_5.peek_1();
  return value_h3_3_h3_3_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_4_rd119_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd119 read pattern: { h3_4_update_0[d0, d1] -> h3_3[24 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write24 = h3_3.h3_3_h3_3_update_0_write24_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_4_rd12_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd12 read pattern: { h3_4_update_0[d0, d1] -> h3_3[2 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write2 = h3_3.h3_3_h3_3_update_0_write2_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_4_rd120_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd120 read pattern: { h3_4_update_0[d0, d1] -> h3_3[23 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write23 = h3_3.h3_3_h3_3_update_0_write23_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_4_rd121_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd121 read pattern: { h3_4_update_0[d0, d1] -> h3_3[24 + 32d0, -1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write24 = h3_3.h3_3_h3_3_update_0_write24_merged_banks_5.peek_89();
  return value_h3_3_h3_3_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_4_rd122_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd122 read pattern: { h3_4_update_0[d0, d1] -> h3_3[24 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write24 = h3_3.h3_3_h3_3_update_0_write24_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_4_rd123_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd123 read pattern: { h3_4_update_0[d0, d1] -> h3_3[24 + 32d0, 1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write24 = h3_3.h3_3_h3_3_update_0_write24_merged_banks_5.peek_1();
  return value_h3_3_h3_3_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_4_rd124_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd124 read pattern: { h3_4_update_0[d0, d1] -> h3_3[25 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write25 = h3_3.h3_3_h3_3_update_0_write25_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_4_rd125_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd125 read pattern: { h3_4_update_0[d0, d1] -> h3_3[24 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write24 = h3_3.h3_3_h3_3_update_0_write24_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_4_rd126_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd126 read pattern: { h3_4_update_0[d0, d1] -> h3_3[25 + 32d0, -1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write25 = h3_3.h3_3_h3_3_update_0_write25_merged_banks_5.peek_89();
  return value_h3_3_h3_3_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_4_rd127_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd127 read pattern: { h3_4_update_0[d0, d1] -> h3_3[25 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write25 = h3_3.h3_3_h3_3_update_0_write25_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_4_rd128_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd128 read pattern: { h3_4_update_0[d0, d1] -> h3_3[25 + 32d0, 1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write25 = h3_3.h3_3_h3_3_update_0_write25_merged_banks_5.peek_1();
  return value_h3_3_h3_3_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_4_rd129_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd129 read pattern: { h3_4_update_0[d0, d1] -> h3_3[26 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write26 = h3_3.h3_3_h3_3_update_0_write26_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_4_rd13_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd13 read pattern: { h3_4_update_0[d0, d1] -> h3_3[2 + 32d0, 1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write2 = h3_3.h3_3_h3_3_update_0_write2_merged_banks_5.peek_1();
  return value_h3_3_h3_3_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_4_rd130_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd130 read pattern: { h3_4_update_0[d0, d1] -> h3_3[25 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write25 = h3_3.h3_3_h3_3_update_0_write25_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_4_rd131_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd131 read pattern: { h3_4_update_0[d0, d1] -> h3_3[26 + 32d0, -1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write26 = h3_3.h3_3_h3_3_update_0_write26_merged_banks_5.peek_89();
  return value_h3_3_h3_3_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_4_rd132_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd132 read pattern: { h3_4_update_0[d0, d1] -> h3_3[26 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write26 = h3_3.h3_3_h3_3_update_0_write26_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_4_rd133_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd133 read pattern: { h3_4_update_0[d0, d1] -> h3_3[26 + 32d0, 1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write26 = h3_3.h3_3_h3_3_update_0_write26_merged_banks_5.peek_1();
  return value_h3_3_h3_3_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_4_rd134_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd134 read pattern: { h3_4_update_0[d0, d1] -> h3_3[27 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write27 = h3_3.h3_3_h3_3_update_0_write27_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_4_rd135_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd135 read pattern: { h3_4_update_0[d0, d1] -> h3_3[26 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write26 = h3_3.h3_3_h3_3_update_0_write26_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_4_rd136_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd136 read pattern: { h3_4_update_0[d0, d1] -> h3_3[27 + 32d0, -1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write27 = h3_3.h3_3_h3_3_update_0_write27_merged_banks_5.peek_89();
  return value_h3_3_h3_3_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_4_rd137_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd137 read pattern: { h3_4_update_0[d0, d1] -> h3_3[27 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write27 = h3_3.h3_3_h3_3_update_0_write27_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_4_rd138_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd138 read pattern: { h3_4_update_0[d0, d1] -> h3_3[27 + 32d0, 1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write27 = h3_3.h3_3_h3_3_update_0_write27_merged_banks_5.peek_1();
  return value_h3_3_h3_3_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_4_rd139_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd139 read pattern: { h3_4_update_0[d0, d1] -> h3_3[28 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write28 = h3_3.h3_3_h3_3_update_0_write28_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_4_rd14_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd14 read pattern: { h3_4_update_0[d0, d1] -> h3_3[3 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write3 = h3_3.h3_3_h3_3_update_0_write3_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_4_rd140_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd140 read pattern: { h3_4_update_0[d0, d1] -> h3_3[27 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write27 = h3_3.h3_3_h3_3_update_0_write27_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_4_rd141_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd141 read pattern: { h3_4_update_0[d0, d1] -> h3_3[28 + 32d0, -1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write28 = h3_3.h3_3_h3_3_update_0_write28_merged_banks_5.peek_89();
  return value_h3_3_h3_3_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_4_rd142_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd142 read pattern: { h3_4_update_0[d0, d1] -> h3_3[28 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write28 = h3_3.h3_3_h3_3_update_0_write28_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_4_rd143_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd143 read pattern: { h3_4_update_0[d0, d1] -> h3_3[28 + 32d0, 1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write28 = h3_3.h3_3_h3_3_update_0_write28_merged_banks_5.peek_1();
  return value_h3_3_h3_3_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_4_rd144_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd144 read pattern: { h3_4_update_0[d0, d1] -> h3_3[29 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write29 = h3_3.h3_3_h3_3_update_0_write29_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_4_rd145_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd145 read pattern: { h3_4_update_0[d0, d1] -> h3_3[28 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write28 = h3_3.h3_3_h3_3_update_0_write28_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_4_rd146_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd146 read pattern: { h3_4_update_0[d0, d1] -> h3_3[29 + 32d0, -1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write29 = h3_3.h3_3_h3_3_update_0_write29_merged_banks_5.peek_89();
  return value_h3_3_h3_3_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_4_rd147_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd147 read pattern: { h3_4_update_0[d0, d1] -> h3_3[29 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write29 = h3_3.h3_3_h3_3_update_0_write29_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_4_rd148_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd148 read pattern: { h3_4_update_0[d0, d1] -> h3_3[29 + 32d0, 1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write29 = h3_3.h3_3_h3_3_update_0_write29_merged_banks_5.peek_1();
  return value_h3_3_h3_3_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_4_rd149_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd149 read pattern: { h3_4_update_0[d0, d1] -> h3_3[30 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write30 = h3_3.h3_3_h3_3_update_0_write30_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_4_rd15_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd15 read pattern: { h3_4_update_0[d0, d1] -> h3_3[2 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write2 = h3_3.h3_3_h3_3_update_0_write2_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_4_rd150_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd150 read pattern: { h3_4_update_0[d0, d1] -> h3_3[29 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write29 = h3_3.h3_3_h3_3_update_0_write29_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_4_rd151_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd151 read pattern: { h3_4_update_0[d0, d1] -> h3_3[30 + 32d0, -1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write30 = h3_3.h3_3_h3_3_update_0_write30_merged_banks_5.peek_89();
  return value_h3_3_h3_3_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_4_rd152_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd152 read pattern: { h3_4_update_0[d0, d1] -> h3_3[30 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write30 = h3_3.h3_3_h3_3_update_0_write30_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_4_rd153_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd153 read pattern: { h3_4_update_0[d0, d1] -> h3_3[30 + 32d0, 1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write30 = h3_3.h3_3_h3_3_update_0_write30_merged_banks_5.peek_1();
  return value_h3_3_h3_3_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_4_rd154_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd154 read pattern: { h3_4_update_0[d0, d1] -> h3_3[31 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write31 = h3_3.h3_3_h3_3_update_0_write31_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_4_rd155_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd155 read pattern: { h3_4_update_0[d0, d1] -> h3_3[30 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write30 = h3_3.h3_3_h3_3_update_0_write30_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_4_rd156_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd156 read pattern: { h3_4_update_0[d0, d1] -> h3_3[31 + 32d0, -1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write31 = h3_3.h3_3_h3_3_update_0_write31_merged_banks_5.peek_89();
  return value_h3_3_h3_3_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_4_rd157_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd157 read pattern: { h3_4_update_0[d0, d1] -> h3_3[31 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write31 = h3_3.h3_3_h3_3_update_0_write31_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_4_rd158_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd158 read pattern: { h3_4_update_0[d0, d1] -> h3_3[31 + 32d0, 1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write31 = h3_3.h3_3_h3_3_update_0_write31_merged_banks_5.peek_1();
  return value_h3_3_h3_3_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_4_rd159_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd159 read pattern: { h3_4_update_0[d0, d1] -> h3_3[32 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write0 = h3_3.h3_3_h3_3_update_0_write0_merged_banks_5.peek_44();
  return value_h3_3_h3_3_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_4_rd16_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd16 read pattern: { h3_4_update_0[d0, d1] -> h3_3[3 + 32d0, -1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write3 = h3_3.h3_3_h3_3_update_0_write3_merged_banks_5.peek_89();
  return value_h3_3_h3_3_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_4_rd17_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd17 read pattern: { h3_4_update_0[d0, d1] -> h3_3[3 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write3 = h3_3.h3_3_h3_3_update_0_write3_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_4_rd18_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd18 read pattern: { h3_4_update_0[d0, d1] -> h3_3[3 + 32d0, 1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write3 = h3_3.h3_3_h3_3_update_0_write3_merged_banks_5.peek_1();
  return value_h3_3_h3_3_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_4_rd19_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd19 read pattern: { h3_4_update_0[d0, d1] -> h3_3[4 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write4 = h3_3.h3_3_h3_3_update_0_write4_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_4_rd2_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd2 read pattern: { h3_4_update_0[d0, d1] -> h3_3[32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write0 = h3_3.h3_3_h3_3_update_0_write0_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_4_rd20_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd20 read pattern: { h3_4_update_0[d0, d1] -> h3_3[3 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write3 = h3_3.h3_3_h3_3_update_0_write3_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_4_rd21_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd21 read pattern: { h3_4_update_0[d0, d1] -> h3_3[4 + 32d0, -1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write4 = h3_3.h3_3_h3_3_update_0_write4_merged_banks_5.peek_89();
  return value_h3_3_h3_3_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_4_rd22_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd22 read pattern: { h3_4_update_0[d0, d1] -> h3_3[4 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write4 = h3_3.h3_3_h3_3_update_0_write4_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_4_rd23_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd23 read pattern: { h3_4_update_0[d0, d1] -> h3_3[4 + 32d0, 1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write4 = h3_3.h3_3_h3_3_update_0_write4_merged_banks_5.peek_1();
  return value_h3_3_h3_3_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_4_rd24_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd24 read pattern: { h3_4_update_0[d0, d1] -> h3_3[5 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write5 = h3_3.h3_3_h3_3_update_0_write5_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_4_rd25_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd25 read pattern: { h3_4_update_0[d0, d1] -> h3_3[4 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write4 = h3_3.h3_3_h3_3_update_0_write4_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_4_rd26_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd26 read pattern: { h3_4_update_0[d0, d1] -> h3_3[5 + 32d0, -1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write5 = h3_3.h3_3_h3_3_update_0_write5_merged_banks_5.peek_89();
  return value_h3_3_h3_3_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_4_rd27_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd27 read pattern: { h3_4_update_0[d0, d1] -> h3_3[5 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write5 = h3_3.h3_3_h3_3_update_0_write5_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_4_rd28_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd28 read pattern: { h3_4_update_0[d0, d1] -> h3_3[5 + 32d0, 1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write5 = h3_3.h3_3_h3_3_update_0_write5_merged_banks_5.peek_1();
  return value_h3_3_h3_3_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_4_rd29_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd29 read pattern: { h3_4_update_0[d0, d1] -> h3_3[6 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write6 = h3_3.h3_3_h3_3_update_0_write6_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_4_rd3_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd3 read pattern: { h3_4_update_0[d0, d1] -> h3_3[32d0, 1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write0 = h3_3.h3_3_h3_3_update_0_write0_merged_banks_5.peek_1();
  return value_h3_3_h3_3_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_4_rd30_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd30 read pattern: { h3_4_update_0[d0, d1] -> h3_3[5 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write5 = h3_3.h3_3_h3_3_update_0_write5_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_4_rd31_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd31 read pattern: { h3_4_update_0[d0, d1] -> h3_3[6 + 32d0, -1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write6 = h3_3.h3_3_h3_3_update_0_write6_merged_banks_5.peek_89();
  return value_h3_3_h3_3_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_4_rd32_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd32 read pattern: { h3_4_update_0[d0, d1] -> h3_3[6 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write6 = h3_3.h3_3_h3_3_update_0_write6_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_4_rd33_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd33 read pattern: { h3_4_update_0[d0, d1] -> h3_3[6 + 32d0, 1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write6 = h3_3.h3_3_h3_3_update_0_write6_merged_banks_5.peek_1();
  return value_h3_3_h3_3_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_4_rd34_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd34 read pattern: { h3_4_update_0[d0, d1] -> h3_3[7 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write7 = h3_3.h3_3_h3_3_update_0_write7_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_4_rd35_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd35 read pattern: { h3_4_update_0[d0, d1] -> h3_3[6 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write6 = h3_3.h3_3_h3_3_update_0_write6_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_4_rd36_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd36 read pattern: { h3_4_update_0[d0, d1] -> h3_3[7 + 32d0, -1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write7 = h3_3.h3_3_h3_3_update_0_write7_merged_banks_5.peek_89();
  return value_h3_3_h3_3_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_4_rd37_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd37 read pattern: { h3_4_update_0[d0, d1] -> h3_3[7 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write7 = h3_3.h3_3_h3_3_update_0_write7_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_4_rd38_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd38 read pattern: { h3_4_update_0[d0, d1] -> h3_3[7 + 32d0, 1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write7 = h3_3.h3_3_h3_3_update_0_write7_merged_banks_5.peek_1();
  return value_h3_3_h3_3_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_4_rd39_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd39 read pattern: { h3_4_update_0[d0, d1] -> h3_3[8 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write8 = h3_3.h3_3_h3_3_update_0_write8_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_4_rd4_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd4 read pattern: { h3_4_update_0[d0, d1] -> h3_3[1 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write1 = h3_3.h3_3_h3_3_update_0_write1_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_4_rd40_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd40 read pattern: { h3_4_update_0[d0, d1] -> h3_3[7 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write7 = h3_3.h3_3_h3_3_update_0_write7_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_4_rd41_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd41 read pattern: { h3_4_update_0[d0, d1] -> h3_3[8 + 32d0, -1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write8 = h3_3.h3_3_h3_3_update_0_write8_merged_banks_5.peek_89();
  return value_h3_3_h3_3_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_4_rd42_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd42 read pattern: { h3_4_update_0[d0, d1] -> h3_3[8 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write8 = h3_3.h3_3_h3_3_update_0_write8_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_4_rd43_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd43 read pattern: { h3_4_update_0[d0, d1] -> h3_3[8 + 32d0, 1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write8 = h3_3.h3_3_h3_3_update_0_write8_merged_banks_5.peek_1();
  return value_h3_3_h3_3_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_4_rd44_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd44 read pattern: { h3_4_update_0[d0, d1] -> h3_3[9 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write9 = h3_3.h3_3_h3_3_update_0_write9_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_4_rd45_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd45 read pattern: { h3_4_update_0[d0, d1] -> h3_3[8 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write8 = h3_3.h3_3_h3_3_update_0_write8_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_4_rd46_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd46 read pattern: { h3_4_update_0[d0, d1] -> h3_3[9 + 32d0, -1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write9 = h3_3.h3_3_h3_3_update_0_write9_merged_banks_5.peek_89();
  return value_h3_3_h3_3_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_4_rd47_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd47 read pattern: { h3_4_update_0[d0, d1] -> h3_3[9 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write9 = h3_3.h3_3_h3_3_update_0_write9_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_4_rd48_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd48 read pattern: { h3_4_update_0[d0, d1] -> h3_3[9 + 32d0, 1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write9 = h3_3.h3_3_h3_3_update_0_write9_merged_banks_5.peek_1();
  return value_h3_3_h3_3_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_4_rd49_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd49 read pattern: { h3_4_update_0[d0, d1] -> h3_3[10 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write10 = h3_3.h3_3_h3_3_update_0_write10_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_4_rd5_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd5 read pattern: { h3_4_update_0[d0, d1] -> h3_3[32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write0 = h3_3.h3_3_h3_3_update_0_write0_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_4_rd50_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd50 read pattern: { h3_4_update_0[d0, d1] -> h3_3[9 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write9 = h3_3.h3_3_h3_3_update_0_write9_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_4_rd51_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd51 read pattern: { h3_4_update_0[d0, d1] -> h3_3[10 + 32d0, -1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write10 = h3_3.h3_3_h3_3_update_0_write10_merged_banks_5.peek_89();
  return value_h3_3_h3_3_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_4_rd52_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd52 read pattern: { h3_4_update_0[d0, d1] -> h3_3[10 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write10 = h3_3.h3_3_h3_3_update_0_write10_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_4_rd53_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd53 read pattern: { h3_4_update_0[d0, d1] -> h3_3[10 + 32d0, 1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write10 = h3_3.h3_3_h3_3_update_0_write10_merged_banks_5.peek_1();
  return value_h3_3_h3_3_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_4_rd54_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd54 read pattern: { h3_4_update_0[d0, d1] -> h3_3[11 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write11 = h3_3.h3_3_h3_3_update_0_write11_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_4_rd55_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd55 read pattern: { h3_4_update_0[d0, d1] -> h3_3[10 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write10 = h3_3.h3_3_h3_3_update_0_write10_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_4_rd56_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd56 read pattern: { h3_4_update_0[d0, d1] -> h3_3[11 + 32d0, -1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write11 = h3_3.h3_3_h3_3_update_0_write11_merged_banks_5.peek_89();
  return value_h3_3_h3_3_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_4_rd57_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd57 read pattern: { h3_4_update_0[d0, d1] -> h3_3[11 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write11 = h3_3.h3_3_h3_3_update_0_write11_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_4_rd58_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd58 read pattern: { h3_4_update_0[d0, d1] -> h3_3[11 + 32d0, 1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write11 = h3_3.h3_3_h3_3_update_0_write11_merged_banks_5.peek_1();
  return value_h3_3_h3_3_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_4_rd59_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd59 read pattern: { h3_4_update_0[d0, d1] -> h3_3[12 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write12 = h3_3.h3_3_h3_3_update_0_write12_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_4_rd6_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd6 read pattern: { h3_4_update_0[d0, d1] -> h3_3[1 + 32d0, -1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write1 = h3_3.h3_3_h3_3_update_0_write1_merged_banks_5.peek_89();
  return value_h3_3_h3_3_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_4_rd60_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd60 read pattern: { h3_4_update_0[d0, d1] -> h3_3[11 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write11 = h3_3.h3_3_h3_3_update_0_write11_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_4_rd61_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd61 read pattern: { h3_4_update_0[d0, d1] -> h3_3[12 + 32d0, -1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write12 = h3_3.h3_3_h3_3_update_0_write12_merged_banks_5.peek_89();
  return value_h3_3_h3_3_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_4_rd62_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd62 read pattern: { h3_4_update_0[d0, d1] -> h3_3[12 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write12 = h3_3.h3_3_h3_3_update_0_write12_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_4_rd63_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd63 read pattern: { h3_4_update_0[d0, d1] -> h3_3[12 + 32d0, 1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write12 = h3_3.h3_3_h3_3_update_0_write12_merged_banks_5.peek_1();
  return value_h3_3_h3_3_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_4_rd64_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd64 read pattern: { h3_4_update_0[d0, d1] -> h3_3[13 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write13 = h3_3.h3_3_h3_3_update_0_write13_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_4_rd65_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd65 read pattern: { h3_4_update_0[d0, d1] -> h3_3[12 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write12 = h3_3.h3_3_h3_3_update_0_write12_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_4_rd66_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd66 read pattern: { h3_4_update_0[d0, d1] -> h3_3[13 + 32d0, -1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write13 = h3_3.h3_3_h3_3_update_0_write13_merged_banks_5.peek_89();
  return value_h3_3_h3_3_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_4_rd67_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd67 read pattern: { h3_4_update_0[d0, d1] -> h3_3[13 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write13 = h3_3.h3_3_h3_3_update_0_write13_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_4_rd68_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd68 read pattern: { h3_4_update_0[d0, d1] -> h3_3[13 + 32d0, 1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write13 = h3_3.h3_3_h3_3_update_0_write13_merged_banks_5.peek_1();
  return value_h3_3_h3_3_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_4_rd69_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd69 read pattern: { h3_4_update_0[d0, d1] -> h3_3[14 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write14 = h3_3.h3_3_h3_3_update_0_write14_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_4_rd7_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd7 read pattern: { h3_4_update_0[d0, d1] -> h3_3[1 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write1 = h3_3.h3_3_h3_3_update_0_write1_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_4_rd70_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd70 read pattern: { h3_4_update_0[d0, d1] -> h3_3[13 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write13 = h3_3.h3_3_h3_3_update_0_write13_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_4_rd71_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd71 read pattern: { h3_4_update_0[d0, d1] -> h3_3[14 + 32d0, -1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write14 = h3_3.h3_3_h3_3_update_0_write14_merged_banks_5.peek_89();
  return value_h3_3_h3_3_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_4_rd72_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd72 read pattern: { h3_4_update_0[d0, d1] -> h3_3[14 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write14 = h3_3.h3_3_h3_3_update_0_write14_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_4_rd73_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd73 read pattern: { h3_4_update_0[d0, d1] -> h3_3[14 + 32d0, 1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write14 = h3_3.h3_3_h3_3_update_0_write14_merged_banks_5.peek_1();
  return value_h3_3_h3_3_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_4_rd74_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd74 read pattern: { h3_4_update_0[d0, d1] -> h3_3[15 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write15 = h3_3.h3_3_h3_3_update_0_write15_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_4_rd75_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd75 read pattern: { h3_4_update_0[d0, d1] -> h3_3[14 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write14 = h3_3.h3_3_h3_3_update_0_write14_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_4_rd76_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd76 read pattern: { h3_4_update_0[d0, d1] -> h3_3[15 + 32d0, -1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write15 = h3_3.h3_3_h3_3_update_0_write15_merged_banks_5.peek_89();
  return value_h3_3_h3_3_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_4_rd77_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd77 read pattern: { h3_4_update_0[d0, d1] -> h3_3[15 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write15 = h3_3.h3_3_h3_3_update_0_write15_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_4_rd78_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd78 read pattern: { h3_4_update_0[d0, d1] -> h3_3[15 + 32d0, 1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write15 = h3_3.h3_3_h3_3_update_0_write15_merged_banks_5.peek_1();
  return value_h3_3_h3_3_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_4_rd79_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd79 read pattern: { h3_4_update_0[d0, d1] -> h3_3[16 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write16 = h3_3.h3_3_h3_3_update_0_write16_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_4_rd8_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd8 read pattern: { h3_4_update_0[d0, d1] -> h3_3[1 + 32d0, 1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write1 = h3_3.h3_3_h3_3_update_0_write1_merged_banks_5.peek_1();
  return value_h3_3_h3_3_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_4_rd80_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd80 read pattern: { h3_4_update_0[d0, d1] -> h3_3[15 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write15 = h3_3.h3_3_h3_3_update_0_write15_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_4_rd81_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd81 read pattern: { h3_4_update_0[d0, d1] -> h3_3[16 + 32d0, -1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write16 = h3_3.h3_3_h3_3_update_0_write16_merged_banks_5.peek_89();
  return value_h3_3_h3_3_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_4_rd82_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd82 read pattern: { h3_4_update_0[d0, d1] -> h3_3[16 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write16 = h3_3.h3_3_h3_3_update_0_write16_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_4_rd83_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd83 read pattern: { h3_4_update_0[d0, d1] -> h3_3[16 + 32d0, 1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write16 = h3_3.h3_3_h3_3_update_0_write16_merged_banks_5.peek_1();
  return value_h3_3_h3_3_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_4_rd84_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd84 read pattern: { h3_4_update_0[d0, d1] -> h3_3[17 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write17 = h3_3.h3_3_h3_3_update_0_write17_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_4_rd85_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd85 read pattern: { h3_4_update_0[d0, d1] -> h3_3[16 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write16 = h3_3.h3_3_h3_3_update_0_write16_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_4_rd86_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd86 read pattern: { h3_4_update_0[d0, d1] -> h3_3[17 + 32d0, -1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write17 = h3_3.h3_3_h3_3_update_0_write17_merged_banks_5.peek_89();
  return value_h3_3_h3_3_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_4_rd87_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd87 read pattern: { h3_4_update_0[d0, d1] -> h3_3[17 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write17 = h3_3.h3_3_h3_3_update_0_write17_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_4_rd88_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd88 read pattern: { h3_4_update_0[d0, d1] -> h3_3[17 + 32d0, 1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write17 = h3_3.h3_3_h3_3_update_0_write17_merged_banks_5.peek_1();
  return value_h3_3_h3_3_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_4_rd89_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd89 read pattern: { h3_4_update_0[d0, d1] -> h3_3[18 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write18 = h3_3.h3_3_h3_3_update_0_write18_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_4_rd9_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd9 read pattern: { h3_4_update_0[d0, d1] -> h3_3[2 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write2 = h3_3.h3_3_h3_3_update_0_write2_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_4_rd90_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd90 read pattern: { h3_4_update_0[d0, d1] -> h3_3[17 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write17 = h3_3.h3_3_h3_3_update_0_write17_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_4_rd91_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd91 read pattern: { h3_4_update_0[d0, d1] -> h3_3[18 + 32d0, -1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write18 = h3_3.h3_3_h3_3_update_0_write18_merged_banks_5.peek_89();
  return value_h3_3_h3_3_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_4_rd92_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd92 read pattern: { h3_4_update_0[d0, d1] -> h3_3[18 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write18 = h3_3.h3_3_h3_3_update_0_write18_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_4_rd93_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd93 read pattern: { h3_4_update_0[d0, d1] -> h3_3[18 + 32d0, 1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write18 = h3_3.h3_3_h3_3_update_0_write18_merged_banks_5.peek_1();
  return value_h3_3_h3_3_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_4_rd94_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd94 read pattern: { h3_4_update_0[d0, d1] -> h3_3[19 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write19 = h3_3.h3_3_h3_3_update_0_write19_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_4_rd95_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd95 read pattern: { h3_4_update_0[d0, d1] -> h3_3[18 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write18 = h3_3.h3_3_h3_3_update_0_write18_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_4_rd96_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd96 read pattern: { h3_4_update_0[d0, d1] -> h3_3[19 + 32d0, -1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write19 = h3_3.h3_3_h3_3_update_0_write19_merged_banks_5.peek_89();
  return value_h3_3_h3_3_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_4_rd97_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd97 read pattern: { h3_4_update_0[d0, d1] -> h3_3[19 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write19 = h3_3.h3_3_h3_3_update_0_write19_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_4_rd98_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd98 read pattern: { h3_4_update_0[d0, d1] -> h3_3[19 + 32d0, 1 + d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write19 = h3_3.h3_3_h3_3_update_0_write19_merged_banks_5.peek_1();
  return value_h3_3_h3_3_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_4_rd99_select(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd99 read pattern: { h3_4_update_0[d0, d1] -> h3_3[20 + 32d0, d1] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Read schedule : { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  // Write schedule: { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
  auto value_h3_3_h3_3_update_0_write20 = h3_3.h3_3_h3_3_update_0_write20_merged_banks_5.peek_45();
  return value_h3_3_h3_3_update_0_write20;
  return 0;
}

// # of bundles = 2
// h3_3_update_0_write
//	h3_3_h3_3_update_0_write0
//	h3_3_h3_3_update_0_write1
//	h3_3_h3_3_update_0_write2
//	h3_3_h3_3_update_0_write3
//	h3_3_h3_3_update_0_write4
//	h3_3_h3_3_update_0_write5
//	h3_3_h3_3_update_0_write6
//	h3_3_h3_3_update_0_write7
//	h3_3_h3_3_update_0_write8
//	h3_3_h3_3_update_0_write9
//	h3_3_h3_3_update_0_write10
//	h3_3_h3_3_update_0_write11
//	h3_3_h3_3_update_0_write12
//	h3_3_h3_3_update_0_write13
//	h3_3_h3_3_update_0_write14
//	h3_3_h3_3_update_0_write15
//	h3_3_h3_3_update_0_write16
//	h3_3_h3_3_update_0_write17
//	h3_3_h3_3_update_0_write18
//	h3_3_h3_3_update_0_write19
//	h3_3_h3_3_update_0_write20
//	h3_3_h3_3_update_0_write21
//	h3_3_h3_3_update_0_write22
//	h3_3_h3_3_update_0_write23
//	h3_3_h3_3_update_0_write24
//	h3_3_h3_3_update_0_write25
//	h3_3_h3_3_update_0_write26
//	h3_3_h3_3_update_0_write27
//	h3_3_h3_3_update_0_write28
//	h3_3_h3_3_update_0_write29
//	h3_3_h3_3_update_0_write30
//	h3_3_h3_3_update_0_write31
inline void h3_3_h3_3_update_0_write_bundle_write(hw_uint<1024>& h3_3_update_0_write, h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
	hw_uint<32>  h3_3_h3_3_update_0_write0_res = h3_3_update_0_write.extract<0, 31>();
	h3_3_h3_3_update_0_write0_write(h3_3_h3_3_update_0_write0_res, h3_3, d0, d1, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write1_res = h3_3_update_0_write.extract<32, 63>();
	h3_3_h3_3_update_0_write1_write(h3_3_h3_3_update_0_write1_res, h3_3, d0, d1, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write2_res = h3_3_update_0_write.extract<64, 95>();
	h3_3_h3_3_update_0_write2_write(h3_3_h3_3_update_0_write2_res, h3_3, d0, d1, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write3_res = h3_3_update_0_write.extract<96, 127>();
	h3_3_h3_3_update_0_write3_write(h3_3_h3_3_update_0_write3_res, h3_3, d0, d1, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write4_res = h3_3_update_0_write.extract<128, 159>();
	h3_3_h3_3_update_0_write4_write(h3_3_h3_3_update_0_write4_res, h3_3, d0, d1, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write5_res = h3_3_update_0_write.extract<160, 191>();
	h3_3_h3_3_update_0_write5_write(h3_3_h3_3_update_0_write5_res, h3_3, d0, d1, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write6_res = h3_3_update_0_write.extract<192, 223>();
	h3_3_h3_3_update_0_write6_write(h3_3_h3_3_update_0_write6_res, h3_3, d0, d1, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write7_res = h3_3_update_0_write.extract<224, 255>();
	h3_3_h3_3_update_0_write7_write(h3_3_h3_3_update_0_write7_res, h3_3, d0, d1, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write8_res = h3_3_update_0_write.extract<256, 287>();
	h3_3_h3_3_update_0_write8_write(h3_3_h3_3_update_0_write8_res, h3_3, d0, d1, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write9_res = h3_3_update_0_write.extract<288, 319>();
	h3_3_h3_3_update_0_write9_write(h3_3_h3_3_update_0_write9_res, h3_3, d0, d1, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write10_res = h3_3_update_0_write.extract<320, 351>();
	h3_3_h3_3_update_0_write10_write(h3_3_h3_3_update_0_write10_res, h3_3, d0, d1, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write11_res = h3_3_update_0_write.extract<352, 383>();
	h3_3_h3_3_update_0_write11_write(h3_3_h3_3_update_0_write11_res, h3_3, d0, d1, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write12_res = h3_3_update_0_write.extract<384, 415>();
	h3_3_h3_3_update_0_write12_write(h3_3_h3_3_update_0_write12_res, h3_3, d0, d1, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write13_res = h3_3_update_0_write.extract<416, 447>();
	h3_3_h3_3_update_0_write13_write(h3_3_h3_3_update_0_write13_res, h3_3, d0, d1, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write14_res = h3_3_update_0_write.extract<448, 479>();
	h3_3_h3_3_update_0_write14_write(h3_3_h3_3_update_0_write14_res, h3_3, d0, d1, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write15_res = h3_3_update_0_write.extract<480, 511>();
	h3_3_h3_3_update_0_write15_write(h3_3_h3_3_update_0_write15_res, h3_3, d0, d1, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write16_res = h3_3_update_0_write.extract<512, 543>();
	h3_3_h3_3_update_0_write16_write(h3_3_h3_3_update_0_write16_res, h3_3, d0, d1, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write17_res = h3_3_update_0_write.extract<544, 575>();
	h3_3_h3_3_update_0_write17_write(h3_3_h3_3_update_0_write17_res, h3_3, d0, d1, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write18_res = h3_3_update_0_write.extract<576, 607>();
	h3_3_h3_3_update_0_write18_write(h3_3_h3_3_update_0_write18_res, h3_3, d0, d1, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write19_res = h3_3_update_0_write.extract<608, 639>();
	h3_3_h3_3_update_0_write19_write(h3_3_h3_3_update_0_write19_res, h3_3, d0, d1, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write20_res = h3_3_update_0_write.extract<640, 671>();
	h3_3_h3_3_update_0_write20_write(h3_3_h3_3_update_0_write20_res, h3_3, d0, d1, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write21_res = h3_3_update_0_write.extract<672, 703>();
	h3_3_h3_3_update_0_write21_write(h3_3_h3_3_update_0_write21_res, h3_3, d0, d1, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write22_res = h3_3_update_0_write.extract<704, 735>();
	h3_3_h3_3_update_0_write22_write(h3_3_h3_3_update_0_write22_res, h3_3, d0, d1, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write23_res = h3_3_update_0_write.extract<736, 767>();
	h3_3_h3_3_update_0_write23_write(h3_3_h3_3_update_0_write23_res, h3_3, d0, d1, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write24_res = h3_3_update_0_write.extract<768, 799>();
	h3_3_h3_3_update_0_write24_write(h3_3_h3_3_update_0_write24_res, h3_3, d0, d1, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write25_res = h3_3_update_0_write.extract<800, 831>();
	h3_3_h3_3_update_0_write25_write(h3_3_h3_3_update_0_write25_res, h3_3, d0, d1, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write26_res = h3_3_update_0_write.extract<832, 863>();
	h3_3_h3_3_update_0_write26_write(h3_3_h3_3_update_0_write26_res, h3_3, d0, d1, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write27_res = h3_3_update_0_write.extract<864, 895>();
	h3_3_h3_3_update_0_write27_write(h3_3_h3_3_update_0_write27_res, h3_3, d0, d1, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write28_res = h3_3_update_0_write.extract<896, 927>();
	h3_3_h3_3_update_0_write28_write(h3_3_h3_3_update_0_write28_res, h3_3, d0, d1, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write29_res = h3_3_update_0_write.extract<928, 959>();
	h3_3_h3_3_update_0_write29_write(h3_3_h3_3_update_0_write29_res, h3_3, d0, d1, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write30_res = h3_3_update_0_write.extract<960, 991>();
	h3_3_h3_3_update_0_write30_write(h3_3_h3_3_update_0_write30_res, h3_3, d0, d1, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write31_res = h3_3_update_0_write.extract<992, 1023>();
	h3_3_h3_3_update_0_write31_write(h3_3_h3_3_update_0_write31_res, h3_3, d0, d1, dynamic_address);
}

// h3_4_update_0_read
//	h3_4_rd0
//	h3_4_rd1
//	h3_4_rd2
//	h3_4_rd3
//	h3_4_rd4
//	h3_4_rd5
//	h3_4_rd6
//	h3_4_rd7
//	h3_4_rd8
//	h3_4_rd9
//	h3_4_rd10
//	h3_4_rd11
//	h3_4_rd12
//	h3_4_rd13
//	h3_4_rd14
//	h3_4_rd15
//	h3_4_rd16
//	h3_4_rd17
//	h3_4_rd18
//	h3_4_rd19
//	h3_4_rd20
//	h3_4_rd21
//	h3_4_rd22
//	h3_4_rd23
//	h3_4_rd24
//	h3_4_rd25
//	h3_4_rd26
//	h3_4_rd27
//	h3_4_rd28
//	h3_4_rd29
//	h3_4_rd30
//	h3_4_rd31
//	h3_4_rd32
//	h3_4_rd33
//	h3_4_rd34
//	h3_4_rd35
//	h3_4_rd36
//	h3_4_rd37
//	h3_4_rd38
//	h3_4_rd39
//	h3_4_rd40
//	h3_4_rd41
//	h3_4_rd42
//	h3_4_rd43
//	h3_4_rd44
//	h3_4_rd45
//	h3_4_rd46
//	h3_4_rd47
//	h3_4_rd48
//	h3_4_rd49
//	h3_4_rd50
//	h3_4_rd51
//	h3_4_rd52
//	h3_4_rd53
//	h3_4_rd54
//	h3_4_rd55
//	h3_4_rd56
//	h3_4_rd57
//	h3_4_rd58
//	h3_4_rd59
//	h3_4_rd60
//	h3_4_rd61
//	h3_4_rd62
//	h3_4_rd63
//	h3_4_rd64
//	h3_4_rd65
//	h3_4_rd66
//	h3_4_rd67
//	h3_4_rd68
//	h3_4_rd69
//	h3_4_rd70
//	h3_4_rd71
//	h3_4_rd72
//	h3_4_rd73
//	h3_4_rd74
//	h3_4_rd75
//	h3_4_rd76
//	h3_4_rd77
//	h3_4_rd78
//	h3_4_rd79
//	h3_4_rd80
//	h3_4_rd81
//	h3_4_rd82
//	h3_4_rd83
//	h3_4_rd84
//	h3_4_rd85
//	h3_4_rd86
//	h3_4_rd87
//	h3_4_rd88
//	h3_4_rd89
//	h3_4_rd90
//	h3_4_rd91
//	h3_4_rd92
//	h3_4_rd93
//	h3_4_rd94
//	h3_4_rd95
//	h3_4_rd96
//	h3_4_rd97
//	h3_4_rd98
//	h3_4_rd99
//	h3_4_rd100
//	h3_4_rd101
//	h3_4_rd102
//	h3_4_rd103
//	h3_4_rd104
//	h3_4_rd105
//	h3_4_rd106
//	h3_4_rd107
//	h3_4_rd108
//	h3_4_rd109
//	h3_4_rd110
//	h3_4_rd111
//	h3_4_rd112
//	h3_4_rd113
//	h3_4_rd114
//	h3_4_rd115
//	h3_4_rd116
//	h3_4_rd117
//	h3_4_rd118
//	h3_4_rd119
//	h3_4_rd120
//	h3_4_rd121
//	h3_4_rd122
//	h3_4_rd123
//	h3_4_rd124
//	h3_4_rd125
//	h3_4_rd126
//	h3_4_rd127
//	h3_4_rd128
//	h3_4_rd129
//	h3_4_rd130
//	h3_4_rd131
//	h3_4_rd132
//	h3_4_rd133
//	h3_4_rd134
//	h3_4_rd135
//	h3_4_rd136
//	h3_4_rd137
//	h3_4_rd138
//	h3_4_rd139
//	h3_4_rd140
//	h3_4_rd141
//	h3_4_rd142
//	h3_4_rd143
//	h3_4_rd144
//	h3_4_rd145
//	h3_4_rd146
//	h3_4_rd147
//	h3_4_rd148
//	h3_4_rd149
//	h3_4_rd150
//	h3_4_rd151
//	h3_4_rd152
//	h3_4_rd153
//	h3_4_rd154
//	h3_4_rd155
//	h3_4_rd156
//	h3_4_rd157
//	h3_4_rd158
//	h3_4_rd159
inline hw_uint<5120> h3_3_h3_4_update_0_read_bundle_read(h3_3_cache& h3_3, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 160
    // h3_4_rd0
    // h3_4_rd1
    // h3_4_rd2
    // h3_4_rd3
    // h3_4_rd4
    // h3_4_rd5
    // h3_4_rd6
    // h3_4_rd7
    // h3_4_rd8
    // h3_4_rd9
    // h3_4_rd10
    // h3_4_rd11
    // h3_4_rd12
    // h3_4_rd13
    // h3_4_rd14
    // h3_4_rd15
    // h3_4_rd16
    // h3_4_rd17
    // h3_4_rd18
    // h3_4_rd19
    // h3_4_rd20
    // h3_4_rd21
    // h3_4_rd22
    // h3_4_rd23
    // h3_4_rd24
    // h3_4_rd25
    // h3_4_rd26
    // h3_4_rd27
    // h3_4_rd28
    // h3_4_rd29
    // h3_4_rd30
    // h3_4_rd31
    // h3_4_rd32
    // h3_4_rd33
    // h3_4_rd34
    // h3_4_rd35
    // h3_4_rd36
    // h3_4_rd37
    // h3_4_rd38
    // h3_4_rd39
    // h3_4_rd40
    // h3_4_rd41
    // h3_4_rd42
    // h3_4_rd43
    // h3_4_rd44
    // h3_4_rd45
    // h3_4_rd46
    // h3_4_rd47
    // h3_4_rd48
    // h3_4_rd49
    // h3_4_rd50
    // h3_4_rd51
    // h3_4_rd52
    // h3_4_rd53
    // h3_4_rd54
    // h3_4_rd55
    // h3_4_rd56
    // h3_4_rd57
    // h3_4_rd58
    // h3_4_rd59
    // h3_4_rd60
    // h3_4_rd61
    // h3_4_rd62
    // h3_4_rd63
    // h3_4_rd64
    // h3_4_rd65
    // h3_4_rd66
    // h3_4_rd67
    // h3_4_rd68
    // h3_4_rd69
    // h3_4_rd70
    // h3_4_rd71
    // h3_4_rd72
    // h3_4_rd73
    // h3_4_rd74
    // h3_4_rd75
    // h3_4_rd76
    // h3_4_rd77
    // h3_4_rd78
    // h3_4_rd79
    // h3_4_rd80
    // h3_4_rd81
    // h3_4_rd82
    // h3_4_rd83
    // h3_4_rd84
    // h3_4_rd85
    // h3_4_rd86
    // h3_4_rd87
    // h3_4_rd88
    // h3_4_rd89
    // h3_4_rd90
    // h3_4_rd91
    // h3_4_rd92
    // h3_4_rd93
    // h3_4_rd94
    // h3_4_rd95
    // h3_4_rd96
    // h3_4_rd97
    // h3_4_rd98
    // h3_4_rd99
    // h3_4_rd100
    // h3_4_rd101
    // h3_4_rd102
    // h3_4_rd103
    // h3_4_rd104
    // h3_4_rd105
    // h3_4_rd106
    // h3_4_rd107
    // h3_4_rd108
    // h3_4_rd109
    // h3_4_rd110
    // h3_4_rd111
    // h3_4_rd112
    // h3_4_rd113
    // h3_4_rd114
    // h3_4_rd115
    // h3_4_rd116
    // h3_4_rd117
    // h3_4_rd118
    // h3_4_rd119
    // h3_4_rd120
    // h3_4_rd121
    // h3_4_rd122
    // h3_4_rd123
    // h3_4_rd124
    // h3_4_rd125
    // h3_4_rd126
    // h3_4_rd127
    // h3_4_rd128
    // h3_4_rd129
    // h3_4_rd130
    // h3_4_rd131
    // h3_4_rd132
    // h3_4_rd133
    // h3_4_rd134
    // h3_4_rd135
    // h3_4_rd136
    // h3_4_rd137
    // h3_4_rd138
    // h3_4_rd139
    // h3_4_rd140
    // h3_4_rd141
    // h3_4_rd142
    // h3_4_rd143
    // h3_4_rd144
    // h3_4_rd145
    // h3_4_rd146
    // h3_4_rd147
    // h3_4_rd148
    // h3_4_rd149
    // h3_4_rd150
    // h3_4_rd151
    // h3_4_rd152
    // h3_4_rd153
    // h3_4_rd154
    // h3_4_rd155
    // h3_4_rd156
    // h3_4_rd157
    // h3_4_rd158
    // h3_4_rd159

	hw_uint<5120> result;
	hw_uint<32>  h3_4_rd0_res = h3_4_rd0_select(h3_3, d0, d1, dynamic_address);
	set_at<0, 5120>(result, h3_4_rd0_res);
	hw_uint<32>  h3_4_rd1_res = h3_4_rd1_select(h3_3, d0, d1, dynamic_address);
	set_at<32, 5120>(result, h3_4_rd1_res);
	hw_uint<32>  h3_4_rd2_res = h3_4_rd2_select(h3_3, d0, d1, dynamic_address);
	set_at<64, 5120>(result, h3_4_rd2_res);
	hw_uint<32>  h3_4_rd3_res = h3_4_rd3_select(h3_3, d0, d1, dynamic_address);
	set_at<96, 5120>(result, h3_4_rd3_res);
	hw_uint<32>  h3_4_rd4_res = h3_4_rd4_select(h3_3, d0, d1, dynamic_address);
	set_at<128, 5120>(result, h3_4_rd4_res);
	hw_uint<32>  h3_4_rd5_res = h3_4_rd5_select(h3_3, d0, d1, dynamic_address);
	set_at<160, 5120>(result, h3_4_rd5_res);
	hw_uint<32>  h3_4_rd6_res = h3_4_rd6_select(h3_3, d0, d1, dynamic_address);
	set_at<192, 5120>(result, h3_4_rd6_res);
	hw_uint<32>  h3_4_rd7_res = h3_4_rd7_select(h3_3, d0, d1, dynamic_address);
	set_at<224, 5120>(result, h3_4_rd7_res);
	hw_uint<32>  h3_4_rd8_res = h3_4_rd8_select(h3_3, d0, d1, dynamic_address);
	set_at<256, 5120>(result, h3_4_rd8_res);
	hw_uint<32>  h3_4_rd9_res = h3_4_rd9_select(h3_3, d0, d1, dynamic_address);
	set_at<288, 5120>(result, h3_4_rd9_res);
	hw_uint<32>  h3_4_rd10_res = h3_4_rd10_select(h3_3, d0, d1, dynamic_address);
	set_at<320, 5120>(result, h3_4_rd10_res);
	hw_uint<32>  h3_4_rd11_res = h3_4_rd11_select(h3_3, d0, d1, dynamic_address);
	set_at<352, 5120>(result, h3_4_rd11_res);
	hw_uint<32>  h3_4_rd12_res = h3_4_rd12_select(h3_3, d0, d1, dynamic_address);
	set_at<384, 5120>(result, h3_4_rd12_res);
	hw_uint<32>  h3_4_rd13_res = h3_4_rd13_select(h3_3, d0, d1, dynamic_address);
	set_at<416, 5120>(result, h3_4_rd13_res);
	hw_uint<32>  h3_4_rd14_res = h3_4_rd14_select(h3_3, d0, d1, dynamic_address);
	set_at<448, 5120>(result, h3_4_rd14_res);
	hw_uint<32>  h3_4_rd15_res = h3_4_rd15_select(h3_3, d0, d1, dynamic_address);
	set_at<480, 5120>(result, h3_4_rd15_res);
	hw_uint<32>  h3_4_rd16_res = h3_4_rd16_select(h3_3, d0, d1, dynamic_address);
	set_at<512, 5120>(result, h3_4_rd16_res);
	hw_uint<32>  h3_4_rd17_res = h3_4_rd17_select(h3_3, d0, d1, dynamic_address);
	set_at<544, 5120>(result, h3_4_rd17_res);
	hw_uint<32>  h3_4_rd18_res = h3_4_rd18_select(h3_3, d0, d1, dynamic_address);
	set_at<576, 5120>(result, h3_4_rd18_res);
	hw_uint<32>  h3_4_rd19_res = h3_4_rd19_select(h3_3, d0, d1, dynamic_address);
	set_at<608, 5120>(result, h3_4_rd19_res);
	hw_uint<32>  h3_4_rd20_res = h3_4_rd20_select(h3_3, d0, d1, dynamic_address);
	set_at<640, 5120>(result, h3_4_rd20_res);
	hw_uint<32>  h3_4_rd21_res = h3_4_rd21_select(h3_3, d0, d1, dynamic_address);
	set_at<672, 5120>(result, h3_4_rd21_res);
	hw_uint<32>  h3_4_rd22_res = h3_4_rd22_select(h3_3, d0, d1, dynamic_address);
	set_at<704, 5120>(result, h3_4_rd22_res);
	hw_uint<32>  h3_4_rd23_res = h3_4_rd23_select(h3_3, d0, d1, dynamic_address);
	set_at<736, 5120>(result, h3_4_rd23_res);
	hw_uint<32>  h3_4_rd24_res = h3_4_rd24_select(h3_3, d0, d1, dynamic_address);
	set_at<768, 5120>(result, h3_4_rd24_res);
	hw_uint<32>  h3_4_rd25_res = h3_4_rd25_select(h3_3, d0, d1, dynamic_address);
	set_at<800, 5120>(result, h3_4_rd25_res);
	hw_uint<32>  h3_4_rd26_res = h3_4_rd26_select(h3_3, d0, d1, dynamic_address);
	set_at<832, 5120>(result, h3_4_rd26_res);
	hw_uint<32>  h3_4_rd27_res = h3_4_rd27_select(h3_3, d0, d1, dynamic_address);
	set_at<864, 5120>(result, h3_4_rd27_res);
	hw_uint<32>  h3_4_rd28_res = h3_4_rd28_select(h3_3, d0, d1, dynamic_address);
	set_at<896, 5120>(result, h3_4_rd28_res);
	hw_uint<32>  h3_4_rd29_res = h3_4_rd29_select(h3_3, d0, d1, dynamic_address);
	set_at<928, 5120>(result, h3_4_rd29_res);
	hw_uint<32>  h3_4_rd30_res = h3_4_rd30_select(h3_3, d0, d1, dynamic_address);
	set_at<960, 5120>(result, h3_4_rd30_res);
	hw_uint<32>  h3_4_rd31_res = h3_4_rd31_select(h3_3, d0, d1, dynamic_address);
	set_at<992, 5120>(result, h3_4_rd31_res);
	hw_uint<32>  h3_4_rd32_res = h3_4_rd32_select(h3_3, d0, d1, dynamic_address);
	set_at<1024, 5120>(result, h3_4_rd32_res);
	hw_uint<32>  h3_4_rd33_res = h3_4_rd33_select(h3_3, d0, d1, dynamic_address);
	set_at<1056, 5120>(result, h3_4_rd33_res);
	hw_uint<32>  h3_4_rd34_res = h3_4_rd34_select(h3_3, d0, d1, dynamic_address);
	set_at<1088, 5120>(result, h3_4_rd34_res);
	hw_uint<32>  h3_4_rd35_res = h3_4_rd35_select(h3_3, d0, d1, dynamic_address);
	set_at<1120, 5120>(result, h3_4_rd35_res);
	hw_uint<32>  h3_4_rd36_res = h3_4_rd36_select(h3_3, d0, d1, dynamic_address);
	set_at<1152, 5120>(result, h3_4_rd36_res);
	hw_uint<32>  h3_4_rd37_res = h3_4_rd37_select(h3_3, d0, d1, dynamic_address);
	set_at<1184, 5120>(result, h3_4_rd37_res);
	hw_uint<32>  h3_4_rd38_res = h3_4_rd38_select(h3_3, d0, d1, dynamic_address);
	set_at<1216, 5120>(result, h3_4_rd38_res);
	hw_uint<32>  h3_4_rd39_res = h3_4_rd39_select(h3_3, d0, d1, dynamic_address);
	set_at<1248, 5120>(result, h3_4_rd39_res);
	hw_uint<32>  h3_4_rd40_res = h3_4_rd40_select(h3_3, d0, d1, dynamic_address);
	set_at<1280, 5120>(result, h3_4_rd40_res);
	hw_uint<32>  h3_4_rd41_res = h3_4_rd41_select(h3_3, d0, d1, dynamic_address);
	set_at<1312, 5120>(result, h3_4_rd41_res);
	hw_uint<32>  h3_4_rd42_res = h3_4_rd42_select(h3_3, d0, d1, dynamic_address);
	set_at<1344, 5120>(result, h3_4_rd42_res);
	hw_uint<32>  h3_4_rd43_res = h3_4_rd43_select(h3_3, d0, d1, dynamic_address);
	set_at<1376, 5120>(result, h3_4_rd43_res);
	hw_uint<32>  h3_4_rd44_res = h3_4_rd44_select(h3_3, d0, d1, dynamic_address);
	set_at<1408, 5120>(result, h3_4_rd44_res);
	hw_uint<32>  h3_4_rd45_res = h3_4_rd45_select(h3_3, d0, d1, dynamic_address);
	set_at<1440, 5120>(result, h3_4_rd45_res);
	hw_uint<32>  h3_4_rd46_res = h3_4_rd46_select(h3_3, d0, d1, dynamic_address);
	set_at<1472, 5120>(result, h3_4_rd46_res);
	hw_uint<32>  h3_4_rd47_res = h3_4_rd47_select(h3_3, d0, d1, dynamic_address);
	set_at<1504, 5120>(result, h3_4_rd47_res);
	hw_uint<32>  h3_4_rd48_res = h3_4_rd48_select(h3_3, d0, d1, dynamic_address);
	set_at<1536, 5120>(result, h3_4_rd48_res);
	hw_uint<32>  h3_4_rd49_res = h3_4_rd49_select(h3_3, d0, d1, dynamic_address);
	set_at<1568, 5120>(result, h3_4_rd49_res);
	hw_uint<32>  h3_4_rd50_res = h3_4_rd50_select(h3_3, d0, d1, dynamic_address);
	set_at<1600, 5120>(result, h3_4_rd50_res);
	hw_uint<32>  h3_4_rd51_res = h3_4_rd51_select(h3_3, d0, d1, dynamic_address);
	set_at<1632, 5120>(result, h3_4_rd51_res);
	hw_uint<32>  h3_4_rd52_res = h3_4_rd52_select(h3_3, d0, d1, dynamic_address);
	set_at<1664, 5120>(result, h3_4_rd52_res);
	hw_uint<32>  h3_4_rd53_res = h3_4_rd53_select(h3_3, d0, d1, dynamic_address);
	set_at<1696, 5120>(result, h3_4_rd53_res);
	hw_uint<32>  h3_4_rd54_res = h3_4_rd54_select(h3_3, d0, d1, dynamic_address);
	set_at<1728, 5120>(result, h3_4_rd54_res);
	hw_uint<32>  h3_4_rd55_res = h3_4_rd55_select(h3_3, d0, d1, dynamic_address);
	set_at<1760, 5120>(result, h3_4_rd55_res);
	hw_uint<32>  h3_4_rd56_res = h3_4_rd56_select(h3_3, d0, d1, dynamic_address);
	set_at<1792, 5120>(result, h3_4_rd56_res);
	hw_uint<32>  h3_4_rd57_res = h3_4_rd57_select(h3_3, d0, d1, dynamic_address);
	set_at<1824, 5120>(result, h3_4_rd57_res);
	hw_uint<32>  h3_4_rd58_res = h3_4_rd58_select(h3_3, d0, d1, dynamic_address);
	set_at<1856, 5120>(result, h3_4_rd58_res);
	hw_uint<32>  h3_4_rd59_res = h3_4_rd59_select(h3_3, d0, d1, dynamic_address);
	set_at<1888, 5120>(result, h3_4_rd59_res);
	hw_uint<32>  h3_4_rd60_res = h3_4_rd60_select(h3_3, d0, d1, dynamic_address);
	set_at<1920, 5120>(result, h3_4_rd60_res);
	hw_uint<32>  h3_4_rd61_res = h3_4_rd61_select(h3_3, d0, d1, dynamic_address);
	set_at<1952, 5120>(result, h3_4_rd61_res);
	hw_uint<32>  h3_4_rd62_res = h3_4_rd62_select(h3_3, d0, d1, dynamic_address);
	set_at<1984, 5120>(result, h3_4_rd62_res);
	hw_uint<32>  h3_4_rd63_res = h3_4_rd63_select(h3_3, d0, d1, dynamic_address);
	set_at<2016, 5120>(result, h3_4_rd63_res);
	hw_uint<32>  h3_4_rd64_res = h3_4_rd64_select(h3_3, d0, d1, dynamic_address);
	set_at<2048, 5120>(result, h3_4_rd64_res);
	hw_uint<32>  h3_4_rd65_res = h3_4_rd65_select(h3_3, d0, d1, dynamic_address);
	set_at<2080, 5120>(result, h3_4_rd65_res);
	hw_uint<32>  h3_4_rd66_res = h3_4_rd66_select(h3_3, d0, d1, dynamic_address);
	set_at<2112, 5120>(result, h3_4_rd66_res);
	hw_uint<32>  h3_4_rd67_res = h3_4_rd67_select(h3_3, d0, d1, dynamic_address);
	set_at<2144, 5120>(result, h3_4_rd67_res);
	hw_uint<32>  h3_4_rd68_res = h3_4_rd68_select(h3_3, d0, d1, dynamic_address);
	set_at<2176, 5120>(result, h3_4_rd68_res);
	hw_uint<32>  h3_4_rd69_res = h3_4_rd69_select(h3_3, d0, d1, dynamic_address);
	set_at<2208, 5120>(result, h3_4_rd69_res);
	hw_uint<32>  h3_4_rd70_res = h3_4_rd70_select(h3_3, d0, d1, dynamic_address);
	set_at<2240, 5120>(result, h3_4_rd70_res);
	hw_uint<32>  h3_4_rd71_res = h3_4_rd71_select(h3_3, d0, d1, dynamic_address);
	set_at<2272, 5120>(result, h3_4_rd71_res);
	hw_uint<32>  h3_4_rd72_res = h3_4_rd72_select(h3_3, d0, d1, dynamic_address);
	set_at<2304, 5120>(result, h3_4_rd72_res);
	hw_uint<32>  h3_4_rd73_res = h3_4_rd73_select(h3_3, d0, d1, dynamic_address);
	set_at<2336, 5120>(result, h3_4_rd73_res);
	hw_uint<32>  h3_4_rd74_res = h3_4_rd74_select(h3_3, d0, d1, dynamic_address);
	set_at<2368, 5120>(result, h3_4_rd74_res);
	hw_uint<32>  h3_4_rd75_res = h3_4_rd75_select(h3_3, d0, d1, dynamic_address);
	set_at<2400, 5120>(result, h3_4_rd75_res);
	hw_uint<32>  h3_4_rd76_res = h3_4_rd76_select(h3_3, d0, d1, dynamic_address);
	set_at<2432, 5120>(result, h3_4_rd76_res);
	hw_uint<32>  h3_4_rd77_res = h3_4_rd77_select(h3_3, d0, d1, dynamic_address);
	set_at<2464, 5120>(result, h3_4_rd77_res);
	hw_uint<32>  h3_4_rd78_res = h3_4_rd78_select(h3_3, d0, d1, dynamic_address);
	set_at<2496, 5120>(result, h3_4_rd78_res);
	hw_uint<32>  h3_4_rd79_res = h3_4_rd79_select(h3_3, d0, d1, dynamic_address);
	set_at<2528, 5120>(result, h3_4_rd79_res);
	hw_uint<32>  h3_4_rd80_res = h3_4_rd80_select(h3_3, d0, d1, dynamic_address);
	set_at<2560, 5120>(result, h3_4_rd80_res);
	hw_uint<32>  h3_4_rd81_res = h3_4_rd81_select(h3_3, d0, d1, dynamic_address);
	set_at<2592, 5120>(result, h3_4_rd81_res);
	hw_uint<32>  h3_4_rd82_res = h3_4_rd82_select(h3_3, d0, d1, dynamic_address);
	set_at<2624, 5120>(result, h3_4_rd82_res);
	hw_uint<32>  h3_4_rd83_res = h3_4_rd83_select(h3_3, d0, d1, dynamic_address);
	set_at<2656, 5120>(result, h3_4_rd83_res);
	hw_uint<32>  h3_4_rd84_res = h3_4_rd84_select(h3_3, d0, d1, dynamic_address);
	set_at<2688, 5120>(result, h3_4_rd84_res);
	hw_uint<32>  h3_4_rd85_res = h3_4_rd85_select(h3_3, d0, d1, dynamic_address);
	set_at<2720, 5120>(result, h3_4_rd85_res);
	hw_uint<32>  h3_4_rd86_res = h3_4_rd86_select(h3_3, d0, d1, dynamic_address);
	set_at<2752, 5120>(result, h3_4_rd86_res);
	hw_uint<32>  h3_4_rd87_res = h3_4_rd87_select(h3_3, d0, d1, dynamic_address);
	set_at<2784, 5120>(result, h3_4_rd87_res);
	hw_uint<32>  h3_4_rd88_res = h3_4_rd88_select(h3_3, d0, d1, dynamic_address);
	set_at<2816, 5120>(result, h3_4_rd88_res);
	hw_uint<32>  h3_4_rd89_res = h3_4_rd89_select(h3_3, d0, d1, dynamic_address);
	set_at<2848, 5120>(result, h3_4_rd89_res);
	hw_uint<32>  h3_4_rd90_res = h3_4_rd90_select(h3_3, d0, d1, dynamic_address);
	set_at<2880, 5120>(result, h3_4_rd90_res);
	hw_uint<32>  h3_4_rd91_res = h3_4_rd91_select(h3_3, d0, d1, dynamic_address);
	set_at<2912, 5120>(result, h3_4_rd91_res);
	hw_uint<32>  h3_4_rd92_res = h3_4_rd92_select(h3_3, d0, d1, dynamic_address);
	set_at<2944, 5120>(result, h3_4_rd92_res);
	hw_uint<32>  h3_4_rd93_res = h3_4_rd93_select(h3_3, d0, d1, dynamic_address);
	set_at<2976, 5120>(result, h3_4_rd93_res);
	hw_uint<32>  h3_4_rd94_res = h3_4_rd94_select(h3_3, d0, d1, dynamic_address);
	set_at<3008, 5120>(result, h3_4_rd94_res);
	hw_uint<32>  h3_4_rd95_res = h3_4_rd95_select(h3_3, d0, d1, dynamic_address);
	set_at<3040, 5120>(result, h3_4_rd95_res);
	hw_uint<32>  h3_4_rd96_res = h3_4_rd96_select(h3_3, d0, d1, dynamic_address);
	set_at<3072, 5120>(result, h3_4_rd96_res);
	hw_uint<32>  h3_4_rd97_res = h3_4_rd97_select(h3_3, d0, d1, dynamic_address);
	set_at<3104, 5120>(result, h3_4_rd97_res);
	hw_uint<32>  h3_4_rd98_res = h3_4_rd98_select(h3_3, d0, d1, dynamic_address);
	set_at<3136, 5120>(result, h3_4_rd98_res);
	hw_uint<32>  h3_4_rd99_res = h3_4_rd99_select(h3_3, d0, d1, dynamic_address);
	set_at<3168, 5120>(result, h3_4_rd99_res);
	hw_uint<32>  h3_4_rd100_res = h3_4_rd100_select(h3_3, d0, d1, dynamic_address);
	set_at<3200, 5120>(result, h3_4_rd100_res);
	hw_uint<32>  h3_4_rd101_res = h3_4_rd101_select(h3_3, d0, d1, dynamic_address);
	set_at<3232, 5120>(result, h3_4_rd101_res);
	hw_uint<32>  h3_4_rd102_res = h3_4_rd102_select(h3_3, d0, d1, dynamic_address);
	set_at<3264, 5120>(result, h3_4_rd102_res);
	hw_uint<32>  h3_4_rd103_res = h3_4_rd103_select(h3_3, d0, d1, dynamic_address);
	set_at<3296, 5120>(result, h3_4_rd103_res);
	hw_uint<32>  h3_4_rd104_res = h3_4_rd104_select(h3_3, d0, d1, dynamic_address);
	set_at<3328, 5120>(result, h3_4_rd104_res);
	hw_uint<32>  h3_4_rd105_res = h3_4_rd105_select(h3_3, d0, d1, dynamic_address);
	set_at<3360, 5120>(result, h3_4_rd105_res);
	hw_uint<32>  h3_4_rd106_res = h3_4_rd106_select(h3_3, d0, d1, dynamic_address);
	set_at<3392, 5120>(result, h3_4_rd106_res);
	hw_uint<32>  h3_4_rd107_res = h3_4_rd107_select(h3_3, d0, d1, dynamic_address);
	set_at<3424, 5120>(result, h3_4_rd107_res);
	hw_uint<32>  h3_4_rd108_res = h3_4_rd108_select(h3_3, d0, d1, dynamic_address);
	set_at<3456, 5120>(result, h3_4_rd108_res);
	hw_uint<32>  h3_4_rd109_res = h3_4_rd109_select(h3_3, d0, d1, dynamic_address);
	set_at<3488, 5120>(result, h3_4_rd109_res);
	hw_uint<32>  h3_4_rd110_res = h3_4_rd110_select(h3_3, d0, d1, dynamic_address);
	set_at<3520, 5120>(result, h3_4_rd110_res);
	hw_uint<32>  h3_4_rd111_res = h3_4_rd111_select(h3_3, d0, d1, dynamic_address);
	set_at<3552, 5120>(result, h3_4_rd111_res);
	hw_uint<32>  h3_4_rd112_res = h3_4_rd112_select(h3_3, d0, d1, dynamic_address);
	set_at<3584, 5120>(result, h3_4_rd112_res);
	hw_uint<32>  h3_4_rd113_res = h3_4_rd113_select(h3_3, d0, d1, dynamic_address);
	set_at<3616, 5120>(result, h3_4_rd113_res);
	hw_uint<32>  h3_4_rd114_res = h3_4_rd114_select(h3_3, d0, d1, dynamic_address);
	set_at<3648, 5120>(result, h3_4_rd114_res);
	hw_uint<32>  h3_4_rd115_res = h3_4_rd115_select(h3_3, d0, d1, dynamic_address);
	set_at<3680, 5120>(result, h3_4_rd115_res);
	hw_uint<32>  h3_4_rd116_res = h3_4_rd116_select(h3_3, d0, d1, dynamic_address);
	set_at<3712, 5120>(result, h3_4_rd116_res);
	hw_uint<32>  h3_4_rd117_res = h3_4_rd117_select(h3_3, d0, d1, dynamic_address);
	set_at<3744, 5120>(result, h3_4_rd117_res);
	hw_uint<32>  h3_4_rd118_res = h3_4_rd118_select(h3_3, d0, d1, dynamic_address);
	set_at<3776, 5120>(result, h3_4_rd118_res);
	hw_uint<32>  h3_4_rd119_res = h3_4_rd119_select(h3_3, d0, d1, dynamic_address);
	set_at<3808, 5120>(result, h3_4_rd119_res);
	hw_uint<32>  h3_4_rd120_res = h3_4_rd120_select(h3_3, d0, d1, dynamic_address);
	set_at<3840, 5120>(result, h3_4_rd120_res);
	hw_uint<32>  h3_4_rd121_res = h3_4_rd121_select(h3_3, d0, d1, dynamic_address);
	set_at<3872, 5120>(result, h3_4_rd121_res);
	hw_uint<32>  h3_4_rd122_res = h3_4_rd122_select(h3_3, d0, d1, dynamic_address);
	set_at<3904, 5120>(result, h3_4_rd122_res);
	hw_uint<32>  h3_4_rd123_res = h3_4_rd123_select(h3_3, d0, d1, dynamic_address);
	set_at<3936, 5120>(result, h3_4_rd123_res);
	hw_uint<32>  h3_4_rd124_res = h3_4_rd124_select(h3_3, d0, d1, dynamic_address);
	set_at<3968, 5120>(result, h3_4_rd124_res);
	hw_uint<32>  h3_4_rd125_res = h3_4_rd125_select(h3_3, d0, d1, dynamic_address);
	set_at<4000, 5120>(result, h3_4_rd125_res);
	hw_uint<32>  h3_4_rd126_res = h3_4_rd126_select(h3_3, d0, d1, dynamic_address);
	set_at<4032, 5120>(result, h3_4_rd126_res);
	hw_uint<32>  h3_4_rd127_res = h3_4_rd127_select(h3_3, d0, d1, dynamic_address);
	set_at<4064, 5120>(result, h3_4_rd127_res);
	hw_uint<32>  h3_4_rd128_res = h3_4_rd128_select(h3_3, d0, d1, dynamic_address);
	set_at<4096, 5120>(result, h3_4_rd128_res);
	hw_uint<32>  h3_4_rd129_res = h3_4_rd129_select(h3_3, d0, d1, dynamic_address);
	set_at<4128, 5120>(result, h3_4_rd129_res);
	hw_uint<32>  h3_4_rd130_res = h3_4_rd130_select(h3_3, d0, d1, dynamic_address);
	set_at<4160, 5120>(result, h3_4_rd130_res);
	hw_uint<32>  h3_4_rd131_res = h3_4_rd131_select(h3_3, d0, d1, dynamic_address);
	set_at<4192, 5120>(result, h3_4_rd131_res);
	hw_uint<32>  h3_4_rd132_res = h3_4_rd132_select(h3_3, d0, d1, dynamic_address);
	set_at<4224, 5120>(result, h3_4_rd132_res);
	hw_uint<32>  h3_4_rd133_res = h3_4_rd133_select(h3_3, d0, d1, dynamic_address);
	set_at<4256, 5120>(result, h3_4_rd133_res);
	hw_uint<32>  h3_4_rd134_res = h3_4_rd134_select(h3_3, d0, d1, dynamic_address);
	set_at<4288, 5120>(result, h3_4_rd134_res);
	hw_uint<32>  h3_4_rd135_res = h3_4_rd135_select(h3_3, d0, d1, dynamic_address);
	set_at<4320, 5120>(result, h3_4_rd135_res);
	hw_uint<32>  h3_4_rd136_res = h3_4_rd136_select(h3_3, d0, d1, dynamic_address);
	set_at<4352, 5120>(result, h3_4_rd136_res);
	hw_uint<32>  h3_4_rd137_res = h3_4_rd137_select(h3_3, d0, d1, dynamic_address);
	set_at<4384, 5120>(result, h3_4_rd137_res);
	hw_uint<32>  h3_4_rd138_res = h3_4_rd138_select(h3_3, d0, d1, dynamic_address);
	set_at<4416, 5120>(result, h3_4_rd138_res);
	hw_uint<32>  h3_4_rd139_res = h3_4_rd139_select(h3_3, d0, d1, dynamic_address);
	set_at<4448, 5120>(result, h3_4_rd139_res);
	hw_uint<32>  h3_4_rd140_res = h3_4_rd140_select(h3_3, d0, d1, dynamic_address);
	set_at<4480, 5120>(result, h3_4_rd140_res);
	hw_uint<32>  h3_4_rd141_res = h3_4_rd141_select(h3_3, d0, d1, dynamic_address);
	set_at<4512, 5120>(result, h3_4_rd141_res);
	hw_uint<32>  h3_4_rd142_res = h3_4_rd142_select(h3_3, d0, d1, dynamic_address);
	set_at<4544, 5120>(result, h3_4_rd142_res);
	hw_uint<32>  h3_4_rd143_res = h3_4_rd143_select(h3_3, d0, d1, dynamic_address);
	set_at<4576, 5120>(result, h3_4_rd143_res);
	hw_uint<32>  h3_4_rd144_res = h3_4_rd144_select(h3_3, d0, d1, dynamic_address);
	set_at<4608, 5120>(result, h3_4_rd144_res);
	hw_uint<32>  h3_4_rd145_res = h3_4_rd145_select(h3_3, d0, d1, dynamic_address);
	set_at<4640, 5120>(result, h3_4_rd145_res);
	hw_uint<32>  h3_4_rd146_res = h3_4_rd146_select(h3_3, d0, d1, dynamic_address);
	set_at<4672, 5120>(result, h3_4_rd146_res);
	hw_uint<32>  h3_4_rd147_res = h3_4_rd147_select(h3_3, d0, d1, dynamic_address);
	set_at<4704, 5120>(result, h3_4_rd147_res);
	hw_uint<32>  h3_4_rd148_res = h3_4_rd148_select(h3_3, d0, d1, dynamic_address);
	set_at<4736, 5120>(result, h3_4_rd148_res);
	hw_uint<32>  h3_4_rd149_res = h3_4_rd149_select(h3_3, d0, d1, dynamic_address);
	set_at<4768, 5120>(result, h3_4_rd149_res);
	hw_uint<32>  h3_4_rd150_res = h3_4_rd150_select(h3_3, d0, d1, dynamic_address);
	set_at<4800, 5120>(result, h3_4_rd150_res);
	hw_uint<32>  h3_4_rd151_res = h3_4_rd151_select(h3_3, d0, d1, dynamic_address);
	set_at<4832, 5120>(result, h3_4_rd151_res);
	hw_uint<32>  h3_4_rd152_res = h3_4_rd152_select(h3_3, d0, d1, dynamic_address);
	set_at<4864, 5120>(result, h3_4_rd152_res);
	hw_uint<32>  h3_4_rd153_res = h3_4_rd153_select(h3_3, d0, d1, dynamic_address);
	set_at<4896, 5120>(result, h3_4_rd153_res);
	hw_uint<32>  h3_4_rd154_res = h3_4_rd154_select(h3_3, d0, d1, dynamic_address);
	set_at<4928, 5120>(result, h3_4_rd154_res);
	hw_uint<32>  h3_4_rd155_res = h3_4_rd155_select(h3_3, d0, d1, dynamic_address);
	set_at<4960, 5120>(result, h3_4_rd155_res);
	hw_uint<32>  h3_4_rd156_res = h3_4_rd156_select(h3_3, d0, d1, dynamic_address);
	set_at<4992, 5120>(result, h3_4_rd156_res);
	hw_uint<32>  h3_4_rd157_res = h3_4_rd157_select(h3_3, d0, d1, dynamic_address);
	set_at<5024, 5120>(result, h3_4_rd157_res);
	hw_uint<32>  h3_4_rd158_res = h3_4_rd158_select(h3_3, d0, d1, dynamic_address);
	set_at<5056, 5120>(result, h3_4_rd158_res);
	hw_uint<32>  h3_4_rd159_res = h3_4_rd159_select(h3_3, d0, d1, dynamic_address);
	set_at<5088, 5120>(result, h3_4_rd159_res);
	return result;
}

struct h3_4_h3_4_update_0_write0_merged_banks_5_cache {
	// RAM Box: {[-128, 1152], [-5, 1027]}
	// Capacity: 86
	// # of read delays: 5
  // 0, 1, 42, 43, 85
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 40> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 41> f7;
	hw_uint<32>  f8;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_41() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_42() {
		return f4;
	}

	inline hw_uint<32>  peek_43() {
		return f6;
	}

	inline hw_uint<32>  peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_85() {
		return f8;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 40
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 40 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write1_merged_banks_5_cache {
	// RAM Box: {[-127, 1121], [-5, 1028]}
	// Capacity: 86
	// # of read delays: 4
  // 0, 1, 43, 85
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 41> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_43() {
		return f4;
	}

	inline hw_uint<32>  peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_85() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write10_merged_banks_5_cache {
	// RAM Box: {[-118, 1130], [-5, 1028]}
	// Capacity: 86
	// # of read delays: 4
  // 0, 1, 43, 85
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 41> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_43() {
		return f4;
	}

	inline hw_uint<32>  peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_85() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write11_merged_banks_5_cache {
	// RAM Box: {[-117, 1131], [-5, 1028]}
	// Capacity: 86
	// # of read delays: 4
  // 0, 1, 43, 85
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 41> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_43() {
		return f4;
	}

	inline hw_uint<32>  peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_85() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write12_merged_banks_5_cache {
	// RAM Box: {[-116, 1132], [-5, 1028]}
	// Capacity: 86
	// # of read delays: 4
  // 0, 1, 43, 85
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 41> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_43() {
		return f4;
	}

	inline hw_uint<32>  peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_85() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write13_merged_banks_5_cache {
	// RAM Box: {[-115, 1133], [-5, 1028]}
	// Capacity: 86
	// # of read delays: 4
  // 0, 1, 43, 85
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 41> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_43() {
		return f4;
	}

	inline hw_uint<32>  peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_85() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write14_merged_banks_5_cache {
	// RAM Box: {[-114, 1134], [-5, 1028]}
	// Capacity: 86
	// # of read delays: 4
  // 0, 1, 43, 85
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 41> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_43() {
		return f4;
	}

	inline hw_uint<32>  peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_85() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write15_merged_banks_5_cache {
	// RAM Box: {[-113, 1135], [-5, 1028]}
	// Capacity: 86
	// # of read delays: 4
  // 0, 1, 43, 85
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 41> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_43() {
		return f4;
	}

	inline hw_uint<32>  peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_85() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write16_merged_banks_5_cache {
	// RAM Box: {[-112, 1136], [-5, 1028]}
	// Capacity: 86
	// # of read delays: 4
  // 0, 1, 43, 85
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 41> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_43() {
		return f4;
	}

	inline hw_uint<32>  peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_85() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write17_merged_banks_5_cache {
	// RAM Box: {[-111, 1137], [-5, 1028]}
	// Capacity: 86
	// # of read delays: 4
  // 0, 1, 43, 85
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 41> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_43() {
		return f4;
	}

	inline hw_uint<32>  peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_85() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write18_merged_banks_5_cache {
	// RAM Box: {[-110, 1138], [-5, 1028]}
	// Capacity: 86
	// # of read delays: 4
  // 0, 1, 43, 85
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 41> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_43() {
		return f4;
	}

	inline hw_uint<32>  peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_85() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write19_merged_banks_5_cache {
	// RAM Box: {[-109, 1139], [-5, 1028]}
	// Capacity: 86
	// # of read delays: 4
  // 0, 1, 43, 85
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 41> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_43() {
		return f4;
	}

	inline hw_uint<32>  peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_85() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write2_merged_banks_5_cache {
	// RAM Box: {[-126, 1122], [-5, 1028]}
	// Capacity: 86
	// # of read delays: 4
  // 0, 1, 43, 85
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 41> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_43() {
		return f4;
	}

	inline hw_uint<32>  peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_85() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write20_merged_banks_5_cache {
	// RAM Box: {[-108, 1140], [-5, 1028]}
	// Capacity: 86
	// # of read delays: 4
  // 0, 1, 43, 85
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 41> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_43() {
		return f4;
	}

	inline hw_uint<32>  peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_85() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write21_merged_banks_5_cache {
	// RAM Box: {[-107, 1141], [-5, 1028]}
	// Capacity: 86
	// # of read delays: 4
  // 0, 1, 43, 85
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 41> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_43() {
		return f4;
	}

	inline hw_uint<32>  peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_85() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write22_merged_banks_5_cache {
	// RAM Box: {[-106, 1142], [-5, 1028]}
	// Capacity: 86
	// # of read delays: 4
  // 0, 1, 43, 85
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 41> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_43() {
		return f4;
	}

	inline hw_uint<32>  peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_85() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write23_merged_banks_5_cache {
	// RAM Box: {[-105, 1143], [-5, 1028]}
	// Capacity: 86
	// # of read delays: 4
  // 0, 1, 43, 85
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 41> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_43() {
		return f4;
	}

	inline hw_uint<32>  peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_85() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write24_merged_banks_5_cache {
	// RAM Box: {[-104, 1144], [-5, 1028]}
	// Capacity: 86
	// # of read delays: 4
  // 0, 1, 43, 85
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 41> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_43() {
		return f4;
	}

	inline hw_uint<32>  peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_85() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write25_merged_banks_5_cache {
	// RAM Box: {[-103, 1145], [-5, 1028]}
	// Capacity: 86
	// # of read delays: 4
  // 0, 1, 43, 85
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 41> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_43() {
		return f4;
	}

	inline hw_uint<32>  peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_85() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write26_merged_banks_5_cache {
	// RAM Box: {[-102, 1146], [-5, 1028]}
	// Capacity: 86
	// # of read delays: 4
  // 0, 1, 43, 85
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 41> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_43() {
		return f4;
	}

	inline hw_uint<32>  peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_85() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write27_merged_banks_5_cache {
	// RAM Box: {[-101, 1147], [-5, 1028]}
	// Capacity: 86
	// # of read delays: 4
  // 0, 1, 43, 85
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 41> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_43() {
		return f4;
	}

	inline hw_uint<32>  peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_85() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write28_merged_banks_5_cache {
	// RAM Box: {[-100, 1148], [-5, 1028]}
	// Capacity: 86
	// # of read delays: 4
  // 0, 1, 43, 85
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 41> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_43() {
		return f4;
	}

	inline hw_uint<32>  peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_85() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write29_merged_banks_5_cache {
	// RAM Box: {[-99, 1149], [-5, 1028]}
	// Capacity: 86
	// # of read delays: 4
  // 0, 1, 43, 85
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 41> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_43() {
		return f4;
	}

	inline hw_uint<32>  peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_85() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write3_merged_banks_5_cache {
	// RAM Box: {[-125, 1123], [-5, 1028]}
	// Capacity: 86
	// # of read delays: 4
  // 0, 1, 43, 85
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 41> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_43() {
		return f4;
	}

	inline hw_uint<32>  peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_85() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write30_merged_banks_5_cache {
	// RAM Box: {[-98, 1150], [-5, 1028]}
	// Capacity: 86
	// # of read delays: 4
  // 0, 1, 43, 85
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 41> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_43() {
		return f4;
	}

	inline hw_uint<32>  peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_85() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write31_merged_banks_5_cache {
	// RAM Box: {[-129, 1151], [-4, 1028]}
	// Capacity: 86
	// # of read delays: 5
  // 0, 1, 43, 44, 85
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 41> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 40> f7;
	hw_uint<32>  f8;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_43() {
		return f4;
	}

	inline hw_uint<32>  peek_44() {
		return f6;
	}

	inline hw_uint<32>  peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_85() {
		return f8;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 40
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 40 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write4_merged_banks_5_cache {
	// RAM Box: {[-124, 1124], [-5, 1028]}
	// Capacity: 86
	// # of read delays: 4
  // 0, 1, 43, 85
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 41> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_43() {
		return f4;
	}

	inline hw_uint<32>  peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_85() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write5_merged_banks_5_cache {
	// RAM Box: {[-123, 1125], [-5, 1028]}
	// Capacity: 86
	// # of read delays: 4
  // 0, 1, 43, 85
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 41> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_43() {
		return f4;
	}

	inline hw_uint<32>  peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_85() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write6_merged_banks_5_cache {
	// RAM Box: {[-122, 1126], [-5, 1028]}
	// Capacity: 86
	// # of read delays: 4
  // 0, 1, 43, 85
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 41> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_43() {
		return f4;
	}

	inline hw_uint<32>  peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_85() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write7_merged_banks_5_cache {
	// RAM Box: {[-121, 1127], [-5, 1028]}
	// Capacity: 86
	// # of read delays: 4
  // 0, 1, 43, 85
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 41> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_43() {
		return f4;
	}

	inline hw_uint<32>  peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_85() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write8_merged_banks_5_cache {
	// RAM Box: {[-120, 1128], [-5, 1028]}
	// Capacity: 86
	// # of read delays: 4
  // 0, 1, 43, 85
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 41> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_43() {
		return f4;
	}

	inline hw_uint<32>  peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_85() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write9_merged_banks_5_cache {
	// RAM Box: {[-119, 1129], [-5, 1028]}
	// Capacity: 86
	// # of read delays: 4
  // 0, 1, 43, 85
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 41> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 41> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_42() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_43() {
		return f4;
	}

	inline hw_uint<32>  peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_85() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 41
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 41 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_4_cache {
  // # of banks: 32
  h3_4_h3_4_update_0_write0_merged_banks_5_cache h3_4_h3_4_update_0_write0_merged_banks_5;
  h3_4_h3_4_update_0_write1_merged_banks_5_cache h3_4_h3_4_update_0_write1_merged_banks_5;
  h3_4_h3_4_update_0_write10_merged_banks_5_cache h3_4_h3_4_update_0_write10_merged_banks_5;
  h3_4_h3_4_update_0_write11_merged_banks_5_cache h3_4_h3_4_update_0_write11_merged_banks_5;
  h3_4_h3_4_update_0_write12_merged_banks_5_cache h3_4_h3_4_update_0_write12_merged_banks_5;
  h3_4_h3_4_update_0_write13_merged_banks_5_cache h3_4_h3_4_update_0_write13_merged_banks_5;
  h3_4_h3_4_update_0_write14_merged_banks_5_cache h3_4_h3_4_update_0_write14_merged_banks_5;
  h3_4_h3_4_update_0_write15_merged_banks_5_cache h3_4_h3_4_update_0_write15_merged_banks_5;
  h3_4_h3_4_update_0_write16_merged_banks_5_cache h3_4_h3_4_update_0_write16_merged_banks_5;
  h3_4_h3_4_update_0_write17_merged_banks_5_cache h3_4_h3_4_update_0_write17_merged_banks_5;
  h3_4_h3_4_update_0_write18_merged_banks_5_cache h3_4_h3_4_update_0_write18_merged_banks_5;
  h3_4_h3_4_update_0_write19_merged_banks_5_cache h3_4_h3_4_update_0_write19_merged_banks_5;
  h3_4_h3_4_update_0_write2_merged_banks_5_cache h3_4_h3_4_update_0_write2_merged_banks_5;
  h3_4_h3_4_update_0_write20_merged_banks_5_cache h3_4_h3_4_update_0_write20_merged_banks_5;
  h3_4_h3_4_update_0_write21_merged_banks_5_cache h3_4_h3_4_update_0_write21_merged_banks_5;
  h3_4_h3_4_update_0_write22_merged_banks_5_cache h3_4_h3_4_update_0_write22_merged_banks_5;
  h3_4_h3_4_update_0_write23_merged_banks_5_cache h3_4_h3_4_update_0_write23_merged_banks_5;
  h3_4_h3_4_update_0_write24_merged_banks_5_cache h3_4_h3_4_update_0_write24_merged_banks_5;
  h3_4_h3_4_update_0_write25_merged_banks_5_cache h3_4_h3_4_update_0_write25_merged_banks_5;
  h3_4_h3_4_update_0_write26_merged_banks_5_cache h3_4_h3_4_update_0_write26_merged_banks_5;
  h3_4_h3_4_update_0_write27_merged_banks_5_cache h3_4_h3_4_update_0_write27_merged_banks_5;
  h3_4_h3_4_update_0_write28_merged_banks_5_cache h3_4_h3_4_update_0_write28_merged_banks_5;
  h3_4_h3_4_update_0_write29_merged_banks_5_cache h3_4_h3_4_update_0_write29_merged_banks_5;
  h3_4_h3_4_update_0_write3_merged_banks_5_cache h3_4_h3_4_update_0_write3_merged_banks_5;
  h3_4_h3_4_update_0_write30_merged_banks_5_cache h3_4_h3_4_update_0_write30_merged_banks_5;
  h3_4_h3_4_update_0_write31_merged_banks_5_cache h3_4_h3_4_update_0_write31_merged_banks_5;
  h3_4_h3_4_update_0_write4_merged_banks_5_cache h3_4_h3_4_update_0_write4_merged_banks_5;
  h3_4_h3_4_update_0_write5_merged_banks_5_cache h3_4_h3_4_update_0_write5_merged_banks_5;
  h3_4_h3_4_update_0_write6_merged_banks_5_cache h3_4_h3_4_update_0_write6_merged_banks_5;
  h3_4_h3_4_update_0_write7_merged_banks_5_cache h3_4_h3_4_update_0_write7_merged_banks_5;
  h3_4_h3_4_update_0_write8_merged_banks_5_cache h3_4_h3_4_update_0_write8_merged_banks_5;
  h3_4_h3_4_update_0_write9_merged_banks_5_cache h3_4_h3_4_update_0_write9_merged_banks_5;
};



inline void h3_4_h3_4_update_0_write0_write(hw_uint<32> & h3_4_h3_4_update_0_write0, h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write0_merged_banks_5.push(h3_4_h3_4_update_0_write0);
}

inline void h3_4_h3_4_update_0_write1_write(hw_uint<32> & h3_4_h3_4_update_0_write1, h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write1_merged_banks_5.push(h3_4_h3_4_update_0_write1);
}

inline void h3_4_h3_4_update_0_write10_write(hw_uint<32> & h3_4_h3_4_update_0_write10, h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write10_merged_banks_5.push(h3_4_h3_4_update_0_write10);
}

inline void h3_4_h3_4_update_0_write11_write(hw_uint<32> & h3_4_h3_4_update_0_write11, h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write11_merged_banks_5.push(h3_4_h3_4_update_0_write11);
}

inline void h3_4_h3_4_update_0_write12_write(hw_uint<32> & h3_4_h3_4_update_0_write12, h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write12_merged_banks_5.push(h3_4_h3_4_update_0_write12);
}

inline void h3_4_h3_4_update_0_write13_write(hw_uint<32> & h3_4_h3_4_update_0_write13, h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write13_merged_banks_5.push(h3_4_h3_4_update_0_write13);
}

inline void h3_4_h3_4_update_0_write14_write(hw_uint<32> & h3_4_h3_4_update_0_write14, h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write14_merged_banks_5.push(h3_4_h3_4_update_0_write14);
}

inline void h3_4_h3_4_update_0_write15_write(hw_uint<32> & h3_4_h3_4_update_0_write15, h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write15_merged_banks_5.push(h3_4_h3_4_update_0_write15);
}

inline void h3_4_h3_4_update_0_write16_write(hw_uint<32> & h3_4_h3_4_update_0_write16, h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write16_merged_banks_5.push(h3_4_h3_4_update_0_write16);
}

inline void h3_4_h3_4_update_0_write17_write(hw_uint<32> & h3_4_h3_4_update_0_write17, h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write17_merged_banks_5.push(h3_4_h3_4_update_0_write17);
}

inline void h3_4_h3_4_update_0_write18_write(hw_uint<32> & h3_4_h3_4_update_0_write18, h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write18_merged_banks_5.push(h3_4_h3_4_update_0_write18);
}

inline void h3_4_h3_4_update_0_write19_write(hw_uint<32> & h3_4_h3_4_update_0_write19, h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write19_merged_banks_5.push(h3_4_h3_4_update_0_write19);
}

inline void h3_4_h3_4_update_0_write2_write(hw_uint<32> & h3_4_h3_4_update_0_write2, h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write2_merged_banks_5.push(h3_4_h3_4_update_0_write2);
}

inline void h3_4_h3_4_update_0_write20_write(hw_uint<32> & h3_4_h3_4_update_0_write20, h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write20_merged_banks_5.push(h3_4_h3_4_update_0_write20);
}

inline void h3_4_h3_4_update_0_write21_write(hw_uint<32> & h3_4_h3_4_update_0_write21, h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write21_merged_banks_5.push(h3_4_h3_4_update_0_write21);
}

inline void h3_4_h3_4_update_0_write22_write(hw_uint<32> & h3_4_h3_4_update_0_write22, h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write22_merged_banks_5.push(h3_4_h3_4_update_0_write22);
}

inline void h3_4_h3_4_update_0_write23_write(hw_uint<32> & h3_4_h3_4_update_0_write23, h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write23_merged_banks_5.push(h3_4_h3_4_update_0_write23);
}

inline void h3_4_h3_4_update_0_write24_write(hw_uint<32> & h3_4_h3_4_update_0_write24, h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write24_merged_banks_5.push(h3_4_h3_4_update_0_write24);
}

inline void h3_4_h3_4_update_0_write25_write(hw_uint<32> & h3_4_h3_4_update_0_write25, h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write25_merged_banks_5.push(h3_4_h3_4_update_0_write25);
}

inline void h3_4_h3_4_update_0_write26_write(hw_uint<32> & h3_4_h3_4_update_0_write26, h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write26_merged_banks_5.push(h3_4_h3_4_update_0_write26);
}

inline void h3_4_h3_4_update_0_write27_write(hw_uint<32> & h3_4_h3_4_update_0_write27, h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write27_merged_banks_5.push(h3_4_h3_4_update_0_write27);
}

inline void h3_4_h3_4_update_0_write28_write(hw_uint<32> & h3_4_h3_4_update_0_write28, h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write28_merged_banks_5.push(h3_4_h3_4_update_0_write28);
}

inline void h3_4_h3_4_update_0_write29_write(hw_uint<32> & h3_4_h3_4_update_0_write29, h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write29_merged_banks_5.push(h3_4_h3_4_update_0_write29);
}

inline void h3_4_h3_4_update_0_write3_write(hw_uint<32> & h3_4_h3_4_update_0_write3, h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write3_merged_banks_5.push(h3_4_h3_4_update_0_write3);
}

inline void h3_4_h3_4_update_0_write30_write(hw_uint<32> & h3_4_h3_4_update_0_write30, h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write30_merged_banks_5.push(h3_4_h3_4_update_0_write30);
}

inline void h3_4_h3_4_update_0_write31_write(hw_uint<32> & h3_4_h3_4_update_0_write31, h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write31_merged_banks_5.push(h3_4_h3_4_update_0_write31);
}

inline void h3_4_h3_4_update_0_write4_write(hw_uint<32> & h3_4_h3_4_update_0_write4, h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write4_merged_banks_5.push(h3_4_h3_4_update_0_write4);
}

inline void h3_4_h3_4_update_0_write5_write(hw_uint<32> & h3_4_h3_4_update_0_write5, h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write5_merged_banks_5.push(h3_4_h3_4_update_0_write5);
}

inline void h3_4_h3_4_update_0_write6_write(hw_uint<32> & h3_4_h3_4_update_0_write6, h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write6_merged_banks_5.push(h3_4_h3_4_update_0_write6);
}

inline void h3_4_h3_4_update_0_write7_write(hw_uint<32> & h3_4_h3_4_update_0_write7, h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write7_merged_banks_5.push(h3_4_h3_4_update_0_write7);
}

inline void h3_4_h3_4_update_0_write8_write(hw_uint<32> & h3_4_h3_4_update_0_write8, h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write8_merged_banks_5.push(h3_4_h3_4_update_0_write8);
}

inline void h3_4_h3_4_update_0_write9_write(hw_uint<32> & h3_4_h3_4_update_0_write9, h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write9_merged_banks_5.push(h3_4_h3_4_update_0_write9);
}

inline hw_uint<32>  h3_5_rd0_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd0 read pattern: { h3_5_update_0[d0, d1] -> h3_4[-1 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write31 = h3_4.h3_4_h3_4_update_0_write31_merged_banks_5.peek_44();
  return value_h3_4_h3_4_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_5_rd1_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd1 read pattern: { h3_5_update_0[d0, d1] -> h3_4[32d0, -1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write0 = h3_4.h3_4_h3_4_update_0_write0_merged_banks_5.peek_85();
  return value_h3_4_h3_4_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_5_rd10_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd10 read pattern: { h3_5_update_0[d0, d1] -> h3_4[1 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write1 = h3_4.h3_4_h3_4_update_0_write1_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_5_rd100_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd100 read pattern: { h3_5_update_0[d0, d1] -> h3_4[19 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write19 = h3_4.h3_4_h3_4_update_0_write19_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_5_rd101_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd101 read pattern: { h3_5_update_0[d0, d1] -> h3_4[20 + 32d0, -1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write20 = h3_4.h3_4_h3_4_update_0_write20_merged_banks_5.peek_85();
  return value_h3_4_h3_4_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_5_rd102_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd102 read pattern: { h3_5_update_0[d0, d1] -> h3_4[20 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write20 = h3_4.h3_4_h3_4_update_0_write20_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_5_rd103_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd103 read pattern: { h3_5_update_0[d0, d1] -> h3_4[20 + 32d0, 1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write20 = h3_4.h3_4_h3_4_update_0_write20_merged_banks_5.peek_1();
  return value_h3_4_h3_4_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_5_rd104_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd104 read pattern: { h3_5_update_0[d0, d1] -> h3_4[21 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write21 = h3_4.h3_4_h3_4_update_0_write21_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_5_rd105_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd105 read pattern: { h3_5_update_0[d0, d1] -> h3_4[20 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write20 = h3_4.h3_4_h3_4_update_0_write20_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_5_rd106_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd106 read pattern: { h3_5_update_0[d0, d1] -> h3_4[21 + 32d0, -1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write21 = h3_4.h3_4_h3_4_update_0_write21_merged_banks_5.peek_85();
  return value_h3_4_h3_4_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_5_rd107_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd107 read pattern: { h3_5_update_0[d0, d1] -> h3_4[21 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write21 = h3_4.h3_4_h3_4_update_0_write21_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_5_rd108_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd108 read pattern: { h3_5_update_0[d0, d1] -> h3_4[21 + 32d0, 1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write21 = h3_4.h3_4_h3_4_update_0_write21_merged_banks_5.peek_1();
  return value_h3_4_h3_4_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_5_rd109_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd109 read pattern: { h3_5_update_0[d0, d1] -> h3_4[22 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write22 = h3_4.h3_4_h3_4_update_0_write22_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_5_rd11_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd11 read pattern: { h3_5_update_0[d0, d1] -> h3_4[2 + 32d0, -1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write2 = h3_4.h3_4_h3_4_update_0_write2_merged_banks_5.peek_85();
  return value_h3_4_h3_4_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_5_rd110_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd110 read pattern: { h3_5_update_0[d0, d1] -> h3_4[21 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write21 = h3_4.h3_4_h3_4_update_0_write21_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_5_rd111_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd111 read pattern: { h3_5_update_0[d0, d1] -> h3_4[22 + 32d0, -1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write22 = h3_4.h3_4_h3_4_update_0_write22_merged_banks_5.peek_85();
  return value_h3_4_h3_4_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_5_rd112_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd112 read pattern: { h3_5_update_0[d0, d1] -> h3_4[22 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write22 = h3_4.h3_4_h3_4_update_0_write22_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_5_rd113_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd113 read pattern: { h3_5_update_0[d0, d1] -> h3_4[22 + 32d0, 1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write22 = h3_4.h3_4_h3_4_update_0_write22_merged_banks_5.peek_1();
  return value_h3_4_h3_4_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_5_rd114_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd114 read pattern: { h3_5_update_0[d0, d1] -> h3_4[23 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write23 = h3_4.h3_4_h3_4_update_0_write23_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_5_rd115_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd115 read pattern: { h3_5_update_0[d0, d1] -> h3_4[22 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write22 = h3_4.h3_4_h3_4_update_0_write22_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_5_rd116_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd116 read pattern: { h3_5_update_0[d0, d1] -> h3_4[23 + 32d0, -1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write23 = h3_4.h3_4_h3_4_update_0_write23_merged_banks_5.peek_85();
  return value_h3_4_h3_4_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_5_rd117_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd117 read pattern: { h3_5_update_0[d0, d1] -> h3_4[23 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write23 = h3_4.h3_4_h3_4_update_0_write23_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_5_rd118_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd118 read pattern: { h3_5_update_0[d0, d1] -> h3_4[23 + 32d0, 1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write23 = h3_4.h3_4_h3_4_update_0_write23_merged_banks_5.peek_1();
  return value_h3_4_h3_4_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_5_rd119_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd119 read pattern: { h3_5_update_0[d0, d1] -> h3_4[24 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write24 = h3_4.h3_4_h3_4_update_0_write24_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_5_rd12_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd12 read pattern: { h3_5_update_0[d0, d1] -> h3_4[2 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write2 = h3_4.h3_4_h3_4_update_0_write2_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_5_rd120_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd120 read pattern: { h3_5_update_0[d0, d1] -> h3_4[23 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write23 = h3_4.h3_4_h3_4_update_0_write23_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_5_rd121_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd121 read pattern: { h3_5_update_0[d0, d1] -> h3_4[24 + 32d0, -1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write24 = h3_4.h3_4_h3_4_update_0_write24_merged_banks_5.peek_85();
  return value_h3_4_h3_4_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_5_rd122_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd122 read pattern: { h3_5_update_0[d0, d1] -> h3_4[24 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write24 = h3_4.h3_4_h3_4_update_0_write24_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_5_rd123_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd123 read pattern: { h3_5_update_0[d0, d1] -> h3_4[24 + 32d0, 1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write24 = h3_4.h3_4_h3_4_update_0_write24_merged_banks_5.peek_1();
  return value_h3_4_h3_4_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_5_rd124_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd124 read pattern: { h3_5_update_0[d0, d1] -> h3_4[25 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write25 = h3_4.h3_4_h3_4_update_0_write25_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_5_rd125_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd125 read pattern: { h3_5_update_0[d0, d1] -> h3_4[24 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write24 = h3_4.h3_4_h3_4_update_0_write24_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_5_rd126_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd126 read pattern: { h3_5_update_0[d0, d1] -> h3_4[25 + 32d0, -1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write25 = h3_4.h3_4_h3_4_update_0_write25_merged_banks_5.peek_85();
  return value_h3_4_h3_4_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_5_rd127_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd127 read pattern: { h3_5_update_0[d0, d1] -> h3_4[25 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write25 = h3_4.h3_4_h3_4_update_0_write25_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_5_rd128_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd128 read pattern: { h3_5_update_0[d0, d1] -> h3_4[25 + 32d0, 1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write25 = h3_4.h3_4_h3_4_update_0_write25_merged_banks_5.peek_1();
  return value_h3_4_h3_4_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_5_rd129_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd129 read pattern: { h3_5_update_0[d0, d1] -> h3_4[26 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write26 = h3_4.h3_4_h3_4_update_0_write26_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_5_rd13_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd13 read pattern: { h3_5_update_0[d0, d1] -> h3_4[2 + 32d0, 1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write2 = h3_4.h3_4_h3_4_update_0_write2_merged_banks_5.peek_1();
  return value_h3_4_h3_4_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_5_rd130_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd130 read pattern: { h3_5_update_0[d0, d1] -> h3_4[25 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write25 = h3_4.h3_4_h3_4_update_0_write25_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_5_rd131_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd131 read pattern: { h3_5_update_0[d0, d1] -> h3_4[26 + 32d0, -1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write26 = h3_4.h3_4_h3_4_update_0_write26_merged_banks_5.peek_85();
  return value_h3_4_h3_4_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_5_rd132_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd132 read pattern: { h3_5_update_0[d0, d1] -> h3_4[26 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write26 = h3_4.h3_4_h3_4_update_0_write26_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_5_rd133_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd133 read pattern: { h3_5_update_0[d0, d1] -> h3_4[26 + 32d0, 1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write26 = h3_4.h3_4_h3_4_update_0_write26_merged_banks_5.peek_1();
  return value_h3_4_h3_4_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_5_rd134_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd134 read pattern: { h3_5_update_0[d0, d1] -> h3_4[27 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write27 = h3_4.h3_4_h3_4_update_0_write27_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_5_rd135_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd135 read pattern: { h3_5_update_0[d0, d1] -> h3_4[26 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write26 = h3_4.h3_4_h3_4_update_0_write26_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_5_rd136_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd136 read pattern: { h3_5_update_0[d0, d1] -> h3_4[27 + 32d0, -1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write27 = h3_4.h3_4_h3_4_update_0_write27_merged_banks_5.peek_85();
  return value_h3_4_h3_4_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_5_rd137_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd137 read pattern: { h3_5_update_0[d0, d1] -> h3_4[27 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write27 = h3_4.h3_4_h3_4_update_0_write27_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_5_rd138_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd138 read pattern: { h3_5_update_0[d0, d1] -> h3_4[27 + 32d0, 1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write27 = h3_4.h3_4_h3_4_update_0_write27_merged_banks_5.peek_1();
  return value_h3_4_h3_4_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_5_rd139_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd139 read pattern: { h3_5_update_0[d0, d1] -> h3_4[28 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write28 = h3_4.h3_4_h3_4_update_0_write28_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_5_rd14_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd14 read pattern: { h3_5_update_0[d0, d1] -> h3_4[3 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write3 = h3_4.h3_4_h3_4_update_0_write3_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_5_rd140_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd140 read pattern: { h3_5_update_0[d0, d1] -> h3_4[27 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write27 = h3_4.h3_4_h3_4_update_0_write27_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_5_rd141_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd141 read pattern: { h3_5_update_0[d0, d1] -> h3_4[28 + 32d0, -1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write28 = h3_4.h3_4_h3_4_update_0_write28_merged_banks_5.peek_85();
  return value_h3_4_h3_4_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_5_rd142_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd142 read pattern: { h3_5_update_0[d0, d1] -> h3_4[28 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write28 = h3_4.h3_4_h3_4_update_0_write28_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_5_rd143_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd143 read pattern: { h3_5_update_0[d0, d1] -> h3_4[28 + 32d0, 1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write28 = h3_4.h3_4_h3_4_update_0_write28_merged_banks_5.peek_1();
  return value_h3_4_h3_4_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_5_rd144_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd144 read pattern: { h3_5_update_0[d0, d1] -> h3_4[29 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write29 = h3_4.h3_4_h3_4_update_0_write29_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_5_rd145_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd145 read pattern: { h3_5_update_0[d0, d1] -> h3_4[28 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write28 = h3_4.h3_4_h3_4_update_0_write28_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_5_rd146_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd146 read pattern: { h3_5_update_0[d0, d1] -> h3_4[29 + 32d0, -1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write29 = h3_4.h3_4_h3_4_update_0_write29_merged_banks_5.peek_85();
  return value_h3_4_h3_4_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_5_rd147_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd147 read pattern: { h3_5_update_0[d0, d1] -> h3_4[29 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write29 = h3_4.h3_4_h3_4_update_0_write29_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_5_rd148_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd148 read pattern: { h3_5_update_0[d0, d1] -> h3_4[29 + 32d0, 1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write29 = h3_4.h3_4_h3_4_update_0_write29_merged_banks_5.peek_1();
  return value_h3_4_h3_4_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_5_rd149_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd149 read pattern: { h3_5_update_0[d0, d1] -> h3_4[30 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write30 = h3_4.h3_4_h3_4_update_0_write30_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_5_rd15_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd15 read pattern: { h3_5_update_0[d0, d1] -> h3_4[2 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write2 = h3_4.h3_4_h3_4_update_0_write2_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_5_rd150_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd150 read pattern: { h3_5_update_0[d0, d1] -> h3_4[29 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write29 = h3_4.h3_4_h3_4_update_0_write29_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_5_rd151_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd151 read pattern: { h3_5_update_0[d0, d1] -> h3_4[30 + 32d0, -1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write30 = h3_4.h3_4_h3_4_update_0_write30_merged_banks_5.peek_85();
  return value_h3_4_h3_4_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_5_rd152_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd152 read pattern: { h3_5_update_0[d0, d1] -> h3_4[30 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write30 = h3_4.h3_4_h3_4_update_0_write30_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_5_rd153_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd153 read pattern: { h3_5_update_0[d0, d1] -> h3_4[30 + 32d0, 1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write30 = h3_4.h3_4_h3_4_update_0_write30_merged_banks_5.peek_1();
  return value_h3_4_h3_4_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_5_rd154_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd154 read pattern: { h3_5_update_0[d0, d1] -> h3_4[31 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write31 = h3_4.h3_4_h3_4_update_0_write31_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_5_rd155_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd155 read pattern: { h3_5_update_0[d0, d1] -> h3_4[30 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write30 = h3_4.h3_4_h3_4_update_0_write30_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_5_rd156_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd156 read pattern: { h3_5_update_0[d0, d1] -> h3_4[31 + 32d0, -1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write31 = h3_4.h3_4_h3_4_update_0_write31_merged_banks_5.peek_85();
  return value_h3_4_h3_4_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_5_rd157_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd157 read pattern: { h3_5_update_0[d0, d1] -> h3_4[31 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write31 = h3_4.h3_4_h3_4_update_0_write31_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_5_rd158_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd158 read pattern: { h3_5_update_0[d0, d1] -> h3_4[31 + 32d0, 1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write31 = h3_4.h3_4_h3_4_update_0_write31_merged_banks_5.peek_1();
  return value_h3_4_h3_4_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_5_rd159_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd159 read pattern: { h3_5_update_0[d0, d1] -> h3_4[32 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write0 = h3_4.h3_4_h3_4_update_0_write0_merged_banks_5.peek_42();
  return value_h3_4_h3_4_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_5_rd16_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd16 read pattern: { h3_5_update_0[d0, d1] -> h3_4[3 + 32d0, -1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write3 = h3_4.h3_4_h3_4_update_0_write3_merged_banks_5.peek_85();
  return value_h3_4_h3_4_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_5_rd17_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd17 read pattern: { h3_5_update_0[d0, d1] -> h3_4[3 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write3 = h3_4.h3_4_h3_4_update_0_write3_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_5_rd18_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd18 read pattern: { h3_5_update_0[d0, d1] -> h3_4[3 + 32d0, 1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write3 = h3_4.h3_4_h3_4_update_0_write3_merged_banks_5.peek_1();
  return value_h3_4_h3_4_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_5_rd19_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd19 read pattern: { h3_5_update_0[d0, d1] -> h3_4[4 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write4 = h3_4.h3_4_h3_4_update_0_write4_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_5_rd2_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd2 read pattern: { h3_5_update_0[d0, d1] -> h3_4[32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write0 = h3_4.h3_4_h3_4_update_0_write0_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_5_rd20_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd20 read pattern: { h3_5_update_0[d0, d1] -> h3_4[3 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write3 = h3_4.h3_4_h3_4_update_0_write3_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_5_rd21_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd21 read pattern: { h3_5_update_0[d0, d1] -> h3_4[4 + 32d0, -1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write4 = h3_4.h3_4_h3_4_update_0_write4_merged_banks_5.peek_85();
  return value_h3_4_h3_4_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_5_rd22_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd22 read pattern: { h3_5_update_0[d0, d1] -> h3_4[4 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write4 = h3_4.h3_4_h3_4_update_0_write4_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_5_rd23_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd23 read pattern: { h3_5_update_0[d0, d1] -> h3_4[4 + 32d0, 1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write4 = h3_4.h3_4_h3_4_update_0_write4_merged_banks_5.peek_1();
  return value_h3_4_h3_4_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_5_rd24_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd24 read pattern: { h3_5_update_0[d0, d1] -> h3_4[5 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write5 = h3_4.h3_4_h3_4_update_0_write5_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_5_rd25_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd25 read pattern: { h3_5_update_0[d0, d1] -> h3_4[4 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write4 = h3_4.h3_4_h3_4_update_0_write4_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_5_rd26_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd26 read pattern: { h3_5_update_0[d0, d1] -> h3_4[5 + 32d0, -1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write5 = h3_4.h3_4_h3_4_update_0_write5_merged_banks_5.peek_85();
  return value_h3_4_h3_4_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_5_rd27_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd27 read pattern: { h3_5_update_0[d0, d1] -> h3_4[5 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write5 = h3_4.h3_4_h3_4_update_0_write5_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_5_rd28_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd28 read pattern: { h3_5_update_0[d0, d1] -> h3_4[5 + 32d0, 1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write5 = h3_4.h3_4_h3_4_update_0_write5_merged_banks_5.peek_1();
  return value_h3_4_h3_4_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_5_rd29_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd29 read pattern: { h3_5_update_0[d0, d1] -> h3_4[6 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write6 = h3_4.h3_4_h3_4_update_0_write6_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_5_rd3_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd3 read pattern: { h3_5_update_0[d0, d1] -> h3_4[32d0, 1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write0 = h3_4.h3_4_h3_4_update_0_write0_merged_banks_5.peek_1();
  return value_h3_4_h3_4_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_5_rd30_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd30 read pattern: { h3_5_update_0[d0, d1] -> h3_4[5 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write5 = h3_4.h3_4_h3_4_update_0_write5_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_5_rd31_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd31 read pattern: { h3_5_update_0[d0, d1] -> h3_4[6 + 32d0, -1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write6 = h3_4.h3_4_h3_4_update_0_write6_merged_banks_5.peek_85();
  return value_h3_4_h3_4_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_5_rd32_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd32 read pattern: { h3_5_update_0[d0, d1] -> h3_4[6 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write6 = h3_4.h3_4_h3_4_update_0_write6_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_5_rd33_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd33 read pattern: { h3_5_update_0[d0, d1] -> h3_4[6 + 32d0, 1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write6 = h3_4.h3_4_h3_4_update_0_write6_merged_banks_5.peek_1();
  return value_h3_4_h3_4_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_5_rd34_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd34 read pattern: { h3_5_update_0[d0, d1] -> h3_4[7 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write7 = h3_4.h3_4_h3_4_update_0_write7_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_5_rd35_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd35 read pattern: { h3_5_update_0[d0, d1] -> h3_4[6 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write6 = h3_4.h3_4_h3_4_update_0_write6_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_5_rd36_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd36 read pattern: { h3_5_update_0[d0, d1] -> h3_4[7 + 32d0, -1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write7 = h3_4.h3_4_h3_4_update_0_write7_merged_banks_5.peek_85();
  return value_h3_4_h3_4_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_5_rd37_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd37 read pattern: { h3_5_update_0[d0, d1] -> h3_4[7 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write7 = h3_4.h3_4_h3_4_update_0_write7_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_5_rd38_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd38 read pattern: { h3_5_update_0[d0, d1] -> h3_4[7 + 32d0, 1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write7 = h3_4.h3_4_h3_4_update_0_write7_merged_banks_5.peek_1();
  return value_h3_4_h3_4_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_5_rd39_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd39 read pattern: { h3_5_update_0[d0, d1] -> h3_4[8 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write8 = h3_4.h3_4_h3_4_update_0_write8_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_5_rd4_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd4 read pattern: { h3_5_update_0[d0, d1] -> h3_4[1 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write1 = h3_4.h3_4_h3_4_update_0_write1_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_5_rd40_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd40 read pattern: { h3_5_update_0[d0, d1] -> h3_4[7 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write7 = h3_4.h3_4_h3_4_update_0_write7_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_5_rd41_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd41 read pattern: { h3_5_update_0[d0, d1] -> h3_4[8 + 32d0, -1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write8 = h3_4.h3_4_h3_4_update_0_write8_merged_banks_5.peek_85();
  return value_h3_4_h3_4_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_5_rd42_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd42 read pattern: { h3_5_update_0[d0, d1] -> h3_4[8 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write8 = h3_4.h3_4_h3_4_update_0_write8_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_5_rd43_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd43 read pattern: { h3_5_update_0[d0, d1] -> h3_4[8 + 32d0, 1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write8 = h3_4.h3_4_h3_4_update_0_write8_merged_banks_5.peek_1();
  return value_h3_4_h3_4_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_5_rd44_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd44 read pattern: { h3_5_update_0[d0, d1] -> h3_4[9 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write9 = h3_4.h3_4_h3_4_update_0_write9_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_5_rd45_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd45 read pattern: { h3_5_update_0[d0, d1] -> h3_4[8 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write8 = h3_4.h3_4_h3_4_update_0_write8_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_5_rd46_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd46 read pattern: { h3_5_update_0[d0, d1] -> h3_4[9 + 32d0, -1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write9 = h3_4.h3_4_h3_4_update_0_write9_merged_banks_5.peek_85();
  return value_h3_4_h3_4_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_5_rd47_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd47 read pattern: { h3_5_update_0[d0, d1] -> h3_4[9 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write9 = h3_4.h3_4_h3_4_update_0_write9_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_5_rd48_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd48 read pattern: { h3_5_update_0[d0, d1] -> h3_4[9 + 32d0, 1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write9 = h3_4.h3_4_h3_4_update_0_write9_merged_banks_5.peek_1();
  return value_h3_4_h3_4_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_5_rd49_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd49 read pattern: { h3_5_update_0[d0, d1] -> h3_4[10 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write10 = h3_4.h3_4_h3_4_update_0_write10_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_5_rd5_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd5 read pattern: { h3_5_update_0[d0, d1] -> h3_4[32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write0 = h3_4.h3_4_h3_4_update_0_write0_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_5_rd50_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd50 read pattern: { h3_5_update_0[d0, d1] -> h3_4[9 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write9 = h3_4.h3_4_h3_4_update_0_write9_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_5_rd51_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd51 read pattern: { h3_5_update_0[d0, d1] -> h3_4[10 + 32d0, -1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write10 = h3_4.h3_4_h3_4_update_0_write10_merged_banks_5.peek_85();
  return value_h3_4_h3_4_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_5_rd52_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd52 read pattern: { h3_5_update_0[d0, d1] -> h3_4[10 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write10 = h3_4.h3_4_h3_4_update_0_write10_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_5_rd53_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd53 read pattern: { h3_5_update_0[d0, d1] -> h3_4[10 + 32d0, 1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write10 = h3_4.h3_4_h3_4_update_0_write10_merged_banks_5.peek_1();
  return value_h3_4_h3_4_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_5_rd54_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd54 read pattern: { h3_5_update_0[d0, d1] -> h3_4[11 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write11 = h3_4.h3_4_h3_4_update_0_write11_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_5_rd55_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd55 read pattern: { h3_5_update_0[d0, d1] -> h3_4[10 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write10 = h3_4.h3_4_h3_4_update_0_write10_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_5_rd56_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd56 read pattern: { h3_5_update_0[d0, d1] -> h3_4[11 + 32d0, -1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write11 = h3_4.h3_4_h3_4_update_0_write11_merged_banks_5.peek_85();
  return value_h3_4_h3_4_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_5_rd57_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd57 read pattern: { h3_5_update_0[d0, d1] -> h3_4[11 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write11 = h3_4.h3_4_h3_4_update_0_write11_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_5_rd58_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd58 read pattern: { h3_5_update_0[d0, d1] -> h3_4[11 + 32d0, 1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write11 = h3_4.h3_4_h3_4_update_0_write11_merged_banks_5.peek_1();
  return value_h3_4_h3_4_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_5_rd59_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd59 read pattern: { h3_5_update_0[d0, d1] -> h3_4[12 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write12 = h3_4.h3_4_h3_4_update_0_write12_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_5_rd6_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd6 read pattern: { h3_5_update_0[d0, d1] -> h3_4[1 + 32d0, -1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write1 = h3_4.h3_4_h3_4_update_0_write1_merged_banks_5.peek_85();
  return value_h3_4_h3_4_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_5_rd60_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd60 read pattern: { h3_5_update_0[d0, d1] -> h3_4[11 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write11 = h3_4.h3_4_h3_4_update_0_write11_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_5_rd61_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd61 read pattern: { h3_5_update_0[d0, d1] -> h3_4[12 + 32d0, -1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write12 = h3_4.h3_4_h3_4_update_0_write12_merged_banks_5.peek_85();
  return value_h3_4_h3_4_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_5_rd62_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd62 read pattern: { h3_5_update_0[d0, d1] -> h3_4[12 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write12 = h3_4.h3_4_h3_4_update_0_write12_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_5_rd63_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd63 read pattern: { h3_5_update_0[d0, d1] -> h3_4[12 + 32d0, 1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write12 = h3_4.h3_4_h3_4_update_0_write12_merged_banks_5.peek_1();
  return value_h3_4_h3_4_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_5_rd64_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd64 read pattern: { h3_5_update_0[d0, d1] -> h3_4[13 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write13 = h3_4.h3_4_h3_4_update_0_write13_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_5_rd65_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd65 read pattern: { h3_5_update_0[d0, d1] -> h3_4[12 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write12 = h3_4.h3_4_h3_4_update_0_write12_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_5_rd66_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd66 read pattern: { h3_5_update_0[d0, d1] -> h3_4[13 + 32d0, -1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write13 = h3_4.h3_4_h3_4_update_0_write13_merged_banks_5.peek_85();
  return value_h3_4_h3_4_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_5_rd67_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd67 read pattern: { h3_5_update_0[d0, d1] -> h3_4[13 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write13 = h3_4.h3_4_h3_4_update_0_write13_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_5_rd68_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd68 read pattern: { h3_5_update_0[d0, d1] -> h3_4[13 + 32d0, 1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write13 = h3_4.h3_4_h3_4_update_0_write13_merged_banks_5.peek_1();
  return value_h3_4_h3_4_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_5_rd69_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd69 read pattern: { h3_5_update_0[d0, d1] -> h3_4[14 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write14 = h3_4.h3_4_h3_4_update_0_write14_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_5_rd7_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd7 read pattern: { h3_5_update_0[d0, d1] -> h3_4[1 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write1 = h3_4.h3_4_h3_4_update_0_write1_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_5_rd70_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd70 read pattern: { h3_5_update_0[d0, d1] -> h3_4[13 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write13 = h3_4.h3_4_h3_4_update_0_write13_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_5_rd71_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd71 read pattern: { h3_5_update_0[d0, d1] -> h3_4[14 + 32d0, -1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write14 = h3_4.h3_4_h3_4_update_0_write14_merged_banks_5.peek_85();
  return value_h3_4_h3_4_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_5_rd72_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd72 read pattern: { h3_5_update_0[d0, d1] -> h3_4[14 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write14 = h3_4.h3_4_h3_4_update_0_write14_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_5_rd73_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd73 read pattern: { h3_5_update_0[d0, d1] -> h3_4[14 + 32d0, 1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write14 = h3_4.h3_4_h3_4_update_0_write14_merged_banks_5.peek_1();
  return value_h3_4_h3_4_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_5_rd74_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd74 read pattern: { h3_5_update_0[d0, d1] -> h3_4[15 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write15 = h3_4.h3_4_h3_4_update_0_write15_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_5_rd75_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd75 read pattern: { h3_5_update_0[d0, d1] -> h3_4[14 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write14 = h3_4.h3_4_h3_4_update_0_write14_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_5_rd76_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd76 read pattern: { h3_5_update_0[d0, d1] -> h3_4[15 + 32d0, -1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write15 = h3_4.h3_4_h3_4_update_0_write15_merged_banks_5.peek_85();
  return value_h3_4_h3_4_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_5_rd77_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd77 read pattern: { h3_5_update_0[d0, d1] -> h3_4[15 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write15 = h3_4.h3_4_h3_4_update_0_write15_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_5_rd78_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd78 read pattern: { h3_5_update_0[d0, d1] -> h3_4[15 + 32d0, 1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write15 = h3_4.h3_4_h3_4_update_0_write15_merged_banks_5.peek_1();
  return value_h3_4_h3_4_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_5_rd79_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd79 read pattern: { h3_5_update_0[d0, d1] -> h3_4[16 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write16 = h3_4.h3_4_h3_4_update_0_write16_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_5_rd8_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd8 read pattern: { h3_5_update_0[d0, d1] -> h3_4[1 + 32d0, 1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write1 = h3_4.h3_4_h3_4_update_0_write1_merged_banks_5.peek_1();
  return value_h3_4_h3_4_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_5_rd80_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd80 read pattern: { h3_5_update_0[d0, d1] -> h3_4[15 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write15 = h3_4.h3_4_h3_4_update_0_write15_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_5_rd81_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd81 read pattern: { h3_5_update_0[d0, d1] -> h3_4[16 + 32d0, -1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write16 = h3_4.h3_4_h3_4_update_0_write16_merged_banks_5.peek_85();
  return value_h3_4_h3_4_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_5_rd82_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd82 read pattern: { h3_5_update_0[d0, d1] -> h3_4[16 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write16 = h3_4.h3_4_h3_4_update_0_write16_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_5_rd83_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd83 read pattern: { h3_5_update_0[d0, d1] -> h3_4[16 + 32d0, 1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write16 = h3_4.h3_4_h3_4_update_0_write16_merged_banks_5.peek_1();
  return value_h3_4_h3_4_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_5_rd84_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd84 read pattern: { h3_5_update_0[d0, d1] -> h3_4[17 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write17 = h3_4.h3_4_h3_4_update_0_write17_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_5_rd85_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd85 read pattern: { h3_5_update_0[d0, d1] -> h3_4[16 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write16 = h3_4.h3_4_h3_4_update_0_write16_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_5_rd86_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd86 read pattern: { h3_5_update_0[d0, d1] -> h3_4[17 + 32d0, -1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write17 = h3_4.h3_4_h3_4_update_0_write17_merged_banks_5.peek_85();
  return value_h3_4_h3_4_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_5_rd87_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd87 read pattern: { h3_5_update_0[d0, d1] -> h3_4[17 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write17 = h3_4.h3_4_h3_4_update_0_write17_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_5_rd88_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd88 read pattern: { h3_5_update_0[d0, d1] -> h3_4[17 + 32d0, 1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write17 = h3_4.h3_4_h3_4_update_0_write17_merged_banks_5.peek_1();
  return value_h3_4_h3_4_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_5_rd89_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd89 read pattern: { h3_5_update_0[d0, d1] -> h3_4[18 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write18 = h3_4.h3_4_h3_4_update_0_write18_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_5_rd9_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd9 read pattern: { h3_5_update_0[d0, d1] -> h3_4[2 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write2 = h3_4.h3_4_h3_4_update_0_write2_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_5_rd90_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd90 read pattern: { h3_5_update_0[d0, d1] -> h3_4[17 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write17 = h3_4.h3_4_h3_4_update_0_write17_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_5_rd91_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd91 read pattern: { h3_5_update_0[d0, d1] -> h3_4[18 + 32d0, -1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write18 = h3_4.h3_4_h3_4_update_0_write18_merged_banks_5.peek_85();
  return value_h3_4_h3_4_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_5_rd92_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd92 read pattern: { h3_5_update_0[d0, d1] -> h3_4[18 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write18 = h3_4.h3_4_h3_4_update_0_write18_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_5_rd93_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd93 read pattern: { h3_5_update_0[d0, d1] -> h3_4[18 + 32d0, 1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write18 = h3_4.h3_4_h3_4_update_0_write18_merged_banks_5.peek_1();
  return value_h3_4_h3_4_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_5_rd94_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd94 read pattern: { h3_5_update_0[d0, d1] -> h3_4[19 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write19 = h3_4.h3_4_h3_4_update_0_write19_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_5_rd95_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd95 read pattern: { h3_5_update_0[d0, d1] -> h3_4[18 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write18 = h3_4.h3_4_h3_4_update_0_write18_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_5_rd96_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd96 read pattern: { h3_5_update_0[d0, d1] -> h3_4[19 + 32d0, -1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write19 = h3_4.h3_4_h3_4_update_0_write19_merged_banks_5.peek_85();
  return value_h3_4_h3_4_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_5_rd97_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd97 read pattern: { h3_5_update_0[d0, d1] -> h3_4[19 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write19 = h3_4.h3_4_h3_4_update_0_write19_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_5_rd98_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd98 read pattern: { h3_5_update_0[d0, d1] -> h3_4[19 + 32d0, 1 + d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write19 = h3_4.h3_4_h3_4_update_0_write19_merged_banks_5.peek_1();
  return value_h3_4_h3_4_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_5_rd99_select(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd99 read pattern: { h3_5_update_0[d0, d1] -> h3_4[20 + 32d0, d1] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Read schedule : { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  // Write schedule: { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
  auto value_h3_4_h3_4_update_0_write20 = h3_4.h3_4_h3_4_update_0_write20_merged_banks_5.peek_43();
  return value_h3_4_h3_4_update_0_write20;
  return 0;
}

// # of bundles = 2
// h3_4_update_0_write
//	h3_4_h3_4_update_0_write0
//	h3_4_h3_4_update_0_write1
//	h3_4_h3_4_update_0_write2
//	h3_4_h3_4_update_0_write3
//	h3_4_h3_4_update_0_write4
//	h3_4_h3_4_update_0_write5
//	h3_4_h3_4_update_0_write6
//	h3_4_h3_4_update_0_write7
//	h3_4_h3_4_update_0_write8
//	h3_4_h3_4_update_0_write9
//	h3_4_h3_4_update_0_write10
//	h3_4_h3_4_update_0_write11
//	h3_4_h3_4_update_0_write12
//	h3_4_h3_4_update_0_write13
//	h3_4_h3_4_update_0_write14
//	h3_4_h3_4_update_0_write15
//	h3_4_h3_4_update_0_write16
//	h3_4_h3_4_update_0_write17
//	h3_4_h3_4_update_0_write18
//	h3_4_h3_4_update_0_write19
//	h3_4_h3_4_update_0_write20
//	h3_4_h3_4_update_0_write21
//	h3_4_h3_4_update_0_write22
//	h3_4_h3_4_update_0_write23
//	h3_4_h3_4_update_0_write24
//	h3_4_h3_4_update_0_write25
//	h3_4_h3_4_update_0_write26
//	h3_4_h3_4_update_0_write27
//	h3_4_h3_4_update_0_write28
//	h3_4_h3_4_update_0_write29
//	h3_4_h3_4_update_0_write30
//	h3_4_h3_4_update_0_write31
inline void h3_4_h3_4_update_0_write_bundle_write(hw_uint<1024>& h3_4_update_0_write, h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
	hw_uint<32>  h3_4_h3_4_update_0_write0_res = h3_4_update_0_write.extract<0, 31>();
	h3_4_h3_4_update_0_write0_write(h3_4_h3_4_update_0_write0_res, h3_4, d0, d1, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write1_res = h3_4_update_0_write.extract<32, 63>();
	h3_4_h3_4_update_0_write1_write(h3_4_h3_4_update_0_write1_res, h3_4, d0, d1, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write2_res = h3_4_update_0_write.extract<64, 95>();
	h3_4_h3_4_update_0_write2_write(h3_4_h3_4_update_0_write2_res, h3_4, d0, d1, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write3_res = h3_4_update_0_write.extract<96, 127>();
	h3_4_h3_4_update_0_write3_write(h3_4_h3_4_update_0_write3_res, h3_4, d0, d1, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write4_res = h3_4_update_0_write.extract<128, 159>();
	h3_4_h3_4_update_0_write4_write(h3_4_h3_4_update_0_write4_res, h3_4, d0, d1, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write5_res = h3_4_update_0_write.extract<160, 191>();
	h3_4_h3_4_update_0_write5_write(h3_4_h3_4_update_0_write5_res, h3_4, d0, d1, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write6_res = h3_4_update_0_write.extract<192, 223>();
	h3_4_h3_4_update_0_write6_write(h3_4_h3_4_update_0_write6_res, h3_4, d0, d1, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write7_res = h3_4_update_0_write.extract<224, 255>();
	h3_4_h3_4_update_0_write7_write(h3_4_h3_4_update_0_write7_res, h3_4, d0, d1, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write8_res = h3_4_update_0_write.extract<256, 287>();
	h3_4_h3_4_update_0_write8_write(h3_4_h3_4_update_0_write8_res, h3_4, d0, d1, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write9_res = h3_4_update_0_write.extract<288, 319>();
	h3_4_h3_4_update_0_write9_write(h3_4_h3_4_update_0_write9_res, h3_4, d0, d1, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write10_res = h3_4_update_0_write.extract<320, 351>();
	h3_4_h3_4_update_0_write10_write(h3_4_h3_4_update_0_write10_res, h3_4, d0, d1, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write11_res = h3_4_update_0_write.extract<352, 383>();
	h3_4_h3_4_update_0_write11_write(h3_4_h3_4_update_0_write11_res, h3_4, d0, d1, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write12_res = h3_4_update_0_write.extract<384, 415>();
	h3_4_h3_4_update_0_write12_write(h3_4_h3_4_update_0_write12_res, h3_4, d0, d1, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write13_res = h3_4_update_0_write.extract<416, 447>();
	h3_4_h3_4_update_0_write13_write(h3_4_h3_4_update_0_write13_res, h3_4, d0, d1, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write14_res = h3_4_update_0_write.extract<448, 479>();
	h3_4_h3_4_update_0_write14_write(h3_4_h3_4_update_0_write14_res, h3_4, d0, d1, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write15_res = h3_4_update_0_write.extract<480, 511>();
	h3_4_h3_4_update_0_write15_write(h3_4_h3_4_update_0_write15_res, h3_4, d0, d1, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write16_res = h3_4_update_0_write.extract<512, 543>();
	h3_4_h3_4_update_0_write16_write(h3_4_h3_4_update_0_write16_res, h3_4, d0, d1, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write17_res = h3_4_update_0_write.extract<544, 575>();
	h3_4_h3_4_update_0_write17_write(h3_4_h3_4_update_0_write17_res, h3_4, d0, d1, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write18_res = h3_4_update_0_write.extract<576, 607>();
	h3_4_h3_4_update_0_write18_write(h3_4_h3_4_update_0_write18_res, h3_4, d0, d1, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write19_res = h3_4_update_0_write.extract<608, 639>();
	h3_4_h3_4_update_0_write19_write(h3_4_h3_4_update_0_write19_res, h3_4, d0, d1, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write20_res = h3_4_update_0_write.extract<640, 671>();
	h3_4_h3_4_update_0_write20_write(h3_4_h3_4_update_0_write20_res, h3_4, d0, d1, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write21_res = h3_4_update_0_write.extract<672, 703>();
	h3_4_h3_4_update_0_write21_write(h3_4_h3_4_update_0_write21_res, h3_4, d0, d1, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write22_res = h3_4_update_0_write.extract<704, 735>();
	h3_4_h3_4_update_0_write22_write(h3_4_h3_4_update_0_write22_res, h3_4, d0, d1, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write23_res = h3_4_update_0_write.extract<736, 767>();
	h3_4_h3_4_update_0_write23_write(h3_4_h3_4_update_0_write23_res, h3_4, d0, d1, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write24_res = h3_4_update_0_write.extract<768, 799>();
	h3_4_h3_4_update_0_write24_write(h3_4_h3_4_update_0_write24_res, h3_4, d0, d1, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write25_res = h3_4_update_0_write.extract<800, 831>();
	h3_4_h3_4_update_0_write25_write(h3_4_h3_4_update_0_write25_res, h3_4, d0, d1, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write26_res = h3_4_update_0_write.extract<832, 863>();
	h3_4_h3_4_update_0_write26_write(h3_4_h3_4_update_0_write26_res, h3_4, d0, d1, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write27_res = h3_4_update_0_write.extract<864, 895>();
	h3_4_h3_4_update_0_write27_write(h3_4_h3_4_update_0_write27_res, h3_4, d0, d1, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write28_res = h3_4_update_0_write.extract<896, 927>();
	h3_4_h3_4_update_0_write28_write(h3_4_h3_4_update_0_write28_res, h3_4, d0, d1, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write29_res = h3_4_update_0_write.extract<928, 959>();
	h3_4_h3_4_update_0_write29_write(h3_4_h3_4_update_0_write29_res, h3_4, d0, d1, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write30_res = h3_4_update_0_write.extract<960, 991>();
	h3_4_h3_4_update_0_write30_write(h3_4_h3_4_update_0_write30_res, h3_4, d0, d1, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write31_res = h3_4_update_0_write.extract<992, 1023>();
	h3_4_h3_4_update_0_write31_write(h3_4_h3_4_update_0_write31_res, h3_4, d0, d1, dynamic_address);
}

// h3_5_update_0_read
//	h3_5_rd0
//	h3_5_rd1
//	h3_5_rd2
//	h3_5_rd3
//	h3_5_rd4
//	h3_5_rd5
//	h3_5_rd6
//	h3_5_rd7
//	h3_5_rd8
//	h3_5_rd9
//	h3_5_rd10
//	h3_5_rd11
//	h3_5_rd12
//	h3_5_rd13
//	h3_5_rd14
//	h3_5_rd15
//	h3_5_rd16
//	h3_5_rd17
//	h3_5_rd18
//	h3_5_rd19
//	h3_5_rd20
//	h3_5_rd21
//	h3_5_rd22
//	h3_5_rd23
//	h3_5_rd24
//	h3_5_rd25
//	h3_5_rd26
//	h3_5_rd27
//	h3_5_rd28
//	h3_5_rd29
//	h3_5_rd30
//	h3_5_rd31
//	h3_5_rd32
//	h3_5_rd33
//	h3_5_rd34
//	h3_5_rd35
//	h3_5_rd36
//	h3_5_rd37
//	h3_5_rd38
//	h3_5_rd39
//	h3_5_rd40
//	h3_5_rd41
//	h3_5_rd42
//	h3_5_rd43
//	h3_5_rd44
//	h3_5_rd45
//	h3_5_rd46
//	h3_5_rd47
//	h3_5_rd48
//	h3_5_rd49
//	h3_5_rd50
//	h3_5_rd51
//	h3_5_rd52
//	h3_5_rd53
//	h3_5_rd54
//	h3_5_rd55
//	h3_5_rd56
//	h3_5_rd57
//	h3_5_rd58
//	h3_5_rd59
//	h3_5_rd60
//	h3_5_rd61
//	h3_5_rd62
//	h3_5_rd63
//	h3_5_rd64
//	h3_5_rd65
//	h3_5_rd66
//	h3_5_rd67
//	h3_5_rd68
//	h3_5_rd69
//	h3_5_rd70
//	h3_5_rd71
//	h3_5_rd72
//	h3_5_rd73
//	h3_5_rd74
//	h3_5_rd75
//	h3_5_rd76
//	h3_5_rd77
//	h3_5_rd78
//	h3_5_rd79
//	h3_5_rd80
//	h3_5_rd81
//	h3_5_rd82
//	h3_5_rd83
//	h3_5_rd84
//	h3_5_rd85
//	h3_5_rd86
//	h3_5_rd87
//	h3_5_rd88
//	h3_5_rd89
//	h3_5_rd90
//	h3_5_rd91
//	h3_5_rd92
//	h3_5_rd93
//	h3_5_rd94
//	h3_5_rd95
//	h3_5_rd96
//	h3_5_rd97
//	h3_5_rd98
//	h3_5_rd99
//	h3_5_rd100
//	h3_5_rd101
//	h3_5_rd102
//	h3_5_rd103
//	h3_5_rd104
//	h3_5_rd105
//	h3_5_rd106
//	h3_5_rd107
//	h3_5_rd108
//	h3_5_rd109
//	h3_5_rd110
//	h3_5_rd111
//	h3_5_rd112
//	h3_5_rd113
//	h3_5_rd114
//	h3_5_rd115
//	h3_5_rd116
//	h3_5_rd117
//	h3_5_rd118
//	h3_5_rd119
//	h3_5_rd120
//	h3_5_rd121
//	h3_5_rd122
//	h3_5_rd123
//	h3_5_rd124
//	h3_5_rd125
//	h3_5_rd126
//	h3_5_rd127
//	h3_5_rd128
//	h3_5_rd129
//	h3_5_rd130
//	h3_5_rd131
//	h3_5_rd132
//	h3_5_rd133
//	h3_5_rd134
//	h3_5_rd135
//	h3_5_rd136
//	h3_5_rd137
//	h3_5_rd138
//	h3_5_rd139
//	h3_5_rd140
//	h3_5_rd141
//	h3_5_rd142
//	h3_5_rd143
//	h3_5_rd144
//	h3_5_rd145
//	h3_5_rd146
//	h3_5_rd147
//	h3_5_rd148
//	h3_5_rd149
//	h3_5_rd150
//	h3_5_rd151
//	h3_5_rd152
//	h3_5_rd153
//	h3_5_rd154
//	h3_5_rd155
//	h3_5_rd156
//	h3_5_rd157
//	h3_5_rd158
//	h3_5_rd159
inline hw_uint<5120> h3_4_h3_5_update_0_read_bundle_read(h3_4_cache& h3_4, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 160
    // h3_5_rd0
    // h3_5_rd1
    // h3_5_rd2
    // h3_5_rd3
    // h3_5_rd4
    // h3_5_rd5
    // h3_5_rd6
    // h3_5_rd7
    // h3_5_rd8
    // h3_5_rd9
    // h3_5_rd10
    // h3_5_rd11
    // h3_5_rd12
    // h3_5_rd13
    // h3_5_rd14
    // h3_5_rd15
    // h3_5_rd16
    // h3_5_rd17
    // h3_5_rd18
    // h3_5_rd19
    // h3_5_rd20
    // h3_5_rd21
    // h3_5_rd22
    // h3_5_rd23
    // h3_5_rd24
    // h3_5_rd25
    // h3_5_rd26
    // h3_5_rd27
    // h3_5_rd28
    // h3_5_rd29
    // h3_5_rd30
    // h3_5_rd31
    // h3_5_rd32
    // h3_5_rd33
    // h3_5_rd34
    // h3_5_rd35
    // h3_5_rd36
    // h3_5_rd37
    // h3_5_rd38
    // h3_5_rd39
    // h3_5_rd40
    // h3_5_rd41
    // h3_5_rd42
    // h3_5_rd43
    // h3_5_rd44
    // h3_5_rd45
    // h3_5_rd46
    // h3_5_rd47
    // h3_5_rd48
    // h3_5_rd49
    // h3_5_rd50
    // h3_5_rd51
    // h3_5_rd52
    // h3_5_rd53
    // h3_5_rd54
    // h3_5_rd55
    // h3_5_rd56
    // h3_5_rd57
    // h3_5_rd58
    // h3_5_rd59
    // h3_5_rd60
    // h3_5_rd61
    // h3_5_rd62
    // h3_5_rd63
    // h3_5_rd64
    // h3_5_rd65
    // h3_5_rd66
    // h3_5_rd67
    // h3_5_rd68
    // h3_5_rd69
    // h3_5_rd70
    // h3_5_rd71
    // h3_5_rd72
    // h3_5_rd73
    // h3_5_rd74
    // h3_5_rd75
    // h3_5_rd76
    // h3_5_rd77
    // h3_5_rd78
    // h3_5_rd79
    // h3_5_rd80
    // h3_5_rd81
    // h3_5_rd82
    // h3_5_rd83
    // h3_5_rd84
    // h3_5_rd85
    // h3_5_rd86
    // h3_5_rd87
    // h3_5_rd88
    // h3_5_rd89
    // h3_5_rd90
    // h3_5_rd91
    // h3_5_rd92
    // h3_5_rd93
    // h3_5_rd94
    // h3_5_rd95
    // h3_5_rd96
    // h3_5_rd97
    // h3_5_rd98
    // h3_5_rd99
    // h3_5_rd100
    // h3_5_rd101
    // h3_5_rd102
    // h3_5_rd103
    // h3_5_rd104
    // h3_5_rd105
    // h3_5_rd106
    // h3_5_rd107
    // h3_5_rd108
    // h3_5_rd109
    // h3_5_rd110
    // h3_5_rd111
    // h3_5_rd112
    // h3_5_rd113
    // h3_5_rd114
    // h3_5_rd115
    // h3_5_rd116
    // h3_5_rd117
    // h3_5_rd118
    // h3_5_rd119
    // h3_5_rd120
    // h3_5_rd121
    // h3_5_rd122
    // h3_5_rd123
    // h3_5_rd124
    // h3_5_rd125
    // h3_5_rd126
    // h3_5_rd127
    // h3_5_rd128
    // h3_5_rd129
    // h3_5_rd130
    // h3_5_rd131
    // h3_5_rd132
    // h3_5_rd133
    // h3_5_rd134
    // h3_5_rd135
    // h3_5_rd136
    // h3_5_rd137
    // h3_5_rd138
    // h3_5_rd139
    // h3_5_rd140
    // h3_5_rd141
    // h3_5_rd142
    // h3_5_rd143
    // h3_5_rd144
    // h3_5_rd145
    // h3_5_rd146
    // h3_5_rd147
    // h3_5_rd148
    // h3_5_rd149
    // h3_5_rd150
    // h3_5_rd151
    // h3_5_rd152
    // h3_5_rd153
    // h3_5_rd154
    // h3_5_rd155
    // h3_5_rd156
    // h3_5_rd157
    // h3_5_rd158
    // h3_5_rd159

	hw_uint<5120> result;
	hw_uint<32>  h3_5_rd0_res = h3_5_rd0_select(h3_4, d0, d1, dynamic_address);
	set_at<0, 5120>(result, h3_5_rd0_res);
	hw_uint<32>  h3_5_rd1_res = h3_5_rd1_select(h3_4, d0, d1, dynamic_address);
	set_at<32, 5120>(result, h3_5_rd1_res);
	hw_uint<32>  h3_5_rd2_res = h3_5_rd2_select(h3_4, d0, d1, dynamic_address);
	set_at<64, 5120>(result, h3_5_rd2_res);
	hw_uint<32>  h3_5_rd3_res = h3_5_rd3_select(h3_4, d0, d1, dynamic_address);
	set_at<96, 5120>(result, h3_5_rd3_res);
	hw_uint<32>  h3_5_rd4_res = h3_5_rd4_select(h3_4, d0, d1, dynamic_address);
	set_at<128, 5120>(result, h3_5_rd4_res);
	hw_uint<32>  h3_5_rd5_res = h3_5_rd5_select(h3_4, d0, d1, dynamic_address);
	set_at<160, 5120>(result, h3_5_rd5_res);
	hw_uint<32>  h3_5_rd6_res = h3_5_rd6_select(h3_4, d0, d1, dynamic_address);
	set_at<192, 5120>(result, h3_5_rd6_res);
	hw_uint<32>  h3_5_rd7_res = h3_5_rd7_select(h3_4, d0, d1, dynamic_address);
	set_at<224, 5120>(result, h3_5_rd7_res);
	hw_uint<32>  h3_5_rd8_res = h3_5_rd8_select(h3_4, d0, d1, dynamic_address);
	set_at<256, 5120>(result, h3_5_rd8_res);
	hw_uint<32>  h3_5_rd9_res = h3_5_rd9_select(h3_4, d0, d1, dynamic_address);
	set_at<288, 5120>(result, h3_5_rd9_res);
	hw_uint<32>  h3_5_rd10_res = h3_5_rd10_select(h3_4, d0, d1, dynamic_address);
	set_at<320, 5120>(result, h3_5_rd10_res);
	hw_uint<32>  h3_5_rd11_res = h3_5_rd11_select(h3_4, d0, d1, dynamic_address);
	set_at<352, 5120>(result, h3_5_rd11_res);
	hw_uint<32>  h3_5_rd12_res = h3_5_rd12_select(h3_4, d0, d1, dynamic_address);
	set_at<384, 5120>(result, h3_5_rd12_res);
	hw_uint<32>  h3_5_rd13_res = h3_5_rd13_select(h3_4, d0, d1, dynamic_address);
	set_at<416, 5120>(result, h3_5_rd13_res);
	hw_uint<32>  h3_5_rd14_res = h3_5_rd14_select(h3_4, d0, d1, dynamic_address);
	set_at<448, 5120>(result, h3_5_rd14_res);
	hw_uint<32>  h3_5_rd15_res = h3_5_rd15_select(h3_4, d0, d1, dynamic_address);
	set_at<480, 5120>(result, h3_5_rd15_res);
	hw_uint<32>  h3_5_rd16_res = h3_5_rd16_select(h3_4, d0, d1, dynamic_address);
	set_at<512, 5120>(result, h3_5_rd16_res);
	hw_uint<32>  h3_5_rd17_res = h3_5_rd17_select(h3_4, d0, d1, dynamic_address);
	set_at<544, 5120>(result, h3_5_rd17_res);
	hw_uint<32>  h3_5_rd18_res = h3_5_rd18_select(h3_4, d0, d1, dynamic_address);
	set_at<576, 5120>(result, h3_5_rd18_res);
	hw_uint<32>  h3_5_rd19_res = h3_5_rd19_select(h3_4, d0, d1, dynamic_address);
	set_at<608, 5120>(result, h3_5_rd19_res);
	hw_uint<32>  h3_5_rd20_res = h3_5_rd20_select(h3_4, d0, d1, dynamic_address);
	set_at<640, 5120>(result, h3_5_rd20_res);
	hw_uint<32>  h3_5_rd21_res = h3_5_rd21_select(h3_4, d0, d1, dynamic_address);
	set_at<672, 5120>(result, h3_5_rd21_res);
	hw_uint<32>  h3_5_rd22_res = h3_5_rd22_select(h3_4, d0, d1, dynamic_address);
	set_at<704, 5120>(result, h3_5_rd22_res);
	hw_uint<32>  h3_5_rd23_res = h3_5_rd23_select(h3_4, d0, d1, dynamic_address);
	set_at<736, 5120>(result, h3_5_rd23_res);
	hw_uint<32>  h3_5_rd24_res = h3_5_rd24_select(h3_4, d0, d1, dynamic_address);
	set_at<768, 5120>(result, h3_5_rd24_res);
	hw_uint<32>  h3_5_rd25_res = h3_5_rd25_select(h3_4, d0, d1, dynamic_address);
	set_at<800, 5120>(result, h3_5_rd25_res);
	hw_uint<32>  h3_5_rd26_res = h3_5_rd26_select(h3_4, d0, d1, dynamic_address);
	set_at<832, 5120>(result, h3_5_rd26_res);
	hw_uint<32>  h3_5_rd27_res = h3_5_rd27_select(h3_4, d0, d1, dynamic_address);
	set_at<864, 5120>(result, h3_5_rd27_res);
	hw_uint<32>  h3_5_rd28_res = h3_5_rd28_select(h3_4, d0, d1, dynamic_address);
	set_at<896, 5120>(result, h3_5_rd28_res);
	hw_uint<32>  h3_5_rd29_res = h3_5_rd29_select(h3_4, d0, d1, dynamic_address);
	set_at<928, 5120>(result, h3_5_rd29_res);
	hw_uint<32>  h3_5_rd30_res = h3_5_rd30_select(h3_4, d0, d1, dynamic_address);
	set_at<960, 5120>(result, h3_5_rd30_res);
	hw_uint<32>  h3_5_rd31_res = h3_5_rd31_select(h3_4, d0, d1, dynamic_address);
	set_at<992, 5120>(result, h3_5_rd31_res);
	hw_uint<32>  h3_5_rd32_res = h3_5_rd32_select(h3_4, d0, d1, dynamic_address);
	set_at<1024, 5120>(result, h3_5_rd32_res);
	hw_uint<32>  h3_5_rd33_res = h3_5_rd33_select(h3_4, d0, d1, dynamic_address);
	set_at<1056, 5120>(result, h3_5_rd33_res);
	hw_uint<32>  h3_5_rd34_res = h3_5_rd34_select(h3_4, d0, d1, dynamic_address);
	set_at<1088, 5120>(result, h3_5_rd34_res);
	hw_uint<32>  h3_5_rd35_res = h3_5_rd35_select(h3_4, d0, d1, dynamic_address);
	set_at<1120, 5120>(result, h3_5_rd35_res);
	hw_uint<32>  h3_5_rd36_res = h3_5_rd36_select(h3_4, d0, d1, dynamic_address);
	set_at<1152, 5120>(result, h3_5_rd36_res);
	hw_uint<32>  h3_5_rd37_res = h3_5_rd37_select(h3_4, d0, d1, dynamic_address);
	set_at<1184, 5120>(result, h3_5_rd37_res);
	hw_uint<32>  h3_5_rd38_res = h3_5_rd38_select(h3_4, d0, d1, dynamic_address);
	set_at<1216, 5120>(result, h3_5_rd38_res);
	hw_uint<32>  h3_5_rd39_res = h3_5_rd39_select(h3_4, d0, d1, dynamic_address);
	set_at<1248, 5120>(result, h3_5_rd39_res);
	hw_uint<32>  h3_5_rd40_res = h3_5_rd40_select(h3_4, d0, d1, dynamic_address);
	set_at<1280, 5120>(result, h3_5_rd40_res);
	hw_uint<32>  h3_5_rd41_res = h3_5_rd41_select(h3_4, d0, d1, dynamic_address);
	set_at<1312, 5120>(result, h3_5_rd41_res);
	hw_uint<32>  h3_5_rd42_res = h3_5_rd42_select(h3_4, d0, d1, dynamic_address);
	set_at<1344, 5120>(result, h3_5_rd42_res);
	hw_uint<32>  h3_5_rd43_res = h3_5_rd43_select(h3_4, d0, d1, dynamic_address);
	set_at<1376, 5120>(result, h3_5_rd43_res);
	hw_uint<32>  h3_5_rd44_res = h3_5_rd44_select(h3_4, d0, d1, dynamic_address);
	set_at<1408, 5120>(result, h3_5_rd44_res);
	hw_uint<32>  h3_5_rd45_res = h3_5_rd45_select(h3_4, d0, d1, dynamic_address);
	set_at<1440, 5120>(result, h3_5_rd45_res);
	hw_uint<32>  h3_5_rd46_res = h3_5_rd46_select(h3_4, d0, d1, dynamic_address);
	set_at<1472, 5120>(result, h3_5_rd46_res);
	hw_uint<32>  h3_5_rd47_res = h3_5_rd47_select(h3_4, d0, d1, dynamic_address);
	set_at<1504, 5120>(result, h3_5_rd47_res);
	hw_uint<32>  h3_5_rd48_res = h3_5_rd48_select(h3_4, d0, d1, dynamic_address);
	set_at<1536, 5120>(result, h3_5_rd48_res);
	hw_uint<32>  h3_5_rd49_res = h3_5_rd49_select(h3_4, d0, d1, dynamic_address);
	set_at<1568, 5120>(result, h3_5_rd49_res);
	hw_uint<32>  h3_5_rd50_res = h3_5_rd50_select(h3_4, d0, d1, dynamic_address);
	set_at<1600, 5120>(result, h3_5_rd50_res);
	hw_uint<32>  h3_5_rd51_res = h3_5_rd51_select(h3_4, d0, d1, dynamic_address);
	set_at<1632, 5120>(result, h3_5_rd51_res);
	hw_uint<32>  h3_5_rd52_res = h3_5_rd52_select(h3_4, d0, d1, dynamic_address);
	set_at<1664, 5120>(result, h3_5_rd52_res);
	hw_uint<32>  h3_5_rd53_res = h3_5_rd53_select(h3_4, d0, d1, dynamic_address);
	set_at<1696, 5120>(result, h3_5_rd53_res);
	hw_uint<32>  h3_5_rd54_res = h3_5_rd54_select(h3_4, d0, d1, dynamic_address);
	set_at<1728, 5120>(result, h3_5_rd54_res);
	hw_uint<32>  h3_5_rd55_res = h3_5_rd55_select(h3_4, d0, d1, dynamic_address);
	set_at<1760, 5120>(result, h3_5_rd55_res);
	hw_uint<32>  h3_5_rd56_res = h3_5_rd56_select(h3_4, d0, d1, dynamic_address);
	set_at<1792, 5120>(result, h3_5_rd56_res);
	hw_uint<32>  h3_5_rd57_res = h3_5_rd57_select(h3_4, d0, d1, dynamic_address);
	set_at<1824, 5120>(result, h3_5_rd57_res);
	hw_uint<32>  h3_5_rd58_res = h3_5_rd58_select(h3_4, d0, d1, dynamic_address);
	set_at<1856, 5120>(result, h3_5_rd58_res);
	hw_uint<32>  h3_5_rd59_res = h3_5_rd59_select(h3_4, d0, d1, dynamic_address);
	set_at<1888, 5120>(result, h3_5_rd59_res);
	hw_uint<32>  h3_5_rd60_res = h3_5_rd60_select(h3_4, d0, d1, dynamic_address);
	set_at<1920, 5120>(result, h3_5_rd60_res);
	hw_uint<32>  h3_5_rd61_res = h3_5_rd61_select(h3_4, d0, d1, dynamic_address);
	set_at<1952, 5120>(result, h3_5_rd61_res);
	hw_uint<32>  h3_5_rd62_res = h3_5_rd62_select(h3_4, d0, d1, dynamic_address);
	set_at<1984, 5120>(result, h3_5_rd62_res);
	hw_uint<32>  h3_5_rd63_res = h3_5_rd63_select(h3_4, d0, d1, dynamic_address);
	set_at<2016, 5120>(result, h3_5_rd63_res);
	hw_uint<32>  h3_5_rd64_res = h3_5_rd64_select(h3_4, d0, d1, dynamic_address);
	set_at<2048, 5120>(result, h3_5_rd64_res);
	hw_uint<32>  h3_5_rd65_res = h3_5_rd65_select(h3_4, d0, d1, dynamic_address);
	set_at<2080, 5120>(result, h3_5_rd65_res);
	hw_uint<32>  h3_5_rd66_res = h3_5_rd66_select(h3_4, d0, d1, dynamic_address);
	set_at<2112, 5120>(result, h3_5_rd66_res);
	hw_uint<32>  h3_5_rd67_res = h3_5_rd67_select(h3_4, d0, d1, dynamic_address);
	set_at<2144, 5120>(result, h3_5_rd67_res);
	hw_uint<32>  h3_5_rd68_res = h3_5_rd68_select(h3_4, d0, d1, dynamic_address);
	set_at<2176, 5120>(result, h3_5_rd68_res);
	hw_uint<32>  h3_5_rd69_res = h3_5_rd69_select(h3_4, d0, d1, dynamic_address);
	set_at<2208, 5120>(result, h3_5_rd69_res);
	hw_uint<32>  h3_5_rd70_res = h3_5_rd70_select(h3_4, d0, d1, dynamic_address);
	set_at<2240, 5120>(result, h3_5_rd70_res);
	hw_uint<32>  h3_5_rd71_res = h3_5_rd71_select(h3_4, d0, d1, dynamic_address);
	set_at<2272, 5120>(result, h3_5_rd71_res);
	hw_uint<32>  h3_5_rd72_res = h3_5_rd72_select(h3_4, d0, d1, dynamic_address);
	set_at<2304, 5120>(result, h3_5_rd72_res);
	hw_uint<32>  h3_5_rd73_res = h3_5_rd73_select(h3_4, d0, d1, dynamic_address);
	set_at<2336, 5120>(result, h3_5_rd73_res);
	hw_uint<32>  h3_5_rd74_res = h3_5_rd74_select(h3_4, d0, d1, dynamic_address);
	set_at<2368, 5120>(result, h3_5_rd74_res);
	hw_uint<32>  h3_5_rd75_res = h3_5_rd75_select(h3_4, d0, d1, dynamic_address);
	set_at<2400, 5120>(result, h3_5_rd75_res);
	hw_uint<32>  h3_5_rd76_res = h3_5_rd76_select(h3_4, d0, d1, dynamic_address);
	set_at<2432, 5120>(result, h3_5_rd76_res);
	hw_uint<32>  h3_5_rd77_res = h3_5_rd77_select(h3_4, d0, d1, dynamic_address);
	set_at<2464, 5120>(result, h3_5_rd77_res);
	hw_uint<32>  h3_5_rd78_res = h3_5_rd78_select(h3_4, d0, d1, dynamic_address);
	set_at<2496, 5120>(result, h3_5_rd78_res);
	hw_uint<32>  h3_5_rd79_res = h3_5_rd79_select(h3_4, d0, d1, dynamic_address);
	set_at<2528, 5120>(result, h3_5_rd79_res);
	hw_uint<32>  h3_5_rd80_res = h3_5_rd80_select(h3_4, d0, d1, dynamic_address);
	set_at<2560, 5120>(result, h3_5_rd80_res);
	hw_uint<32>  h3_5_rd81_res = h3_5_rd81_select(h3_4, d0, d1, dynamic_address);
	set_at<2592, 5120>(result, h3_5_rd81_res);
	hw_uint<32>  h3_5_rd82_res = h3_5_rd82_select(h3_4, d0, d1, dynamic_address);
	set_at<2624, 5120>(result, h3_5_rd82_res);
	hw_uint<32>  h3_5_rd83_res = h3_5_rd83_select(h3_4, d0, d1, dynamic_address);
	set_at<2656, 5120>(result, h3_5_rd83_res);
	hw_uint<32>  h3_5_rd84_res = h3_5_rd84_select(h3_4, d0, d1, dynamic_address);
	set_at<2688, 5120>(result, h3_5_rd84_res);
	hw_uint<32>  h3_5_rd85_res = h3_5_rd85_select(h3_4, d0, d1, dynamic_address);
	set_at<2720, 5120>(result, h3_5_rd85_res);
	hw_uint<32>  h3_5_rd86_res = h3_5_rd86_select(h3_4, d0, d1, dynamic_address);
	set_at<2752, 5120>(result, h3_5_rd86_res);
	hw_uint<32>  h3_5_rd87_res = h3_5_rd87_select(h3_4, d0, d1, dynamic_address);
	set_at<2784, 5120>(result, h3_5_rd87_res);
	hw_uint<32>  h3_5_rd88_res = h3_5_rd88_select(h3_4, d0, d1, dynamic_address);
	set_at<2816, 5120>(result, h3_5_rd88_res);
	hw_uint<32>  h3_5_rd89_res = h3_5_rd89_select(h3_4, d0, d1, dynamic_address);
	set_at<2848, 5120>(result, h3_5_rd89_res);
	hw_uint<32>  h3_5_rd90_res = h3_5_rd90_select(h3_4, d0, d1, dynamic_address);
	set_at<2880, 5120>(result, h3_5_rd90_res);
	hw_uint<32>  h3_5_rd91_res = h3_5_rd91_select(h3_4, d0, d1, dynamic_address);
	set_at<2912, 5120>(result, h3_5_rd91_res);
	hw_uint<32>  h3_5_rd92_res = h3_5_rd92_select(h3_4, d0, d1, dynamic_address);
	set_at<2944, 5120>(result, h3_5_rd92_res);
	hw_uint<32>  h3_5_rd93_res = h3_5_rd93_select(h3_4, d0, d1, dynamic_address);
	set_at<2976, 5120>(result, h3_5_rd93_res);
	hw_uint<32>  h3_5_rd94_res = h3_5_rd94_select(h3_4, d0, d1, dynamic_address);
	set_at<3008, 5120>(result, h3_5_rd94_res);
	hw_uint<32>  h3_5_rd95_res = h3_5_rd95_select(h3_4, d0, d1, dynamic_address);
	set_at<3040, 5120>(result, h3_5_rd95_res);
	hw_uint<32>  h3_5_rd96_res = h3_5_rd96_select(h3_4, d0, d1, dynamic_address);
	set_at<3072, 5120>(result, h3_5_rd96_res);
	hw_uint<32>  h3_5_rd97_res = h3_5_rd97_select(h3_4, d0, d1, dynamic_address);
	set_at<3104, 5120>(result, h3_5_rd97_res);
	hw_uint<32>  h3_5_rd98_res = h3_5_rd98_select(h3_4, d0, d1, dynamic_address);
	set_at<3136, 5120>(result, h3_5_rd98_res);
	hw_uint<32>  h3_5_rd99_res = h3_5_rd99_select(h3_4, d0, d1, dynamic_address);
	set_at<3168, 5120>(result, h3_5_rd99_res);
	hw_uint<32>  h3_5_rd100_res = h3_5_rd100_select(h3_4, d0, d1, dynamic_address);
	set_at<3200, 5120>(result, h3_5_rd100_res);
	hw_uint<32>  h3_5_rd101_res = h3_5_rd101_select(h3_4, d0, d1, dynamic_address);
	set_at<3232, 5120>(result, h3_5_rd101_res);
	hw_uint<32>  h3_5_rd102_res = h3_5_rd102_select(h3_4, d0, d1, dynamic_address);
	set_at<3264, 5120>(result, h3_5_rd102_res);
	hw_uint<32>  h3_5_rd103_res = h3_5_rd103_select(h3_4, d0, d1, dynamic_address);
	set_at<3296, 5120>(result, h3_5_rd103_res);
	hw_uint<32>  h3_5_rd104_res = h3_5_rd104_select(h3_4, d0, d1, dynamic_address);
	set_at<3328, 5120>(result, h3_5_rd104_res);
	hw_uint<32>  h3_5_rd105_res = h3_5_rd105_select(h3_4, d0, d1, dynamic_address);
	set_at<3360, 5120>(result, h3_5_rd105_res);
	hw_uint<32>  h3_5_rd106_res = h3_5_rd106_select(h3_4, d0, d1, dynamic_address);
	set_at<3392, 5120>(result, h3_5_rd106_res);
	hw_uint<32>  h3_5_rd107_res = h3_5_rd107_select(h3_4, d0, d1, dynamic_address);
	set_at<3424, 5120>(result, h3_5_rd107_res);
	hw_uint<32>  h3_5_rd108_res = h3_5_rd108_select(h3_4, d0, d1, dynamic_address);
	set_at<3456, 5120>(result, h3_5_rd108_res);
	hw_uint<32>  h3_5_rd109_res = h3_5_rd109_select(h3_4, d0, d1, dynamic_address);
	set_at<3488, 5120>(result, h3_5_rd109_res);
	hw_uint<32>  h3_5_rd110_res = h3_5_rd110_select(h3_4, d0, d1, dynamic_address);
	set_at<3520, 5120>(result, h3_5_rd110_res);
	hw_uint<32>  h3_5_rd111_res = h3_5_rd111_select(h3_4, d0, d1, dynamic_address);
	set_at<3552, 5120>(result, h3_5_rd111_res);
	hw_uint<32>  h3_5_rd112_res = h3_5_rd112_select(h3_4, d0, d1, dynamic_address);
	set_at<3584, 5120>(result, h3_5_rd112_res);
	hw_uint<32>  h3_5_rd113_res = h3_5_rd113_select(h3_4, d0, d1, dynamic_address);
	set_at<3616, 5120>(result, h3_5_rd113_res);
	hw_uint<32>  h3_5_rd114_res = h3_5_rd114_select(h3_4, d0, d1, dynamic_address);
	set_at<3648, 5120>(result, h3_5_rd114_res);
	hw_uint<32>  h3_5_rd115_res = h3_5_rd115_select(h3_4, d0, d1, dynamic_address);
	set_at<3680, 5120>(result, h3_5_rd115_res);
	hw_uint<32>  h3_5_rd116_res = h3_5_rd116_select(h3_4, d0, d1, dynamic_address);
	set_at<3712, 5120>(result, h3_5_rd116_res);
	hw_uint<32>  h3_5_rd117_res = h3_5_rd117_select(h3_4, d0, d1, dynamic_address);
	set_at<3744, 5120>(result, h3_5_rd117_res);
	hw_uint<32>  h3_5_rd118_res = h3_5_rd118_select(h3_4, d0, d1, dynamic_address);
	set_at<3776, 5120>(result, h3_5_rd118_res);
	hw_uint<32>  h3_5_rd119_res = h3_5_rd119_select(h3_4, d0, d1, dynamic_address);
	set_at<3808, 5120>(result, h3_5_rd119_res);
	hw_uint<32>  h3_5_rd120_res = h3_5_rd120_select(h3_4, d0, d1, dynamic_address);
	set_at<3840, 5120>(result, h3_5_rd120_res);
	hw_uint<32>  h3_5_rd121_res = h3_5_rd121_select(h3_4, d0, d1, dynamic_address);
	set_at<3872, 5120>(result, h3_5_rd121_res);
	hw_uint<32>  h3_5_rd122_res = h3_5_rd122_select(h3_4, d0, d1, dynamic_address);
	set_at<3904, 5120>(result, h3_5_rd122_res);
	hw_uint<32>  h3_5_rd123_res = h3_5_rd123_select(h3_4, d0, d1, dynamic_address);
	set_at<3936, 5120>(result, h3_5_rd123_res);
	hw_uint<32>  h3_5_rd124_res = h3_5_rd124_select(h3_4, d0, d1, dynamic_address);
	set_at<3968, 5120>(result, h3_5_rd124_res);
	hw_uint<32>  h3_5_rd125_res = h3_5_rd125_select(h3_4, d0, d1, dynamic_address);
	set_at<4000, 5120>(result, h3_5_rd125_res);
	hw_uint<32>  h3_5_rd126_res = h3_5_rd126_select(h3_4, d0, d1, dynamic_address);
	set_at<4032, 5120>(result, h3_5_rd126_res);
	hw_uint<32>  h3_5_rd127_res = h3_5_rd127_select(h3_4, d0, d1, dynamic_address);
	set_at<4064, 5120>(result, h3_5_rd127_res);
	hw_uint<32>  h3_5_rd128_res = h3_5_rd128_select(h3_4, d0, d1, dynamic_address);
	set_at<4096, 5120>(result, h3_5_rd128_res);
	hw_uint<32>  h3_5_rd129_res = h3_5_rd129_select(h3_4, d0, d1, dynamic_address);
	set_at<4128, 5120>(result, h3_5_rd129_res);
	hw_uint<32>  h3_5_rd130_res = h3_5_rd130_select(h3_4, d0, d1, dynamic_address);
	set_at<4160, 5120>(result, h3_5_rd130_res);
	hw_uint<32>  h3_5_rd131_res = h3_5_rd131_select(h3_4, d0, d1, dynamic_address);
	set_at<4192, 5120>(result, h3_5_rd131_res);
	hw_uint<32>  h3_5_rd132_res = h3_5_rd132_select(h3_4, d0, d1, dynamic_address);
	set_at<4224, 5120>(result, h3_5_rd132_res);
	hw_uint<32>  h3_5_rd133_res = h3_5_rd133_select(h3_4, d0, d1, dynamic_address);
	set_at<4256, 5120>(result, h3_5_rd133_res);
	hw_uint<32>  h3_5_rd134_res = h3_5_rd134_select(h3_4, d0, d1, dynamic_address);
	set_at<4288, 5120>(result, h3_5_rd134_res);
	hw_uint<32>  h3_5_rd135_res = h3_5_rd135_select(h3_4, d0, d1, dynamic_address);
	set_at<4320, 5120>(result, h3_5_rd135_res);
	hw_uint<32>  h3_5_rd136_res = h3_5_rd136_select(h3_4, d0, d1, dynamic_address);
	set_at<4352, 5120>(result, h3_5_rd136_res);
	hw_uint<32>  h3_5_rd137_res = h3_5_rd137_select(h3_4, d0, d1, dynamic_address);
	set_at<4384, 5120>(result, h3_5_rd137_res);
	hw_uint<32>  h3_5_rd138_res = h3_5_rd138_select(h3_4, d0, d1, dynamic_address);
	set_at<4416, 5120>(result, h3_5_rd138_res);
	hw_uint<32>  h3_5_rd139_res = h3_5_rd139_select(h3_4, d0, d1, dynamic_address);
	set_at<4448, 5120>(result, h3_5_rd139_res);
	hw_uint<32>  h3_5_rd140_res = h3_5_rd140_select(h3_4, d0, d1, dynamic_address);
	set_at<4480, 5120>(result, h3_5_rd140_res);
	hw_uint<32>  h3_5_rd141_res = h3_5_rd141_select(h3_4, d0, d1, dynamic_address);
	set_at<4512, 5120>(result, h3_5_rd141_res);
	hw_uint<32>  h3_5_rd142_res = h3_5_rd142_select(h3_4, d0, d1, dynamic_address);
	set_at<4544, 5120>(result, h3_5_rd142_res);
	hw_uint<32>  h3_5_rd143_res = h3_5_rd143_select(h3_4, d0, d1, dynamic_address);
	set_at<4576, 5120>(result, h3_5_rd143_res);
	hw_uint<32>  h3_5_rd144_res = h3_5_rd144_select(h3_4, d0, d1, dynamic_address);
	set_at<4608, 5120>(result, h3_5_rd144_res);
	hw_uint<32>  h3_5_rd145_res = h3_5_rd145_select(h3_4, d0, d1, dynamic_address);
	set_at<4640, 5120>(result, h3_5_rd145_res);
	hw_uint<32>  h3_5_rd146_res = h3_5_rd146_select(h3_4, d0, d1, dynamic_address);
	set_at<4672, 5120>(result, h3_5_rd146_res);
	hw_uint<32>  h3_5_rd147_res = h3_5_rd147_select(h3_4, d0, d1, dynamic_address);
	set_at<4704, 5120>(result, h3_5_rd147_res);
	hw_uint<32>  h3_5_rd148_res = h3_5_rd148_select(h3_4, d0, d1, dynamic_address);
	set_at<4736, 5120>(result, h3_5_rd148_res);
	hw_uint<32>  h3_5_rd149_res = h3_5_rd149_select(h3_4, d0, d1, dynamic_address);
	set_at<4768, 5120>(result, h3_5_rd149_res);
	hw_uint<32>  h3_5_rd150_res = h3_5_rd150_select(h3_4, d0, d1, dynamic_address);
	set_at<4800, 5120>(result, h3_5_rd150_res);
	hw_uint<32>  h3_5_rd151_res = h3_5_rd151_select(h3_4, d0, d1, dynamic_address);
	set_at<4832, 5120>(result, h3_5_rd151_res);
	hw_uint<32>  h3_5_rd152_res = h3_5_rd152_select(h3_4, d0, d1, dynamic_address);
	set_at<4864, 5120>(result, h3_5_rd152_res);
	hw_uint<32>  h3_5_rd153_res = h3_5_rd153_select(h3_4, d0, d1, dynamic_address);
	set_at<4896, 5120>(result, h3_5_rd153_res);
	hw_uint<32>  h3_5_rd154_res = h3_5_rd154_select(h3_4, d0, d1, dynamic_address);
	set_at<4928, 5120>(result, h3_5_rd154_res);
	hw_uint<32>  h3_5_rd155_res = h3_5_rd155_select(h3_4, d0, d1, dynamic_address);
	set_at<4960, 5120>(result, h3_5_rd155_res);
	hw_uint<32>  h3_5_rd156_res = h3_5_rd156_select(h3_4, d0, d1, dynamic_address);
	set_at<4992, 5120>(result, h3_5_rd156_res);
	hw_uint<32>  h3_5_rd157_res = h3_5_rd157_select(h3_4, d0, d1, dynamic_address);
	set_at<5024, 5120>(result, h3_5_rd157_res);
	hw_uint<32>  h3_5_rd158_res = h3_5_rd158_select(h3_4, d0, d1, dynamic_address);
	set_at<5056, 5120>(result, h3_5_rd158_res);
	hw_uint<32>  h3_5_rd159_res = h3_5_rd159_select(h3_4, d0, d1, dynamic_address);
	set_at<5088, 5120>(result, h3_5_rd159_res);
	return result;
}

struct h3_5_h3_5_update_0_write0_merged_banks_5_cache {
	// RAM Box: {[-96, 1120], [-4, 1026]}
	// Capacity: 82
	// # of read delays: 5
  // 0, 1, 40, 41, 81
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 38> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 39> f7;
	hw_uint<32>  f8;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_39() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_40() {
		return f4;
	}

	inline hw_uint<32>  peek_41() {
		return f6;
	}

	inline hw_uint<32>  peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_81() {
		return f8;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 38
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 38 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write1_merged_banks_5_cache {
	// RAM Box: {[-95, 1089], [-4, 1027]}
	// Capacity: 82
	// # of read delays: 4
  // 0, 1, 41, 81
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 39> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_41() {
		return f4;
	}

	inline hw_uint<32>  peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_81() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write10_merged_banks_5_cache {
	// RAM Box: {[-86, 1098], [-4, 1027]}
	// Capacity: 82
	// # of read delays: 4
  // 0, 1, 41, 81
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 39> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_41() {
		return f4;
	}

	inline hw_uint<32>  peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_81() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write11_merged_banks_5_cache {
	// RAM Box: {[-85, 1099], [-4, 1027]}
	// Capacity: 82
	// # of read delays: 4
  // 0, 1, 41, 81
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 39> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_41() {
		return f4;
	}

	inline hw_uint<32>  peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_81() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write12_merged_banks_5_cache {
	// RAM Box: {[-84, 1100], [-4, 1027]}
	// Capacity: 82
	// # of read delays: 4
  // 0, 1, 41, 81
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 39> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_41() {
		return f4;
	}

	inline hw_uint<32>  peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_81() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write13_merged_banks_5_cache {
	// RAM Box: {[-83, 1101], [-4, 1027]}
	// Capacity: 82
	// # of read delays: 4
  // 0, 1, 41, 81
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 39> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_41() {
		return f4;
	}

	inline hw_uint<32>  peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_81() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write14_merged_banks_5_cache {
	// RAM Box: {[-82, 1102], [-4, 1027]}
	// Capacity: 82
	// # of read delays: 4
  // 0, 1, 41, 81
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 39> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_41() {
		return f4;
	}

	inline hw_uint<32>  peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_81() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write15_merged_banks_5_cache {
	// RAM Box: {[-81, 1103], [-4, 1027]}
	// Capacity: 82
	// # of read delays: 4
  // 0, 1, 41, 81
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 39> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_41() {
		return f4;
	}

	inline hw_uint<32>  peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_81() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write16_merged_banks_5_cache {
	// RAM Box: {[-80, 1104], [-4, 1027]}
	// Capacity: 82
	// # of read delays: 4
  // 0, 1, 41, 81
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 39> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_41() {
		return f4;
	}

	inline hw_uint<32>  peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_81() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write17_merged_banks_5_cache {
	// RAM Box: {[-79, 1105], [-4, 1027]}
	// Capacity: 82
	// # of read delays: 4
  // 0, 1, 41, 81
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 39> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_41() {
		return f4;
	}

	inline hw_uint<32>  peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_81() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write18_merged_banks_5_cache {
	// RAM Box: {[-78, 1106], [-4, 1027]}
	// Capacity: 82
	// # of read delays: 4
  // 0, 1, 41, 81
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 39> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_41() {
		return f4;
	}

	inline hw_uint<32>  peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_81() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write19_merged_banks_5_cache {
	// RAM Box: {[-77, 1107], [-4, 1027]}
	// Capacity: 82
	// # of read delays: 4
  // 0, 1, 41, 81
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 39> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_41() {
		return f4;
	}

	inline hw_uint<32>  peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_81() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write2_merged_banks_5_cache {
	// RAM Box: {[-94, 1090], [-4, 1027]}
	// Capacity: 82
	// # of read delays: 4
  // 0, 1, 41, 81
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 39> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_41() {
		return f4;
	}

	inline hw_uint<32>  peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_81() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write20_merged_banks_5_cache {
	// RAM Box: {[-76, 1108], [-4, 1027]}
	// Capacity: 82
	// # of read delays: 4
  // 0, 1, 41, 81
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 39> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_41() {
		return f4;
	}

	inline hw_uint<32>  peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_81() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write21_merged_banks_5_cache {
	// RAM Box: {[-75, 1109], [-4, 1027]}
	// Capacity: 82
	// # of read delays: 4
  // 0, 1, 41, 81
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 39> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_41() {
		return f4;
	}

	inline hw_uint<32>  peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_81() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write22_merged_banks_5_cache {
	// RAM Box: {[-74, 1110], [-4, 1027]}
	// Capacity: 82
	// # of read delays: 4
  // 0, 1, 41, 81
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 39> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_41() {
		return f4;
	}

	inline hw_uint<32>  peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_81() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write23_merged_banks_5_cache {
	// RAM Box: {[-73, 1111], [-4, 1027]}
	// Capacity: 82
	// # of read delays: 4
  // 0, 1, 41, 81
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 39> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_41() {
		return f4;
	}

	inline hw_uint<32>  peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_81() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write24_merged_banks_5_cache {
	// RAM Box: {[-72, 1112], [-4, 1027]}
	// Capacity: 82
	// # of read delays: 4
  // 0, 1, 41, 81
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 39> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_41() {
		return f4;
	}

	inline hw_uint<32>  peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_81() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write25_merged_banks_5_cache {
	// RAM Box: {[-71, 1113], [-4, 1027]}
	// Capacity: 82
	// # of read delays: 4
  // 0, 1, 41, 81
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 39> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_41() {
		return f4;
	}

	inline hw_uint<32>  peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_81() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write26_merged_banks_5_cache {
	// RAM Box: {[-70, 1114], [-4, 1027]}
	// Capacity: 82
	// # of read delays: 4
  // 0, 1, 41, 81
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 39> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_41() {
		return f4;
	}

	inline hw_uint<32>  peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_81() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write27_merged_banks_5_cache {
	// RAM Box: {[-69, 1115], [-4, 1027]}
	// Capacity: 82
	// # of read delays: 4
  // 0, 1, 41, 81
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 39> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_41() {
		return f4;
	}

	inline hw_uint<32>  peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_81() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write28_merged_banks_5_cache {
	// RAM Box: {[-68, 1116], [-4, 1027]}
	// Capacity: 82
	// # of read delays: 4
  // 0, 1, 41, 81
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 39> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_41() {
		return f4;
	}

	inline hw_uint<32>  peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_81() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write29_merged_banks_5_cache {
	// RAM Box: {[-67, 1117], [-4, 1027]}
	// Capacity: 82
	// # of read delays: 4
  // 0, 1, 41, 81
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 39> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_41() {
		return f4;
	}

	inline hw_uint<32>  peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_81() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write3_merged_banks_5_cache {
	// RAM Box: {[-93, 1091], [-4, 1027]}
	// Capacity: 82
	// # of read delays: 4
  // 0, 1, 41, 81
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 39> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_41() {
		return f4;
	}

	inline hw_uint<32>  peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_81() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write30_merged_banks_5_cache {
	// RAM Box: {[-66, 1118], [-4, 1027]}
	// Capacity: 82
	// # of read delays: 4
  // 0, 1, 41, 81
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 39> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_41() {
		return f4;
	}

	inline hw_uint<32>  peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_81() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write31_merged_banks_5_cache {
	// RAM Box: {[-97, 1119], [-3, 1027]}
	// Capacity: 82
	// # of read delays: 5
  // 0, 1, 41, 42, 81
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 39> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 38> f7;
	hw_uint<32>  f8;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_41() {
		return f4;
	}

	inline hw_uint<32>  peek_42() {
		return f6;
	}

	inline hw_uint<32>  peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_81() {
		return f8;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 38
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 38 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write4_merged_banks_5_cache {
	// RAM Box: {[-92, 1092], [-4, 1027]}
	// Capacity: 82
	// # of read delays: 4
  // 0, 1, 41, 81
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 39> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_41() {
		return f4;
	}

	inline hw_uint<32>  peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_81() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write5_merged_banks_5_cache {
	// RAM Box: {[-91, 1093], [-4, 1027]}
	// Capacity: 82
	// # of read delays: 4
  // 0, 1, 41, 81
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 39> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_41() {
		return f4;
	}

	inline hw_uint<32>  peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_81() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write6_merged_banks_5_cache {
	// RAM Box: {[-90, 1094], [-4, 1027]}
	// Capacity: 82
	// # of read delays: 4
  // 0, 1, 41, 81
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 39> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_41() {
		return f4;
	}

	inline hw_uint<32>  peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_81() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write7_merged_banks_5_cache {
	// RAM Box: {[-89, 1095], [-4, 1027]}
	// Capacity: 82
	// # of read delays: 4
  // 0, 1, 41, 81
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 39> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_41() {
		return f4;
	}

	inline hw_uint<32>  peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_81() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write8_merged_banks_5_cache {
	// RAM Box: {[-88, 1096], [-4, 1027]}
	// Capacity: 82
	// # of read delays: 4
  // 0, 1, 41, 81
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 39> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_41() {
		return f4;
	}

	inline hw_uint<32>  peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_81() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write9_merged_banks_5_cache {
	// RAM Box: {[-87, 1097], [-4, 1027]}
	// Capacity: 82
	// # of read delays: 4
  // 0, 1, 41, 81
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 39> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 39> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_40() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_41() {
		return f4;
	}

	inline hw_uint<32>  peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_81() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 39
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 39 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_5_cache {
  // # of banks: 32
  h3_5_h3_5_update_0_write0_merged_banks_5_cache h3_5_h3_5_update_0_write0_merged_banks_5;
  h3_5_h3_5_update_0_write1_merged_banks_5_cache h3_5_h3_5_update_0_write1_merged_banks_5;
  h3_5_h3_5_update_0_write10_merged_banks_5_cache h3_5_h3_5_update_0_write10_merged_banks_5;
  h3_5_h3_5_update_0_write11_merged_banks_5_cache h3_5_h3_5_update_0_write11_merged_banks_5;
  h3_5_h3_5_update_0_write12_merged_banks_5_cache h3_5_h3_5_update_0_write12_merged_banks_5;
  h3_5_h3_5_update_0_write13_merged_banks_5_cache h3_5_h3_5_update_0_write13_merged_banks_5;
  h3_5_h3_5_update_0_write14_merged_banks_5_cache h3_5_h3_5_update_0_write14_merged_banks_5;
  h3_5_h3_5_update_0_write15_merged_banks_5_cache h3_5_h3_5_update_0_write15_merged_banks_5;
  h3_5_h3_5_update_0_write16_merged_banks_5_cache h3_5_h3_5_update_0_write16_merged_banks_5;
  h3_5_h3_5_update_0_write17_merged_banks_5_cache h3_5_h3_5_update_0_write17_merged_banks_5;
  h3_5_h3_5_update_0_write18_merged_banks_5_cache h3_5_h3_5_update_0_write18_merged_banks_5;
  h3_5_h3_5_update_0_write19_merged_banks_5_cache h3_5_h3_5_update_0_write19_merged_banks_5;
  h3_5_h3_5_update_0_write2_merged_banks_5_cache h3_5_h3_5_update_0_write2_merged_banks_5;
  h3_5_h3_5_update_0_write20_merged_banks_5_cache h3_5_h3_5_update_0_write20_merged_banks_5;
  h3_5_h3_5_update_0_write21_merged_banks_5_cache h3_5_h3_5_update_0_write21_merged_banks_5;
  h3_5_h3_5_update_0_write22_merged_banks_5_cache h3_5_h3_5_update_0_write22_merged_banks_5;
  h3_5_h3_5_update_0_write23_merged_banks_5_cache h3_5_h3_5_update_0_write23_merged_banks_5;
  h3_5_h3_5_update_0_write24_merged_banks_5_cache h3_5_h3_5_update_0_write24_merged_banks_5;
  h3_5_h3_5_update_0_write25_merged_banks_5_cache h3_5_h3_5_update_0_write25_merged_banks_5;
  h3_5_h3_5_update_0_write26_merged_banks_5_cache h3_5_h3_5_update_0_write26_merged_banks_5;
  h3_5_h3_5_update_0_write27_merged_banks_5_cache h3_5_h3_5_update_0_write27_merged_banks_5;
  h3_5_h3_5_update_0_write28_merged_banks_5_cache h3_5_h3_5_update_0_write28_merged_banks_5;
  h3_5_h3_5_update_0_write29_merged_banks_5_cache h3_5_h3_5_update_0_write29_merged_banks_5;
  h3_5_h3_5_update_0_write3_merged_banks_5_cache h3_5_h3_5_update_0_write3_merged_banks_5;
  h3_5_h3_5_update_0_write30_merged_banks_5_cache h3_5_h3_5_update_0_write30_merged_banks_5;
  h3_5_h3_5_update_0_write31_merged_banks_5_cache h3_5_h3_5_update_0_write31_merged_banks_5;
  h3_5_h3_5_update_0_write4_merged_banks_5_cache h3_5_h3_5_update_0_write4_merged_banks_5;
  h3_5_h3_5_update_0_write5_merged_banks_5_cache h3_5_h3_5_update_0_write5_merged_banks_5;
  h3_5_h3_5_update_0_write6_merged_banks_5_cache h3_5_h3_5_update_0_write6_merged_banks_5;
  h3_5_h3_5_update_0_write7_merged_banks_5_cache h3_5_h3_5_update_0_write7_merged_banks_5;
  h3_5_h3_5_update_0_write8_merged_banks_5_cache h3_5_h3_5_update_0_write8_merged_banks_5;
  h3_5_h3_5_update_0_write9_merged_banks_5_cache h3_5_h3_5_update_0_write9_merged_banks_5;
};



inline void h3_5_h3_5_update_0_write0_write(hw_uint<32> & h3_5_h3_5_update_0_write0, h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write0_merged_banks_5.push(h3_5_h3_5_update_0_write0);
}

inline void h3_5_h3_5_update_0_write1_write(hw_uint<32> & h3_5_h3_5_update_0_write1, h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write1_merged_banks_5.push(h3_5_h3_5_update_0_write1);
}

inline void h3_5_h3_5_update_0_write10_write(hw_uint<32> & h3_5_h3_5_update_0_write10, h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write10_merged_banks_5.push(h3_5_h3_5_update_0_write10);
}

inline void h3_5_h3_5_update_0_write11_write(hw_uint<32> & h3_5_h3_5_update_0_write11, h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write11_merged_banks_5.push(h3_5_h3_5_update_0_write11);
}

inline void h3_5_h3_5_update_0_write12_write(hw_uint<32> & h3_5_h3_5_update_0_write12, h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write12_merged_banks_5.push(h3_5_h3_5_update_0_write12);
}

inline void h3_5_h3_5_update_0_write13_write(hw_uint<32> & h3_5_h3_5_update_0_write13, h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write13_merged_banks_5.push(h3_5_h3_5_update_0_write13);
}

inline void h3_5_h3_5_update_0_write14_write(hw_uint<32> & h3_5_h3_5_update_0_write14, h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write14_merged_banks_5.push(h3_5_h3_5_update_0_write14);
}

inline void h3_5_h3_5_update_0_write15_write(hw_uint<32> & h3_5_h3_5_update_0_write15, h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write15_merged_banks_5.push(h3_5_h3_5_update_0_write15);
}

inline void h3_5_h3_5_update_0_write16_write(hw_uint<32> & h3_5_h3_5_update_0_write16, h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write16_merged_banks_5.push(h3_5_h3_5_update_0_write16);
}

inline void h3_5_h3_5_update_0_write17_write(hw_uint<32> & h3_5_h3_5_update_0_write17, h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write17_merged_banks_5.push(h3_5_h3_5_update_0_write17);
}

inline void h3_5_h3_5_update_0_write18_write(hw_uint<32> & h3_5_h3_5_update_0_write18, h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write18_merged_banks_5.push(h3_5_h3_5_update_0_write18);
}

inline void h3_5_h3_5_update_0_write19_write(hw_uint<32> & h3_5_h3_5_update_0_write19, h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write19_merged_banks_5.push(h3_5_h3_5_update_0_write19);
}

inline void h3_5_h3_5_update_0_write2_write(hw_uint<32> & h3_5_h3_5_update_0_write2, h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write2_merged_banks_5.push(h3_5_h3_5_update_0_write2);
}

inline void h3_5_h3_5_update_0_write20_write(hw_uint<32> & h3_5_h3_5_update_0_write20, h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write20_merged_banks_5.push(h3_5_h3_5_update_0_write20);
}

inline void h3_5_h3_5_update_0_write21_write(hw_uint<32> & h3_5_h3_5_update_0_write21, h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write21_merged_banks_5.push(h3_5_h3_5_update_0_write21);
}

inline void h3_5_h3_5_update_0_write22_write(hw_uint<32> & h3_5_h3_5_update_0_write22, h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write22_merged_banks_5.push(h3_5_h3_5_update_0_write22);
}

inline void h3_5_h3_5_update_0_write23_write(hw_uint<32> & h3_5_h3_5_update_0_write23, h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write23_merged_banks_5.push(h3_5_h3_5_update_0_write23);
}

inline void h3_5_h3_5_update_0_write24_write(hw_uint<32> & h3_5_h3_5_update_0_write24, h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write24_merged_banks_5.push(h3_5_h3_5_update_0_write24);
}

inline void h3_5_h3_5_update_0_write25_write(hw_uint<32> & h3_5_h3_5_update_0_write25, h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write25_merged_banks_5.push(h3_5_h3_5_update_0_write25);
}

inline void h3_5_h3_5_update_0_write26_write(hw_uint<32> & h3_5_h3_5_update_0_write26, h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write26_merged_banks_5.push(h3_5_h3_5_update_0_write26);
}

inline void h3_5_h3_5_update_0_write27_write(hw_uint<32> & h3_5_h3_5_update_0_write27, h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write27_merged_banks_5.push(h3_5_h3_5_update_0_write27);
}

inline void h3_5_h3_5_update_0_write28_write(hw_uint<32> & h3_5_h3_5_update_0_write28, h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write28_merged_banks_5.push(h3_5_h3_5_update_0_write28);
}

inline void h3_5_h3_5_update_0_write29_write(hw_uint<32> & h3_5_h3_5_update_0_write29, h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write29_merged_banks_5.push(h3_5_h3_5_update_0_write29);
}

inline void h3_5_h3_5_update_0_write3_write(hw_uint<32> & h3_5_h3_5_update_0_write3, h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write3_merged_banks_5.push(h3_5_h3_5_update_0_write3);
}

inline void h3_5_h3_5_update_0_write30_write(hw_uint<32> & h3_5_h3_5_update_0_write30, h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write30_merged_banks_5.push(h3_5_h3_5_update_0_write30);
}

inline void h3_5_h3_5_update_0_write31_write(hw_uint<32> & h3_5_h3_5_update_0_write31, h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write31_merged_banks_5.push(h3_5_h3_5_update_0_write31);
}

inline void h3_5_h3_5_update_0_write4_write(hw_uint<32> & h3_5_h3_5_update_0_write4, h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write4_merged_banks_5.push(h3_5_h3_5_update_0_write4);
}

inline void h3_5_h3_5_update_0_write5_write(hw_uint<32> & h3_5_h3_5_update_0_write5, h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write5_merged_banks_5.push(h3_5_h3_5_update_0_write5);
}

inline void h3_5_h3_5_update_0_write6_write(hw_uint<32> & h3_5_h3_5_update_0_write6, h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write6_merged_banks_5.push(h3_5_h3_5_update_0_write6);
}

inline void h3_5_h3_5_update_0_write7_write(hw_uint<32> & h3_5_h3_5_update_0_write7, h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write7_merged_banks_5.push(h3_5_h3_5_update_0_write7);
}

inline void h3_5_h3_5_update_0_write8_write(hw_uint<32> & h3_5_h3_5_update_0_write8, h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write8_merged_banks_5.push(h3_5_h3_5_update_0_write8);
}

inline void h3_5_h3_5_update_0_write9_write(hw_uint<32> & h3_5_h3_5_update_0_write9, h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write9_merged_banks_5.push(h3_5_h3_5_update_0_write9);
}

inline hw_uint<32>  h3_6_rd0_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd0 read pattern: { h3_6_update_0[d0, d1] -> h3_5[-1 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write31 = h3_5.h3_5_h3_5_update_0_write31_merged_banks_5.peek_42();
  return value_h3_5_h3_5_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_6_rd1_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd1 read pattern: { h3_6_update_0[d0, d1] -> h3_5[32d0, -1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write0 = h3_5.h3_5_h3_5_update_0_write0_merged_banks_5.peek_81();
  return value_h3_5_h3_5_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_6_rd10_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd10 read pattern: { h3_6_update_0[d0, d1] -> h3_5[1 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write1 = h3_5.h3_5_h3_5_update_0_write1_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_6_rd100_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd100 read pattern: { h3_6_update_0[d0, d1] -> h3_5[19 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write19 = h3_5.h3_5_h3_5_update_0_write19_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_6_rd101_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd101 read pattern: { h3_6_update_0[d0, d1] -> h3_5[20 + 32d0, -1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write20 = h3_5.h3_5_h3_5_update_0_write20_merged_banks_5.peek_81();
  return value_h3_5_h3_5_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_6_rd102_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd102 read pattern: { h3_6_update_0[d0, d1] -> h3_5[20 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write20 = h3_5.h3_5_h3_5_update_0_write20_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_6_rd103_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd103 read pattern: { h3_6_update_0[d0, d1] -> h3_5[20 + 32d0, 1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write20 = h3_5.h3_5_h3_5_update_0_write20_merged_banks_5.peek_1();
  return value_h3_5_h3_5_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_6_rd104_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd104 read pattern: { h3_6_update_0[d0, d1] -> h3_5[21 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write21 = h3_5.h3_5_h3_5_update_0_write21_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_6_rd105_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd105 read pattern: { h3_6_update_0[d0, d1] -> h3_5[20 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write20 = h3_5.h3_5_h3_5_update_0_write20_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_6_rd106_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd106 read pattern: { h3_6_update_0[d0, d1] -> h3_5[21 + 32d0, -1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write21 = h3_5.h3_5_h3_5_update_0_write21_merged_banks_5.peek_81();
  return value_h3_5_h3_5_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_6_rd107_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd107 read pattern: { h3_6_update_0[d0, d1] -> h3_5[21 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write21 = h3_5.h3_5_h3_5_update_0_write21_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_6_rd108_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd108 read pattern: { h3_6_update_0[d0, d1] -> h3_5[21 + 32d0, 1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write21 = h3_5.h3_5_h3_5_update_0_write21_merged_banks_5.peek_1();
  return value_h3_5_h3_5_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_6_rd109_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd109 read pattern: { h3_6_update_0[d0, d1] -> h3_5[22 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write22 = h3_5.h3_5_h3_5_update_0_write22_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_6_rd11_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd11 read pattern: { h3_6_update_0[d0, d1] -> h3_5[2 + 32d0, -1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write2 = h3_5.h3_5_h3_5_update_0_write2_merged_banks_5.peek_81();
  return value_h3_5_h3_5_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_6_rd110_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd110 read pattern: { h3_6_update_0[d0, d1] -> h3_5[21 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write21 = h3_5.h3_5_h3_5_update_0_write21_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_6_rd111_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd111 read pattern: { h3_6_update_0[d0, d1] -> h3_5[22 + 32d0, -1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write22 = h3_5.h3_5_h3_5_update_0_write22_merged_banks_5.peek_81();
  return value_h3_5_h3_5_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_6_rd112_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd112 read pattern: { h3_6_update_0[d0, d1] -> h3_5[22 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write22 = h3_5.h3_5_h3_5_update_0_write22_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_6_rd113_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd113 read pattern: { h3_6_update_0[d0, d1] -> h3_5[22 + 32d0, 1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write22 = h3_5.h3_5_h3_5_update_0_write22_merged_banks_5.peek_1();
  return value_h3_5_h3_5_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_6_rd114_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd114 read pattern: { h3_6_update_0[d0, d1] -> h3_5[23 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write23 = h3_5.h3_5_h3_5_update_0_write23_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_6_rd115_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd115 read pattern: { h3_6_update_0[d0, d1] -> h3_5[22 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write22 = h3_5.h3_5_h3_5_update_0_write22_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_6_rd116_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd116 read pattern: { h3_6_update_0[d0, d1] -> h3_5[23 + 32d0, -1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write23 = h3_5.h3_5_h3_5_update_0_write23_merged_banks_5.peek_81();
  return value_h3_5_h3_5_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_6_rd117_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd117 read pattern: { h3_6_update_0[d0, d1] -> h3_5[23 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write23 = h3_5.h3_5_h3_5_update_0_write23_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_6_rd118_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd118 read pattern: { h3_6_update_0[d0, d1] -> h3_5[23 + 32d0, 1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write23 = h3_5.h3_5_h3_5_update_0_write23_merged_banks_5.peek_1();
  return value_h3_5_h3_5_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_6_rd119_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd119 read pattern: { h3_6_update_0[d0, d1] -> h3_5[24 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write24 = h3_5.h3_5_h3_5_update_0_write24_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_6_rd12_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd12 read pattern: { h3_6_update_0[d0, d1] -> h3_5[2 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write2 = h3_5.h3_5_h3_5_update_0_write2_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_6_rd120_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd120 read pattern: { h3_6_update_0[d0, d1] -> h3_5[23 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write23 = h3_5.h3_5_h3_5_update_0_write23_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_6_rd121_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd121 read pattern: { h3_6_update_0[d0, d1] -> h3_5[24 + 32d0, -1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write24 = h3_5.h3_5_h3_5_update_0_write24_merged_banks_5.peek_81();
  return value_h3_5_h3_5_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_6_rd122_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd122 read pattern: { h3_6_update_0[d0, d1] -> h3_5[24 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write24 = h3_5.h3_5_h3_5_update_0_write24_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_6_rd123_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd123 read pattern: { h3_6_update_0[d0, d1] -> h3_5[24 + 32d0, 1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write24 = h3_5.h3_5_h3_5_update_0_write24_merged_banks_5.peek_1();
  return value_h3_5_h3_5_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_6_rd124_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd124 read pattern: { h3_6_update_0[d0, d1] -> h3_5[25 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write25 = h3_5.h3_5_h3_5_update_0_write25_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_6_rd125_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd125 read pattern: { h3_6_update_0[d0, d1] -> h3_5[24 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write24 = h3_5.h3_5_h3_5_update_0_write24_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_6_rd126_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd126 read pattern: { h3_6_update_0[d0, d1] -> h3_5[25 + 32d0, -1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write25 = h3_5.h3_5_h3_5_update_0_write25_merged_banks_5.peek_81();
  return value_h3_5_h3_5_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_6_rd127_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd127 read pattern: { h3_6_update_0[d0, d1] -> h3_5[25 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write25 = h3_5.h3_5_h3_5_update_0_write25_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_6_rd128_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd128 read pattern: { h3_6_update_0[d0, d1] -> h3_5[25 + 32d0, 1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write25 = h3_5.h3_5_h3_5_update_0_write25_merged_banks_5.peek_1();
  return value_h3_5_h3_5_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_6_rd129_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd129 read pattern: { h3_6_update_0[d0, d1] -> h3_5[26 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write26 = h3_5.h3_5_h3_5_update_0_write26_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_6_rd13_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd13 read pattern: { h3_6_update_0[d0, d1] -> h3_5[2 + 32d0, 1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write2 = h3_5.h3_5_h3_5_update_0_write2_merged_banks_5.peek_1();
  return value_h3_5_h3_5_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_6_rd130_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd130 read pattern: { h3_6_update_0[d0, d1] -> h3_5[25 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write25 = h3_5.h3_5_h3_5_update_0_write25_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_6_rd131_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd131 read pattern: { h3_6_update_0[d0, d1] -> h3_5[26 + 32d0, -1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write26 = h3_5.h3_5_h3_5_update_0_write26_merged_banks_5.peek_81();
  return value_h3_5_h3_5_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_6_rd132_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd132 read pattern: { h3_6_update_0[d0, d1] -> h3_5[26 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write26 = h3_5.h3_5_h3_5_update_0_write26_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_6_rd133_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd133 read pattern: { h3_6_update_0[d0, d1] -> h3_5[26 + 32d0, 1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write26 = h3_5.h3_5_h3_5_update_0_write26_merged_banks_5.peek_1();
  return value_h3_5_h3_5_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_6_rd134_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd134 read pattern: { h3_6_update_0[d0, d1] -> h3_5[27 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write27 = h3_5.h3_5_h3_5_update_0_write27_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_6_rd135_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd135 read pattern: { h3_6_update_0[d0, d1] -> h3_5[26 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write26 = h3_5.h3_5_h3_5_update_0_write26_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_6_rd136_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd136 read pattern: { h3_6_update_0[d0, d1] -> h3_5[27 + 32d0, -1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write27 = h3_5.h3_5_h3_5_update_0_write27_merged_banks_5.peek_81();
  return value_h3_5_h3_5_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_6_rd137_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd137 read pattern: { h3_6_update_0[d0, d1] -> h3_5[27 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write27 = h3_5.h3_5_h3_5_update_0_write27_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_6_rd138_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd138 read pattern: { h3_6_update_0[d0, d1] -> h3_5[27 + 32d0, 1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write27 = h3_5.h3_5_h3_5_update_0_write27_merged_banks_5.peek_1();
  return value_h3_5_h3_5_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_6_rd139_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd139 read pattern: { h3_6_update_0[d0, d1] -> h3_5[28 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write28 = h3_5.h3_5_h3_5_update_0_write28_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_6_rd14_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd14 read pattern: { h3_6_update_0[d0, d1] -> h3_5[3 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write3 = h3_5.h3_5_h3_5_update_0_write3_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_6_rd140_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd140 read pattern: { h3_6_update_0[d0, d1] -> h3_5[27 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write27 = h3_5.h3_5_h3_5_update_0_write27_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_6_rd141_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd141 read pattern: { h3_6_update_0[d0, d1] -> h3_5[28 + 32d0, -1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write28 = h3_5.h3_5_h3_5_update_0_write28_merged_banks_5.peek_81();
  return value_h3_5_h3_5_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_6_rd142_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd142 read pattern: { h3_6_update_0[d0, d1] -> h3_5[28 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write28 = h3_5.h3_5_h3_5_update_0_write28_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_6_rd143_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd143 read pattern: { h3_6_update_0[d0, d1] -> h3_5[28 + 32d0, 1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write28 = h3_5.h3_5_h3_5_update_0_write28_merged_banks_5.peek_1();
  return value_h3_5_h3_5_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_6_rd144_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd144 read pattern: { h3_6_update_0[d0, d1] -> h3_5[29 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write29 = h3_5.h3_5_h3_5_update_0_write29_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_6_rd145_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd145 read pattern: { h3_6_update_0[d0, d1] -> h3_5[28 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write28 = h3_5.h3_5_h3_5_update_0_write28_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_6_rd146_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd146 read pattern: { h3_6_update_0[d0, d1] -> h3_5[29 + 32d0, -1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write29 = h3_5.h3_5_h3_5_update_0_write29_merged_banks_5.peek_81();
  return value_h3_5_h3_5_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_6_rd147_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd147 read pattern: { h3_6_update_0[d0, d1] -> h3_5[29 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write29 = h3_5.h3_5_h3_5_update_0_write29_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_6_rd148_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd148 read pattern: { h3_6_update_0[d0, d1] -> h3_5[29 + 32d0, 1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write29 = h3_5.h3_5_h3_5_update_0_write29_merged_banks_5.peek_1();
  return value_h3_5_h3_5_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_6_rd149_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd149 read pattern: { h3_6_update_0[d0, d1] -> h3_5[30 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write30 = h3_5.h3_5_h3_5_update_0_write30_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_6_rd15_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd15 read pattern: { h3_6_update_0[d0, d1] -> h3_5[2 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write2 = h3_5.h3_5_h3_5_update_0_write2_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_6_rd150_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd150 read pattern: { h3_6_update_0[d0, d1] -> h3_5[29 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write29 = h3_5.h3_5_h3_5_update_0_write29_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_6_rd151_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd151 read pattern: { h3_6_update_0[d0, d1] -> h3_5[30 + 32d0, -1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write30 = h3_5.h3_5_h3_5_update_0_write30_merged_banks_5.peek_81();
  return value_h3_5_h3_5_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_6_rd152_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd152 read pattern: { h3_6_update_0[d0, d1] -> h3_5[30 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write30 = h3_5.h3_5_h3_5_update_0_write30_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_6_rd153_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd153 read pattern: { h3_6_update_0[d0, d1] -> h3_5[30 + 32d0, 1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write30 = h3_5.h3_5_h3_5_update_0_write30_merged_banks_5.peek_1();
  return value_h3_5_h3_5_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_6_rd154_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd154 read pattern: { h3_6_update_0[d0, d1] -> h3_5[31 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write31 = h3_5.h3_5_h3_5_update_0_write31_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_6_rd155_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd155 read pattern: { h3_6_update_0[d0, d1] -> h3_5[30 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write30 = h3_5.h3_5_h3_5_update_0_write30_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_6_rd156_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd156 read pattern: { h3_6_update_0[d0, d1] -> h3_5[31 + 32d0, -1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write31 = h3_5.h3_5_h3_5_update_0_write31_merged_banks_5.peek_81();
  return value_h3_5_h3_5_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_6_rd157_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd157 read pattern: { h3_6_update_0[d0, d1] -> h3_5[31 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write31 = h3_5.h3_5_h3_5_update_0_write31_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_6_rd158_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd158 read pattern: { h3_6_update_0[d0, d1] -> h3_5[31 + 32d0, 1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write31 = h3_5.h3_5_h3_5_update_0_write31_merged_banks_5.peek_1();
  return value_h3_5_h3_5_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_6_rd159_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd159 read pattern: { h3_6_update_0[d0, d1] -> h3_5[32 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write0 = h3_5.h3_5_h3_5_update_0_write0_merged_banks_5.peek_40();
  return value_h3_5_h3_5_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_6_rd16_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd16 read pattern: { h3_6_update_0[d0, d1] -> h3_5[3 + 32d0, -1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write3 = h3_5.h3_5_h3_5_update_0_write3_merged_banks_5.peek_81();
  return value_h3_5_h3_5_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_6_rd17_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd17 read pattern: { h3_6_update_0[d0, d1] -> h3_5[3 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write3 = h3_5.h3_5_h3_5_update_0_write3_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_6_rd18_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd18 read pattern: { h3_6_update_0[d0, d1] -> h3_5[3 + 32d0, 1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write3 = h3_5.h3_5_h3_5_update_0_write3_merged_banks_5.peek_1();
  return value_h3_5_h3_5_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_6_rd19_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd19 read pattern: { h3_6_update_0[d0, d1] -> h3_5[4 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write4 = h3_5.h3_5_h3_5_update_0_write4_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_6_rd2_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd2 read pattern: { h3_6_update_0[d0, d1] -> h3_5[32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write0 = h3_5.h3_5_h3_5_update_0_write0_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_6_rd20_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd20 read pattern: { h3_6_update_0[d0, d1] -> h3_5[3 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write3 = h3_5.h3_5_h3_5_update_0_write3_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_6_rd21_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd21 read pattern: { h3_6_update_0[d0, d1] -> h3_5[4 + 32d0, -1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write4 = h3_5.h3_5_h3_5_update_0_write4_merged_banks_5.peek_81();
  return value_h3_5_h3_5_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_6_rd22_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd22 read pattern: { h3_6_update_0[d0, d1] -> h3_5[4 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write4 = h3_5.h3_5_h3_5_update_0_write4_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_6_rd23_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd23 read pattern: { h3_6_update_0[d0, d1] -> h3_5[4 + 32d0, 1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write4 = h3_5.h3_5_h3_5_update_0_write4_merged_banks_5.peek_1();
  return value_h3_5_h3_5_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_6_rd24_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd24 read pattern: { h3_6_update_0[d0, d1] -> h3_5[5 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write5 = h3_5.h3_5_h3_5_update_0_write5_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_6_rd25_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd25 read pattern: { h3_6_update_0[d0, d1] -> h3_5[4 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write4 = h3_5.h3_5_h3_5_update_0_write4_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_6_rd26_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd26 read pattern: { h3_6_update_0[d0, d1] -> h3_5[5 + 32d0, -1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write5 = h3_5.h3_5_h3_5_update_0_write5_merged_banks_5.peek_81();
  return value_h3_5_h3_5_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_6_rd27_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd27 read pattern: { h3_6_update_0[d0, d1] -> h3_5[5 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write5 = h3_5.h3_5_h3_5_update_0_write5_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_6_rd28_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd28 read pattern: { h3_6_update_0[d0, d1] -> h3_5[5 + 32d0, 1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write5 = h3_5.h3_5_h3_5_update_0_write5_merged_banks_5.peek_1();
  return value_h3_5_h3_5_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_6_rd29_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd29 read pattern: { h3_6_update_0[d0, d1] -> h3_5[6 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write6 = h3_5.h3_5_h3_5_update_0_write6_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_6_rd3_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd3 read pattern: { h3_6_update_0[d0, d1] -> h3_5[32d0, 1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write0 = h3_5.h3_5_h3_5_update_0_write0_merged_banks_5.peek_1();
  return value_h3_5_h3_5_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_6_rd30_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd30 read pattern: { h3_6_update_0[d0, d1] -> h3_5[5 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write5 = h3_5.h3_5_h3_5_update_0_write5_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_6_rd31_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd31 read pattern: { h3_6_update_0[d0, d1] -> h3_5[6 + 32d0, -1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write6 = h3_5.h3_5_h3_5_update_0_write6_merged_banks_5.peek_81();
  return value_h3_5_h3_5_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_6_rd32_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd32 read pattern: { h3_6_update_0[d0, d1] -> h3_5[6 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write6 = h3_5.h3_5_h3_5_update_0_write6_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_6_rd33_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd33 read pattern: { h3_6_update_0[d0, d1] -> h3_5[6 + 32d0, 1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write6 = h3_5.h3_5_h3_5_update_0_write6_merged_banks_5.peek_1();
  return value_h3_5_h3_5_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_6_rd34_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd34 read pattern: { h3_6_update_0[d0, d1] -> h3_5[7 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write7 = h3_5.h3_5_h3_5_update_0_write7_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_6_rd35_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd35 read pattern: { h3_6_update_0[d0, d1] -> h3_5[6 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write6 = h3_5.h3_5_h3_5_update_0_write6_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_6_rd36_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd36 read pattern: { h3_6_update_0[d0, d1] -> h3_5[7 + 32d0, -1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write7 = h3_5.h3_5_h3_5_update_0_write7_merged_banks_5.peek_81();
  return value_h3_5_h3_5_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_6_rd37_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd37 read pattern: { h3_6_update_0[d0, d1] -> h3_5[7 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write7 = h3_5.h3_5_h3_5_update_0_write7_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_6_rd38_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd38 read pattern: { h3_6_update_0[d0, d1] -> h3_5[7 + 32d0, 1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write7 = h3_5.h3_5_h3_5_update_0_write7_merged_banks_5.peek_1();
  return value_h3_5_h3_5_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_6_rd39_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd39 read pattern: { h3_6_update_0[d0, d1] -> h3_5[8 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write8 = h3_5.h3_5_h3_5_update_0_write8_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_6_rd4_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd4 read pattern: { h3_6_update_0[d0, d1] -> h3_5[1 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write1 = h3_5.h3_5_h3_5_update_0_write1_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_6_rd40_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd40 read pattern: { h3_6_update_0[d0, d1] -> h3_5[7 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write7 = h3_5.h3_5_h3_5_update_0_write7_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_6_rd41_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd41 read pattern: { h3_6_update_0[d0, d1] -> h3_5[8 + 32d0, -1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write8 = h3_5.h3_5_h3_5_update_0_write8_merged_banks_5.peek_81();
  return value_h3_5_h3_5_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_6_rd42_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd42 read pattern: { h3_6_update_0[d0, d1] -> h3_5[8 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write8 = h3_5.h3_5_h3_5_update_0_write8_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_6_rd43_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd43 read pattern: { h3_6_update_0[d0, d1] -> h3_5[8 + 32d0, 1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write8 = h3_5.h3_5_h3_5_update_0_write8_merged_banks_5.peek_1();
  return value_h3_5_h3_5_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_6_rd44_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd44 read pattern: { h3_6_update_0[d0, d1] -> h3_5[9 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write9 = h3_5.h3_5_h3_5_update_0_write9_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_6_rd45_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd45 read pattern: { h3_6_update_0[d0, d1] -> h3_5[8 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write8 = h3_5.h3_5_h3_5_update_0_write8_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_6_rd46_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd46 read pattern: { h3_6_update_0[d0, d1] -> h3_5[9 + 32d0, -1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write9 = h3_5.h3_5_h3_5_update_0_write9_merged_banks_5.peek_81();
  return value_h3_5_h3_5_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_6_rd47_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd47 read pattern: { h3_6_update_0[d0, d1] -> h3_5[9 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write9 = h3_5.h3_5_h3_5_update_0_write9_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_6_rd48_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd48 read pattern: { h3_6_update_0[d0, d1] -> h3_5[9 + 32d0, 1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write9 = h3_5.h3_5_h3_5_update_0_write9_merged_banks_5.peek_1();
  return value_h3_5_h3_5_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_6_rd49_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd49 read pattern: { h3_6_update_0[d0, d1] -> h3_5[10 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write10 = h3_5.h3_5_h3_5_update_0_write10_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_6_rd5_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd5 read pattern: { h3_6_update_0[d0, d1] -> h3_5[32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write0 = h3_5.h3_5_h3_5_update_0_write0_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_6_rd50_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd50 read pattern: { h3_6_update_0[d0, d1] -> h3_5[9 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write9 = h3_5.h3_5_h3_5_update_0_write9_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_6_rd51_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd51 read pattern: { h3_6_update_0[d0, d1] -> h3_5[10 + 32d0, -1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write10 = h3_5.h3_5_h3_5_update_0_write10_merged_banks_5.peek_81();
  return value_h3_5_h3_5_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_6_rd52_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd52 read pattern: { h3_6_update_0[d0, d1] -> h3_5[10 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write10 = h3_5.h3_5_h3_5_update_0_write10_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_6_rd53_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd53 read pattern: { h3_6_update_0[d0, d1] -> h3_5[10 + 32d0, 1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write10 = h3_5.h3_5_h3_5_update_0_write10_merged_banks_5.peek_1();
  return value_h3_5_h3_5_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_6_rd54_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd54 read pattern: { h3_6_update_0[d0, d1] -> h3_5[11 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write11 = h3_5.h3_5_h3_5_update_0_write11_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_6_rd55_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd55 read pattern: { h3_6_update_0[d0, d1] -> h3_5[10 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write10 = h3_5.h3_5_h3_5_update_0_write10_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_6_rd56_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd56 read pattern: { h3_6_update_0[d0, d1] -> h3_5[11 + 32d0, -1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write11 = h3_5.h3_5_h3_5_update_0_write11_merged_banks_5.peek_81();
  return value_h3_5_h3_5_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_6_rd57_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd57 read pattern: { h3_6_update_0[d0, d1] -> h3_5[11 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write11 = h3_5.h3_5_h3_5_update_0_write11_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_6_rd58_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd58 read pattern: { h3_6_update_0[d0, d1] -> h3_5[11 + 32d0, 1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write11 = h3_5.h3_5_h3_5_update_0_write11_merged_banks_5.peek_1();
  return value_h3_5_h3_5_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_6_rd59_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd59 read pattern: { h3_6_update_0[d0, d1] -> h3_5[12 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write12 = h3_5.h3_5_h3_5_update_0_write12_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_6_rd6_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd6 read pattern: { h3_6_update_0[d0, d1] -> h3_5[1 + 32d0, -1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write1 = h3_5.h3_5_h3_5_update_0_write1_merged_banks_5.peek_81();
  return value_h3_5_h3_5_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_6_rd60_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd60 read pattern: { h3_6_update_0[d0, d1] -> h3_5[11 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write11 = h3_5.h3_5_h3_5_update_0_write11_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_6_rd61_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd61 read pattern: { h3_6_update_0[d0, d1] -> h3_5[12 + 32d0, -1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write12 = h3_5.h3_5_h3_5_update_0_write12_merged_banks_5.peek_81();
  return value_h3_5_h3_5_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_6_rd62_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd62 read pattern: { h3_6_update_0[d0, d1] -> h3_5[12 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write12 = h3_5.h3_5_h3_5_update_0_write12_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_6_rd63_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd63 read pattern: { h3_6_update_0[d0, d1] -> h3_5[12 + 32d0, 1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write12 = h3_5.h3_5_h3_5_update_0_write12_merged_banks_5.peek_1();
  return value_h3_5_h3_5_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_6_rd64_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd64 read pattern: { h3_6_update_0[d0, d1] -> h3_5[13 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write13 = h3_5.h3_5_h3_5_update_0_write13_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_6_rd65_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd65 read pattern: { h3_6_update_0[d0, d1] -> h3_5[12 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write12 = h3_5.h3_5_h3_5_update_0_write12_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_6_rd66_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd66 read pattern: { h3_6_update_0[d0, d1] -> h3_5[13 + 32d0, -1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write13 = h3_5.h3_5_h3_5_update_0_write13_merged_banks_5.peek_81();
  return value_h3_5_h3_5_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_6_rd67_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd67 read pattern: { h3_6_update_0[d0, d1] -> h3_5[13 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write13 = h3_5.h3_5_h3_5_update_0_write13_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_6_rd68_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd68 read pattern: { h3_6_update_0[d0, d1] -> h3_5[13 + 32d0, 1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write13 = h3_5.h3_5_h3_5_update_0_write13_merged_banks_5.peek_1();
  return value_h3_5_h3_5_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_6_rd69_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd69 read pattern: { h3_6_update_0[d0, d1] -> h3_5[14 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write14 = h3_5.h3_5_h3_5_update_0_write14_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_6_rd7_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd7 read pattern: { h3_6_update_0[d0, d1] -> h3_5[1 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write1 = h3_5.h3_5_h3_5_update_0_write1_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_6_rd70_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd70 read pattern: { h3_6_update_0[d0, d1] -> h3_5[13 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write13 = h3_5.h3_5_h3_5_update_0_write13_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_6_rd71_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd71 read pattern: { h3_6_update_0[d0, d1] -> h3_5[14 + 32d0, -1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write14 = h3_5.h3_5_h3_5_update_0_write14_merged_banks_5.peek_81();
  return value_h3_5_h3_5_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_6_rd72_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd72 read pattern: { h3_6_update_0[d0, d1] -> h3_5[14 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write14 = h3_5.h3_5_h3_5_update_0_write14_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_6_rd73_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd73 read pattern: { h3_6_update_0[d0, d1] -> h3_5[14 + 32d0, 1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write14 = h3_5.h3_5_h3_5_update_0_write14_merged_banks_5.peek_1();
  return value_h3_5_h3_5_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_6_rd74_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd74 read pattern: { h3_6_update_0[d0, d1] -> h3_5[15 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write15 = h3_5.h3_5_h3_5_update_0_write15_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_6_rd75_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd75 read pattern: { h3_6_update_0[d0, d1] -> h3_5[14 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write14 = h3_5.h3_5_h3_5_update_0_write14_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_6_rd76_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd76 read pattern: { h3_6_update_0[d0, d1] -> h3_5[15 + 32d0, -1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write15 = h3_5.h3_5_h3_5_update_0_write15_merged_banks_5.peek_81();
  return value_h3_5_h3_5_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_6_rd77_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd77 read pattern: { h3_6_update_0[d0, d1] -> h3_5[15 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write15 = h3_5.h3_5_h3_5_update_0_write15_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_6_rd78_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd78 read pattern: { h3_6_update_0[d0, d1] -> h3_5[15 + 32d0, 1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write15 = h3_5.h3_5_h3_5_update_0_write15_merged_banks_5.peek_1();
  return value_h3_5_h3_5_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_6_rd79_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd79 read pattern: { h3_6_update_0[d0, d1] -> h3_5[16 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write16 = h3_5.h3_5_h3_5_update_0_write16_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_6_rd8_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd8 read pattern: { h3_6_update_0[d0, d1] -> h3_5[1 + 32d0, 1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write1 = h3_5.h3_5_h3_5_update_0_write1_merged_banks_5.peek_1();
  return value_h3_5_h3_5_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_6_rd80_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd80 read pattern: { h3_6_update_0[d0, d1] -> h3_5[15 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write15 = h3_5.h3_5_h3_5_update_0_write15_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_6_rd81_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd81 read pattern: { h3_6_update_0[d0, d1] -> h3_5[16 + 32d0, -1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write16 = h3_5.h3_5_h3_5_update_0_write16_merged_banks_5.peek_81();
  return value_h3_5_h3_5_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_6_rd82_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd82 read pattern: { h3_6_update_0[d0, d1] -> h3_5[16 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write16 = h3_5.h3_5_h3_5_update_0_write16_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_6_rd83_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd83 read pattern: { h3_6_update_0[d0, d1] -> h3_5[16 + 32d0, 1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write16 = h3_5.h3_5_h3_5_update_0_write16_merged_banks_5.peek_1();
  return value_h3_5_h3_5_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_6_rd84_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd84 read pattern: { h3_6_update_0[d0, d1] -> h3_5[17 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write17 = h3_5.h3_5_h3_5_update_0_write17_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_6_rd85_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd85 read pattern: { h3_6_update_0[d0, d1] -> h3_5[16 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write16 = h3_5.h3_5_h3_5_update_0_write16_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_6_rd86_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd86 read pattern: { h3_6_update_0[d0, d1] -> h3_5[17 + 32d0, -1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write17 = h3_5.h3_5_h3_5_update_0_write17_merged_banks_5.peek_81();
  return value_h3_5_h3_5_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_6_rd87_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd87 read pattern: { h3_6_update_0[d0, d1] -> h3_5[17 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write17 = h3_5.h3_5_h3_5_update_0_write17_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_6_rd88_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd88 read pattern: { h3_6_update_0[d0, d1] -> h3_5[17 + 32d0, 1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write17 = h3_5.h3_5_h3_5_update_0_write17_merged_banks_5.peek_1();
  return value_h3_5_h3_5_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_6_rd89_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd89 read pattern: { h3_6_update_0[d0, d1] -> h3_5[18 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write18 = h3_5.h3_5_h3_5_update_0_write18_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_6_rd9_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd9 read pattern: { h3_6_update_0[d0, d1] -> h3_5[2 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write2 = h3_5.h3_5_h3_5_update_0_write2_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_6_rd90_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd90 read pattern: { h3_6_update_0[d0, d1] -> h3_5[17 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write17 = h3_5.h3_5_h3_5_update_0_write17_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_6_rd91_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd91 read pattern: { h3_6_update_0[d0, d1] -> h3_5[18 + 32d0, -1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write18 = h3_5.h3_5_h3_5_update_0_write18_merged_banks_5.peek_81();
  return value_h3_5_h3_5_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_6_rd92_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd92 read pattern: { h3_6_update_0[d0, d1] -> h3_5[18 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write18 = h3_5.h3_5_h3_5_update_0_write18_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_6_rd93_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd93 read pattern: { h3_6_update_0[d0, d1] -> h3_5[18 + 32d0, 1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write18 = h3_5.h3_5_h3_5_update_0_write18_merged_banks_5.peek_1();
  return value_h3_5_h3_5_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_6_rd94_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd94 read pattern: { h3_6_update_0[d0, d1] -> h3_5[19 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write19 = h3_5.h3_5_h3_5_update_0_write19_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_6_rd95_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd95 read pattern: { h3_6_update_0[d0, d1] -> h3_5[18 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write18 = h3_5.h3_5_h3_5_update_0_write18_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_6_rd96_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd96 read pattern: { h3_6_update_0[d0, d1] -> h3_5[19 + 32d0, -1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write19 = h3_5.h3_5_h3_5_update_0_write19_merged_banks_5.peek_81();
  return value_h3_5_h3_5_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_6_rd97_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd97 read pattern: { h3_6_update_0[d0, d1] -> h3_5[19 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write19 = h3_5.h3_5_h3_5_update_0_write19_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_6_rd98_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd98 read pattern: { h3_6_update_0[d0, d1] -> h3_5[19 + 32d0, 1 + d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write19 = h3_5.h3_5_h3_5_update_0_write19_merged_banks_5.peek_1();
  return value_h3_5_h3_5_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_6_rd99_select(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd99 read pattern: { h3_6_update_0[d0, d1] -> h3_5[20 + 32d0, d1] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Read schedule : { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  // Write schedule: { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
  auto value_h3_5_h3_5_update_0_write20 = h3_5.h3_5_h3_5_update_0_write20_merged_banks_5.peek_41();
  return value_h3_5_h3_5_update_0_write20;
  return 0;
}

// # of bundles = 2
// h3_5_update_0_write
//	h3_5_h3_5_update_0_write0
//	h3_5_h3_5_update_0_write1
//	h3_5_h3_5_update_0_write2
//	h3_5_h3_5_update_0_write3
//	h3_5_h3_5_update_0_write4
//	h3_5_h3_5_update_0_write5
//	h3_5_h3_5_update_0_write6
//	h3_5_h3_5_update_0_write7
//	h3_5_h3_5_update_0_write8
//	h3_5_h3_5_update_0_write9
//	h3_5_h3_5_update_0_write10
//	h3_5_h3_5_update_0_write11
//	h3_5_h3_5_update_0_write12
//	h3_5_h3_5_update_0_write13
//	h3_5_h3_5_update_0_write14
//	h3_5_h3_5_update_0_write15
//	h3_5_h3_5_update_0_write16
//	h3_5_h3_5_update_0_write17
//	h3_5_h3_5_update_0_write18
//	h3_5_h3_5_update_0_write19
//	h3_5_h3_5_update_0_write20
//	h3_5_h3_5_update_0_write21
//	h3_5_h3_5_update_0_write22
//	h3_5_h3_5_update_0_write23
//	h3_5_h3_5_update_0_write24
//	h3_5_h3_5_update_0_write25
//	h3_5_h3_5_update_0_write26
//	h3_5_h3_5_update_0_write27
//	h3_5_h3_5_update_0_write28
//	h3_5_h3_5_update_0_write29
//	h3_5_h3_5_update_0_write30
//	h3_5_h3_5_update_0_write31
inline void h3_5_h3_5_update_0_write_bundle_write(hw_uint<1024>& h3_5_update_0_write, h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
	hw_uint<32>  h3_5_h3_5_update_0_write0_res = h3_5_update_0_write.extract<0, 31>();
	h3_5_h3_5_update_0_write0_write(h3_5_h3_5_update_0_write0_res, h3_5, d0, d1, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write1_res = h3_5_update_0_write.extract<32, 63>();
	h3_5_h3_5_update_0_write1_write(h3_5_h3_5_update_0_write1_res, h3_5, d0, d1, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write2_res = h3_5_update_0_write.extract<64, 95>();
	h3_5_h3_5_update_0_write2_write(h3_5_h3_5_update_0_write2_res, h3_5, d0, d1, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write3_res = h3_5_update_0_write.extract<96, 127>();
	h3_5_h3_5_update_0_write3_write(h3_5_h3_5_update_0_write3_res, h3_5, d0, d1, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write4_res = h3_5_update_0_write.extract<128, 159>();
	h3_5_h3_5_update_0_write4_write(h3_5_h3_5_update_0_write4_res, h3_5, d0, d1, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write5_res = h3_5_update_0_write.extract<160, 191>();
	h3_5_h3_5_update_0_write5_write(h3_5_h3_5_update_0_write5_res, h3_5, d0, d1, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write6_res = h3_5_update_0_write.extract<192, 223>();
	h3_5_h3_5_update_0_write6_write(h3_5_h3_5_update_0_write6_res, h3_5, d0, d1, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write7_res = h3_5_update_0_write.extract<224, 255>();
	h3_5_h3_5_update_0_write7_write(h3_5_h3_5_update_0_write7_res, h3_5, d0, d1, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write8_res = h3_5_update_0_write.extract<256, 287>();
	h3_5_h3_5_update_0_write8_write(h3_5_h3_5_update_0_write8_res, h3_5, d0, d1, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write9_res = h3_5_update_0_write.extract<288, 319>();
	h3_5_h3_5_update_0_write9_write(h3_5_h3_5_update_0_write9_res, h3_5, d0, d1, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write10_res = h3_5_update_0_write.extract<320, 351>();
	h3_5_h3_5_update_0_write10_write(h3_5_h3_5_update_0_write10_res, h3_5, d0, d1, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write11_res = h3_5_update_0_write.extract<352, 383>();
	h3_5_h3_5_update_0_write11_write(h3_5_h3_5_update_0_write11_res, h3_5, d0, d1, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write12_res = h3_5_update_0_write.extract<384, 415>();
	h3_5_h3_5_update_0_write12_write(h3_5_h3_5_update_0_write12_res, h3_5, d0, d1, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write13_res = h3_5_update_0_write.extract<416, 447>();
	h3_5_h3_5_update_0_write13_write(h3_5_h3_5_update_0_write13_res, h3_5, d0, d1, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write14_res = h3_5_update_0_write.extract<448, 479>();
	h3_5_h3_5_update_0_write14_write(h3_5_h3_5_update_0_write14_res, h3_5, d0, d1, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write15_res = h3_5_update_0_write.extract<480, 511>();
	h3_5_h3_5_update_0_write15_write(h3_5_h3_5_update_0_write15_res, h3_5, d0, d1, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write16_res = h3_5_update_0_write.extract<512, 543>();
	h3_5_h3_5_update_0_write16_write(h3_5_h3_5_update_0_write16_res, h3_5, d0, d1, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write17_res = h3_5_update_0_write.extract<544, 575>();
	h3_5_h3_5_update_0_write17_write(h3_5_h3_5_update_0_write17_res, h3_5, d0, d1, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write18_res = h3_5_update_0_write.extract<576, 607>();
	h3_5_h3_5_update_0_write18_write(h3_5_h3_5_update_0_write18_res, h3_5, d0, d1, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write19_res = h3_5_update_0_write.extract<608, 639>();
	h3_5_h3_5_update_0_write19_write(h3_5_h3_5_update_0_write19_res, h3_5, d0, d1, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write20_res = h3_5_update_0_write.extract<640, 671>();
	h3_5_h3_5_update_0_write20_write(h3_5_h3_5_update_0_write20_res, h3_5, d0, d1, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write21_res = h3_5_update_0_write.extract<672, 703>();
	h3_5_h3_5_update_0_write21_write(h3_5_h3_5_update_0_write21_res, h3_5, d0, d1, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write22_res = h3_5_update_0_write.extract<704, 735>();
	h3_5_h3_5_update_0_write22_write(h3_5_h3_5_update_0_write22_res, h3_5, d0, d1, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write23_res = h3_5_update_0_write.extract<736, 767>();
	h3_5_h3_5_update_0_write23_write(h3_5_h3_5_update_0_write23_res, h3_5, d0, d1, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write24_res = h3_5_update_0_write.extract<768, 799>();
	h3_5_h3_5_update_0_write24_write(h3_5_h3_5_update_0_write24_res, h3_5, d0, d1, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write25_res = h3_5_update_0_write.extract<800, 831>();
	h3_5_h3_5_update_0_write25_write(h3_5_h3_5_update_0_write25_res, h3_5, d0, d1, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write26_res = h3_5_update_0_write.extract<832, 863>();
	h3_5_h3_5_update_0_write26_write(h3_5_h3_5_update_0_write26_res, h3_5, d0, d1, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write27_res = h3_5_update_0_write.extract<864, 895>();
	h3_5_h3_5_update_0_write27_write(h3_5_h3_5_update_0_write27_res, h3_5, d0, d1, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write28_res = h3_5_update_0_write.extract<896, 927>();
	h3_5_h3_5_update_0_write28_write(h3_5_h3_5_update_0_write28_res, h3_5, d0, d1, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write29_res = h3_5_update_0_write.extract<928, 959>();
	h3_5_h3_5_update_0_write29_write(h3_5_h3_5_update_0_write29_res, h3_5, d0, d1, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write30_res = h3_5_update_0_write.extract<960, 991>();
	h3_5_h3_5_update_0_write30_write(h3_5_h3_5_update_0_write30_res, h3_5, d0, d1, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write31_res = h3_5_update_0_write.extract<992, 1023>();
	h3_5_h3_5_update_0_write31_write(h3_5_h3_5_update_0_write31_res, h3_5, d0, d1, dynamic_address);
}

// h3_6_update_0_read
//	h3_6_rd0
//	h3_6_rd1
//	h3_6_rd2
//	h3_6_rd3
//	h3_6_rd4
//	h3_6_rd5
//	h3_6_rd6
//	h3_6_rd7
//	h3_6_rd8
//	h3_6_rd9
//	h3_6_rd10
//	h3_6_rd11
//	h3_6_rd12
//	h3_6_rd13
//	h3_6_rd14
//	h3_6_rd15
//	h3_6_rd16
//	h3_6_rd17
//	h3_6_rd18
//	h3_6_rd19
//	h3_6_rd20
//	h3_6_rd21
//	h3_6_rd22
//	h3_6_rd23
//	h3_6_rd24
//	h3_6_rd25
//	h3_6_rd26
//	h3_6_rd27
//	h3_6_rd28
//	h3_6_rd29
//	h3_6_rd30
//	h3_6_rd31
//	h3_6_rd32
//	h3_6_rd33
//	h3_6_rd34
//	h3_6_rd35
//	h3_6_rd36
//	h3_6_rd37
//	h3_6_rd38
//	h3_6_rd39
//	h3_6_rd40
//	h3_6_rd41
//	h3_6_rd42
//	h3_6_rd43
//	h3_6_rd44
//	h3_6_rd45
//	h3_6_rd46
//	h3_6_rd47
//	h3_6_rd48
//	h3_6_rd49
//	h3_6_rd50
//	h3_6_rd51
//	h3_6_rd52
//	h3_6_rd53
//	h3_6_rd54
//	h3_6_rd55
//	h3_6_rd56
//	h3_6_rd57
//	h3_6_rd58
//	h3_6_rd59
//	h3_6_rd60
//	h3_6_rd61
//	h3_6_rd62
//	h3_6_rd63
//	h3_6_rd64
//	h3_6_rd65
//	h3_6_rd66
//	h3_6_rd67
//	h3_6_rd68
//	h3_6_rd69
//	h3_6_rd70
//	h3_6_rd71
//	h3_6_rd72
//	h3_6_rd73
//	h3_6_rd74
//	h3_6_rd75
//	h3_6_rd76
//	h3_6_rd77
//	h3_6_rd78
//	h3_6_rd79
//	h3_6_rd80
//	h3_6_rd81
//	h3_6_rd82
//	h3_6_rd83
//	h3_6_rd84
//	h3_6_rd85
//	h3_6_rd86
//	h3_6_rd87
//	h3_6_rd88
//	h3_6_rd89
//	h3_6_rd90
//	h3_6_rd91
//	h3_6_rd92
//	h3_6_rd93
//	h3_6_rd94
//	h3_6_rd95
//	h3_6_rd96
//	h3_6_rd97
//	h3_6_rd98
//	h3_6_rd99
//	h3_6_rd100
//	h3_6_rd101
//	h3_6_rd102
//	h3_6_rd103
//	h3_6_rd104
//	h3_6_rd105
//	h3_6_rd106
//	h3_6_rd107
//	h3_6_rd108
//	h3_6_rd109
//	h3_6_rd110
//	h3_6_rd111
//	h3_6_rd112
//	h3_6_rd113
//	h3_6_rd114
//	h3_6_rd115
//	h3_6_rd116
//	h3_6_rd117
//	h3_6_rd118
//	h3_6_rd119
//	h3_6_rd120
//	h3_6_rd121
//	h3_6_rd122
//	h3_6_rd123
//	h3_6_rd124
//	h3_6_rd125
//	h3_6_rd126
//	h3_6_rd127
//	h3_6_rd128
//	h3_6_rd129
//	h3_6_rd130
//	h3_6_rd131
//	h3_6_rd132
//	h3_6_rd133
//	h3_6_rd134
//	h3_6_rd135
//	h3_6_rd136
//	h3_6_rd137
//	h3_6_rd138
//	h3_6_rd139
//	h3_6_rd140
//	h3_6_rd141
//	h3_6_rd142
//	h3_6_rd143
//	h3_6_rd144
//	h3_6_rd145
//	h3_6_rd146
//	h3_6_rd147
//	h3_6_rd148
//	h3_6_rd149
//	h3_6_rd150
//	h3_6_rd151
//	h3_6_rd152
//	h3_6_rd153
//	h3_6_rd154
//	h3_6_rd155
//	h3_6_rd156
//	h3_6_rd157
//	h3_6_rd158
//	h3_6_rd159
inline hw_uint<5120> h3_5_h3_6_update_0_read_bundle_read(h3_5_cache& h3_5, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 160
    // h3_6_rd0
    // h3_6_rd1
    // h3_6_rd2
    // h3_6_rd3
    // h3_6_rd4
    // h3_6_rd5
    // h3_6_rd6
    // h3_6_rd7
    // h3_6_rd8
    // h3_6_rd9
    // h3_6_rd10
    // h3_6_rd11
    // h3_6_rd12
    // h3_6_rd13
    // h3_6_rd14
    // h3_6_rd15
    // h3_6_rd16
    // h3_6_rd17
    // h3_6_rd18
    // h3_6_rd19
    // h3_6_rd20
    // h3_6_rd21
    // h3_6_rd22
    // h3_6_rd23
    // h3_6_rd24
    // h3_6_rd25
    // h3_6_rd26
    // h3_6_rd27
    // h3_6_rd28
    // h3_6_rd29
    // h3_6_rd30
    // h3_6_rd31
    // h3_6_rd32
    // h3_6_rd33
    // h3_6_rd34
    // h3_6_rd35
    // h3_6_rd36
    // h3_6_rd37
    // h3_6_rd38
    // h3_6_rd39
    // h3_6_rd40
    // h3_6_rd41
    // h3_6_rd42
    // h3_6_rd43
    // h3_6_rd44
    // h3_6_rd45
    // h3_6_rd46
    // h3_6_rd47
    // h3_6_rd48
    // h3_6_rd49
    // h3_6_rd50
    // h3_6_rd51
    // h3_6_rd52
    // h3_6_rd53
    // h3_6_rd54
    // h3_6_rd55
    // h3_6_rd56
    // h3_6_rd57
    // h3_6_rd58
    // h3_6_rd59
    // h3_6_rd60
    // h3_6_rd61
    // h3_6_rd62
    // h3_6_rd63
    // h3_6_rd64
    // h3_6_rd65
    // h3_6_rd66
    // h3_6_rd67
    // h3_6_rd68
    // h3_6_rd69
    // h3_6_rd70
    // h3_6_rd71
    // h3_6_rd72
    // h3_6_rd73
    // h3_6_rd74
    // h3_6_rd75
    // h3_6_rd76
    // h3_6_rd77
    // h3_6_rd78
    // h3_6_rd79
    // h3_6_rd80
    // h3_6_rd81
    // h3_6_rd82
    // h3_6_rd83
    // h3_6_rd84
    // h3_6_rd85
    // h3_6_rd86
    // h3_6_rd87
    // h3_6_rd88
    // h3_6_rd89
    // h3_6_rd90
    // h3_6_rd91
    // h3_6_rd92
    // h3_6_rd93
    // h3_6_rd94
    // h3_6_rd95
    // h3_6_rd96
    // h3_6_rd97
    // h3_6_rd98
    // h3_6_rd99
    // h3_6_rd100
    // h3_6_rd101
    // h3_6_rd102
    // h3_6_rd103
    // h3_6_rd104
    // h3_6_rd105
    // h3_6_rd106
    // h3_6_rd107
    // h3_6_rd108
    // h3_6_rd109
    // h3_6_rd110
    // h3_6_rd111
    // h3_6_rd112
    // h3_6_rd113
    // h3_6_rd114
    // h3_6_rd115
    // h3_6_rd116
    // h3_6_rd117
    // h3_6_rd118
    // h3_6_rd119
    // h3_6_rd120
    // h3_6_rd121
    // h3_6_rd122
    // h3_6_rd123
    // h3_6_rd124
    // h3_6_rd125
    // h3_6_rd126
    // h3_6_rd127
    // h3_6_rd128
    // h3_6_rd129
    // h3_6_rd130
    // h3_6_rd131
    // h3_6_rd132
    // h3_6_rd133
    // h3_6_rd134
    // h3_6_rd135
    // h3_6_rd136
    // h3_6_rd137
    // h3_6_rd138
    // h3_6_rd139
    // h3_6_rd140
    // h3_6_rd141
    // h3_6_rd142
    // h3_6_rd143
    // h3_6_rd144
    // h3_6_rd145
    // h3_6_rd146
    // h3_6_rd147
    // h3_6_rd148
    // h3_6_rd149
    // h3_6_rd150
    // h3_6_rd151
    // h3_6_rd152
    // h3_6_rd153
    // h3_6_rd154
    // h3_6_rd155
    // h3_6_rd156
    // h3_6_rd157
    // h3_6_rd158
    // h3_6_rd159

	hw_uint<5120> result;
	hw_uint<32>  h3_6_rd0_res = h3_6_rd0_select(h3_5, d0, d1, dynamic_address);
	set_at<0, 5120>(result, h3_6_rd0_res);
	hw_uint<32>  h3_6_rd1_res = h3_6_rd1_select(h3_5, d0, d1, dynamic_address);
	set_at<32, 5120>(result, h3_6_rd1_res);
	hw_uint<32>  h3_6_rd2_res = h3_6_rd2_select(h3_5, d0, d1, dynamic_address);
	set_at<64, 5120>(result, h3_6_rd2_res);
	hw_uint<32>  h3_6_rd3_res = h3_6_rd3_select(h3_5, d0, d1, dynamic_address);
	set_at<96, 5120>(result, h3_6_rd3_res);
	hw_uint<32>  h3_6_rd4_res = h3_6_rd4_select(h3_5, d0, d1, dynamic_address);
	set_at<128, 5120>(result, h3_6_rd4_res);
	hw_uint<32>  h3_6_rd5_res = h3_6_rd5_select(h3_5, d0, d1, dynamic_address);
	set_at<160, 5120>(result, h3_6_rd5_res);
	hw_uint<32>  h3_6_rd6_res = h3_6_rd6_select(h3_5, d0, d1, dynamic_address);
	set_at<192, 5120>(result, h3_6_rd6_res);
	hw_uint<32>  h3_6_rd7_res = h3_6_rd7_select(h3_5, d0, d1, dynamic_address);
	set_at<224, 5120>(result, h3_6_rd7_res);
	hw_uint<32>  h3_6_rd8_res = h3_6_rd8_select(h3_5, d0, d1, dynamic_address);
	set_at<256, 5120>(result, h3_6_rd8_res);
	hw_uint<32>  h3_6_rd9_res = h3_6_rd9_select(h3_5, d0, d1, dynamic_address);
	set_at<288, 5120>(result, h3_6_rd9_res);
	hw_uint<32>  h3_6_rd10_res = h3_6_rd10_select(h3_5, d0, d1, dynamic_address);
	set_at<320, 5120>(result, h3_6_rd10_res);
	hw_uint<32>  h3_6_rd11_res = h3_6_rd11_select(h3_5, d0, d1, dynamic_address);
	set_at<352, 5120>(result, h3_6_rd11_res);
	hw_uint<32>  h3_6_rd12_res = h3_6_rd12_select(h3_5, d0, d1, dynamic_address);
	set_at<384, 5120>(result, h3_6_rd12_res);
	hw_uint<32>  h3_6_rd13_res = h3_6_rd13_select(h3_5, d0, d1, dynamic_address);
	set_at<416, 5120>(result, h3_6_rd13_res);
	hw_uint<32>  h3_6_rd14_res = h3_6_rd14_select(h3_5, d0, d1, dynamic_address);
	set_at<448, 5120>(result, h3_6_rd14_res);
	hw_uint<32>  h3_6_rd15_res = h3_6_rd15_select(h3_5, d0, d1, dynamic_address);
	set_at<480, 5120>(result, h3_6_rd15_res);
	hw_uint<32>  h3_6_rd16_res = h3_6_rd16_select(h3_5, d0, d1, dynamic_address);
	set_at<512, 5120>(result, h3_6_rd16_res);
	hw_uint<32>  h3_6_rd17_res = h3_6_rd17_select(h3_5, d0, d1, dynamic_address);
	set_at<544, 5120>(result, h3_6_rd17_res);
	hw_uint<32>  h3_6_rd18_res = h3_6_rd18_select(h3_5, d0, d1, dynamic_address);
	set_at<576, 5120>(result, h3_6_rd18_res);
	hw_uint<32>  h3_6_rd19_res = h3_6_rd19_select(h3_5, d0, d1, dynamic_address);
	set_at<608, 5120>(result, h3_6_rd19_res);
	hw_uint<32>  h3_6_rd20_res = h3_6_rd20_select(h3_5, d0, d1, dynamic_address);
	set_at<640, 5120>(result, h3_6_rd20_res);
	hw_uint<32>  h3_6_rd21_res = h3_6_rd21_select(h3_5, d0, d1, dynamic_address);
	set_at<672, 5120>(result, h3_6_rd21_res);
	hw_uint<32>  h3_6_rd22_res = h3_6_rd22_select(h3_5, d0, d1, dynamic_address);
	set_at<704, 5120>(result, h3_6_rd22_res);
	hw_uint<32>  h3_6_rd23_res = h3_6_rd23_select(h3_5, d0, d1, dynamic_address);
	set_at<736, 5120>(result, h3_6_rd23_res);
	hw_uint<32>  h3_6_rd24_res = h3_6_rd24_select(h3_5, d0, d1, dynamic_address);
	set_at<768, 5120>(result, h3_6_rd24_res);
	hw_uint<32>  h3_6_rd25_res = h3_6_rd25_select(h3_5, d0, d1, dynamic_address);
	set_at<800, 5120>(result, h3_6_rd25_res);
	hw_uint<32>  h3_6_rd26_res = h3_6_rd26_select(h3_5, d0, d1, dynamic_address);
	set_at<832, 5120>(result, h3_6_rd26_res);
	hw_uint<32>  h3_6_rd27_res = h3_6_rd27_select(h3_5, d0, d1, dynamic_address);
	set_at<864, 5120>(result, h3_6_rd27_res);
	hw_uint<32>  h3_6_rd28_res = h3_6_rd28_select(h3_5, d0, d1, dynamic_address);
	set_at<896, 5120>(result, h3_6_rd28_res);
	hw_uint<32>  h3_6_rd29_res = h3_6_rd29_select(h3_5, d0, d1, dynamic_address);
	set_at<928, 5120>(result, h3_6_rd29_res);
	hw_uint<32>  h3_6_rd30_res = h3_6_rd30_select(h3_5, d0, d1, dynamic_address);
	set_at<960, 5120>(result, h3_6_rd30_res);
	hw_uint<32>  h3_6_rd31_res = h3_6_rd31_select(h3_5, d0, d1, dynamic_address);
	set_at<992, 5120>(result, h3_6_rd31_res);
	hw_uint<32>  h3_6_rd32_res = h3_6_rd32_select(h3_5, d0, d1, dynamic_address);
	set_at<1024, 5120>(result, h3_6_rd32_res);
	hw_uint<32>  h3_6_rd33_res = h3_6_rd33_select(h3_5, d0, d1, dynamic_address);
	set_at<1056, 5120>(result, h3_6_rd33_res);
	hw_uint<32>  h3_6_rd34_res = h3_6_rd34_select(h3_5, d0, d1, dynamic_address);
	set_at<1088, 5120>(result, h3_6_rd34_res);
	hw_uint<32>  h3_6_rd35_res = h3_6_rd35_select(h3_5, d0, d1, dynamic_address);
	set_at<1120, 5120>(result, h3_6_rd35_res);
	hw_uint<32>  h3_6_rd36_res = h3_6_rd36_select(h3_5, d0, d1, dynamic_address);
	set_at<1152, 5120>(result, h3_6_rd36_res);
	hw_uint<32>  h3_6_rd37_res = h3_6_rd37_select(h3_5, d0, d1, dynamic_address);
	set_at<1184, 5120>(result, h3_6_rd37_res);
	hw_uint<32>  h3_6_rd38_res = h3_6_rd38_select(h3_5, d0, d1, dynamic_address);
	set_at<1216, 5120>(result, h3_6_rd38_res);
	hw_uint<32>  h3_6_rd39_res = h3_6_rd39_select(h3_5, d0, d1, dynamic_address);
	set_at<1248, 5120>(result, h3_6_rd39_res);
	hw_uint<32>  h3_6_rd40_res = h3_6_rd40_select(h3_5, d0, d1, dynamic_address);
	set_at<1280, 5120>(result, h3_6_rd40_res);
	hw_uint<32>  h3_6_rd41_res = h3_6_rd41_select(h3_5, d0, d1, dynamic_address);
	set_at<1312, 5120>(result, h3_6_rd41_res);
	hw_uint<32>  h3_6_rd42_res = h3_6_rd42_select(h3_5, d0, d1, dynamic_address);
	set_at<1344, 5120>(result, h3_6_rd42_res);
	hw_uint<32>  h3_6_rd43_res = h3_6_rd43_select(h3_5, d0, d1, dynamic_address);
	set_at<1376, 5120>(result, h3_6_rd43_res);
	hw_uint<32>  h3_6_rd44_res = h3_6_rd44_select(h3_5, d0, d1, dynamic_address);
	set_at<1408, 5120>(result, h3_6_rd44_res);
	hw_uint<32>  h3_6_rd45_res = h3_6_rd45_select(h3_5, d0, d1, dynamic_address);
	set_at<1440, 5120>(result, h3_6_rd45_res);
	hw_uint<32>  h3_6_rd46_res = h3_6_rd46_select(h3_5, d0, d1, dynamic_address);
	set_at<1472, 5120>(result, h3_6_rd46_res);
	hw_uint<32>  h3_6_rd47_res = h3_6_rd47_select(h3_5, d0, d1, dynamic_address);
	set_at<1504, 5120>(result, h3_6_rd47_res);
	hw_uint<32>  h3_6_rd48_res = h3_6_rd48_select(h3_5, d0, d1, dynamic_address);
	set_at<1536, 5120>(result, h3_6_rd48_res);
	hw_uint<32>  h3_6_rd49_res = h3_6_rd49_select(h3_5, d0, d1, dynamic_address);
	set_at<1568, 5120>(result, h3_6_rd49_res);
	hw_uint<32>  h3_6_rd50_res = h3_6_rd50_select(h3_5, d0, d1, dynamic_address);
	set_at<1600, 5120>(result, h3_6_rd50_res);
	hw_uint<32>  h3_6_rd51_res = h3_6_rd51_select(h3_5, d0, d1, dynamic_address);
	set_at<1632, 5120>(result, h3_6_rd51_res);
	hw_uint<32>  h3_6_rd52_res = h3_6_rd52_select(h3_5, d0, d1, dynamic_address);
	set_at<1664, 5120>(result, h3_6_rd52_res);
	hw_uint<32>  h3_6_rd53_res = h3_6_rd53_select(h3_5, d0, d1, dynamic_address);
	set_at<1696, 5120>(result, h3_6_rd53_res);
	hw_uint<32>  h3_6_rd54_res = h3_6_rd54_select(h3_5, d0, d1, dynamic_address);
	set_at<1728, 5120>(result, h3_6_rd54_res);
	hw_uint<32>  h3_6_rd55_res = h3_6_rd55_select(h3_5, d0, d1, dynamic_address);
	set_at<1760, 5120>(result, h3_6_rd55_res);
	hw_uint<32>  h3_6_rd56_res = h3_6_rd56_select(h3_5, d0, d1, dynamic_address);
	set_at<1792, 5120>(result, h3_6_rd56_res);
	hw_uint<32>  h3_6_rd57_res = h3_6_rd57_select(h3_5, d0, d1, dynamic_address);
	set_at<1824, 5120>(result, h3_6_rd57_res);
	hw_uint<32>  h3_6_rd58_res = h3_6_rd58_select(h3_5, d0, d1, dynamic_address);
	set_at<1856, 5120>(result, h3_6_rd58_res);
	hw_uint<32>  h3_6_rd59_res = h3_6_rd59_select(h3_5, d0, d1, dynamic_address);
	set_at<1888, 5120>(result, h3_6_rd59_res);
	hw_uint<32>  h3_6_rd60_res = h3_6_rd60_select(h3_5, d0, d1, dynamic_address);
	set_at<1920, 5120>(result, h3_6_rd60_res);
	hw_uint<32>  h3_6_rd61_res = h3_6_rd61_select(h3_5, d0, d1, dynamic_address);
	set_at<1952, 5120>(result, h3_6_rd61_res);
	hw_uint<32>  h3_6_rd62_res = h3_6_rd62_select(h3_5, d0, d1, dynamic_address);
	set_at<1984, 5120>(result, h3_6_rd62_res);
	hw_uint<32>  h3_6_rd63_res = h3_6_rd63_select(h3_5, d0, d1, dynamic_address);
	set_at<2016, 5120>(result, h3_6_rd63_res);
	hw_uint<32>  h3_6_rd64_res = h3_6_rd64_select(h3_5, d0, d1, dynamic_address);
	set_at<2048, 5120>(result, h3_6_rd64_res);
	hw_uint<32>  h3_6_rd65_res = h3_6_rd65_select(h3_5, d0, d1, dynamic_address);
	set_at<2080, 5120>(result, h3_6_rd65_res);
	hw_uint<32>  h3_6_rd66_res = h3_6_rd66_select(h3_5, d0, d1, dynamic_address);
	set_at<2112, 5120>(result, h3_6_rd66_res);
	hw_uint<32>  h3_6_rd67_res = h3_6_rd67_select(h3_5, d0, d1, dynamic_address);
	set_at<2144, 5120>(result, h3_6_rd67_res);
	hw_uint<32>  h3_6_rd68_res = h3_6_rd68_select(h3_5, d0, d1, dynamic_address);
	set_at<2176, 5120>(result, h3_6_rd68_res);
	hw_uint<32>  h3_6_rd69_res = h3_6_rd69_select(h3_5, d0, d1, dynamic_address);
	set_at<2208, 5120>(result, h3_6_rd69_res);
	hw_uint<32>  h3_6_rd70_res = h3_6_rd70_select(h3_5, d0, d1, dynamic_address);
	set_at<2240, 5120>(result, h3_6_rd70_res);
	hw_uint<32>  h3_6_rd71_res = h3_6_rd71_select(h3_5, d0, d1, dynamic_address);
	set_at<2272, 5120>(result, h3_6_rd71_res);
	hw_uint<32>  h3_6_rd72_res = h3_6_rd72_select(h3_5, d0, d1, dynamic_address);
	set_at<2304, 5120>(result, h3_6_rd72_res);
	hw_uint<32>  h3_6_rd73_res = h3_6_rd73_select(h3_5, d0, d1, dynamic_address);
	set_at<2336, 5120>(result, h3_6_rd73_res);
	hw_uint<32>  h3_6_rd74_res = h3_6_rd74_select(h3_5, d0, d1, dynamic_address);
	set_at<2368, 5120>(result, h3_6_rd74_res);
	hw_uint<32>  h3_6_rd75_res = h3_6_rd75_select(h3_5, d0, d1, dynamic_address);
	set_at<2400, 5120>(result, h3_6_rd75_res);
	hw_uint<32>  h3_6_rd76_res = h3_6_rd76_select(h3_5, d0, d1, dynamic_address);
	set_at<2432, 5120>(result, h3_6_rd76_res);
	hw_uint<32>  h3_6_rd77_res = h3_6_rd77_select(h3_5, d0, d1, dynamic_address);
	set_at<2464, 5120>(result, h3_6_rd77_res);
	hw_uint<32>  h3_6_rd78_res = h3_6_rd78_select(h3_5, d0, d1, dynamic_address);
	set_at<2496, 5120>(result, h3_6_rd78_res);
	hw_uint<32>  h3_6_rd79_res = h3_6_rd79_select(h3_5, d0, d1, dynamic_address);
	set_at<2528, 5120>(result, h3_6_rd79_res);
	hw_uint<32>  h3_6_rd80_res = h3_6_rd80_select(h3_5, d0, d1, dynamic_address);
	set_at<2560, 5120>(result, h3_6_rd80_res);
	hw_uint<32>  h3_6_rd81_res = h3_6_rd81_select(h3_5, d0, d1, dynamic_address);
	set_at<2592, 5120>(result, h3_6_rd81_res);
	hw_uint<32>  h3_6_rd82_res = h3_6_rd82_select(h3_5, d0, d1, dynamic_address);
	set_at<2624, 5120>(result, h3_6_rd82_res);
	hw_uint<32>  h3_6_rd83_res = h3_6_rd83_select(h3_5, d0, d1, dynamic_address);
	set_at<2656, 5120>(result, h3_6_rd83_res);
	hw_uint<32>  h3_6_rd84_res = h3_6_rd84_select(h3_5, d0, d1, dynamic_address);
	set_at<2688, 5120>(result, h3_6_rd84_res);
	hw_uint<32>  h3_6_rd85_res = h3_6_rd85_select(h3_5, d0, d1, dynamic_address);
	set_at<2720, 5120>(result, h3_6_rd85_res);
	hw_uint<32>  h3_6_rd86_res = h3_6_rd86_select(h3_5, d0, d1, dynamic_address);
	set_at<2752, 5120>(result, h3_6_rd86_res);
	hw_uint<32>  h3_6_rd87_res = h3_6_rd87_select(h3_5, d0, d1, dynamic_address);
	set_at<2784, 5120>(result, h3_6_rd87_res);
	hw_uint<32>  h3_6_rd88_res = h3_6_rd88_select(h3_5, d0, d1, dynamic_address);
	set_at<2816, 5120>(result, h3_6_rd88_res);
	hw_uint<32>  h3_6_rd89_res = h3_6_rd89_select(h3_5, d0, d1, dynamic_address);
	set_at<2848, 5120>(result, h3_6_rd89_res);
	hw_uint<32>  h3_6_rd90_res = h3_6_rd90_select(h3_5, d0, d1, dynamic_address);
	set_at<2880, 5120>(result, h3_6_rd90_res);
	hw_uint<32>  h3_6_rd91_res = h3_6_rd91_select(h3_5, d0, d1, dynamic_address);
	set_at<2912, 5120>(result, h3_6_rd91_res);
	hw_uint<32>  h3_6_rd92_res = h3_6_rd92_select(h3_5, d0, d1, dynamic_address);
	set_at<2944, 5120>(result, h3_6_rd92_res);
	hw_uint<32>  h3_6_rd93_res = h3_6_rd93_select(h3_5, d0, d1, dynamic_address);
	set_at<2976, 5120>(result, h3_6_rd93_res);
	hw_uint<32>  h3_6_rd94_res = h3_6_rd94_select(h3_5, d0, d1, dynamic_address);
	set_at<3008, 5120>(result, h3_6_rd94_res);
	hw_uint<32>  h3_6_rd95_res = h3_6_rd95_select(h3_5, d0, d1, dynamic_address);
	set_at<3040, 5120>(result, h3_6_rd95_res);
	hw_uint<32>  h3_6_rd96_res = h3_6_rd96_select(h3_5, d0, d1, dynamic_address);
	set_at<3072, 5120>(result, h3_6_rd96_res);
	hw_uint<32>  h3_6_rd97_res = h3_6_rd97_select(h3_5, d0, d1, dynamic_address);
	set_at<3104, 5120>(result, h3_6_rd97_res);
	hw_uint<32>  h3_6_rd98_res = h3_6_rd98_select(h3_5, d0, d1, dynamic_address);
	set_at<3136, 5120>(result, h3_6_rd98_res);
	hw_uint<32>  h3_6_rd99_res = h3_6_rd99_select(h3_5, d0, d1, dynamic_address);
	set_at<3168, 5120>(result, h3_6_rd99_res);
	hw_uint<32>  h3_6_rd100_res = h3_6_rd100_select(h3_5, d0, d1, dynamic_address);
	set_at<3200, 5120>(result, h3_6_rd100_res);
	hw_uint<32>  h3_6_rd101_res = h3_6_rd101_select(h3_5, d0, d1, dynamic_address);
	set_at<3232, 5120>(result, h3_6_rd101_res);
	hw_uint<32>  h3_6_rd102_res = h3_6_rd102_select(h3_5, d0, d1, dynamic_address);
	set_at<3264, 5120>(result, h3_6_rd102_res);
	hw_uint<32>  h3_6_rd103_res = h3_6_rd103_select(h3_5, d0, d1, dynamic_address);
	set_at<3296, 5120>(result, h3_6_rd103_res);
	hw_uint<32>  h3_6_rd104_res = h3_6_rd104_select(h3_5, d0, d1, dynamic_address);
	set_at<3328, 5120>(result, h3_6_rd104_res);
	hw_uint<32>  h3_6_rd105_res = h3_6_rd105_select(h3_5, d0, d1, dynamic_address);
	set_at<3360, 5120>(result, h3_6_rd105_res);
	hw_uint<32>  h3_6_rd106_res = h3_6_rd106_select(h3_5, d0, d1, dynamic_address);
	set_at<3392, 5120>(result, h3_6_rd106_res);
	hw_uint<32>  h3_6_rd107_res = h3_6_rd107_select(h3_5, d0, d1, dynamic_address);
	set_at<3424, 5120>(result, h3_6_rd107_res);
	hw_uint<32>  h3_6_rd108_res = h3_6_rd108_select(h3_5, d0, d1, dynamic_address);
	set_at<3456, 5120>(result, h3_6_rd108_res);
	hw_uint<32>  h3_6_rd109_res = h3_6_rd109_select(h3_5, d0, d1, dynamic_address);
	set_at<3488, 5120>(result, h3_6_rd109_res);
	hw_uint<32>  h3_6_rd110_res = h3_6_rd110_select(h3_5, d0, d1, dynamic_address);
	set_at<3520, 5120>(result, h3_6_rd110_res);
	hw_uint<32>  h3_6_rd111_res = h3_6_rd111_select(h3_5, d0, d1, dynamic_address);
	set_at<3552, 5120>(result, h3_6_rd111_res);
	hw_uint<32>  h3_6_rd112_res = h3_6_rd112_select(h3_5, d0, d1, dynamic_address);
	set_at<3584, 5120>(result, h3_6_rd112_res);
	hw_uint<32>  h3_6_rd113_res = h3_6_rd113_select(h3_5, d0, d1, dynamic_address);
	set_at<3616, 5120>(result, h3_6_rd113_res);
	hw_uint<32>  h3_6_rd114_res = h3_6_rd114_select(h3_5, d0, d1, dynamic_address);
	set_at<3648, 5120>(result, h3_6_rd114_res);
	hw_uint<32>  h3_6_rd115_res = h3_6_rd115_select(h3_5, d0, d1, dynamic_address);
	set_at<3680, 5120>(result, h3_6_rd115_res);
	hw_uint<32>  h3_6_rd116_res = h3_6_rd116_select(h3_5, d0, d1, dynamic_address);
	set_at<3712, 5120>(result, h3_6_rd116_res);
	hw_uint<32>  h3_6_rd117_res = h3_6_rd117_select(h3_5, d0, d1, dynamic_address);
	set_at<3744, 5120>(result, h3_6_rd117_res);
	hw_uint<32>  h3_6_rd118_res = h3_6_rd118_select(h3_5, d0, d1, dynamic_address);
	set_at<3776, 5120>(result, h3_6_rd118_res);
	hw_uint<32>  h3_6_rd119_res = h3_6_rd119_select(h3_5, d0, d1, dynamic_address);
	set_at<3808, 5120>(result, h3_6_rd119_res);
	hw_uint<32>  h3_6_rd120_res = h3_6_rd120_select(h3_5, d0, d1, dynamic_address);
	set_at<3840, 5120>(result, h3_6_rd120_res);
	hw_uint<32>  h3_6_rd121_res = h3_6_rd121_select(h3_5, d0, d1, dynamic_address);
	set_at<3872, 5120>(result, h3_6_rd121_res);
	hw_uint<32>  h3_6_rd122_res = h3_6_rd122_select(h3_5, d0, d1, dynamic_address);
	set_at<3904, 5120>(result, h3_6_rd122_res);
	hw_uint<32>  h3_6_rd123_res = h3_6_rd123_select(h3_5, d0, d1, dynamic_address);
	set_at<3936, 5120>(result, h3_6_rd123_res);
	hw_uint<32>  h3_6_rd124_res = h3_6_rd124_select(h3_5, d0, d1, dynamic_address);
	set_at<3968, 5120>(result, h3_6_rd124_res);
	hw_uint<32>  h3_6_rd125_res = h3_6_rd125_select(h3_5, d0, d1, dynamic_address);
	set_at<4000, 5120>(result, h3_6_rd125_res);
	hw_uint<32>  h3_6_rd126_res = h3_6_rd126_select(h3_5, d0, d1, dynamic_address);
	set_at<4032, 5120>(result, h3_6_rd126_res);
	hw_uint<32>  h3_6_rd127_res = h3_6_rd127_select(h3_5, d0, d1, dynamic_address);
	set_at<4064, 5120>(result, h3_6_rd127_res);
	hw_uint<32>  h3_6_rd128_res = h3_6_rd128_select(h3_5, d0, d1, dynamic_address);
	set_at<4096, 5120>(result, h3_6_rd128_res);
	hw_uint<32>  h3_6_rd129_res = h3_6_rd129_select(h3_5, d0, d1, dynamic_address);
	set_at<4128, 5120>(result, h3_6_rd129_res);
	hw_uint<32>  h3_6_rd130_res = h3_6_rd130_select(h3_5, d0, d1, dynamic_address);
	set_at<4160, 5120>(result, h3_6_rd130_res);
	hw_uint<32>  h3_6_rd131_res = h3_6_rd131_select(h3_5, d0, d1, dynamic_address);
	set_at<4192, 5120>(result, h3_6_rd131_res);
	hw_uint<32>  h3_6_rd132_res = h3_6_rd132_select(h3_5, d0, d1, dynamic_address);
	set_at<4224, 5120>(result, h3_6_rd132_res);
	hw_uint<32>  h3_6_rd133_res = h3_6_rd133_select(h3_5, d0, d1, dynamic_address);
	set_at<4256, 5120>(result, h3_6_rd133_res);
	hw_uint<32>  h3_6_rd134_res = h3_6_rd134_select(h3_5, d0, d1, dynamic_address);
	set_at<4288, 5120>(result, h3_6_rd134_res);
	hw_uint<32>  h3_6_rd135_res = h3_6_rd135_select(h3_5, d0, d1, dynamic_address);
	set_at<4320, 5120>(result, h3_6_rd135_res);
	hw_uint<32>  h3_6_rd136_res = h3_6_rd136_select(h3_5, d0, d1, dynamic_address);
	set_at<4352, 5120>(result, h3_6_rd136_res);
	hw_uint<32>  h3_6_rd137_res = h3_6_rd137_select(h3_5, d0, d1, dynamic_address);
	set_at<4384, 5120>(result, h3_6_rd137_res);
	hw_uint<32>  h3_6_rd138_res = h3_6_rd138_select(h3_5, d0, d1, dynamic_address);
	set_at<4416, 5120>(result, h3_6_rd138_res);
	hw_uint<32>  h3_6_rd139_res = h3_6_rd139_select(h3_5, d0, d1, dynamic_address);
	set_at<4448, 5120>(result, h3_6_rd139_res);
	hw_uint<32>  h3_6_rd140_res = h3_6_rd140_select(h3_5, d0, d1, dynamic_address);
	set_at<4480, 5120>(result, h3_6_rd140_res);
	hw_uint<32>  h3_6_rd141_res = h3_6_rd141_select(h3_5, d0, d1, dynamic_address);
	set_at<4512, 5120>(result, h3_6_rd141_res);
	hw_uint<32>  h3_6_rd142_res = h3_6_rd142_select(h3_5, d0, d1, dynamic_address);
	set_at<4544, 5120>(result, h3_6_rd142_res);
	hw_uint<32>  h3_6_rd143_res = h3_6_rd143_select(h3_5, d0, d1, dynamic_address);
	set_at<4576, 5120>(result, h3_6_rd143_res);
	hw_uint<32>  h3_6_rd144_res = h3_6_rd144_select(h3_5, d0, d1, dynamic_address);
	set_at<4608, 5120>(result, h3_6_rd144_res);
	hw_uint<32>  h3_6_rd145_res = h3_6_rd145_select(h3_5, d0, d1, dynamic_address);
	set_at<4640, 5120>(result, h3_6_rd145_res);
	hw_uint<32>  h3_6_rd146_res = h3_6_rd146_select(h3_5, d0, d1, dynamic_address);
	set_at<4672, 5120>(result, h3_6_rd146_res);
	hw_uint<32>  h3_6_rd147_res = h3_6_rd147_select(h3_5, d0, d1, dynamic_address);
	set_at<4704, 5120>(result, h3_6_rd147_res);
	hw_uint<32>  h3_6_rd148_res = h3_6_rd148_select(h3_5, d0, d1, dynamic_address);
	set_at<4736, 5120>(result, h3_6_rd148_res);
	hw_uint<32>  h3_6_rd149_res = h3_6_rd149_select(h3_5, d0, d1, dynamic_address);
	set_at<4768, 5120>(result, h3_6_rd149_res);
	hw_uint<32>  h3_6_rd150_res = h3_6_rd150_select(h3_5, d0, d1, dynamic_address);
	set_at<4800, 5120>(result, h3_6_rd150_res);
	hw_uint<32>  h3_6_rd151_res = h3_6_rd151_select(h3_5, d0, d1, dynamic_address);
	set_at<4832, 5120>(result, h3_6_rd151_res);
	hw_uint<32>  h3_6_rd152_res = h3_6_rd152_select(h3_5, d0, d1, dynamic_address);
	set_at<4864, 5120>(result, h3_6_rd152_res);
	hw_uint<32>  h3_6_rd153_res = h3_6_rd153_select(h3_5, d0, d1, dynamic_address);
	set_at<4896, 5120>(result, h3_6_rd153_res);
	hw_uint<32>  h3_6_rd154_res = h3_6_rd154_select(h3_5, d0, d1, dynamic_address);
	set_at<4928, 5120>(result, h3_6_rd154_res);
	hw_uint<32>  h3_6_rd155_res = h3_6_rd155_select(h3_5, d0, d1, dynamic_address);
	set_at<4960, 5120>(result, h3_6_rd155_res);
	hw_uint<32>  h3_6_rd156_res = h3_6_rd156_select(h3_5, d0, d1, dynamic_address);
	set_at<4992, 5120>(result, h3_6_rd156_res);
	hw_uint<32>  h3_6_rd157_res = h3_6_rd157_select(h3_5, d0, d1, dynamic_address);
	set_at<5024, 5120>(result, h3_6_rd157_res);
	hw_uint<32>  h3_6_rd158_res = h3_6_rd158_select(h3_5, d0, d1, dynamic_address);
	set_at<5056, 5120>(result, h3_6_rd158_res);
	hw_uint<32>  h3_6_rd159_res = h3_6_rd159_select(h3_5, d0, d1, dynamic_address);
	set_at<5088, 5120>(result, h3_6_rd159_res);
	return result;
}

struct h3_6_h3_6_update_0_write0_merged_banks_5_cache {
	// RAM Box: {[-64, 1088], [-3, 1025]}
	// Capacity: 78
	// # of read delays: 5
  // 0, 1, 38, 39, 77
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 36> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 37> f7;
	hw_uint<32>  f8;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_37() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_38() {
		return f4;
	}

	inline hw_uint<32>  peek_39() {
		return f6;
	}

	inline hw_uint<32>  peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_77() {
		return f8;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 36
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 36 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write1_merged_banks_5_cache {
	// RAM Box: {[-63, 1057], [-3, 1026]}
	// Capacity: 78
	// # of read delays: 4
  // 0, 1, 39, 77
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 37> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_39() {
		return f4;
	}

	inline hw_uint<32>  peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_77() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write10_merged_banks_5_cache {
	// RAM Box: {[-54, 1066], [-3, 1026]}
	// Capacity: 78
	// # of read delays: 4
  // 0, 1, 39, 77
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 37> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_39() {
		return f4;
	}

	inline hw_uint<32>  peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_77() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write11_merged_banks_5_cache {
	// RAM Box: {[-53, 1067], [-3, 1026]}
	// Capacity: 78
	// # of read delays: 4
  // 0, 1, 39, 77
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 37> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_39() {
		return f4;
	}

	inline hw_uint<32>  peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_77() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write12_merged_banks_5_cache {
	// RAM Box: {[-52, 1068], [-3, 1026]}
	// Capacity: 78
	// # of read delays: 4
  // 0, 1, 39, 77
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 37> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_39() {
		return f4;
	}

	inline hw_uint<32>  peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_77() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write13_merged_banks_5_cache {
	// RAM Box: {[-51, 1069], [-3, 1026]}
	// Capacity: 78
	// # of read delays: 4
  // 0, 1, 39, 77
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 37> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_39() {
		return f4;
	}

	inline hw_uint<32>  peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_77() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write14_merged_banks_5_cache {
	// RAM Box: {[-50, 1070], [-3, 1026]}
	// Capacity: 78
	// # of read delays: 4
  // 0, 1, 39, 77
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 37> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_39() {
		return f4;
	}

	inline hw_uint<32>  peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_77() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write15_merged_banks_5_cache {
	// RAM Box: {[-49, 1071], [-3, 1026]}
	// Capacity: 78
	// # of read delays: 4
  // 0, 1, 39, 77
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 37> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_39() {
		return f4;
	}

	inline hw_uint<32>  peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_77() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write16_merged_banks_5_cache {
	// RAM Box: {[-48, 1072], [-3, 1026]}
	// Capacity: 78
	// # of read delays: 4
  // 0, 1, 39, 77
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 37> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_39() {
		return f4;
	}

	inline hw_uint<32>  peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_77() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write17_merged_banks_5_cache {
	// RAM Box: {[-47, 1073], [-3, 1026]}
	// Capacity: 78
	// # of read delays: 4
  // 0, 1, 39, 77
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 37> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_39() {
		return f4;
	}

	inline hw_uint<32>  peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_77() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write18_merged_banks_5_cache {
	// RAM Box: {[-46, 1074], [-3, 1026]}
	// Capacity: 78
	// # of read delays: 4
  // 0, 1, 39, 77
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 37> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_39() {
		return f4;
	}

	inline hw_uint<32>  peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_77() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write19_merged_banks_5_cache {
	// RAM Box: {[-45, 1075], [-3, 1026]}
	// Capacity: 78
	// # of read delays: 4
  // 0, 1, 39, 77
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 37> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_39() {
		return f4;
	}

	inline hw_uint<32>  peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_77() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write2_merged_banks_5_cache {
	// RAM Box: {[-62, 1058], [-3, 1026]}
	// Capacity: 78
	// # of read delays: 4
  // 0, 1, 39, 77
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 37> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_39() {
		return f4;
	}

	inline hw_uint<32>  peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_77() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write20_merged_banks_5_cache {
	// RAM Box: {[-44, 1076], [-3, 1026]}
	// Capacity: 78
	// # of read delays: 4
  // 0, 1, 39, 77
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 37> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_39() {
		return f4;
	}

	inline hw_uint<32>  peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_77() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write21_merged_banks_5_cache {
	// RAM Box: {[-43, 1077], [-3, 1026]}
	// Capacity: 78
	// # of read delays: 4
  // 0, 1, 39, 77
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 37> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_39() {
		return f4;
	}

	inline hw_uint<32>  peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_77() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write22_merged_banks_5_cache {
	// RAM Box: {[-42, 1078], [-3, 1026]}
	// Capacity: 78
	// # of read delays: 4
  // 0, 1, 39, 77
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 37> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_39() {
		return f4;
	}

	inline hw_uint<32>  peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_77() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write23_merged_banks_5_cache {
	// RAM Box: {[-41, 1079], [-3, 1026]}
	// Capacity: 78
	// # of read delays: 4
  // 0, 1, 39, 77
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 37> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_39() {
		return f4;
	}

	inline hw_uint<32>  peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_77() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write24_merged_banks_5_cache {
	// RAM Box: {[-40, 1080], [-3, 1026]}
	// Capacity: 78
	// # of read delays: 4
  // 0, 1, 39, 77
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 37> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_39() {
		return f4;
	}

	inline hw_uint<32>  peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_77() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write25_merged_banks_5_cache {
	// RAM Box: {[-39, 1081], [-3, 1026]}
	// Capacity: 78
	// # of read delays: 4
  // 0, 1, 39, 77
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 37> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_39() {
		return f4;
	}

	inline hw_uint<32>  peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_77() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write26_merged_banks_5_cache {
	// RAM Box: {[-38, 1082], [-3, 1026]}
	// Capacity: 78
	// # of read delays: 4
  // 0, 1, 39, 77
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 37> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_39() {
		return f4;
	}

	inline hw_uint<32>  peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_77() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write27_merged_banks_5_cache {
	// RAM Box: {[-37, 1083], [-3, 1026]}
	// Capacity: 78
	// # of read delays: 4
  // 0, 1, 39, 77
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 37> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_39() {
		return f4;
	}

	inline hw_uint<32>  peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_77() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write28_merged_banks_5_cache {
	// RAM Box: {[-36, 1084], [-3, 1026]}
	// Capacity: 78
	// # of read delays: 4
  // 0, 1, 39, 77
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 37> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_39() {
		return f4;
	}

	inline hw_uint<32>  peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_77() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write29_merged_banks_5_cache {
	// RAM Box: {[-35, 1085], [-3, 1026]}
	// Capacity: 78
	// # of read delays: 4
  // 0, 1, 39, 77
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 37> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_39() {
		return f4;
	}

	inline hw_uint<32>  peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_77() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write3_merged_banks_5_cache {
	// RAM Box: {[-61, 1059], [-3, 1026]}
	// Capacity: 78
	// # of read delays: 4
  // 0, 1, 39, 77
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 37> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_39() {
		return f4;
	}

	inline hw_uint<32>  peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_77() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write30_merged_banks_5_cache {
	// RAM Box: {[-34, 1086], [-3, 1026]}
	// Capacity: 78
	// # of read delays: 4
  // 0, 1, 39, 77
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 37> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_39() {
		return f4;
	}

	inline hw_uint<32>  peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_77() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write31_merged_banks_5_cache {
	// RAM Box: {[-65, 1087], [-2, 1026]}
	// Capacity: 78
	// # of read delays: 5
  // 0, 1, 39, 40, 77
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 37> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 36> f7;
	hw_uint<32>  f8;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_39() {
		return f4;
	}

	inline hw_uint<32>  peek_40() {
		return f6;
	}

	inline hw_uint<32>  peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_77() {
		return f8;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 36
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 36 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write4_merged_banks_5_cache {
	// RAM Box: {[-60, 1060], [-3, 1026]}
	// Capacity: 78
	// # of read delays: 4
  // 0, 1, 39, 77
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 37> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_39() {
		return f4;
	}

	inline hw_uint<32>  peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_77() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write5_merged_banks_5_cache {
	// RAM Box: {[-59, 1061], [-3, 1026]}
	// Capacity: 78
	// # of read delays: 4
  // 0, 1, 39, 77
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 37> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_39() {
		return f4;
	}

	inline hw_uint<32>  peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_77() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write6_merged_banks_5_cache {
	// RAM Box: {[-58, 1062], [-3, 1026]}
	// Capacity: 78
	// # of read delays: 4
  // 0, 1, 39, 77
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 37> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_39() {
		return f4;
	}

	inline hw_uint<32>  peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_77() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write7_merged_banks_5_cache {
	// RAM Box: {[-57, 1063], [-3, 1026]}
	// Capacity: 78
	// # of read delays: 4
  // 0, 1, 39, 77
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 37> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_39() {
		return f4;
	}

	inline hw_uint<32>  peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_77() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write8_merged_banks_5_cache {
	// RAM Box: {[-56, 1064], [-3, 1026]}
	// Capacity: 78
	// # of read delays: 4
  // 0, 1, 39, 77
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 37> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_39() {
		return f4;
	}

	inline hw_uint<32>  peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_77() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write9_merged_banks_5_cache {
	// RAM Box: {[-55, 1065], [-3, 1026]}
	// Capacity: 78
	// # of read delays: 4
  // 0, 1, 39, 77
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 37> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 37> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_38() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_39() {
		return f4;
	}

	inline hw_uint<32>  peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_77() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 37
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 37 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_6_cache {
  // # of banks: 32
  h3_6_h3_6_update_0_write0_merged_banks_5_cache h3_6_h3_6_update_0_write0_merged_banks_5;
  h3_6_h3_6_update_0_write1_merged_banks_5_cache h3_6_h3_6_update_0_write1_merged_banks_5;
  h3_6_h3_6_update_0_write10_merged_banks_5_cache h3_6_h3_6_update_0_write10_merged_banks_5;
  h3_6_h3_6_update_0_write11_merged_banks_5_cache h3_6_h3_6_update_0_write11_merged_banks_5;
  h3_6_h3_6_update_0_write12_merged_banks_5_cache h3_6_h3_6_update_0_write12_merged_banks_5;
  h3_6_h3_6_update_0_write13_merged_banks_5_cache h3_6_h3_6_update_0_write13_merged_banks_5;
  h3_6_h3_6_update_0_write14_merged_banks_5_cache h3_6_h3_6_update_0_write14_merged_banks_5;
  h3_6_h3_6_update_0_write15_merged_banks_5_cache h3_6_h3_6_update_0_write15_merged_banks_5;
  h3_6_h3_6_update_0_write16_merged_banks_5_cache h3_6_h3_6_update_0_write16_merged_banks_5;
  h3_6_h3_6_update_0_write17_merged_banks_5_cache h3_6_h3_6_update_0_write17_merged_banks_5;
  h3_6_h3_6_update_0_write18_merged_banks_5_cache h3_6_h3_6_update_0_write18_merged_banks_5;
  h3_6_h3_6_update_0_write19_merged_banks_5_cache h3_6_h3_6_update_0_write19_merged_banks_5;
  h3_6_h3_6_update_0_write2_merged_banks_5_cache h3_6_h3_6_update_0_write2_merged_banks_5;
  h3_6_h3_6_update_0_write20_merged_banks_5_cache h3_6_h3_6_update_0_write20_merged_banks_5;
  h3_6_h3_6_update_0_write21_merged_banks_5_cache h3_6_h3_6_update_0_write21_merged_banks_5;
  h3_6_h3_6_update_0_write22_merged_banks_5_cache h3_6_h3_6_update_0_write22_merged_banks_5;
  h3_6_h3_6_update_0_write23_merged_banks_5_cache h3_6_h3_6_update_0_write23_merged_banks_5;
  h3_6_h3_6_update_0_write24_merged_banks_5_cache h3_6_h3_6_update_0_write24_merged_banks_5;
  h3_6_h3_6_update_0_write25_merged_banks_5_cache h3_6_h3_6_update_0_write25_merged_banks_5;
  h3_6_h3_6_update_0_write26_merged_banks_5_cache h3_6_h3_6_update_0_write26_merged_banks_5;
  h3_6_h3_6_update_0_write27_merged_banks_5_cache h3_6_h3_6_update_0_write27_merged_banks_5;
  h3_6_h3_6_update_0_write28_merged_banks_5_cache h3_6_h3_6_update_0_write28_merged_banks_5;
  h3_6_h3_6_update_0_write29_merged_banks_5_cache h3_6_h3_6_update_0_write29_merged_banks_5;
  h3_6_h3_6_update_0_write3_merged_banks_5_cache h3_6_h3_6_update_0_write3_merged_banks_5;
  h3_6_h3_6_update_0_write30_merged_banks_5_cache h3_6_h3_6_update_0_write30_merged_banks_5;
  h3_6_h3_6_update_0_write31_merged_banks_5_cache h3_6_h3_6_update_0_write31_merged_banks_5;
  h3_6_h3_6_update_0_write4_merged_banks_5_cache h3_6_h3_6_update_0_write4_merged_banks_5;
  h3_6_h3_6_update_0_write5_merged_banks_5_cache h3_6_h3_6_update_0_write5_merged_banks_5;
  h3_6_h3_6_update_0_write6_merged_banks_5_cache h3_6_h3_6_update_0_write6_merged_banks_5;
  h3_6_h3_6_update_0_write7_merged_banks_5_cache h3_6_h3_6_update_0_write7_merged_banks_5;
  h3_6_h3_6_update_0_write8_merged_banks_5_cache h3_6_h3_6_update_0_write8_merged_banks_5;
  h3_6_h3_6_update_0_write9_merged_banks_5_cache h3_6_h3_6_update_0_write9_merged_banks_5;
};



inline void h3_6_h3_6_update_0_write0_write(hw_uint<32> & h3_6_h3_6_update_0_write0, h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write0_merged_banks_5.push(h3_6_h3_6_update_0_write0);
}

inline void h3_6_h3_6_update_0_write1_write(hw_uint<32> & h3_6_h3_6_update_0_write1, h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write1_merged_banks_5.push(h3_6_h3_6_update_0_write1);
}

inline void h3_6_h3_6_update_0_write10_write(hw_uint<32> & h3_6_h3_6_update_0_write10, h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write10_merged_banks_5.push(h3_6_h3_6_update_0_write10);
}

inline void h3_6_h3_6_update_0_write11_write(hw_uint<32> & h3_6_h3_6_update_0_write11, h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write11_merged_banks_5.push(h3_6_h3_6_update_0_write11);
}

inline void h3_6_h3_6_update_0_write12_write(hw_uint<32> & h3_6_h3_6_update_0_write12, h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write12_merged_banks_5.push(h3_6_h3_6_update_0_write12);
}

inline void h3_6_h3_6_update_0_write13_write(hw_uint<32> & h3_6_h3_6_update_0_write13, h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write13_merged_banks_5.push(h3_6_h3_6_update_0_write13);
}

inline void h3_6_h3_6_update_0_write14_write(hw_uint<32> & h3_6_h3_6_update_0_write14, h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write14_merged_banks_5.push(h3_6_h3_6_update_0_write14);
}

inline void h3_6_h3_6_update_0_write15_write(hw_uint<32> & h3_6_h3_6_update_0_write15, h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write15_merged_banks_5.push(h3_6_h3_6_update_0_write15);
}

inline void h3_6_h3_6_update_0_write16_write(hw_uint<32> & h3_6_h3_6_update_0_write16, h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write16_merged_banks_5.push(h3_6_h3_6_update_0_write16);
}

inline void h3_6_h3_6_update_0_write17_write(hw_uint<32> & h3_6_h3_6_update_0_write17, h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write17_merged_banks_5.push(h3_6_h3_6_update_0_write17);
}

inline void h3_6_h3_6_update_0_write18_write(hw_uint<32> & h3_6_h3_6_update_0_write18, h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write18_merged_banks_5.push(h3_6_h3_6_update_0_write18);
}

inline void h3_6_h3_6_update_0_write19_write(hw_uint<32> & h3_6_h3_6_update_0_write19, h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write19_merged_banks_5.push(h3_6_h3_6_update_0_write19);
}

inline void h3_6_h3_6_update_0_write2_write(hw_uint<32> & h3_6_h3_6_update_0_write2, h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write2_merged_banks_5.push(h3_6_h3_6_update_0_write2);
}

inline void h3_6_h3_6_update_0_write20_write(hw_uint<32> & h3_6_h3_6_update_0_write20, h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write20_merged_banks_5.push(h3_6_h3_6_update_0_write20);
}

inline void h3_6_h3_6_update_0_write21_write(hw_uint<32> & h3_6_h3_6_update_0_write21, h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write21_merged_banks_5.push(h3_6_h3_6_update_0_write21);
}

inline void h3_6_h3_6_update_0_write22_write(hw_uint<32> & h3_6_h3_6_update_0_write22, h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write22_merged_banks_5.push(h3_6_h3_6_update_0_write22);
}

inline void h3_6_h3_6_update_0_write23_write(hw_uint<32> & h3_6_h3_6_update_0_write23, h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write23_merged_banks_5.push(h3_6_h3_6_update_0_write23);
}

inline void h3_6_h3_6_update_0_write24_write(hw_uint<32> & h3_6_h3_6_update_0_write24, h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write24_merged_banks_5.push(h3_6_h3_6_update_0_write24);
}

inline void h3_6_h3_6_update_0_write25_write(hw_uint<32> & h3_6_h3_6_update_0_write25, h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write25_merged_banks_5.push(h3_6_h3_6_update_0_write25);
}

inline void h3_6_h3_6_update_0_write26_write(hw_uint<32> & h3_6_h3_6_update_0_write26, h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write26_merged_banks_5.push(h3_6_h3_6_update_0_write26);
}

inline void h3_6_h3_6_update_0_write27_write(hw_uint<32> & h3_6_h3_6_update_0_write27, h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write27_merged_banks_5.push(h3_6_h3_6_update_0_write27);
}

inline void h3_6_h3_6_update_0_write28_write(hw_uint<32> & h3_6_h3_6_update_0_write28, h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write28_merged_banks_5.push(h3_6_h3_6_update_0_write28);
}

inline void h3_6_h3_6_update_0_write29_write(hw_uint<32> & h3_6_h3_6_update_0_write29, h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write29_merged_banks_5.push(h3_6_h3_6_update_0_write29);
}

inline void h3_6_h3_6_update_0_write3_write(hw_uint<32> & h3_6_h3_6_update_0_write3, h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write3_merged_banks_5.push(h3_6_h3_6_update_0_write3);
}

inline void h3_6_h3_6_update_0_write30_write(hw_uint<32> & h3_6_h3_6_update_0_write30, h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write30_merged_banks_5.push(h3_6_h3_6_update_0_write30);
}

inline void h3_6_h3_6_update_0_write31_write(hw_uint<32> & h3_6_h3_6_update_0_write31, h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write31_merged_banks_5.push(h3_6_h3_6_update_0_write31);
}

inline void h3_6_h3_6_update_0_write4_write(hw_uint<32> & h3_6_h3_6_update_0_write4, h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write4_merged_banks_5.push(h3_6_h3_6_update_0_write4);
}

inline void h3_6_h3_6_update_0_write5_write(hw_uint<32> & h3_6_h3_6_update_0_write5, h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write5_merged_banks_5.push(h3_6_h3_6_update_0_write5);
}

inline void h3_6_h3_6_update_0_write6_write(hw_uint<32> & h3_6_h3_6_update_0_write6, h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write6_merged_banks_5.push(h3_6_h3_6_update_0_write6);
}

inline void h3_6_h3_6_update_0_write7_write(hw_uint<32> & h3_6_h3_6_update_0_write7, h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write7_merged_banks_5.push(h3_6_h3_6_update_0_write7);
}

inline void h3_6_h3_6_update_0_write8_write(hw_uint<32> & h3_6_h3_6_update_0_write8, h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write8_merged_banks_5.push(h3_6_h3_6_update_0_write8);
}

inline void h3_6_h3_6_update_0_write9_write(hw_uint<32> & h3_6_h3_6_update_0_write9, h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write9_merged_banks_5.push(h3_6_h3_6_update_0_write9);
}

inline hw_uint<32>  h3_7_rd0_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd0 read pattern: { h3_7_update_0[d0, d1] -> h3_6[-1 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write31 = h3_6.h3_6_h3_6_update_0_write31_merged_banks_5.peek_40();
  return value_h3_6_h3_6_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_7_rd1_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd1 read pattern: { h3_7_update_0[d0, d1] -> h3_6[32d0, -1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write0 = h3_6.h3_6_h3_6_update_0_write0_merged_banks_5.peek_77();
  return value_h3_6_h3_6_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_7_rd10_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd10 read pattern: { h3_7_update_0[d0, d1] -> h3_6[1 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write1 = h3_6.h3_6_h3_6_update_0_write1_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_7_rd100_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd100 read pattern: { h3_7_update_0[d0, d1] -> h3_6[19 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write19 = h3_6.h3_6_h3_6_update_0_write19_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_7_rd101_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd101 read pattern: { h3_7_update_0[d0, d1] -> h3_6[20 + 32d0, -1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write20 = h3_6.h3_6_h3_6_update_0_write20_merged_banks_5.peek_77();
  return value_h3_6_h3_6_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_7_rd102_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd102 read pattern: { h3_7_update_0[d0, d1] -> h3_6[20 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write20 = h3_6.h3_6_h3_6_update_0_write20_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_7_rd103_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd103 read pattern: { h3_7_update_0[d0, d1] -> h3_6[20 + 32d0, 1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write20 = h3_6.h3_6_h3_6_update_0_write20_merged_banks_5.peek_1();
  return value_h3_6_h3_6_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_7_rd104_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd104 read pattern: { h3_7_update_0[d0, d1] -> h3_6[21 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write21 = h3_6.h3_6_h3_6_update_0_write21_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_7_rd105_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd105 read pattern: { h3_7_update_0[d0, d1] -> h3_6[20 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write20 = h3_6.h3_6_h3_6_update_0_write20_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_7_rd106_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd106 read pattern: { h3_7_update_0[d0, d1] -> h3_6[21 + 32d0, -1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write21 = h3_6.h3_6_h3_6_update_0_write21_merged_banks_5.peek_77();
  return value_h3_6_h3_6_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_7_rd107_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd107 read pattern: { h3_7_update_0[d0, d1] -> h3_6[21 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write21 = h3_6.h3_6_h3_6_update_0_write21_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_7_rd108_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd108 read pattern: { h3_7_update_0[d0, d1] -> h3_6[21 + 32d0, 1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write21 = h3_6.h3_6_h3_6_update_0_write21_merged_banks_5.peek_1();
  return value_h3_6_h3_6_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_7_rd109_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd109 read pattern: { h3_7_update_0[d0, d1] -> h3_6[22 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write22 = h3_6.h3_6_h3_6_update_0_write22_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_7_rd11_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd11 read pattern: { h3_7_update_0[d0, d1] -> h3_6[2 + 32d0, -1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write2 = h3_6.h3_6_h3_6_update_0_write2_merged_banks_5.peek_77();
  return value_h3_6_h3_6_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_7_rd110_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd110 read pattern: { h3_7_update_0[d0, d1] -> h3_6[21 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write21 = h3_6.h3_6_h3_6_update_0_write21_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_7_rd111_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd111 read pattern: { h3_7_update_0[d0, d1] -> h3_6[22 + 32d0, -1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write22 = h3_6.h3_6_h3_6_update_0_write22_merged_banks_5.peek_77();
  return value_h3_6_h3_6_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_7_rd112_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd112 read pattern: { h3_7_update_0[d0, d1] -> h3_6[22 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write22 = h3_6.h3_6_h3_6_update_0_write22_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_7_rd113_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd113 read pattern: { h3_7_update_0[d0, d1] -> h3_6[22 + 32d0, 1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write22 = h3_6.h3_6_h3_6_update_0_write22_merged_banks_5.peek_1();
  return value_h3_6_h3_6_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_7_rd114_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd114 read pattern: { h3_7_update_0[d0, d1] -> h3_6[23 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write23 = h3_6.h3_6_h3_6_update_0_write23_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_7_rd115_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd115 read pattern: { h3_7_update_0[d0, d1] -> h3_6[22 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write22 = h3_6.h3_6_h3_6_update_0_write22_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_7_rd116_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd116 read pattern: { h3_7_update_0[d0, d1] -> h3_6[23 + 32d0, -1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write23 = h3_6.h3_6_h3_6_update_0_write23_merged_banks_5.peek_77();
  return value_h3_6_h3_6_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_7_rd117_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd117 read pattern: { h3_7_update_0[d0, d1] -> h3_6[23 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write23 = h3_6.h3_6_h3_6_update_0_write23_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_7_rd118_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd118 read pattern: { h3_7_update_0[d0, d1] -> h3_6[23 + 32d0, 1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write23 = h3_6.h3_6_h3_6_update_0_write23_merged_banks_5.peek_1();
  return value_h3_6_h3_6_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_7_rd119_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd119 read pattern: { h3_7_update_0[d0, d1] -> h3_6[24 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write24 = h3_6.h3_6_h3_6_update_0_write24_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_7_rd12_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd12 read pattern: { h3_7_update_0[d0, d1] -> h3_6[2 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write2 = h3_6.h3_6_h3_6_update_0_write2_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_7_rd120_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd120 read pattern: { h3_7_update_0[d0, d1] -> h3_6[23 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write23 = h3_6.h3_6_h3_6_update_0_write23_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_7_rd121_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd121 read pattern: { h3_7_update_0[d0, d1] -> h3_6[24 + 32d0, -1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write24 = h3_6.h3_6_h3_6_update_0_write24_merged_banks_5.peek_77();
  return value_h3_6_h3_6_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_7_rd122_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd122 read pattern: { h3_7_update_0[d0, d1] -> h3_6[24 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write24 = h3_6.h3_6_h3_6_update_0_write24_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_7_rd123_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd123 read pattern: { h3_7_update_0[d0, d1] -> h3_6[24 + 32d0, 1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write24 = h3_6.h3_6_h3_6_update_0_write24_merged_banks_5.peek_1();
  return value_h3_6_h3_6_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_7_rd124_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd124 read pattern: { h3_7_update_0[d0, d1] -> h3_6[25 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write25 = h3_6.h3_6_h3_6_update_0_write25_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_7_rd125_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd125 read pattern: { h3_7_update_0[d0, d1] -> h3_6[24 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write24 = h3_6.h3_6_h3_6_update_0_write24_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_7_rd126_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd126 read pattern: { h3_7_update_0[d0, d1] -> h3_6[25 + 32d0, -1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write25 = h3_6.h3_6_h3_6_update_0_write25_merged_banks_5.peek_77();
  return value_h3_6_h3_6_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_7_rd127_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd127 read pattern: { h3_7_update_0[d0, d1] -> h3_6[25 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write25 = h3_6.h3_6_h3_6_update_0_write25_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_7_rd128_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd128 read pattern: { h3_7_update_0[d0, d1] -> h3_6[25 + 32d0, 1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write25 = h3_6.h3_6_h3_6_update_0_write25_merged_banks_5.peek_1();
  return value_h3_6_h3_6_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_7_rd129_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd129 read pattern: { h3_7_update_0[d0, d1] -> h3_6[26 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write26 = h3_6.h3_6_h3_6_update_0_write26_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_7_rd13_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd13 read pattern: { h3_7_update_0[d0, d1] -> h3_6[2 + 32d0, 1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write2 = h3_6.h3_6_h3_6_update_0_write2_merged_banks_5.peek_1();
  return value_h3_6_h3_6_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_7_rd130_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd130 read pattern: { h3_7_update_0[d0, d1] -> h3_6[25 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write25 = h3_6.h3_6_h3_6_update_0_write25_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_7_rd131_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd131 read pattern: { h3_7_update_0[d0, d1] -> h3_6[26 + 32d0, -1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write26 = h3_6.h3_6_h3_6_update_0_write26_merged_banks_5.peek_77();
  return value_h3_6_h3_6_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_7_rd132_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd132 read pattern: { h3_7_update_0[d0, d1] -> h3_6[26 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write26 = h3_6.h3_6_h3_6_update_0_write26_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_7_rd133_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd133 read pattern: { h3_7_update_0[d0, d1] -> h3_6[26 + 32d0, 1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write26 = h3_6.h3_6_h3_6_update_0_write26_merged_banks_5.peek_1();
  return value_h3_6_h3_6_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_7_rd134_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd134 read pattern: { h3_7_update_0[d0, d1] -> h3_6[27 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write27 = h3_6.h3_6_h3_6_update_0_write27_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_7_rd135_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd135 read pattern: { h3_7_update_0[d0, d1] -> h3_6[26 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write26 = h3_6.h3_6_h3_6_update_0_write26_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_7_rd136_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd136 read pattern: { h3_7_update_0[d0, d1] -> h3_6[27 + 32d0, -1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write27 = h3_6.h3_6_h3_6_update_0_write27_merged_banks_5.peek_77();
  return value_h3_6_h3_6_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_7_rd137_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd137 read pattern: { h3_7_update_0[d0, d1] -> h3_6[27 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write27 = h3_6.h3_6_h3_6_update_0_write27_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_7_rd138_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd138 read pattern: { h3_7_update_0[d0, d1] -> h3_6[27 + 32d0, 1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write27 = h3_6.h3_6_h3_6_update_0_write27_merged_banks_5.peek_1();
  return value_h3_6_h3_6_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_7_rd139_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd139 read pattern: { h3_7_update_0[d0, d1] -> h3_6[28 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write28 = h3_6.h3_6_h3_6_update_0_write28_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_7_rd14_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd14 read pattern: { h3_7_update_0[d0, d1] -> h3_6[3 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write3 = h3_6.h3_6_h3_6_update_0_write3_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_7_rd140_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd140 read pattern: { h3_7_update_0[d0, d1] -> h3_6[27 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write27 = h3_6.h3_6_h3_6_update_0_write27_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_7_rd141_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd141 read pattern: { h3_7_update_0[d0, d1] -> h3_6[28 + 32d0, -1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write28 = h3_6.h3_6_h3_6_update_0_write28_merged_banks_5.peek_77();
  return value_h3_6_h3_6_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_7_rd142_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd142 read pattern: { h3_7_update_0[d0, d1] -> h3_6[28 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write28 = h3_6.h3_6_h3_6_update_0_write28_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_7_rd143_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd143 read pattern: { h3_7_update_0[d0, d1] -> h3_6[28 + 32d0, 1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write28 = h3_6.h3_6_h3_6_update_0_write28_merged_banks_5.peek_1();
  return value_h3_6_h3_6_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_7_rd144_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd144 read pattern: { h3_7_update_0[d0, d1] -> h3_6[29 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write29 = h3_6.h3_6_h3_6_update_0_write29_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_7_rd145_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd145 read pattern: { h3_7_update_0[d0, d1] -> h3_6[28 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write28 = h3_6.h3_6_h3_6_update_0_write28_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_7_rd146_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd146 read pattern: { h3_7_update_0[d0, d1] -> h3_6[29 + 32d0, -1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write29 = h3_6.h3_6_h3_6_update_0_write29_merged_banks_5.peek_77();
  return value_h3_6_h3_6_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_7_rd147_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd147 read pattern: { h3_7_update_0[d0, d1] -> h3_6[29 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write29 = h3_6.h3_6_h3_6_update_0_write29_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_7_rd148_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd148 read pattern: { h3_7_update_0[d0, d1] -> h3_6[29 + 32d0, 1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write29 = h3_6.h3_6_h3_6_update_0_write29_merged_banks_5.peek_1();
  return value_h3_6_h3_6_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_7_rd149_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd149 read pattern: { h3_7_update_0[d0, d1] -> h3_6[30 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write30 = h3_6.h3_6_h3_6_update_0_write30_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_7_rd15_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd15 read pattern: { h3_7_update_0[d0, d1] -> h3_6[2 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write2 = h3_6.h3_6_h3_6_update_0_write2_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_7_rd150_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd150 read pattern: { h3_7_update_0[d0, d1] -> h3_6[29 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write29 = h3_6.h3_6_h3_6_update_0_write29_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_7_rd151_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd151 read pattern: { h3_7_update_0[d0, d1] -> h3_6[30 + 32d0, -1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write30 = h3_6.h3_6_h3_6_update_0_write30_merged_banks_5.peek_77();
  return value_h3_6_h3_6_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_7_rd152_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd152 read pattern: { h3_7_update_0[d0, d1] -> h3_6[30 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write30 = h3_6.h3_6_h3_6_update_0_write30_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_7_rd153_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd153 read pattern: { h3_7_update_0[d0, d1] -> h3_6[30 + 32d0, 1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write30 = h3_6.h3_6_h3_6_update_0_write30_merged_banks_5.peek_1();
  return value_h3_6_h3_6_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_7_rd154_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd154 read pattern: { h3_7_update_0[d0, d1] -> h3_6[31 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write31 = h3_6.h3_6_h3_6_update_0_write31_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_7_rd155_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd155 read pattern: { h3_7_update_0[d0, d1] -> h3_6[30 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write30 = h3_6.h3_6_h3_6_update_0_write30_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_7_rd156_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd156 read pattern: { h3_7_update_0[d0, d1] -> h3_6[31 + 32d0, -1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write31 = h3_6.h3_6_h3_6_update_0_write31_merged_banks_5.peek_77();
  return value_h3_6_h3_6_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_7_rd157_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd157 read pattern: { h3_7_update_0[d0, d1] -> h3_6[31 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write31 = h3_6.h3_6_h3_6_update_0_write31_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_7_rd158_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd158 read pattern: { h3_7_update_0[d0, d1] -> h3_6[31 + 32d0, 1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write31 = h3_6.h3_6_h3_6_update_0_write31_merged_banks_5.peek_1();
  return value_h3_6_h3_6_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_7_rd159_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd159 read pattern: { h3_7_update_0[d0, d1] -> h3_6[32 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write0 = h3_6.h3_6_h3_6_update_0_write0_merged_banks_5.peek_38();
  return value_h3_6_h3_6_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_7_rd16_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd16 read pattern: { h3_7_update_0[d0, d1] -> h3_6[3 + 32d0, -1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write3 = h3_6.h3_6_h3_6_update_0_write3_merged_banks_5.peek_77();
  return value_h3_6_h3_6_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_7_rd17_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd17 read pattern: { h3_7_update_0[d0, d1] -> h3_6[3 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write3 = h3_6.h3_6_h3_6_update_0_write3_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_7_rd18_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd18 read pattern: { h3_7_update_0[d0, d1] -> h3_6[3 + 32d0, 1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write3 = h3_6.h3_6_h3_6_update_0_write3_merged_banks_5.peek_1();
  return value_h3_6_h3_6_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_7_rd19_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd19 read pattern: { h3_7_update_0[d0, d1] -> h3_6[4 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write4 = h3_6.h3_6_h3_6_update_0_write4_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_7_rd2_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd2 read pattern: { h3_7_update_0[d0, d1] -> h3_6[32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write0 = h3_6.h3_6_h3_6_update_0_write0_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_7_rd20_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd20 read pattern: { h3_7_update_0[d0, d1] -> h3_6[3 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write3 = h3_6.h3_6_h3_6_update_0_write3_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_7_rd21_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd21 read pattern: { h3_7_update_0[d0, d1] -> h3_6[4 + 32d0, -1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write4 = h3_6.h3_6_h3_6_update_0_write4_merged_banks_5.peek_77();
  return value_h3_6_h3_6_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_7_rd22_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd22 read pattern: { h3_7_update_0[d0, d1] -> h3_6[4 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write4 = h3_6.h3_6_h3_6_update_0_write4_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_7_rd23_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd23 read pattern: { h3_7_update_0[d0, d1] -> h3_6[4 + 32d0, 1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write4 = h3_6.h3_6_h3_6_update_0_write4_merged_banks_5.peek_1();
  return value_h3_6_h3_6_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_7_rd24_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd24 read pattern: { h3_7_update_0[d0, d1] -> h3_6[5 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write5 = h3_6.h3_6_h3_6_update_0_write5_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_7_rd25_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd25 read pattern: { h3_7_update_0[d0, d1] -> h3_6[4 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write4 = h3_6.h3_6_h3_6_update_0_write4_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_7_rd26_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd26 read pattern: { h3_7_update_0[d0, d1] -> h3_6[5 + 32d0, -1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write5 = h3_6.h3_6_h3_6_update_0_write5_merged_banks_5.peek_77();
  return value_h3_6_h3_6_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_7_rd27_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd27 read pattern: { h3_7_update_0[d0, d1] -> h3_6[5 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write5 = h3_6.h3_6_h3_6_update_0_write5_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_7_rd28_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd28 read pattern: { h3_7_update_0[d0, d1] -> h3_6[5 + 32d0, 1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write5 = h3_6.h3_6_h3_6_update_0_write5_merged_banks_5.peek_1();
  return value_h3_6_h3_6_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_7_rd29_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd29 read pattern: { h3_7_update_0[d0, d1] -> h3_6[6 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write6 = h3_6.h3_6_h3_6_update_0_write6_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_7_rd3_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd3 read pattern: { h3_7_update_0[d0, d1] -> h3_6[32d0, 1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write0 = h3_6.h3_6_h3_6_update_0_write0_merged_banks_5.peek_1();
  return value_h3_6_h3_6_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_7_rd30_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd30 read pattern: { h3_7_update_0[d0, d1] -> h3_6[5 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write5 = h3_6.h3_6_h3_6_update_0_write5_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_7_rd31_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd31 read pattern: { h3_7_update_0[d0, d1] -> h3_6[6 + 32d0, -1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write6 = h3_6.h3_6_h3_6_update_0_write6_merged_banks_5.peek_77();
  return value_h3_6_h3_6_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_7_rd32_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd32 read pattern: { h3_7_update_0[d0, d1] -> h3_6[6 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write6 = h3_6.h3_6_h3_6_update_0_write6_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_7_rd33_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd33 read pattern: { h3_7_update_0[d0, d1] -> h3_6[6 + 32d0, 1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write6 = h3_6.h3_6_h3_6_update_0_write6_merged_banks_5.peek_1();
  return value_h3_6_h3_6_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_7_rd34_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd34 read pattern: { h3_7_update_0[d0, d1] -> h3_6[7 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write7 = h3_6.h3_6_h3_6_update_0_write7_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_7_rd35_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd35 read pattern: { h3_7_update_0[d0, d1] -> h3_6[6 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write6 = h3_6.h3_6_h3_6_update_0_write6_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_7_rd36_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd36 read pattern: { h3_7_update_0[d0, d1] -> h3_6[7 + 32d0, -1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write7 = h3_6.h3_6_h3_6_update_0_write7_merged_banks_5.peek_77();
  return value_h3_6_h3_6_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_7_rd37_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd37 read pattern: { h3_7_update_0[d0, d1] -> h3_6[7 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write7 = h3_6.h3_6_h3_6_update_0_write7_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_7_rd38_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd38 read pattern: { h3_7_update_0[d0, d1] -> h3_6[7 + 32d0, 1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write7 = h3_6.h3_6_h3_6_update_0_write7_merged_banks_5.peek_1();
  return value_h3_6_h3_6_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_7_rd39_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd39 read pattern: { h3_7_update_0[d0, d1] -> h3_6[8 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write8 = h3_6.h3_6_h3_6_update_0_write8_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_7_rd4_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd4 read pattern: { h3_7_update_0[d0, d1] -> h3_6[1 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write1 = h3_6.h3_6_h3_6_update_0_write1_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_7_rd40_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd40 read pattern: { h3_7_update_0[d0, d1] -> h3_6[7 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write7 = h3_6.h3_6_h3_6_update_0_write7_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_7_rd41_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd41 read pattern: { h3_7_update_0[d0, d1] -> h3_6[8 + 32d0, -1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write8 = h3_6.h3_6_h3_6_update_0_write8_merged_banks_5.peek_77();
  return value_h3_6_h3_6_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_7_rd42_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd42 read pattern: { h3_7_update_0[d0, d1] -> h3_6[8 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write8 = h3_6.h3_6_h3_6_update_0_write8_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_7_rd43_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd43 read pattern: { h3_7_update_0[d0, d1] -> h3_6[8 + 32d0, 1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write8 = h3_6.h3_6_h3_6_update_0_write8_merged_banks_5.peek_1();
  return value_h3_6_h3_6_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_7_rd44_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd44 read pattern: { h3_7_update_0[d0, d1] -> h3_6[9 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write9 = h3_6.h3_6_h3_6_update_0_write9_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_7_rd45_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd45 read pattern: { h3_7_update_0[d0, d1] -> h3_6[8 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write8 = h3_6.h3_6_h3_6_update_0_write8_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_7_rd46_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd46 read pattern: { h3_7_update_0[d0, d1] -> h3_6[9 + 32d0, -1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write9 = h3_6.h3_6_h3_6_update_0_write9_merged_banks_5.peek_77();
  return value_h3_6_h3_6_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_7_rd47_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd47 read pattern: { h3_7_update_0[d0, d1] -> h3_6[9 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write9 = h3_6.h3_6_h3_6_update_0_write9_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_7_rd48_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd48 read pattern: { h3_7_update_0[d0, d1] -> h3_6[9 + 32d0, 1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write9 = h3_6.h3_6_h3_6_update_0_write9_merged_banks_5.peek_1();
  return value_h3_6_h3_6_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_7_rd49_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd49 read pattern: { h3_7_update_0[d0, d1] -> h3_6[10 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write10 = h3_6.h3_6_h3_6_update_0_write10_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_7_rd5_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd5 read pattern: { h3_7_update_0[d0, d1] -> h3_6[32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write0 = h3_6.h3_6_h3_6_update_0_write0_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_7_rd50_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd50 read pattern: { h3_7_update_0[d0, d1] -> h3_6[9 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write9 = h3_6.h3_6_h3_6_update_0_write9_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_7_rd51_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd51 read pattern: { h3_7_update_0[d0, d1] -> h3_6[10 + 32d0, -1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write10 = h3_6.h3_6_h3_6_update_0_write10_merged_banks_5.peek_77();
  return value_h3_6_h3_6_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_7_rd52_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd52 read pattern: { h3_7_update_0[d0, d1] -> h3_6[10 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write10 = h3_6.h3_6_h3_6_update_0_write10_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_7_rd53_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd53 read pattern: { h3_7_update_0[d0, d1] -> h3_6[10 + 32d0, 1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write10 = h3_6.h3_6_h3_6_update_0_write10_merged_banks_5.peek_1();
  return value_h3_6_h3_6_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_7_rd54_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd54 read pattern: { h3_7_update_0[d0, d1] -> h3_6[11 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write11 = h3_6.h3_6_h3_6_update_0_write11_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_7_rd55_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd55 read pattern: { h3_7_update_0[d0, d1] -> h3_6[10 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write10 = h3_6.h3_6_h3_6_update_0_write10_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_7_rd56_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd56 read pattern: { h3_7_update_0[d0, d1] -> h3_6[11 + 32d0, -1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write11 = h3_6.h3_6_h3_6_update_0_write11_merged_banks_5.peek_77();
  return value_h3_6_h3_6_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_7_rd57_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd57 read pattern: { h3_7_update_0[d0, d1] -> h3_6[11 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write11 = h3_6.h3_6_h3_6_update_0_write11_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_7_rd58_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd58 read pattern: { h3_7_update_0[d0, d1] -> h3_6[11 + 32d0, 1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write11 = h3_6.h3_6_h3_6_update_0_write11_merged_banks_5.peek_1();
  return value_h3_6_h3_6_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_7_rd59_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd59 read pattern: { h3_7_update_0[d0, d1] -> h3_6[12 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write12 = h3_6.h3_6_h3_6_update_0_write12_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_7_rd6_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd6 read pattern: { h3_7_update_0[d0, d1] -> h3_6[1 + 32d0, -1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write1 = h3_6.h3_6_h3_6_update_0_write1_merged_banks_5.peek_77();
  return value_h3_6_h3_6_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_7_rd60_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd60 read pattern: { h3_7_update_0[d0, d1] -> h3_6[11 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write11 = h3_6.h3_6_h3_6_update_0_write11_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_7_rd61_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd61 read pattern: { h3_7_update_0[d0, d1] -> h3_6[12 + 32d0, -1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write12 = h3_6.h3_6_h3_6_update_0_write12_merged_banks_5.peek_77();
  return value_h3_6_h3_6_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_7_rd62_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd62 read pattern: { h3_7_update_0[d0, d1] -> h3_6[12 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write12 = h3_6.h3_6_h3_6_update_0_write12_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_7_rd63_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd63 read pattern: { h3_7_update_0[d0, d1] -> h3_6[12 + 32d0, 1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write12 = h3_6.h3_6_h3_6_update_0_write12_merged_banks_5.peek_1();
  return value_h3_6_h3_6_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_7_rd64_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd64 read pattern: { h3_7_update_0[d0, d1] -> h3_6[13 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write13 = h3_6.h3_6_h3_6_update_0_write13_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_7_rd65_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd65 read pattern: { h3_7_update_0[d0, d1] -> h3_6[12 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write12 = h3_6.h3_6_h3_6_update_0_write12_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_7_rd66_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd66 read pattern: { h3_7_update_0[d0, d1] -> h3_6[13 + 32d0, -1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write13 = h3_6.h3_6_h3_6_update_0_write13_merged_banks_5.peek_77();
  return value_h3_6_h3_6_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_7_rd67_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd67 read pattern: { h3_7_update_0[d0, d1] -> h3_6[13 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write13 = h3_6.h3_6_h3_6_update_0_write13_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_7_rd68_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd68 read pattern: { h3_7_update_0[d0, d1] -> h3_6[13 + 32d0, 1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write13 = h3_6.h3_6_h3_6_update_0_write13_merged_banks_5.peek_1();
  return value_h3_6_h3_6_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_7_rd69_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd69 read pattern: { h3_7_update_0[d0, d1] -> h3_6[14 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write14 = h3_6.h3_6_h3_6_update_0_write14_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_7_rd7_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd7 read pattern: { h3_7_update_0[d0, d1] -> h3_6[1 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write1 = h3_6.h3_6_h3_6_update_0_write1_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_7_rd70_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd70 read pattern: { h3_7_update_0[d0, d1] -> h3_6[13 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write13 = h3_6.h3_6_h3_6_update_0_write13_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_7_rd71_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd71 read pattern: { h3_7_update_0[d0, d1] -> h3_6[14 + 32d0, -1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write14 = h3_6.h3_6_h3_6_update_0_write14_merged_banks_5.peek_77();
  return value_h3_6_h3_6_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_7_rd72_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd72 read pattern: { h3_7_update_0[d0, d1] -> h3_6[14 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write14 = h3_6.h3_6_h3_6_update_0_write14_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_7_rd73_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd73 read pattern: { h3_7_update_0[d0, d1] -> h3_6[14 + 32d0, 1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write14 = h3_6.h3_6_h3_6_update_0_write14_merged_banks_5.peek_1();
  return value_h3_6_h3_6_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_7_rd74_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd74 read pattern: { h3_7_update_0[d0, d1] -> h3_6[15 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write15 = h3_6.h3_6_h3_6_update_0_write15_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_7_rd75_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd75 read pattern: { h3_7_update_0[d0, d1] -> h3_6[14 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write14 = h3_6.h3_6_h3_6_update_0_write14_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_7_rd76_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd76 read pattern: { h3_7_update_0[d0, d1] -> h3_6[15 + 32d0, -1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write15 = h3_6.h3_6_h3_6_update_0_write15_merged_banks_5.peek_77();
  return value_h3_6_h3_6_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_7_rd77_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd77 read pattern: { h3_7_update_0[d0, d1] -> h3_6[15 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write15 = h3_6.h3_6_h3_6_update_0_write15_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_7_rd78_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd78 read pattern: { h3_7_update_0[d0, d1] -> h3_6[15 + 32d0, 1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write15 = h3_6.h3_6_h3_6_update_0_write15_merged_banks_5.peek_1();
  return value_h3_6_h3_6_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_7_rd79_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd79 read pattern: { h3_7_update_0[d0, d1] -> h3_6[16 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write16 = h3_6.h3_6_h3_6_update_0_write16_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_7_rd8_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd8 read pattern: { h3_7_update_0[d0, d1] -> h3_6[1 + 32d0, 1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write1 = h3_6.h3_6_h3_6_update_0_write1_merged_banks_5.peek_1();
  return value_h3_6_h3_6_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_7_rd80_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd80 read pattern: { h3_7_update_0[d0, d1] -> h3_6[15 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write15 = h3_6.h3_6_h3_6_update_0_write15_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_7_rd81_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd81 read pattern: { h3_7_update_0[d0, d1] -> h3_6[16 + 32d0, -1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write16 = h3_6.h3_6_h3_6_update_0_write16_merged_banks_5.peek_77();
  return value_h3_6_h3_6_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_7_rd82_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd82 read pattern: { h3_7_update_0[d0, d1] -> h3_6[16 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write16 = h3_6.h3_6_h3_6_update_0_write16_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_7_rd83_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd83 read pattern: { h3_7_update_0[d0, d1] -> h3_6[16 + 32d0, 1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write16 = h3_6.h3_6_h3_6_update_0_write16_merged_banks_5.peek_1();
  return value_h3_6_h3_6_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_7_rd84_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd84 read pattern: { h3_7_update_0[d0, d1] -> h3_6[17 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write17 = h3_6.h3_6_h3_6_update_0_write17_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_7_rd85_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd85 read pattern: { h3_7_update_0[d0, d1] -> h3_6[16 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write16 = h3_6.h3_6_h3_6_update_0_write16_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_7_rd86_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd86 read pattern: { h3_7_update_0[d0, d1] -> h3_6[17 + 32d0, -1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write17 = h3_6.h3_6_h3_6_update_0_write17_merged_banks_5.peek_77();
  return value_h3_6_h3_6_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_7_rd87_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd87 read pattern: { h3_7_update_0[d0, d1] -> h3_6[17 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write17 = h3_6.h3_6_h3_6_update_0_write17_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_7_rd88_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd88 read pattern: { h3_7_update_0[d0, d1] -> h3_6[17 + 32d0, 1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write17 = h3_6.h3_6_h3_6_update_0_write17_merged_banks_5.peek_1();
  return value_h3_6_h3_6_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_7_rd89_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd89 read pattern: { h3_7_update_0[d0, d1] -> h3_6[18 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write18 = h3_6.h3_6_h3_6_update_0_write18_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_7_rd9_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd9 read pattern: { h3_7_update_0[d0, d1] -> h3_6[2 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write2 = h3_6.h3_6_h3_6_update_0_write2_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_7_rd90_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd90 read pattern: { h3_7_update_0[d0, d1] -> h3_6[17 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write17 = h3_6.h3_6_h3_6_update_0_write17_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_7_rd91_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd91 read pattern: { h3_7_update_0[d0, d1] -> h3_6[18 + 32d0, -1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write18 = h3_6.h3_6_h3_6_update_0_write18_merged_banks_5.peek_77();
  return value_h3_6_h3_6_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_7_rd92_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd92 read pattern: { h3_7_update_0[d0, d1] -> h3_6[18 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write18 = h3_6.h3_6_h3_6_update_0_write18_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_7_rd93_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd93 read pattern: { h3_7_update_0[d0, d1] -> h3_6[18 + 32d0, 1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write18 = h3_6.h3_6_h3_6_update_0_write18_merged_banks_5.peek_1();
  return value_h3_6_h3_6_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_7_rd94_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd94 read pattern: { h3_7_update_0[d0, d1] -> h3_6[19 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write19 = h3_6.h3_6_h3_6_update_0_write19_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_7_rd95_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd95 read pattern: { h3_7_update_0[d0, d1] -> h3_6[18 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write18 = h3_6.h3_6_h3_6_update_0_write18_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_7_rd96_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd96 read pattern: { h3_7_update_0[d0, d1] -> h3_6[19 + 32d0, -1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write19 = h3_6.h3_6_h3_6_update_0_write19_merged_banks_5.peek_77();
  return value_h3_6_h3_6_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_7_rd97_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd97 read pattern: { h3_7_update_0[d0, d1] -> h3_6[19 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write19 = h3_6.h3_6_h3_6_update_0_write19_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_7_rd98_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd98 read pattern: { h3_7_update_0[d0, d1] -> h3_6[19 + 32d0, 1 + d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write19 = h3_6.h3_6_h3_6_update_0_write19_merged_banks_5.peek_1();
  return value_h3_6_h3_6_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_7_rd99_select(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd99 read pattern: { h3_7_update_0[d0, d1] -> h3_6[20 + 32d0, d1] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Read schedule : { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  // Write schedule: { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
  auto value_h3_6_h3_6_update_0_write20 = h3_6.h3_6_h3_6_update_0_write20_merged_banks_5.peek_39();
  return value_h3_6_h3_6_update_0_write20;
  return 0;
}

// # of bundles = 2
// h3_6_update_0_write
//	h3_6_h3_6_update_0_write0
//	h3_6_h3_6_update_0_write1
//	h3_6_h3_6_update_0_write2
//	h3_6_h3_6_update_0_write3
//	h3_6_h3_6_update_0_write4
//	h3_6_h3_6_update_0_write5
//	h3_6_h3_6_update_0_write6
//	h3_6_h3_6_update_0_write7
//	h3_6_h3_6_update_0_write8
//	h3_6_h3_6_update_0_write9
//	h3_6_h3_6_update_0_write10
//	h3_6_h3_6_update_0_write11
//	h3_6_h3_6_update_0_write12
//	h3_6_h3_6_update_0_write13
//	h3_6_h3_6_update_0_write14
//	h3_6_h3_6_update_0_write15
//	h3_6_h3_6_update_0_write16
//	h3_6_h3_6_update_0_write17
//	h3_6_h3_6_update_0_write18
//	h3_6_h3_6_update_0_write19
//	h3_6_h3_6_update_0_write20
//	h3_6_h3_6_update_0_write21
//	h3_6_h3_6_update_0_write22
//	h3_6_h3_6_update_0_write23
//	h3_6_h3_6_update_0_write24
//	h3_6_h3_6_update_0_write25
//	h3_6_h3_6_update_0_write26
//	h3_6_h3_6_update_0_write27
//	h3_6_h3_6_update_0_write28
//	h3_6_h3_6_update_0_write29
//	h3_6_h3_6_update_0_write30
//	h3_6_h3_6_update_0_write31
inline void h3_6_h3_6_update_0_write_bundle_write(hw_uint<1024>& h3_6_update_0_write, h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
	hw_uint<32>  h3_6_h3_6_update_0_write0_res = h3_6_update_0_write.extract<0, 31>();
	h3_6_h3_6_update_0_write0_write(h3_6_h3_6_update_0_write0_res, h3_6, d0, d1, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write1_res = h3_6_update_0_write.extract<32, 63>();
	h3_6_h3_6_update_0_write1_write(h3_6_h3_6_update_0_write1_res, h3_6, d0, d1, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write2_res = h3_6_update_0_write.extract<64, 95>();
	h3_6_h3_6_update_0_write2_write(h3_6_h3_6_update_0_write2_res, h3_6, d0, d1, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write3_res = h3_6_update_0_write.extract<96, 127>();
	h3_6_h3_6_update_0_write3_write(h3_6_h3_6_update_0_write3_res, h3_6, d0, d1, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write4_res = h3_6_update_0_write.extract<128, 159>();
	h3_6_h3_6_update_0_write4_write(h3_6_h3_6_update_0_write4_res, h3_6, d0, d1, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write5_res = h3_6_update_0_write.extract<160, 191>();
	h3_6_h3_6_update_0_write5_write(h3_6_h3_6_update_0_write5_res, h3_6, d0, d1, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write6_res = h3_6_update_0_write.extract<192, 223>();
	h3_6_h3_6_update_0_write6_write(h3_6_h3_6_update_0_write6_res, h3_6, d0, d1, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write7_res = h3_6_update_0_write.extract<224, 255>();
	h3_6_h3_6_update_0_write7_write(h3_6_h3_6_update_0_write7_res, h3_6, d0, d1, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write8_res = h3_6_update_0_write.extract<256, 287>();
	h3_6_h3_6_update_0_write8_write(h3_6_h3_6_update_0_write8_res, h3_6, d0, d1, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write9_res = h3_6_update_0_write.extract<288, 319>();
	h3_6_h3_6_update_0_write9_write(h3_6_h3_6_update_0_write9_res, h3_6, d0, d1, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write10_res = h3_6_update_0_write.extract<320, 351>();
	h3_6_h3_6_update_0_write10_write(h3_6_h3_6_update_0_write10_res, h3_6, d0, d1, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write11_res = h3_6_update_0_write.extract<352, 383>();
	h3_6_h3_6_update_0_write11_write(h3_6_h3_6_update_0_write11_res, h3_6, d0, d1, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write12_res = h3_6_update_0_write.extract<384, 415>();
	h3_6_h3_6_update_0_write12_write(h3_6_h3_6_update_0_write12_res, h3_6, d0, d1, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write13_res = h3_6_update_0_write.extract<416, 447>();
	h3_6_h3_6_update_0_write13_write(h3_6_h3_6_update_0_write13_res, h3_6, d0, d1, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write14_res = h3_6_update_0_write.extract<448, 479>();
	h3_6_h3_6_update_0_write14_write(h3_6_h3_6_update_0_write14_res, h3_6, d0, d1, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write15_res = h3_6_update_0_write.extract<480, 511>();
	h3_6_h3_6_update_0_write15_write(h3_6_h3_6_update_0_write15_res, h3_6, d0, d1, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write16_res = h3_6_update_0_write.extract<512, 543>();
	h3_6_h3_6_update_0_write16_write(h3_6_h3_6_update_0_write16_res, h3_6, d0, d1, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write17_res = h3_6_update_0_write.extract<544, 575>();
	h3_6_h3_6_update_0_write17_write(h3_6_h3_6_update_0_write17_res, h3_6, d0, d1, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write18_res = h3_6_update_0_write.extract<576, 607>();
	h3_6_h3_6_update_0_write18_write(h3_6_h3_6_update_0_write18_res, h3_6, d0, d1, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write19_res = h3_6_update_0_write.extract<608, 639>();
	h3_6_h3_6_update_0_write19_write(h3_6_h3_6_update_0_write19_res, h3_6, d0, d1, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write20_res = h3_6_update_0_write.extract<640, 671>();
	h3_6_h3_6_update_0_write20_write(h3_6_h3_6_update_0_write20_res, h3_6, d0, d1, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write21_res = h3_6_update_0_write.extract<672, 703>();
	h3_6_h3_6_update_0_write21_write(h3_6_h3_6_update_0_write21_res, h3_6, d0, d1, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write22_res = h3_6_update_0_write.extract<704, 735>();
	h3_6_h3_6_update_0_write22_write(h3_6_h3_6_update_0_write22_res, h3_6, d0, d1, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write23_res = h3_6_update_0_write.extract<736, 767>();
	h3_6_h3_6_update_0_write23_write(h3_6_h3_6_update_0_write23_res, h3_6, d0, d1, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write24_res = h3_6_update_0_write.extract<768, 799>();
	h3_6_h3_6_update_0_write24_write(h3_6_h3_6_update_0_write24_res, h3_6, d0, d1, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write25_res = h3_6_update_0_write.extract<800, 831>();
	h3_6_h3_6_update_0_write25_write(h3_6_h3_6_update_0_write25_res, h3_6, d0, d1, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write26_res = h3_6_update_0_write.extract<832, 863>();
	h3_6_h3_6_update_0_write26_write(h3_6_h3_6_update_0_write26_res, h3_6, d0, d1, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write27_res = h3_6_update_0_write.extract<864, 895>();
	h3_6_h3_6_update_0_write27_write(h3_6_h3_6_update_0_write27_res, h3_6, d0, d1, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write28_res = h3_6_update_0_write.extract<896, 927>();
	h3_6_h3_6_update_0_write28_write(h3_6_h3_6_update_0_write28_res, h3_6, d0, d1, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write29_res = h3_6_update_0_write.extract<928, 959>();
	h3_6_h3_6_update_0_write29_write(h3_6_h3_6_update_0_write29_res, h3_6, d0, d1, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write30_res = h3_6_update_0_write.extract<960, 991>();
	h3_6_h3_6_update_0_write30_write(h3_6_h3_6_update_0_write30_res, h3_6, d0, d1, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write31_res = h3_6_update_0_write.extract<992, 1023>();
	h3_6_h3_6_update_0_write31_write(h3_6_h3_6_update_0_write31_res, h3_6, d0, d1, dynamic_address);
}

// h3_7_update_0_read
//	h3_7_rd0
//	h3_7_rd1
//	h3_7_rd2
//	h3_7_rd3
//	h3_7_rd4
//	h3_7_rd5
//	h3_7_rd6
//	h3_7_rd7
//	h3_7_rd8
//	h3_7_rd9
//	h3_7_rd10
//	h3_7_rd11
//	h3_7_rd12
//	h3_7_rd13
//	h3_7_rd14
//	h3_7_rd15
//	h3_7_rd16
//	h3_7_rd17
//	h3_7_rd18
//	h3_7_rd19
//	h3_7_rd20
//	h3_7_rd21
//	h3_7_rd22
//	h3_7_rd23
//	h3_7_rd24
//	h3_7_rd25
//	h3_7_rd26
//	h3_7_rd27
//	h3_7_rd28
//	h3_7_rd29
//	h3_7_rd30
//	h3_7_rd31
//	h3_7_rd32
//	h3_7_rd33
//	h3_7_rd34
//	h3_7_rd35
//	h3_7_rd36
//	h3_7_rd37
//	h3_7_rd38
//	h3_7_rd39
//	h3_7_rd40
//	h3_7_rd41
//	h3_7_rd42
//	h3_7_rd43
//	h3_7_rd44
//	h3_7_rd45
//	h3_7_rd46
//	h3_7_rd47
//	h3_7_rd48
//	h3_7_rd49
//	h3_7_rd50
//	h3_7_rd51
//	h3_7_rd52
//	h3_7_rd53
//	h3_7_rd54
//	h3_7_rd55
//	h3_7_rd56
//	h3_7_rd57
//	h3_7_rd58
//	h3_7_rd59
//	h3_7_rd60
//	h3_7_rd61
//	h3_7_rd62
//	h3_7_rd63
//	h3_7_rd64
//	h3_7_rd65
//	h3_7_rd66
//	h3_7_rd67
//	h3_7_rd68
//	h3_7_rd69
//	h3_7_rd70
//	h3_7_rd71
//	h3_7_rd72
//	h3_7_rd73
//	h3_7_rd74
//	h3_7_rd75
//	h3_7_rd76
//	h3_7_rd77
//	h3_7_rd78
//	h3_7_rd79
//	h3_7_rd80
//	h3_7_rd81
//	h3_7_rd82
//	h3_7_rd83
//	h3_7_rd84
//	h3_7_rd85
//	h3_7_rd86
//	h3_7_rd87
//	h3_7_rd88
//	h3_7_rd89
//	h3_7_rd90
//	h3_7_rd91
//	h3_7_rd92
//	h3_7_rd93
//	h3_7_rd94
//	h3_7_rd95
//	h3_7_rd96
//	h3_7_rd97
//	h3_7_rd98
//	h3_7_rd99
//	h3_7_rd100
//	h3_7_rd101
//	h3_7_rd102
//	h3_7_rd103
//	h3_7_rd104
//	h3_7_rd105
//	h3_7_rd106
//	h3_7_rd107
//	h3_7_rd108
//	h3_7_rd109
//	h3_7_rd110
//	h3_7_rd111
//	h3_7_rd112
//	h3_7_rd113
//	h3_7_rd114
//	h3_7_rd115
//	h3_7_rd116
//	h3_7_rd117
//	h3_7_rd118
//	h3_7_rd119
//	h3_7_rd120
//	h3_7_rd121
//	h3_7_rd122
//	h3_7_rd123
//	h3_7_rd124
//	h3_7_rd125
//	h3_7_rd126
//	h3_7_rd127
//	h3_7_rd128
//	h3_7_rd129
//	h3_7_rd130
//	h3_7_rd131
//	h3_7_rd132
//	h3_7_rd133
//	h3_7_rd134
//	h3_7_rd135
//	h3_7_rd136
//	h3_7_rd137
//	h3_7_rd138
//	h3_7_rd139
//	h3_7_rd140
//	h3_7_rd141
//	h3_7_rd142
//	h3_7_rd143
//	h3_7_rd144
//	h3_7_rd145
//	h3_7_rd146
//	h3_7_rd147
//	h3_7_rd148
//	h3_7_rd149
//	h3_7_rd150
//	h3_7_rd151
//	h3_7_rd152
//	h3_7_rd153
//	h3_7_rd154
//	h3_7_rd155
//	h3_7_rd156
//	h3_7_rd157
//	h3_7_rd158
//	h3_7_rd159
inline hw_uint<5120> h3_6_h3_7_update_0_read_bundle_read(h3_6_cache& h3_6, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 160
    // h3_7_rd0
    // h3_7_rd1
    // h3_7_rd2
    // h3_7_rd3
    // h3_7_rd4
    // h3_7_rd5
    // h3_7_rd6
    // h3_7_rd7
    // h3_7_rd8
    // h3_7_rd9
    // h3_7_rd10
    // h3_7_rd11
    // h3_7_rd12
    // h3_7_rd13
    // h3_7_rd14
    // h3_7_rd15
    // h3_7_rd16
    // h3_7_rd17
    // h3_7_rd18
    // h3_7_rd19
    // h3_7_rd20
    // h3_7_rd21
    // h3_7_rd22
    // h3_7_rd23
    // h3_7_rd24
    // h3_7_rd25
    // h3_7_rd26
    // h3_7_rd27
    // h3_7_rd28
    // h3_7_rd29
    // h3_7_rd30
    // h3_7_rd31
    // h3_7_rd32
    // h3_7_rd33
    // h3_7_rd34
    // h3_7_rd35
    // h3_7_rd36
    // h3_7_rd37
    // h3_7_rd38
    // h3_7_rd39
    // h3_7_rd40
    // h3_7_rd41
    // h3_7_rd42
    // h3_7_rd43
    // h3_7_rd44
    // h3_7_rd45
    // h3_7_rd46
    // h3_7_rd47
    // h3_7_rd48
    // h3_7_rd49
    // h3_7_rd50
    // h3_7_rd51
    // h3_7_rd52
    // h3_7_rd53
    // h3_7_rd54
    // h3_7_rd55
    // h3_7_rd56
    // h3_7_rd57
    // h3_7_rd58
    // h3_7_rd59
    // h3_7_rd60
    // h3_7_rd61
    // h3_7_rd62
    // h3_7_rd63
    // h3_7_rd64
    // h3_7_rd65
    // h3_7_rd66
    // h3_7_rd67
    // h3_7_rd68
    // h3_7_rd69
    // h3_7_rd70
    // h3_7_rd71
    // h3_7_rd72
    // h3_7_rd73
    // h3_7_rd74
    // h3_7_rd75
    // h3_7_rd76
    // h3_7_rd77
    // h3_7_rd78
    // h3_7_rd79
    // h3_7_rd80
    // h3_7_rd81
    // h3_7_rd82
    // h3_7_rd83
    // h3_7_rd84
    // h3_7_rd85
    // h3_7_rd86
    // h3_7_rd87
    // h3_7_rd88
    // h3_7_rd89
    // h3_7_rd90
    // h3_7_rd91
    // h3_7_rd92
    // h3_7_rd93
    // h3_7_rd94
    // h3_7_rd95
    // h3_7_rd96
    // h3_7_rd97
    // h3_7_rd98
    // h3_7_rd99
    // h3_7_rd100
    // h3_7_rd101
    // h3_7_rd102
    // h3_7_rd103
    // h3_7_rd104
    // h3_7_rd105
    // h3_7_rd106
    // h3_7_rd107
    // h3_7_rd108
    // h3_7_rd109
    // h3_7_rd110
    // h3_7_rd111
    // h3_7_rd112
    // h3_7_rd113
    // h3_7_rd114
    // h3_7_rd115
    // h3_7_rd116
    // h3_7_rd117
    // h3_7_rd118
    // h3_7_rd119
    // h3_7_rd120
    // h3_7_rd121
    // h3_7_rd122
    // h3_7_rd123
    // h3_7_rd124
    // h3_7_rd125
    // h3_7_rd126
    // h3_7_rd127
    // h3_7_rd128
    // h3_7_rd129
    // h3_7_rd130
    // h3_7_rd131
    // h3_7_rd132
    // h3_7_rd133
    // h3_7_rd134
    // h3_7_rd135
    // h3_7_rd136
    // h3_7_rd137
    // h3_7_rd138
    // h3_7_rd139
    // h3_7_rd140
    // h3_7_rd141
    // h3_7_rd142
    // h3_7_rd143
    // h3_7_rd144
    // h3_7_rd145
    // h3_7_rd146
    // h3_7_rd147
    // h3_7_rd148
    // h3_7_rd149
    // h3_7_rd150
    // h3_7_rd151
    // h3_7_rd152
    // h3_7_rd153
    // h3_7_rd154
    // h3_7_rd155
    // h3_7_rd156
    // h3_7_rd157
    // h3_7_rd158
    // h3_7_rd159

	hw_uint<5120> result;
	hw_uint<32>  h3_7_rd0_res = h3_7_rd0_select(h3_6, d0, d1, dynamic_address);
	set_at<0, 5120>(result, h3_7_rd0_res);
	hw_uint<32>  h3_7_rd1_res = h3_7_rd1_select(h3_6, d0, d1, dynamic_address);
	set_at<32, 5120>(result, h3_7_rd1_res);
	hw_uint<32>  h3_7_rd2_res = h3_7_rd2_select(h3_6, d0, d1, dynamic_address);
	set_at<64, 5120>(result, h3_7_rd2_res);
	hw_uint<32>  h3_7_rd3_res = h3_7_rd3_select(h3_6, d0, d1, dynamic_address);
	set_at<96, 5120>(result, h3_7_rd3_res);
	hw_uint<32>  h3_7_rd4_res = h3_7_rd4_select(h3_6, d0, d1, dynamic_address);
	set_at<128, 5120>(result, h3_7_rd4_res);
	hw_uint<32>  h3_7_rd5_res = h3_7_rd5_select(h3_6, d0, d1, dynamic_address);
	set_at<160, 5120>(result, h3_7_rd5_res);
	hw_uint<32>  h3_7_rd6_res = h3_7_rd6_select(h3_6, d0, d1, dynamic_address);
	set_at<192, 5120>(result, h3_7_rd6_res);
	hw_uint<32>  h3_7_rd7_res = h3_7_rd7_select(h3_6, d0, d1, dynamic_address);
	set_at<224, 5120>(result, h3_7_rd7_res);
	hw_uint<32>  h3_7_rd8_res = h3_7_rd8_select(h3_6, d0, d1, dynamic_address);
	set_at<256, 5120>(result, h3_7_rd8_res);
	hw_uint<32>  h3_7_rd9_res = h3_7_rd9_select(h3_6, d0, d1, dynamic_address);
	set_at<288, 5120>(result, h3_7_rd9_res);
	hw_uint<32>  h3_7_rd10_res = h3_7_rd10_select(h3_6, d0, d1, dynamic_address);
	set_at<320, 5120>(result, h3_7_rd10_res);
	hw_uint<32>  h3_7_rd11_res = h3_7_rd11_select(h3_6, d0, d1, dynamic_address);
	set_at<352, 5120>(result, h3_7_rd11_res);
	hw_uint<32>  h3_7_rd12_res = h3_7_rd12_select(h3_6, d0, d1, dynamic_address);
	set_at<384, 5120>(result, h3_7_rd12_res);
	hw_uint<32>  h3_7_rd13_res = h3_7_rd13_select(h3_6, d0, d1, dynamic_address);
	set_at<416, 5120>(result, h3_7_rd13_res);
	hw_uint<32>  h3_7_rd14_res = h3_7_rd14_select(h3_6, d0, d1, dynamic_address);
	set_at<448, 5120>(result, h3_7_rd14_res);
	hw_uint<32>  h3_7_rd15_res = h3_7_rd15_select(h3_6, d0, d1, dynamic_address);
	set_at<480, 5120>(result, h3_7_rd15_res);
	hw_uint<32>  h3_7_rd16_res = h3_7_rd16_select(h3_6, d0, d1, dynamic_address);
	set_at<512, 5120>(result, h3_7_rd16_res);
	hw_uint<32>  h3_7_rd17_res = h3_7_rd17_select(h3_6, d0, d1, dynamic_address);
	set_at<544, 5120>(result, h3_7_rd17_res);
	hw_uint<32>  h3_7_rd18_res = h3_7_rd18_select(h3_6, d0, d1, dynamic_address);
	set_at<576, 5120>(result, h3_7_rd18_res);
	hw_uint<32>  h3_7_rd19_res = h3_7_rd19_select(h3_6, d0, d1, dynamic_address);
	set_at<608, 5120>(result, h3_7_rd19_res);
	hw_uint<32>  h3_7_rd20_res = h3_7_rd20_select(h3_6, d0, d1, dynamic_address);
	set_at<640, 5120>(result, h3_7_rd20_res);
	hw_uint<32>  h3_7_rd21_res = h3_7_rd21_select(h3_6, d0, d1, dynamic_address);
	set_at<672, 5120>(result, h3_7_rd21_res);
	hw_uint<32>  h3_7_rd22_res = h3_7_rd22_select(h3_6, d0, d1, dynamic_address);
	set_at<704, 5120>(result, h3_7_rd22_res);
	hw_uint<32>  h3_7_rd23_res = h3_7_rd23_select(h3_6, d0, d1, dynamic_address);
	set_at<736, 5120>(result, h3_7_rd23_res);
	hw_uint<32>  h3_7_rd24_res = h3_7_rd24_select(h3_6, d0, d1, dynamic_address);
	set_at<768, 5120>(result, h3_7_rd24_res);
	hw_uint<32>  h3_7_rd25_res = h3_7_rd25_select(h3_6, d0, d1, dynamic_address);
	set_at<800, 5120>(result, h3_7_rd25_res);
	hw_uint<32>  h3_7_rd26_res = h3_7_rd26_select(h3_6, d0, d1, dynamic_address);
	set_at<832, 5120>(result, h3_7_rd26_res);
	hw_uint<32>  h3_7_rd27_res = h3_7_rd27_select(h3_6, d0, d1, dynamic_address);
	set_at<864, 5120>(result, h3_7_rd27_res);
	hw_uint<32>  h3_7_rd28_res = h3_7_rd28_select(h3_6, d0, d1, dynamic_address);
	set_at<896, 5120>(result, h3_7_rd28_res);
	hw_uint<32>  h3_7_rd29_res = h3_7_rd29_select(h3_6, d0, d1, dynamic_address);
	set_at<928, 5120>(result, h3_7_rd29_res);
	hw_uint<32>  h3_7_rd30_res = h3_7_rd30_select(h3_6, d0, d1, dynamic_address);
	set_at<960, 5120>(result, h3_7_rd30_res);
	hw_uint<32>  h3_7_rd31_res = h3_7_rd31_select(h3_6, d0, d1, dynamic_address);
	set_at<992, 5120>(result, h3_7_rd31_res);
	hw_uint<32>  h3_7_rd32_res = h3_7_rd32_select(h3_6, d0, d1, dynamic_address);
	set_at<1024, 5120>(result, h3_7_rd32_res);
	hw_uint<32>  h3_7_rd33_res = h3_7_rd33_select(h3_6, d0, d1, dynamic_address);
	set_at<1056, 5120>(result, h3_7_rd33_res);
	hw_uint<32>  h3_7_rd34_res = h3_7_rd34_select(h3_6, d0, d1, dynamic_address);
	set_at<1088, 5120>(result, h3_7_rd34_res);
	hw_uint<32>  h3_7_rd35_res = h3_7_rd35_select(h3_6, d0, d1, dynamic_address);
	set_at<1120, 5120>(result, h3_7_rd35_res);
	hw_uint<32>  h3_7_rd36_res = h3_7_rd36_select(h3_6, d0, d1, dynamic_address);
	set_at<1152, 5120>(result, h3_7_rd36_res);
	hw_uint<32>  h3_7_rd37_res = h3_7_rd37_select(h3_6, d0, d1, dynamic_address);
	set_at<1184, 5120>(result, h3_7_rd37_res);
	hw_uint<32>  h3_7_rd38_res = h3_7_rd38_select(h3_6, d0, d1, dynamic_address);
	set_at<1216, 5120>(result, h3_7_rd38_res);
	hw_uint<32>  h3_7_rd39_res = h3_7_rd39_select(h3_6, d0, d1, dynamic_address);
	set_at<1248, 5120>(result, h3_7_rd39_res);
	hw_uint<32>  h3_7_rd40_res = h3_7_rd40_select(h3_6, d0, d1, dynamic_address);
	set_at<1280, 5120>(result, h3_7_rd40_res);
	hw_uint<32>  h3_7_rd41_res = h3_7_rd41_select(h3_6, d0, d1, dynamic_address);
	set_at<1312, 5120>(result, h3_7_rd41_res);
	hw_uint<32>  h3_7_rd42_res = h3_7_rd42_select(h3_6, d0, d1, dynamic_address);
	set_at<1344, 5120>(result, h3_7_rd42_res);
	hw_uint<32>  h3_7_rd43_res = h3_7_rd43_select(h3_6, d0, d1, dynamic_address);
	set_at<1376, 5120>(result, h3_7_rd43_res);
	hw_uint<32>  h3_7_rd44_res = h3_7_rd44_select(h3_6, d0, d1, dynamic_address);
	set_at<1408, 5120>(result, h3_7_rd44_res);
	hw_uint<32>  h3_7_rd45_res = h3_7_rd45_select(h3_6, d0, d1, dynamic_address);
	set_at<1440, 5120>(result, h3_7_rd45_res);
	hw_uint<32>  h3_7_rd46_res = h3_7_rd46_select(h3_6, d0, d1, dynamic_address);
	set_at<1472, 5120>(result, h3_7_rd46_res);
	hw_uint<32>  h3_7_rd47_res = h3_7_rd47_select(h3_6, d0, d1, dynamic_address);
	set_at<1504, 5120>(result, h3_7_rd47_res);
	hw_uint<32>  h3_7_rd48_res = h3_7_rd48_select(h3_6, d0, d1, dynamic_address);
	set_at<1536, 5120>(result, h3_7_rd48_res);
	hw_uint<32>  h3_7_rd49_res = h3_7_rd49_select(h3_6, d0, d1, dynamic_address);
	set_at<1568, 5120>(result, h3_7_rd49_res);
	hw_uint<32>  h3_7_rd50_res = h3_7_rd50_select(h3_6, d0, d1, dynamic_address);
	set_at<1600, 5120>(result, h3_7_rd50_res);
	hw_uint<32>  h3_7_rd51_res = h3_7_rd51_select(h3_6, d0, d1, dynamic_address);
	set_at<1632, 5120>(result, h3_7_rd51_res);
	hw_uint<32>  h3_7_rd52_res = h3_7_rd52_select(h3_6, d0, d1, dynamic_address);
	set_at<1664, 5120>(result, h3_7_rd52_res);
	hw_uint<32>  h3_7_rd53_res = h3_7_rd53_select(h3_6, d0, d1, dynamic_address);
	set_at<1696, 5120>(result, h3_7_rd53_res);
	hw_uint<32>  h3_7_rd54_res = h3_7_rd54_select(h3_6, d0, d1, dynamic_address);
	set_at<1728, 5120>(result, h3_7_rd54_res);
	hw_uint<32>  h3_7_rd55_res = h3_7_rd55_select(h3_6, d0, d1, dynamic_address);
	set_at<1760, 5120>(result, h3_7_rd55_res);
	hw_uint<32>  h3_7_rd56_res = h3_7_rd56_select(h3_6, d0, d1, dynamic_address);
	set_at<1792, 5120>(result, h3_7_rd56_res);
	hw_uint<32>  h3_7_rd57_res = h3_7_rd57_select(h3_6, d0, d1, dynamic_address);
	set_at<1824, 5120>(result, h3_7_rd57_res);
	hw_uint<32>  h3_7_rd58_res = h3_7_rd58_select(h3_6, d0, d1, dynamic_address);
	set_at<1856, 5120>(result, h3_7_rd58_res);
	hw_uint<32>  h3_7_rd59_res = h3_7_rd59_select(h3_6, d0, d1, dynamic_address);
	set_at<1888, 5120>(result, h3_7_rd59_res);
	hw_uint<32>  h3_7_rd60_res = h3_7_rd60_select(h3_6, d0, d1, dynamic_address);
	set_at<1920, 5120>(result, h3_7_rd60_res);
	hw_uint<32>  h3_7_rd61_res = h3_7_rd61_select(h3_6, d0, d1, dynamic_address);
	set_at<1952, 5120>(result, h3_7_rd61_res);
	hw_uint<32>  h3_7_rd62_res = h3_7_rd62_select(h3_6, d0, d1, dynamic_address);
	set_at<1984, 5120>(result, h3_7_rd62_res);
	hw_uint<32>  h3_7_rd63_res = h3_7_rd63_select(h3_6, d0, d1, dynamic_address);
	set_at<2016, 5120>(result, h3_7_rd63_res);
	hw_uint<32>  h3_7_rd64_res = h3_7_rd64_select(h3_6, d0, d1, dynamic_address);
	set_at<2048, 5120>(result, h3_7_rd64_res);
	hw_uint<32>  h3_7_rd65_res = h3_7_rd65_select(h3_6, d0, d1, dynamic_address);
	set_at<2080, 5120>(result, h3_7_rd65_res);
	hw_uint<32>  h3_7_rd66_res = h3_7_rd66_select(h3_6, d0, d1, dynamic_address);
	set_at<2112, 5120>(result, h3_7_rd66_res);
	hw_uint<32>  h3_7_rd67_res = h3_7_rd67_select(h3_6, d0, d1, dynamic_address);
	set_at<2144, 5120>(result, h3_7_rd67_res);
	hw_uint<32>  h3_7_rd68_res = h3_7_rd68_select(h3_6, d0, d1, dynamic_address);
	set_at<2176, 5120>(result, h3_7_rd68_res);
	hw_uint<32>  h3_7_rd69_res = h3_7_rd69_select(h3_6, d0, d1, dynamic_address);
	set_at<2208, 5120>(result, h3_7_rd69_res);
	hw_uint<32>  h3_7_rd70_res = h3_7_rd70_select(h3_6, d0, d1, dynamic_address);
	set_at<2240, 5120>(result, h3_7_rd70_res);
	hw_uint<32>  h3_7_rd71_res = h3_7_rd71_select(h3_6, d0, d1, dynamic_address);
	set_at<2272, 5120>(result, h3_7_rd71_res);
	hw_uint<32>  h3_7_rd72_res = h3_7_rd72_select(h3_6, d0, d1, dynamic_address);
	set_at<2304, 5120>(result, h3_7_rd72_res);
	hw_uint<32>  h3_7_rd73_res = h3_7_rd73_select(h3_6, d0, d1, dynamic_address);
	set_at<2336, 5120>(result, h3_7_rd73_res);
	hw_uint<32>  h3_7_rd74_res = h3_7_rd74_select(h3_6, d0, d1, dynamic_address);
	set_at<2368, 5120>(result, h3_7_rd74_res);
	hw_uint<32>  h3_7_rd75_res = h3_7_rd75_select(h3_6, d0, d1, dynamic_address);
	set_at<2400, 5120>(result, h3_7_rd75_res);
	hw_uint<32>  h3_7_rd76_res = h3_7_rd76_select(h3_6, d0, d1, dynamic_address);
	set_at<2432, 5120>(result, h3_7_rd76_res);
	hw_uint<32>  h3_7_rd77_res = h3_7_rd77_select(h3_6, d0, d1, dynamic_address);
	set_at<2464, 5120>(result, h3_7_rd77_res);
	hw_uint<32>  h3_7_rd78_res = h3_7_rd78_select(h3_6, d0, d1, dynamic_address);
	set_at<2496, 5120>(result, h3_7_rd78_res);
	hw_uint<32>  h3_7_rd79_res = h3_7_rd79_select(h3_6, d0, d1, dynamic_address);
	set_at<2528, 5120>(result, h3_7_rd79_res);
	hw_uint<32>  h3_7_rd80_res = h3_7_rd80_select(h3_6, d0, d1, dynamic_address);
	set_at<2560, 5120>(result, h3_7_rd80_res);
	hw_uint<32>  h3_7_rd81_res = h3_7_rd81_select(h3_6, d0, d1, dynamic_address);
	set_at<2592, 5120>(result, h3_7_rd81_res);
	hw_uint<32>  h3_7_rd82_res = h3_7_rd82_select(h3_6, d0, d1, dynamic_address);
	set_at<2624, 5120>(result, h3_7_rd82_res);
	hw_uint<32>  h3_7_rd83_res = h3_7_rd83_select(h3_6, d0, d1, dynamic_address);
	set_at<2656, 5120>(result, h3_7_rd83_res);
	hw_uint<32>  h3_7_rd84_res = h3_7_rd84_select(h3_6, d0, d1, dynamic_address);
	set_at<2688, 5120>(result, h3_7_rd84_res);
	hw_uint<32>  h3_7_rd85_res = h3_7_rd85_select(h3_6, d0, d1, dynamic_address);
	set_at<2720, 5120>(result, h3_7_rd85_res);
	hw_uint<32>  h3_7_rd86_res = h3_7_rd86_select(h3_6, d0, d1, dynamic_address);
	set_at<2752, 5120>(result, h3_7_rd86_res);
	hw_uint<32>  h3_7_rd87_res = h3_7_rd87_select(h3_6, d0, d1, dynamic_address);
	set_at<2784, 5120>(result, h3_7_rd87_res);
	hw_uint<32>  h3_7_rd88_res = h3_7_rd88_select(h3_6, d0, d1, dynamic_address);
	set_at<2816, 5120>(result, h3_7_rd88_res);
	hw_uint<32>  h3_7_rd89_res = h3_7_rd89_select(h3_6, d0, d1, dynamic_address);
	set_at<2848, 5120>(result, h3_7_rd89_res);
	hw_uint<32>  h3_7_rd90_res = h3_7_rd90_select(h3_6, d0, d1, dynamic_address);
	set_at<2880, 5120>(result, h3_7_rd90_res);
	hw_uint<32>  h3_7_rd91_res = h3_7_rd91_select(h3_6, d0, d1, dynamic_address);
	set_at<2912, 5120>(result, h3_7_rd91_res);
	hw_uint<32>  h3_7_rd92_res = h3_7_rd92_select(h3_6, d0, d1, dynamic_address);
	set_at<2944, 5120>(result, h3_7_rd92_res);
	hw_uint<32>  h3_7_rd93_res = h3_7_rd93_select(h3_6, d0, d1, dynamic_address);
	set_at<2976, 5120>(result, h3_7_rd93_res);
	hw_uint<32>  h3_7_rd94_res = h3_7_rd94_select(h3_6, d0, d1, dynamic_address);
	set_at<3008, 5120>(result, h3_7_rd94_res);
	hw_uint<32>  h3_7_rd95_res = h3_7_rd95_select(h3_6, d0, d1, dynamic_address);
	set_at<3040, 5120>(result, h3_7_rd95_res);
	hw_uint<32>  h3_7_rd96_res = h3_7_rd96_select(h3_6, d0, d1, dynamic_address);
	set_at<3072, 5120>(result, h3_7_rd96_res);
	hw_uint<32>  h3_7_rd97_res = h3_7_rd97_select(h3_6, d0, d1, dynamic_address);
	set_at<3104, 5120>(result, h3_7_rd97_res);
	hw_uint<32>  h3_7_rd98_res = h3_7_rd98_select(h3_6, d0, d1, dynamic_address);
	set_at<3136, 5120>(result, h3_7_rd98_res);
	hw_uint<32>  h3_7_rd99_res = h3_7_rd99_select(h3_6, d0, d1, dynamic_address);
	set_at<3168, 5120>(result, h3_7_rd99_res);
	hw_uint<32>  h3_7_rd100_res = h3_7_rd100_select(h3_6, d0, d1, dynamic_address);
	set_at<3200, 5120>(result, h3_7_rd100_res);
	hw_uint<32>  h3_7_rd101_res = h3_7_rd101_select(h3_6, d0, d1, dynamic_address);
	set_at<3232, 5120>(result, h3_7_rd101_res);
	hw_uint<32>  h3_7_rd102_res = h3_7_rd102_select(h3_6, d0, d1, dynamic_address);
	set_at<3264, 5120>(result, h3_7_rd102_res);
	hw_uint<32>  h3_7_rd103_res = h3_7_rd103_select(h3_6, d0, d1, dynamic_address);
	set_at<3296, 5120>(result, h3_7_rd103_res);
	hw_uint<32>  h3_7_rd104_res = h3_7_rd104_select(h3_6, d0, d1, dynamic_address);
	set_at<3328, 5120>(result, h3_7_rd104_res);
	hw_uint<32>  h3_7_rd105_res = h3_7_rd105_select(h3_6, d0, d1, dynamic_address);
	set_at<3360, 5120>(result, h3_7_rd105_res);
	hw_uint<32>  h3_7_rd106_res = h3_7_rd106_select(h3_6, d0, d1, dynamic_address);
	set_at<3392, 5120>(result, h3_7_rd106_res);
	hw_uint<32>  h3_7_rd107_res = h3_7_rd107_select(h3_6, d0, d1, dynamic_address);
	set_at<3424, 5120>(result, h3_7_rd107_res);
	hw_uint<32>  h3_7_rd108_res = h3_7_rd108_select(h3_6, d0, d1, dynamic_address);
	set_at<3456, 5120>(result, h3_7_rd108_res);
	hw_uint<32>  h3_7_rd109_res = h3_7_rd109_select(h3_6, d0, d1, dynamic_address);
	set_at<3488, 5120>(result, h3_7_rd109_res);
	hw_uint<32>  h3_7_rd110_res = h3_7_rd110_select(h3_6, d0, d1, dynamic_address);
	set_at<3520, 5120>(result, h3_7_rd110_res);
	hw_uint<32>  h3_7_rd111_res = h3_7_rd111_select(h3_6, d0, d1, dynamic_address);
	set_at<3552, 5120>(result, h3_7_rd111_res);
	hw_uint<32>  h3_7_rd112_res = h3_7_rd112_select(h3_6, d0, d1, dynamic_address);
	set_at<3584, 5120>(result, h3_7_rd112_res);
	hw_uint<32>  h3_7_rd113_res = h3_7_rd113_select(h3_6, d0, d1, dynamic_address);
	set_at<3616, 5120>(result, h3_7_rd113_res);
	hw_uint<32>  h3_7_rd114_res = h3_7_rd114_select(h3_6, d0, d1, dynamic_address);
	set_at<3648, 5120>(result, h3_7_rd114_res);
	hw_uint<32>  h3_7_rd115_res = h3_7_rd115_select(h3_6, d0, d1, dynamic_address);
	set_at<3680, 5120>(result, h3_7_rd115_res);
	hw_uint<32>  h3_7_rd116_res = h3_7_rd116_select(h3_6, d0, d1, dynamic_address);
	set_at<3712, 5120>(result, h3_7_rd116_res);
	hw_uint<32>  h3_7_rd117_res = h3_7_rd117_select(h3_6, d0, d1, dynamic_address);
	set_at<3744, 5120>(result, h3_7_rd117_res);
	hw_uint<32>  h3_7_rd118_res = h3_7_rd118_select(h3_6, d0, d1, dynamic_address);
	set_at<3776, 5120>(result, h3_7_rd118_res);
	hw_uint<32>  h3_7_rd119_res = h3_7_rd119_select(h3_6, d0, d1, dynamic_address);
	set_at<3808, 5120>(result, h3_7_rd119_res);
	hw_uint<32>  h3_7_rd120_res = h3_7_rd120_select(h3_6, d0, d1, dynamic_address);
	set_at<3840, 5120>(result, h3_7_rd120_res);
	hw_uint<32>  h3_7_rd121_res = h3_7_rd121_select(h3_6, d0, d1, dynamic_address);
	set_at<3872, 5120>(result, h3_7_rd121_res);
	hw_uint<32>  h3_7_rd122_res = h3_7_rd122_select(h3_6, d0, d1, dynamic_address);
	set_at<3904, 5120>(result, h3_7_rd122_res);
	hw_uint<32>  h3_7_rd123_res = h3_7_rd123_select(h3_6, d0, d1, dynamic_address);
	set_at<3936, 5120>(result, h3_7_rd123_res);
	hw_uint<32>  h3_7_rd124_res = h3_7_rd124_select(h3_6, d0, d1, dynamic_address);
	set_at<3968, 5120>(result, h3_7_rd124_res);
	hw_uint<32>  h3_7_rd125_res = h3_7_rd125_select(h3_6, d0, d1, dynamic_address);
	set_at<4000, 5120>(result, h3_7_rd125_res);
	hw_uint<32>  h3_7_rd126_res = h3_7_rd126_select(h3_6, d0, d1, dynamic_address);
	set_at<4032, 5120>(result, h3_7_rd126_res);
	hw_uint<32>  h3_7_rd127_res = h3_7_rd127_select(h3_6, d0, d1, dynamic_address);
	set_at<4064, 5120>(result, h3_7_rd127_res);
	hw_uint<32>  h3_7_rd128_res = h3_7_rd128_select(h3_6, d0, d1, dynamic_address);
	set_at<4096, 5120>(result, h3_7_rd128_res);
	hw_uint<32>  h3_7_rd129_res = h3_7_rd129_select(h3_6, d0, d1, dynamic_address);
	set_at<4128, 5120>(result, h3_7_rd129_res);
	hw_uint<32>  h3_7_rd130_res = h3_7_rd130_select(h3_6, d0, d1, dynamic_address);
	set_at<4160, 5120>(result, h3_7_rd130_res);
	hw_uint<32>  h3_7_rd131_res = h3_7_rd131_select(h3_6, d0, d1, dynamic_address);
	set_at<4192, 5120>(result, h3_7_rd131_res);
	hw_uint<32>  h3_7_rd132_res = h3_7_rd132_select(h3_6, d0, d1, dynamic_address);
	set_at<4224, 5120>(result, h3_7_rd132_res);
	hw_uint<32>  h3_7_rd133_res = h3_7_rd133_select(h3_6, d0, d1, dynamic_address);
	set_at<4256, 5120>(result, h3_7_rd133_res);
	hw_uint<32>  h3_7_rd134_res = h3_7_rd134_select(h3_6, d0, d1, dynamic_address);
	set_at<4288, 5120>(result, h3_7_rd134_res);
	hw_uint<32>  h3_7_rd135_res = h3_7_rd135_select(h3_6, d0, d1, dynamic_address);
	set_at<4320, 5120>(result, h3_7_rd135_res);
	hw_uint<32>  h3_7_rd136_res = h3_7_rd136_select(h3_6, d0, d1, dynamic_address);
	set_at<4352, 5120>(result, h3_7_rd136_res);
	hw_uint<32>  h3_7_rd137_res = h3_7_rd137_select(h3_6, d0, d1, dynamic_address);
	set_at<4384, 5120>(result, h3_7_rd137_res);
	hw_uint<32>  h3_7_rd138_res = h3_7_rd138_select(h3_6, d0, d1, dynamic_address);
	set_at<4416, 5120>(result, h3_7_rd138_res);
	hw_uint<32>  h3_7_rd139_res = h3_7_rd139_select(h3_6, d0, d1, dynamic_address);
	set_at<4448, 5120>(result, h3_7_rd139_res);
	hw_uint<32>  h3_7_rd140_res = h3_7_rd140_select(h3_6, d0, d1, dynamic_address);
	set_at<4480, 5120>(result, h3_7_rd140_res);
	hw_uint<32>  h3_7_rd141_res = h3_7_rd141_select(h3_6, d0, d1, dynamic_address);
	set_at<4512, 5120>(result, h3_7_rd141_res);
	hw_uint<32>  h3_7_rd142_res = h3_7_rd142_select(h3_6, d0, d1, dynamic_address);
	set_at<4544, 5120>(result, h3_7_rd142_res);
	hw_uint<32>  h3_7_rd143_res = h3_7_rd143_select(h3_6, d0, d1, dynamic_address);
	set_at<4576, 5120>(result, h3_7_rd143_res);
	hw_uint<32>  h3_7_rd144_res = h3_7_rd144_select(h3_6, d0, d1, dynamic_address);
	set_at<4608, 5120>(result, h3_7_rd144_res);
	hw_uint<32>  h3_7_rd145_res = h3_7_rd145_select(h3_6, d0, d1, dynamic_address);
	set_at<4640, 5120>(result, h3_7_rd145_res);
	hw_uint<32>  h3_7_rd146_res = h3_7_rd146_select(h3_6, d0, d1, dynamic_address);
	set_at<4672, 5120>(result, h3_7_rd146_res);
	hw_uint<32>  h3_7_rd147_res = h3_7_rd147_select(h3_6, d0, d1, dynamic_address);
	set_at<4704, 5120>(result, h3_7_rd147_res);
	hw_uint<32>  h3_7_rd148_res = h3_7_rd148_select(h3_6, d0, d1, dynamic_address);
	set_at<4736, 5120>(result, h3_7_rd148_res);
	hw_uint<32>  h3_7_rd149_res = h3_7_rd149_select(h3_6, d0, d1, dynamic_address);
	set_at<4768, 5120>(result, h3_7_rd149_res);
	hw_uint<32>  h3_7_rd150_res = h3_7_rd150_select(h3_6, d0, d1, dynamic_address);
	set_at<4800, 5120>(result, h3_7_rd150_res);
	hw_uint<32>  h3_7_rd151_res = h3_7_rd151_select(h3_6, d0, d1, dynamic_address);
	set_at<4832, 5120>(result, h3_7_rd151_res);
	hw_uint<32>  h3_7_rd152_res = h3_7_rd152_select(h3_6, d0, d1, dynamic_address);
	set_at<4864, 5120>(result, h3_7_rd152_res);
	hw_uint<32>  h3_7_rd153_res = h3_7_rd153_select(h3_6, d0, d1, dynamic_address);
	set_at<4896, 5120>(result, h3_7_rd153_res);
	hw_uint<32>  h3_7_rd154_res = h3_7_rd154_select(h3_6, d0, d1, dynamic_address);
	set_at<4928, 5120>(result, h3_7_rd154_res);
	hw_uint<32>  h3_7_rd155_res = h3_7_rd155_select(h3_6, d0, d1, dynamic_address);
	set_at<4960, 5120>(result, h3_7_rd155_res);
	hw_uint<32>  h3_7_rd156_res = h3_7_rd156_select(h3_6, d0, d1, dynamic_address);
	set_at<4992, 5120>(result, h3_7_rd156_res);
	hw_uint<32>  h3_7_rd157_res = h3_7_rd157_select(h3_6, d0, d1, dynamic_address);
	set_at<5024, 5120>(result, h3_7_rd157_res);
	hw_uint<32>  h3_7_rd158_res = h3_7_rd158_select(h3_6, d0, d1, dynamic_address);
	set_at<5056, 5120>(result, h3_7_rd158_res);
	hw_uint<32>  h3_7_rd159_res = h3_7_rd159_select(h3_6, d0, d1, dynamic_address);
	set_at<5088, 5120>(result, h3_7_rd159_res);
	return result;
}

struct h3_7_h3_7_update_0_write0_merged_banks_5_cache {
	// RAM Box: {[-32, 1056], [-2, 1024]}
	// Capacity: 74
	// # of read delays: 5
  // 0, 1, 36, 37, 73
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 34> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 35> f7;
	hw_uint<32>  f8;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_35() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_36() {
		return f4;
	}

	inline hw_uint<32>  peek_37() {
		return f6;
	}

	inline hw_uint<32>  peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_73() {
		return f8;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 34
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 34 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write1_merged_banks_5_cache {
	// RAM Box: {[-31, 1025], [-2, 1025]}
	// Capacity: 74
	// # of read delays: 4
  // 0, 1, 37, 73
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 35> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_37() {
		return f4;
	}

	inline hw_uint<32>  peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_73() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write10_merged_banks_5_cache {
	// RAM Box: {[-22, 1034], [-2, 1025]}
	// Capacity: 74
	// # of read delays: 4
  // 0, 1, 37, 73
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 35> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_37() {
		return f4;
	}

	inline hw_uint<32>  peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_73() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write11_merged_banks_5_cache {
	// RAM Box: {[-21, 1035], [-2, 1025]}
	// Capacity: 74
	// # of read delays: 4
  // 0, 1, 37, 73
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 35> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_37() {
		return f4;
	}

	inline hw_uint<32>  peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_73() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write12_merged_banks_5_cache {
	// RAM Box: {[-20, 1036], [-2, 1025]}
	// Capacity: 74
	// # of read delays: 4
  // 0, 1, 37, 73
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 35> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_37() {
		return f4;
	}

	inline hw_uint<32>  peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_73() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write13_merged_banks_5_cache {
	// RAM Box: {[-19, 1037], [-2, 1025]}
	// Capacity: 74
	// # of read delays: 4
  // 0, 1, 37, 73
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 35> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_37() {
		return f4;
	}

	inline hw_uint<32>  peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_73() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write14_merged_banks_5_cache {
	// RAM Box: {[-18, 1038], [-2, 1025]}
	// Capacity: 74
	// # of read delays: 4
  // 0, 1, 37, 73
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 35> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_37() {
		return f4;
	}

	inline hw_uint<32>  peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_73() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write15_merged_banks_5_cache {
	// RAM Box: {[-17, 1039], [-2, 1025]}
	// Capacity: 74
	// # of read delays: 4
  // 0, 1, 37, 73
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 35> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_37() {
		return f4;
	}

	inline hw_uint<32>  peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_73() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write16_merged_banks_5_cache {
	// RAM Box: {[-16, 1040], [-2, 1025]}
	// Capacity: 74
	// # of read delays: 4
  // 0, 1, 37, 73
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 35> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_37() {
		return f4;
	}

	inline hw_uint<32>  peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_73() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write17_merged_banks_5_cache {
	// RAM Box: {[-15, 1041], [-2, 1025]}
	// Capacity: 74
	// # of read delays: 4
  // 0, 1, 37, 73
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 35> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_37() {
		return f4;
	}

	inline hw_uint<32>  peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_73() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write18_merged_banks_5_cache {
	// RAM Box: {[-14, 1042], [-2, 1025]}
	// Capacity: 74
	// # of read delays: 4
  // 0, 1, 37, 73
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 35> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_37() {
		return f4;
	}

	inline hw_uint<32>  peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_73() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write19_merged_banks_5_cache {
	// RAM Box: {[-13, 1043], [-2, 1025]}
	// Capacity: 74
	// # of read delays: 4
  // 0, 1, 37, 73
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 35> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_37() {
		return f4;
	}

	inline hw_uint<32>  peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_73() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write2_merged_banks_5_cache {
	// RAM Box: {[-30, 1026], [-2, 1025]}
	// Capacity: 74
	// # of read delays: 4
  // 0, 1, 37, 73
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 35> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_37() {
		return f4;
	}

	inline hw_uint<32>  peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_73() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write20_merged_banks_5_cache {
	// RAM Box: {[-12, 1044], [-2, 1025]}
	// Capacity: 74
	// # of read delays: 4
  // 0, 1, 37, 73
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 35> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_37() {
		return f4;
	}

	inline hw_uint<32>  peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_73() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write21_merged_banks_5_cache {
	// RAM Box: {[-11, 1045], [-2, 1025]}
	// Capacity: 74
	// # of read delays: 4
  // 0, 1, 37, 73
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 35> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_37() {
		return f4;
	}

	inline hw_uint<32>  peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_73() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write22_merged_banks_5_cache {
	// RAM Box: {[-10, 1046], [-2, 1025]}
	// Capacity: 74
	// # of read delays: 4
  // 0, 1, 37, 73
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 35> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_37() {
		return f4;
	}

	inline hw_uint<32>  peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_73() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write23_merged_banks_5_cache {
	// RAM Box: {[-9, 1047], [-2, 1025]}
	// Capacity: 74
	// # of read delays: 4
  // 0, 1, 37, 73
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 35> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_37() {
		return f4;
	}

	inline hw_uint<32>  peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_73() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write24_merged_banks_5_cache {
	// RAM Box: {[-8, 1048], [-2, 1025]}
	// Capacity: 74
	// # of read delays: 4
  // 0, 1, 37, 73
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 35> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_37() {
		return f4;
	}

	inline hw_uint<32>  peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_73() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write25_merged_banks_5_cache {
	// RAM Box: {[-7, 1049], [-2, 1025]}
	// Capacity: 74
	// # of read delays: 4
  // 0, 1, 37, 73
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 35> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_37() {
		return f4;
	}

	inline hw_uint<32>  peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_73() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write26_merged_banks_5_cache {
	// RAM Box: {[-6, 1050], [-2, 1025]}
	// Capacity: 74
	// # of read delays: 4
  // 0, 1, 37, 73
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 35> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_37() {
		return f4;
	}

	inline hw_uint<32>  peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_73() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write27_merged_banks_5_cache {
	// RAM Box: {[-5, 1051], [-2, 1025]}
	// Capacity: 74
	// # of read delays: 4
  // 0, 1, 37, 73
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 35> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_37() {
		return f4;
	}

	inline hw_uint<32>  peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_73() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write28_merged_banks_5_cache {
	// RAM Box: {[-4, 1052], [-2, 1025]}
	// Capacity: 74
	// # of read delays: 4
  // 0, 1, 37, 73
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 35> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_37() {
		return f4;
	}

	inline hw_uint<32>  peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_73() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write29_merged_banks_5_cache {
	// RAM Box: {[-3, 1053], [-2, 1025]}
	// Capacity: 74
	// # of read delays: 4
  // 0, 1, 37, 73
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 35> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_37() {
		return f4;
	}

	inline hw_uint<32>  peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_73() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write3_merged_banks_5_cache {
	// RAM Box: {[-29, 1027], [-2, 1025]}
	// Capacity: 74
	// # of read delays: 4
  // 0, 1, 37, 73
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 35> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_37() {
		return f4;
	}

	inline hw_uint<32>  peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_73() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write30_merged_banks_5_cache {
	// RAM Box: {[-2, 1054], [-2, 1025]}
	// Capacity: 74
	// # of read delays: 4
  // 0, 1, 37, 73
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 35> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_37() {
		return f4;
	}

	inline hw_uint<32>  peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_73() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write31_merged_banks_5_cache {
	// RAM Box: {[-33, 1055], [-1, 1025]}
	// Capacity: 74
	// # of read delays: 5
  // 0, 1, 37, 38, 73
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 35> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 34> f7;
	hw_uint<32>  f8;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_37() {
		return f4;
	}

	inline hw_uint<32>  peek_38() {
		return f6;
	}

	inline hw_uint<32>  peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_73() {
		return f8;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 34
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 34 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write4_merged_banks_5_cache {
	// RAM Box: {[-28, 1028], [-2, 1025]}
	// Capacity: 74
	// # of read delays: 4
  // 0, 1, 37, 73
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 35> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_37() {
		return f4;
	}

	inline hw_uint<32>  peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_73() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write5_merged_banks_5_cache {
	// RAM Box: {[-27, 1029], [-2, 1025]}
	// Capacity: 74
	// # of read delays: 4
  // 0, 1, 37, 73
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 35> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_37() {
		return f4;
	}

	inline hw_uint<32>  peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_73() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write6_merged_banks_5_cache {
	// RAM Box: {[-26, 1030], [-2, 1025]}
	// Capacity: 74
	// # of read delays: 4
  // 0, 1, 37, 73
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 35> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_37() {
		return f4;
	}

	inline hw_uint<32>  peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_73() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write7_merged_banks_5_cache {
	// RAM Box: {[-25, 1031], [-2, 1025]}
	// Capacity: 74
	// # of read delays: 4
  // 0, 1, 37, 73
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 35> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_37() {
		return f4;
	}

	inline hw_uint<32>  peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_73() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write8_merged_banks_5_cache {
	// RAM Box: {[-24, 1032], [-2, 1025]}
	// Capacity: 74
	// # of read delays: 4
  // 0, 1, 37, 73
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 35> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_37() {
		return f4;
	}

	inline hw_uint<32>  peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_73() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_7_h3_7_update_0_write9_merged_banks_5_cache {
	// RAM Box: {[-23, 1033], [-2, 1025]}
	// Capacity: 74
	// # of read delays: 4
  // 0, 1, 37, 73
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 35> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 35> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_36() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_37() {
		return f4;
	}

	inline hw_uint<32>  peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_73() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 35
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 35 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_7_cache {
  // # of banks: 32
  h3_7_h3_7_update_0_write0_merged_banks_5_cache h3_7_h3_7_update_0_write0_merged_banks_5;
  h3_7_h3_7_update_0_write1_merged_banks_5_cache h3_7_h3_7_update_0_write1_merged_banks_5;
  h3_7_h3_7_update_0_write10_merged_banks_5_cache h3_7_h3_7_update_0_write10_merged_banks_5;
  h3_7_h3_7_update_0_write11_merged_banks_5_cache h3_7_h3_7_update_0_write11_merged_banks_5;
  h3_7_h3_7_update_0_write12_merged_banks_5_cache h3_7_h3_7_update_0_write12_merged_banks_5;
  h3_7_h3_7_update_0_write13_merged_banks_5_cache h3_7_h3_7_update_0_write13_merged_banks_5;
  h3_7_h3_7_update_0_write14_merged_banks_5_cache h3_7_h3_7_update_0_write14_merged_banks_5;
  h3_7_h3_7_update_0_write15_merged_banks_5_cache h3_7_h3_7_update_0_write15_merged_banks_5;
  h3_7_h3_7_update_0_write16_merged_banks_5_cache h3_7_h3_7_update_0_write16_merged_banks_5;
  h3_7_h3_7_update_0_write17_merged_banks_5_cache h3_7_h3_7_update_0_write17_merged_banks_5;
  h3_7_h3_7_update_0_write18_merged_banks_5_cache h3_7_h3_7_update_0_write18_merged_banks_5;
  h3_7_h3_7_update_0_write19_merged_banks_5_cache h3_7_h3_7_update_0_write19_merged_banks_5;
  h3_7_h3_7_update_0_write2_merged_banks_5_cache h3_7_h3_7_update_0_write2_merged_banks_5;
  h3_7_h3_7_update_0_write20_merged_banks_5_cache h3_7_h3_7_update_0_write20_merged_banks_5;
  h3_7_h3_7_update_0_write21_merged_banks_5_cache h3_7_h3_7_update_0_write21_merged_banks_5;
  h3_7_h3_7_update_0_write22_merged_banks_5_cache h3_7_h3_7_update_0_write22_merged_banks_5;
  h3_7_h3_7_update_0_write23_merged_banks_5_cache h3_7_h3_7_update_0_write23_merged_banks_5;
  h3_7_h3_7_update_0_write24_merged_banks_5_cache h3_7_h3_7_update_0_write24_merged_banks_5;
  h3_7_h3_7_update_0_write25_merged_banks_5_cache h3_7_h3_7_update_0_write25_merged_banks_5;
  h3_7_h3_7_update_0_write26_merged_banks_5_cache h3_7_h3_7_update_0_write26_merged_banks_5;
  h3_7_h3_7_update_0_write27_merged_banks_5_cache h3_7_h3_7_update_0_write27_merged_banks_5;
  h3_7_h3_7_update_0_write28_merged_banks_5_cache h3_7_h3_7_update_0_write28_merged_banks_5;
  h3_7_h3_7_update_0_write29_merged_banks_5_cache h3_7_h3_7_update_0_write29_merged_banks_5;
  h3_7_h3_7_update_0_write3_merged_banks_5_cache h3_7_h3_7_update_0_write3_merged_banks_5;
  h3_7_h3_7_update_0_write30_merged_banks_5_cache h3_7_h3_7_update_0_write30_merged_banks_5;
  h3_7_h3_7_update_0_write31_merged_banks_5_cache h3_7_h3_7_update_0_write31_merged_banks_5;
  h3_7_h3_7_update_0_write4_merged_banks_5_cache h3_7_h3_7_update_0_write4_merged_banks_5;
  h3_7_h3_7_update_0_write5_merged_banks_5_cache h3_7_h3_7_update_0_write5_merged_banks_5;
  h3_7_h3_7_update_0_write6_merged_banks_5_cache h3_7_h3_7_update_0_write6_merged_banks_5;
  h3_7_h3_7_update_0_write7_merged_banks_5_cache h3_7_h3_7_update_0_write7_merged_banks_5;
  h3_7_h3_7_update_0_write8_merged_banks_5_cache h3_7_h3_7_update_0_write8_merged_banks_5;
  h3_7_h3_7_update_0_write9_merged_banks_5_cache h3_7_h3_7_update_0_write9_merged_banks_5;
};



inline void h3_7_h3_7_update_0_write0_write(hw_uint<32> & h3_7_h3_7_update_0_write0, h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write0_merged_banks_5.push(h3_7_h3_7_update_0_write0);
}

inline void h3_7_h3_7_update_0_write1_write(hw_uint<32> & h3_7_h3_7_update_0_write1, h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write1_merged_banks_5.push(h3_7_h3_7_update_0_write1);
}

inline void h3_7_h3_7_update_0_write10_write(hw_uint<32> & h3_7_h3_7_update_0_write10, h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write10_merged_banks_5.push(h3_7_h3_7_update_0_write10);
}

inline void h3_7_h3_7_update_0_write11_write(hw_uint<32> & h3_7_h3_7_update_0_write11, h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write11_merged_banks_5.push(h3_7_h3_7_update_0_write11);
}

inline void h3_7_h3_7_update_0_write12_write(hw_uint<32> & h3_7_h3_7_update_0_write12, h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write12_merged_banks_5.push(h3_7_h3_7_update_0_write12);
}

inline void h3_7_h3_7_update_0_write13_write(hw_uint<32> & h3_7_h3_7_update_0_write13, h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write13_merged_banks_5.push(h3_7_h3_7_update_0_write13);
}

inline void h3_7_h3_7_update_0_write14_write(hw_uint<32> & h3_7_h3_7_update_0_write14, h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write14_merged_banks_5.push(h3_7_h3_7_update_0_write14);
}

inline void h3_7_h3_7_update_0_write15_write(hw_uint<32> & h3_7_h3_7_update_0_write15, h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write15_merged_banks_5.push(h3_7_h3_7_update_0_write15);
}

inline void h3_7_h3_7_update_0_write16_write(hw_uint<32> & h3_7_h3_7_update_0_write16, h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write16_merged_banks_5.push(h3_7_h3_7_update_0_write16);
}

inline void h3_7_h3_7_update_0_write17_write(hw_uint<32> & h3_7_h3_7_update_0_write17, h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write17_merged_banks_5.push(h3_7_h3_7_update_0_write17);
}

inline void h3_7_h3_7_update_0_write18_write(hw_uint<32> & h3_7_h3_7_update_0_write18, h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write18_merged_banks_5.push(h3_7_h3_7_update_0_write18);
}

inline void h3_7_h3_7_update_0_write19_write(hw_uint<32> & h3_7_h3_7_update_0_write19, h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write19_merged_banks_5.push(h3_7_h3_7_update_0_write19);
}

inline void h3_7_h3_7_update_0_write2_write(hw_uint<32> & h3_7_h3_7_update_0_write2, h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write2_merged_banks_5.push(h3_7_h3_7_update_0_write2);
}

inline void h3_7_h3_7_update_0_write20_write(hw_uint<32> & h3_7_h3_7_update_0_write20, h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write20_merged_banks_5.push(h3_7_h3_7_update_0_write20);
}

inline void h3_7_h3_7_update_0_write21_write(hw_uint<32> & h3_7_h3_7_update_0_write21, h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write21_merged_banks_5.push(h3_7_h3_7_update_0_write21);
}

inline void h3_7_h3_7_update_0_write22_write(hw_uint<32> & h3_7_h3_7_update_0_write22, h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write22_merged_banks_5.push(h3_7_h3_7_update_0_write22);
}

inline void h3_7_h3_7_update_0_write23_write(hw_uint<32> & h3_7_h3_7_update_0_write23, h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write23_merged_banks_5.push(h3_7_h3_7_update_0_write23);
}

inline void h3_7_h3_7_update_0_write24_write(hw_uint<32> & h3_7_h3_7_update_0_write24, h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write24_merged_banks_5.push(h3_7_h3_7_update_0_write24);
}

inline void h3_7_h3_7_update_0_write25_write(hw_uint<32> & h3_7_h3_7_update_0_write25, h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write25_merged_banks_5.push(h3_7_h3_7_update_0_write25);
}

inline void h3_7_h3_7_update_0_write26_write(hw_uint<32> & h3_7_h3_7_update_0_write26, h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write26_merged_banks_5.push(h3_7_h3_7_update_0_write26);
}

inline void h3_7_h3_7_update_0_write27_write(hw_uint<32> & h3_7_h3_7_update_0_write27, h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write27_merged_banks_5.push(h3_7_h3_7_update_0_write27);
}

inline void h3_7_h3_7_update_0_write28_write(hw_uint<32> & h3_7_h3_7_update_0_write28, h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write28_merged_banks_5.push(h3_7_h3_7_update_0_write28);
}

inline void h3_7_h3_7_update_0_write29_write(hw_uint<32> & h3_7_h3_7_update_0_write29, h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write29_merged_banks_5.push(h3_7_h3_7_update_0_write29);
}

inline void h3_7_h3_7_update_0_write3_write(hw_uint<32> & h3_7_h3_7_update_0_write3, h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write3_merged_banks_5.push(h3_7_h3_7_update_0_write3);
}

inline void h3_7_h3_7_update_0_write30_write(hw_uint<32> & h3_7_h3_7_update_0_write30, h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write30_merged_banks_5.push(h3_7_h3_7_update_0_write30);
}

inline void h3_7_h3_7_update_0_write31_write(hw_uint<32> & h3_7_h3_7_update_0_write31, h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write31_merged_banks_5.push(h3_7_h3_7_update_0_write31);
}

inline void h3_7_h3_7_update_0_write4_write(hw_uint<32> & h3_7_h3_7_update_0_write4, h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write4_merged_banks_5.push(h3_7_h3_7_update_0_write4);
}

inline void h3_7_h3_7_update_0_write5_write(hw_uint<32> & h3_7_h3_7_update_0_write5, h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write5_merged_banks_5.push(h3_7_h3_7_update_0_write5);
}

inline void h3_7_h3_7_update_0_write6_write(hw_uint<32> & h3_7_h3_7_update_0_write6, h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write6_merged_banks_5.push(h3_7_h3_7_update_0_write6);
}

inline void h3_7_h3_7_update_0_write7_write(hw_uint<32> & h3_7_h3_7_update_0_write7, h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write7_merged_banks_5.push(h3_7_h3_7_update_0_write7);
}

inline void h3_7_h3_7_update_0_write8_write(hw_uint<32> & h3_7_h3_7_update_0_write8, h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write8_merged_banks_5.push(h3_7_h3_7_update_0_write8);
}

inline void h3_7_h3_7_update_0_write9_write(hw_uint<32> & h3_7_h3_7_update_0_write9, h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write9_merged_banks_5.push(h3_7_h3_7_update_0_write9);
}

inline hw_uint<32>  h3_8_rd0_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd0 read pattern: { h3_8_update_0[d0, d1] -> h3_7[-1 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write31 = h3_7.h3_7_h3_7_update_0_write31_merged_banks_5.peek_38();
  return value_h3_7_h3_7_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_8_rd1_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd1 read pattern: { h3_8_update_0[d0, d1] -> h3_7[32d0, -1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write0 = h3_7.h3_7_h3_7_update_0_write0_merged_banks_5.peek_73();
  return value_h3_7_h3_7_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_8_rd10_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd10 read pattern: { h3_8_update_0[d0, d1] -> h3_7[1 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write1 = h3_7.h3_7_h3_7_update_0_write1_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_8_rd100_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd100 read pattern: { h3_8_update_0[d0, d1] -> h3_7[19 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write19 = h3_7.h3_7_h3_7_update_0_write19_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_8_rd101_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd101 read pattern: { h3_8_update_0[d0, d1] -> h3_7[20 + 32d0, -1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write20 = h3_7.h3_7_h3_7_update_0_write20_merged_banks_5.peek_73();
  return value_h3_7_h3_7_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_8_rd102_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd102 read pattern: { h3_8_update_0[d0, d1] -> h3_7[20 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write20 = h3_7.h3_7_h3_7_update_0_write20_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_8_rd103_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd103 read pattern: { h3_8_update_0[d0, d1] -> h3_7[20 + 32d0, 1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write20 = h3_7.h3_7_h3_7_update_0_write20_merged_banks_5.peek_1();
  return value_h3_7_h3_7_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_8_rd104_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd104 read pattern: { h3_8_update_0[d0, d1] -> h3_7[21 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write21 = h3_7.h3_7_h3_7_update_0_write21_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_8_rd105_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd105 read pattern: { h3_8_update_0[d0, d1] -> h3_7[20 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write20 = h3_7.h3_7_h3_7_update_0_write20_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_8_rd106_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd106 read pattern: { h3_8_update_0[d0, d1] -> h3_7[21 + 32d0, -1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write21 = h3_7.h3_7_h3_7_update_0_write21_merged_banks_5.peek_73();
  return value_h3_7_h3_7_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_8_rd107_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd107 read pattern: { h3_8_update_0[d0, d1] -> h3_7[21 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write21 = h3_7.h3_7_h3_7_update_0_write21_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_8_rd108_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd108 read pattern: { h3_8_update_0[d0, d1] -> h3_7[21 + 32d0, 1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write21 = h3_7.h3_7_h3_7_update_0_write21_merged_banks_5.peek_1();
  return value_h3_7_h3_7_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_8_rd109_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd109 read pattern: { h3_8_update_0[d0, d1] -> h3_7[22 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write22 = h3_7.h3_7_h3_7_update_0_write22_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_8_rd11_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd11 read pattern: { h3_8_update_0[d0, d1] -> h3_7[2 + 32d0, -1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write2 = h3_7.h3_7_h3_7_update_0_write2_merged_banks_5.peek_73();
  return value_h3_7_h3_7_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_8_rd110_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd110 read pattern: { h3_8_update_0[d0, d1] -> h3_7[21 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write21 = h3_7.h3_7_h3_7_update_0_write21_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_8_rd111_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd111 read pattern: { h3_8_update_0[d0, d1] -> h3_7[22 + 32d0, -1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write22 = h3_7.h3_7_h3_7_update_0_write22_merged_banks_5.peek_73();
  return value_h3_7_h3_7_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_8_rd112_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd112 read pattern: { h3_8_update_0[d0, d1] -> h3_7[22 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write22 = h3_7.h3_7_h3_7_update_0_write22_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_8_rd113_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd113 read pattern: { h3_8_update_0[d0, d1] -> h3_7[22 + 32d0, 1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write22 = h3_7.h3_7_h3_7_update_0_write22_merged_banks_5.peek_1();
  return value_h3_7_h3_7_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_8_rd114_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd114 read pattern: { h3_8_update_0[d0, d1] -> h3_7[23 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write23 = h3_7.h3_7_h3_7_update_0_write23_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_8_rd115_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd115 read pattern: { h3_8_update_0[d0, d1] -> h3_7[22 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write22 = h3_7.h3_7_h3_7_update_0_write22_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_8_rd116_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd116 read pattern: { h3_8_update_0[d0, d1] -> h3_7[23 + 32d0, -1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write23 = h3_7.h3_7_h3_7_update_0_write23_merged_banks_5.peek_73();
  return value_h3_7_h3_7_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_8_rd117_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd117 read pattern: { h3_8_update_0[d0, d1] -> h3_7[23 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write23 = h3_7.h3_7_h3_7_update_0_write23_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_8_rd118_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd118 read pattern: { h3_8_update_0[d0, d1] -> h3_7[23 + 32d0, 1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write23 = h3_7.h3_7_h3_7_update_0_write23_merged_banks_5.peek_1();
  return value_h3_7_h3_7_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_8_rd119_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd119 read pattern: { h3_8_update_0[d0, d1] -> h3_7[24 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write24 = h3_7.h3_7_h3_7_update_0_write24_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_8_rd12_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd12 read pattern: { h3_8_update_0[d0, d1] -> h3_7[2 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write2 = h3_7.h3_7_h3_7_update_0_write2_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_8_rd120_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd120 read pattern: { h3_8_update_0[d0, d1] -> h3_7[23 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write23 = h3_7.h3_7_h3_7_update_0_write23_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_8_rd121_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd121 read pattern: { h3_8_update_0[d0, d1] -> h3_7[24 + 32d0, -1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write24 = h3_7.h3_7_h3_7_update_0_write24_merged_banks_5.peek_73();
  return value_h3_7_h3_7_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_8_rd122_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd122 read pattern: { h3_8_update_0[d0, d1] -> h3_7[24 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write24 = h3_7.h3_7_h3_7_update_0_write24_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_8_rd123_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd123 read pattern: { h3_8_update_0[d0, d1] -> h3_7[24 + 32d0, 1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write24 = h3_7.h3_7_h3_7_update_0_write24_merged_banks_5.peek_1();
  return value_h3_7_h3_7_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_8_rd124_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd124 read pattern: { h3_8_update_0[d0, d1] -> h3_7[25 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write25 = h3_7.h3_7_h3_7_update_0_write25_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_8_rd125_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd125 read pattern: { h3_8_update_0[d0, d1] -> h3_7[24 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write24 = h3_7.h3_7_h3_7_update_0_write24_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_8_rd126_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd126 read pattern: { h3_8_update_0[d0, d1] -> h3_7[25 + 32d0, -1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write25 = h3_7.h3_7_h3_7_update_0_write25_merged_banks_5.peek_73();
  return value_h3_7_h3_7_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_8_rd127_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd127 read pattern: { h3_8_update_0[d0, d1] -> h3_7[25 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write25 = h3_7.h3_7_h3_7_update_0_write25_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_8_rd128_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd128 read pattern: { h3_8_update_0[d0, d1] -> h3_7[25 + 32d0, 1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write25 = h3_7.h3_7_h3_7_update_0_write25_merged_banks_5.peek_1();
  return value_h3_7_h3_7_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_8_rd129_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd129 read pattern: { h3_8_update_0[d0, d1] -> h3_7[26 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write26 = h3_7.h3_7_h3_7_update_0_write26_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_8_rd13_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd13 read pattern: { h3_8_update_0[d0, d1] -> h3_7[2 + 32d0, 1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write2 = h3_7.h3_7_h3_7_update_0_write2_merged_banks_5.peek_1();
  return value_h3_7_h3_7_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_8_rd130_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd130 read pattern: { h3_8_update_0[d0, d1] -> h3_7[25 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write25 = h3_7.h3_7_h3_7_update_0_write25_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_8_rd131_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd131 read pattern: { h3_8_update_0[d0, d1] -> h3_7[26 + 32d0, -1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write26 = h3_7.h3_7_h3_7_update_0_write26_merged_banks_5.peek_73();
  return value_h3_7_h3_7_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_8_rd132_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd132 read pattern: { h3_8_update_0[d0, d1] -> h3_7[26 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write26 = h3_7.h3_7_h3_7_update_0_write26_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_8_rd133_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd133 read pattern: { h3_8_update_0[d0, d1] -> h3_7[26 + 32d0, 1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write26 = h3_7.h3_7_h3_7_update_0_write26_merged_banks_5.peek_1();
  return value_h3_7_h3_7_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_8_rd134_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd134 read pattern: { h3_8_update_0[d0, d1] -> h3_7[27 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write27 = h3_7.h3_7_h3_7_update_0_write27_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_8_rd135_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd135 read pattern: { h3_8_update_0[d0, d1] -> h3_7[26 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write26 = h3_7.h3_7_h3_7_update_0_write26_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_8_rd136_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd136 read pattern: { h3_8_update_0[d0, d1] -> h3_7[27 + 32d0, -1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write27 = h3_7.h3_7_h3_7_update_0_write27_merged_banks_5.peek_73();
  return value_h3_7_h3_7_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_8_rd137_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd137 read pattern: { h3_8_update_0[d0, d1] -> h3_7[27 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write27 = h3_7.h3_7_h3_7_update_0_write27_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_8_rd138_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd138 read pattern: { h3_8_update_0[d0, d1] -> h3_7[27 + 32d0, 1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write27 = h3_7.h3_7_h3_7_update_0_write27_merged_banks_5.peek_1();
  return value_h3_7_h3_7_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_8_rd139_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd139 read pattern: { h3_8_update_0[d0, d1] -> h3_7[28 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write28 = h3_7.h3_7_h3_7_update_0_write28_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_8_rd14_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd14 read pattern: { h3_8_update_0[d0, d1] -> h3_7[3 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write3 = h3_7.h3_7_h3_7_update_0_write3_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_8_rd140_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd140 read pattern: { h3_8_update_0[d0, d1] -> h3_7[27 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write27 = h3_7.h3_7_h3_7_update_0_write27_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_8_rd141_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd141 read pattern: { h3_8_update_0[d0, d1] -> h3_7[28 + 32d0, -1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write28 = h3_7.h3_7_h3_7_update_0_write28_merged_banks_5.peek_73();
  return value_h3_7_h3_7_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_8_rd142_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd142 read pattern: { h3_8_update_0[d0, d1] -> h3_7[28 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write28 = h3_7.h3_7_h3_7_update_0_write28_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_8_rd143_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd143 read pattern: { h3_8_update_0[d0, d1] -> h3_7[28 + 32d0, 1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write28 = h3_7.h3_7_h3_7_update_0_write28_merged_banks_5.peek_1();
  return value_h3_7_h3_7_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_8_rd144_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd144 read pattern: { h3_8_update_0[d0, d1] -> h3_7[29 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write29 = h3_7.h3_7_h3_7_update_0_write29_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_8_rd145_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd145 read pattern: { h3_8_update_0[d0, d1] -> h3_7[28 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write28 = h3_7.h3_7_h3_7_update_0_write28_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_8_rd146_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd146 read pattern: { h3_8_update_0[d0, d1] -> h3_7[29 + 32d0, -1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write29 = h3_7.h3_7_h3_7_update_0_write29_merged_banks_5.peek_73();
  return value_h3_7_h3_7_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_8_rd147_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd147 read pattern: { h3_8_update_0[d0, d1] -> h3_7[29 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write29 = h3_7.h3_7_h3_7_update_0_write29_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_8_rd148_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd148 read pattern: { h3_8_update_0[d0, d1] -> h3_7[29 + 32d0, 1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write29 = h3_7.h3_7_h3_7_update_0_write29_merged_banks_5.peek_1();
  return value_h3_7_h3_7_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_8_rd149_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd149 read pattern: { h3_8_update_0[d0, d1] -> h3_7[30 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write30 = h3_7.h3_7_h3_7_update_0_write30_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_8_rd15_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd15 read pattern: { h3_8_update_0[d0, d1] -> h3_7[2 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write2 = h3_7.h3_7_h3_7_update_0_write2_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_8_rd150_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd150 read pattern: { h3_8_update_0[d0, d1] -> h3_7[29 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write29 = h3_7.h3_7_h3_7_update_0_write29_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_8_rd151_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd151 read pattern: { h3_8_update_0[d0, d1] -> h3_7[30 + 32d0, -1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write30 = h3_7.h3_7_h3_7_update_0_write30_merged_banks_5.peek_73();
  return value_h3_7_h3_7_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_8_rd152_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd152 read pattern: { h3_8_update_0[d0, d1] -> h3_7[30 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write30 = h3_7.h3_7_h3_7_update_0_write30_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_8_rd153_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd153 read pattern: { h3_8_update_0[d0, d1] -> h3_7[30 + 32d0, 1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write30 = h3_7.h3_7_h3_7_update_0_write30_merged_banks_5.peek_1();
  return value_h3_7_h3_7_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_8_rd154_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd154 read pattern: { h3_8_update_0[d0, d1] -> h3_7[31 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write31 = h3_7.h3_7_h3_7_update_0_write31_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_8_rd155_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd155 read pattern: { h3_8_update_0[d0, d1] -> h3_7[30 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write30 = h3_7.h3_7_h3_7_update_0_write30_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_8_rd156_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd156 read pattern: { h3_8_update_0[d0, d1] -> h3_7[31 + 32d0, -1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write31 = h3_7.h3_7_h3_7_update_0_write31_merged_banks_5.peek_73();
  return value_h3_7_h3_7_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_8_rd157_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd157 read pattern: { h3_8_update_0[d0, d1] -> h3_7[31 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write31 = h3_7.h3_7_h3_7_update_0_write31_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_8_rd158_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd158 read pattern: { h3_8_update_0[d0, d1] -> h3_7[31 + 32d0, 1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write31 = h3_7.h3_7_h3_7_update_0_write31_merged_banks_5.peek_1();
  return value_h3_7_h3_7_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_8_rd159_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd159 read pattern: { h3_8_update_0[d0, d1] -> h3_7[32 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write0 = h3_7.h3_7_h3_7_update_0_write0_merged_banks_5.peek_36();
  return value_h3_7_h3_7_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_8_rd16_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd16 read pattern: { h3_8_update_0[d0, d1] -> h3_7[3 + 32d0, -1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write3 = h3_7.h3_7_h3_7_update_0_write3_merged_banks_5.peek_73();
  return value_h3_7_h3_7_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_8_rd17_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd17 read pattern: { h3_8_update_0[d0, d1] -> h3_7[3 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write3 = h3_7.h3_7_h3_7_update_0_write3_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_8_rd18_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd18 read pattern: { h3_8_update_0[d0, d1] -> h3_7[3 + 32d0, 1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write3 = h3_7.h3_7_h3_7_update_0_write3_merged_banks_5.peek_1();
  return value_h3_7_h3_7_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_8_rd19_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd19 read pattern: { h3_8_update_0[d0, d1] -> h3_7[4 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write4 = h3_7.h3_7_h3_7_update_0_write4_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_8_rd2_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd2 read pattern: { h3_8_update_0[d0, d1] -> h3_7[32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write0 = h3_7.h3_7_h3_7_update_0_write0_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_8_rd20_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd20 read pattern: { h3_8_update_0[d0, d1] -> h3_7[3 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write3 = h3_7.h3_7_h3_7_update_0_write3_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_8_rd21_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd21 read pattern: { h3_8_update_0[d0, d1] -> h3_7[4 + 32d0, -1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write4 = h3_7.h3_7_h3_7_update_0_write4_merged_banks_5.peek_73();
  return value_h3_7_h3_7_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_8_rd22_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd22 read pattern: { h3_8_update_0[d0, d1] -> h3_7[4 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write4 = h3_7.h3_7_h3_7_update_0_write4_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_8_rd23_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd23 read pattern: { h3_8_update_0[d0, d1] -> h3_7[4 + 32d0, 1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write4 = h3_7.h3_7_h3_7_update_0_write4_merged_banks_5.peek_1();
  return value_h3_7_h3_7_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_8_rd24_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd24 read pattern: { h3_8_update_0[d0, d1] -> h3_7[5 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write5 = h3_7.h3_7_h3_7_update_0_write5_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_8_rd25_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd25 read pattern: { h3_8_update_0[d0, d1] -> h3_7[4 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write4 = h3_7.h3_7_h3_7_update_0_write4_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_8_rd26_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd26 read pattern: { h3_8_update_0[d0, d1] -> h3_7[5 + 32d0, -1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write5 = h3_7.h3_7_h3_7_update_0_write5_merged_banks_5.peek_73();
  return value_h3_7_h3_7_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_8_rd27_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd27 read pattern: { h3_8_update_0[d0, d1] -> h3_7[5 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write5 = h3_7.h3_7_h3_7_update_0_write5_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_8_rd28_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd28 read pattern: { h3_8_update_0[d0, d1] -> h3_7[5 + 32d0, 1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write5 = h3_7.h3_7_h3_7_update_0_write5_merged_banks_5.peek_1();
  return value_h3_7_h3_7_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_8_rd29_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd29 read pattern: { h3_8_update_0[d0, d1] -> h3_7[6 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write6 = h3_7.h3_7_h3_7_update_0_write6_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_8_rd3_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd3 read pattern: { h3_8_update_0[d0, d1] -> h3_7[32d0, 1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write0 = h3_7.h3_7_h3_7_update_0_write0_merged_banks_5.peek_1();
  return value_h3_7_h3_7_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_8_rd30_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd30 read pattern: { h3_8_update_0[d0, d1] -> h3_7[5 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write5 = h3_7.h3_7_h3_7_update_0_write5_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_8_rd31_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd31 read pattern: { h3_8_update_0[d0, d1] -> h3_7[6 + 32d0, -1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write6 = h3_7.h3_7_h3_7_update_0_write6_merged_banks_5.peek_73();
  return value_h3_7_h3_7_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_8_rd32_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd32 read pattern: { h3_8_update_0[d0, d1] -> h3_7[6 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write6 = h3_7.h3_7_h3_7_update_0_write6_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_8_rd33_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd33 read pattern: { h3_8_update_0[d0, d1] -> h3_7[6 + 32d0, 1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write6 = h3_7.h3_7_h3_7_update_0_write6_merged_banks_5.peek_1();
  return value_h3_7_h3_7_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_8_rd34_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd34 read pattern: { h3_8_update_0[d0, d1] -> h3_7[7 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write7 = h3_7.h3_7_h3_7_update_0_write7_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_8_rd35_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd35 read pattern: { h3_8_update_0[d0, d1] -> h3_7[6 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write6 = h3_7.h3_7_h3_7_update_0_write6_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_8_rd36_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd36 read pattern: { h3_8_update_0[d0, d1] -> h3_7[7 + 32d0, -1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write7 = h3_7.h3_7_h3_7_update_0_write7_merged_banks_5.peek_73();
  return value_h3_7_h3_7_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_8_rd37_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd37 read pattern: { h3_8_update_0[d0, d1] -> h3_7[7 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write7 = h3_7.h3_7_h3_7_update_0_write7_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_8_rd38_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd38 read pattern: { h3_8_update_0[d0, d1] -> h3_7[7 + 32d0, 1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write7 = h3_7.h3_7_h3_7_update_0_write7_merged_banks_5.peek_1();
  return value_h3_7_h3_7_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_8_rd39_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd39 read pattern: { h3_8_update_0[d0, d1] -> h3_7[8 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write8 = h3_7.h3_7_h3_7_update_0_write8_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_8_rd4_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd4 read pattern: { h3_8_update_0[d0, d1] -> h3_7[1 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write1 = h3_7.h3_7_h3_7_update_0_write1_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_8_rd40_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd40 read pattern: { h3_8_update_0[d0, d1] -> h3_7[7 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write7 = h3_7.h3_7_h3_7_update_0_write7_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_8_rd41_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd41 read pattern: { h3_8_update_0[d0, d1] -> h3_7[8 + 32d0, -1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write8 = h3_7.h3_7_h3_7_update_0_write8_merged_banks_5.peek_73();
  return value_h3_7_h3_7_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_8_rd42_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd42 read pattern: { h3_8_update_0[d0, d1] -> h3_7[8 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write8 = h3_7.h3_7_h3_7_update_0_write8_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_8_rd43_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd43 read pattern: { h3_8_update_0[d0, d1] -> h3_7[8 + 32d0, 1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write8 = h3_7.h3_7_h3_7_update_0_write8_merged_banks_5.peek_1();
  return value_h3_7_h3_7_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_8_rd44_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd44 read pattern: { h3_8_update_0[d0, d1] -> h3_7[9 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write9 = h3_7.h3_7_h3_7_update_0_write9_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_8_rd45_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd45 read pattern: { h3_8_update_0[d0, d1] -> h3_7[8 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write8 = h3_7.h3_7_h3_7_update_0_write8_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_8_rd46_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd46 read pattern: { h3_8_update_0[d0, d1] -> h3_7[9 + 32d0, -1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write9 = h3_7.h3_7_h3_7_update_0_write9_merged_banks_5.peek_73();
  return value_h3_7_h3_7_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_8_rd47_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd47 read pattern: { h3_8_update_0[d0, d1] -> h3_7[9 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write9 = h3_7.h3_7_h3_7_update_0_write9_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_8_rd48_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd48 read pattern: { h3_8_update_0[d0, d1] -> h3_7[9 + 32d0, 1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write9 = h3_7.h3_7_h3_7_update_0_write9_merged_banks_5.peek_1();
  return value_h3_7_h3_7_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_8_rd49_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd49 read pattern: { h3_8_update_0[d0, d1] -> h3_7[10 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write10 = h3_7.h3_7_h3_7_update_0_write10_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_8_rd5_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd5 read pattern: { h3_8_update_0[d0, d1] -> h3_7[32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write0 = h3_7.h3_7_h3_7_update_0_write0_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_8_rd50_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd50 read pattern: { h3_8_update_0[d0, d1] -> h3_7[9 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write9 = h3_7.h3_7_h3_7_update_0_write9_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_8_rd51_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd51 read pattern: { h3_8_update_0[d0, d1] -> h3_7[10 + 32d0, -1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write10 = h3_7.h3_7_h3_7_update_0_write10_merged_banks_5.peek_73();
  return value_h3_7_h3_7_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_8_rd52_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd52 read pattern: { h3_8_update_0[d0, d1] -> h3_7[10 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write10 = h3_7.h3_7_h3_7_update_0_write10_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_8_rd53_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd53 read pattern: { h3_8_update_0[d0, d1] -> h3_7[10 + 32d0, 1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write10 = h3_7.h3_7_h3_7_update_0_write10_merged_banks_5.peek_1();
  return value_h3_7_h3_7_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_8_rd54_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd54 read pattern: { h3_8_update_0[d0, d1] -> h3_7[11 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write11 = h3_7.h3_7_h3_7_update_0_write11_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_8_rd55_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd55 read pattern: { h3_8_update_0[d0, d1] -> h3_7[10 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write10 = h3_7.h3_7_h3_7_update_0_write10_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_8_rd56_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd56 read pattern: { h3_8_update_0[d0, d1] -> h3_7[11 + 32d0, -1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write11 = h3_7.h3_7_h3_7_update_0_write11_merged_banks_5.peek_73();
  return value_h3_7_h3_7_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_8_rd57_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd57 read pattern: { h3_8_update_0[d0, d1] -> h3_7[11 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write11 = h3_7.h3_7_h3_7_update_0_write11_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_8_rd58_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd58 read pattern: { h3_8_update_0[d0, d1] -> h3_7[11 + 32d0, 1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write11 = h3_7.h3_7_h3_7_update_0_write11_merged_banks_5.peek_1();
  return value_h3_7_h3_7_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_8_rd59_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd59 read pattern: { h3_8_update_0[d0, d1] -> h3_7[12 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write12 = h3_7.h3_7_h3_7_update_0_write12_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_8_rd6_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd6 read pattern: { h3_8_update_0[d0, d1] -> h3_7[1 + 32d0, -1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write1 = h3_7.h3_7_h3_7_update_0_write1_merged_banks_5.peek_73();
  return value_h3_7_h3_7_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_8_rd60_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd60 read pattern: { h3_8_update_0[d0, d1] -> h3_7[11 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write11 = h3_7.h3_7_h3_7_update_0_write11_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_8_rd61_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd61 read pattern: { h3_8_update_0[d0, d1] -> h3_7[12 + 32d0, -1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write12 = h3_7.h3_7_h3_7_update_0_write12_merged_banks_5.peek_73();
  return value_h3_7_h3_7_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_8_rd62_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd62 read pattern: { h3_8_update_0[d0, d1] -> h3_7[12 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write12 = h3_7.h3_7_h3_7_update_0_write12_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_8_rd63_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd63 read pattern: { h3_8_update_0[d0, d1] -> h3_7[12 + 32d0, 1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write12 = h3_7.h3_7_h3_7_update_0_write12_merged_banks_5.peek_1();
  return value_h3_7_h3_7_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_8_rd64_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd64 read pattern: { h3_8_update_0[d0, d1] -> h3_7[13 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write13 = h3_7.h3_7_h3_7_update_0_write13_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_8_rd65_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd65 read pattern: { h3_8_update_0[d0, d1] -> h3_7[12 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write12 = h3_7.h3_7_h3_7_update_0_write12_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_8_rd66_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd66 read pattern: { h3_8_update_0[d0, d1] -> h3_7[13 + 32d0, -1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write13 = h3_7.h3_7_h3_7_update_0_write13_merged_banks_5.peek_73();
  return value_h3_7_h3_7_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_8_rd67_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd67 read pattern: { h3_8_update_0[d0, d1] -> h3_7[13 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write13 = h3_7.h3_7_h3_7_update_0_write13_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_8_rd68_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd68 read pattern: { h3_8_update_0[d0, d1] -> h3_7[13 + 32d0, 1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write13 = h3_7.h3_7_h3_7_update_0_write13_merged_banks_5.peek_1();
  return value_h3_7_h3_7_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_8_rd69_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd69 read pattern: { h3_8_update_0[d0, d1] -> h3_7[14 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write14 = h3_7.h3_7_h3_7_update_0_write14_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_8_rd7_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd7 read pattern: { h3_8_update_0[d0, d1] -> h3_7[1 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write1 = h3_7.h3_7_h3_7_update_0_write1_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_8_rd70_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd70 read pattern: { h3_8_update_0[d0, d1] -> h3_7[13 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write13 = h3_7.h3_7_h3_7_update_0_write13_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_8_rd71_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd71 read pattern: { h3_8_update_0[d0, d1] -> h3_7[14 + 32d0, -1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write14 = h3_7.h3_7_h3_7_update_0_write14_merged_banks_5.peek_73();
  return value_h3_7_h3_7_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_8_rd72_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd72 read pattern: { h3_8_update_0[d0, d1] -> h3_7[14 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write14 = h3_7.h3_7_h3_7_update_0_write14_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_8_rd73_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd73 read pattern: { h3_8_update_0[d0, d1] -> h3_7[14 + 32d0, 1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write14 = h3_7.h3_7_h3_7_update_0_write14_merged_banks_5.peek_1();
  return value_h3_7_h3_7_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_8_rd74_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd74 read pattern: { h3_8_update_0[d0, d1] -> h3_7[15 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write15 = h3_7.h3_7_h3_7_update_0_write15_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_8_rd75_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd75 read pattern: { h3_8_update_0[d0, d1] -> h3_7[14 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write14 = h3_7.h3_7_h3_7_update_0_write14_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_8_rd76_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd76 read pattern: { h3_8_update_0[d0, d1] -> h3_7[15 + 32d0, -1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write15 = h3_7.h3_7_h3_7_update_0_write15_merged_banks_5.peek_73();
  return value_h3_7_h3_7_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_8_rd77_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd77 read pattern: { h3_8_update_0[d0, d1] -> h3_7[15 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write15 = h3_7.h3_7_h3_7_update_0_write15_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_8_rd78_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd78 read pattern: { h3_8_update_0[d0, d1] -> h3_7[15 + 32d0, 1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write15 = h3_7.h3_7_h3_7_update_0_write15_merged_banks_5.peek_1();
  return value_h3_7_h3_7_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_8_rd79_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd79 read pattern: { h3_8_update_0[d0, d1] -> h3_7[16 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write16 = h3_7.h3_7_h3_7_update_0_write16_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_8_rd8_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd8 read pattern: { h3_8_update_0[d0, d1] -> h3_7[1 + 32d0, 1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write1 = h3_7.h3_7_h3_7_update_0_write1_merged_banks_5.peek_1();
  return value_h3_7_h3_7_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_8_rd80_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd80 read pattern: { h3_8_update_0[d0, d1] -> h3_7[15 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write15 = h3_7.h3_7_h3_7_update_0_write15_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_8_rd81_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd81 read pattern: { h3_8_update_0[d0, d1] -> h3_7[16 + 32d0, -1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write16 = h3_7.h3_7_h3_7_update_0_write16_merged_banks_5.peek_73();
  return value_h3_7_h3_7_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_8_rd82_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd82 read pattern: { h3_8_update_0[d0, d1] -> h3_7[16 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write16 = h3_7.h3_7_h3_7_update_0_write16_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_8_rd83_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd83 read pattern: { h3_8_update_0[d0, d1] -> h3_7[16 + 32d0, 1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write16 = h3_7.h3_7_h3_7_update_0_write16_merged_banks_5.peek_1();
  return value_h3_7_h3_7_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_8_rd84_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd84 read pattern: { h3_8_update_0[d0, d1] -> h3_7[17 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write17 = h3_7.h3_7_h3_7_update_0_write17_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_8_rd85_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd85 read pattern: { h3_8_update_0[d0, d1] -> h3_7[16 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write16 = h3_7.h3_7_h3_7_update_0_write16_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_8_rd86_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd86 read pattern: { h3_8_update_0[d0, d1] -> h3_7[17 + 32d0, -1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write17 = h3_7.h3_7_h3_7_update_0_write17_merged_banks_5.peek_73();
  return value_h3_7_h3_7_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_8_rd87_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd87 read pattern: { h3_8_update_0[d0, d1] -> h3_7[17 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write17 = h3_7.h3_7_h3_7_update_0_write17_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_8_rd88_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd88 read pattern: { h3_8_update_0[d0, d1] -> h3_7[17 + 32d0, 1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write17 = h3_7.h3_7_h3_7_update_0_write17_merged_banks_5.peek_1();
  return value_h3_7_h3_7_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_8_rd89_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd89 read pattern: { h3_8_update_0[d0, d1] -> h3_7[18 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write18 = h3_7.h3_7_h3_7_update_0_write18_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_8_rd9_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd9 read pattern: { h3_8_update_0[d0, d1] -> h3_7[2 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write2 = h3_7.h3_7_h3_7_update_0_write2_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_8_rd90_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd90 read pattern: { h3_8_update_0[d0, d1] -> h3_7[17 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write17 = h3_7.h3_7_h3_7_update_0_write17_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_8_rd91_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd91 read pattern: { h3_8_update_0[d0, d1] -> h3_7[18 + 32d0, -1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write18 = h3_7.h3_7_h3_7_update_0_write18_merged_banks_5.peek_73();
  return value_h3_7_h3_7_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_8_rd92_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd92 read pattern: { h3_8_update_0[d0, d1] -> h3_7[18 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write18 = h3_7.h3_7_h3_7_update_0_write18_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_8_rd93_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd93 read pattern: { h3_8_update_0[d0, d1] -> h3_7[18 + 32d0, 1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write18 = h3_7.h3_7_h3_7_update_0_write18_merged_banks_5.peek_1();
  return value_h3_7_h3_7_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_8_rd94_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd94 read pattern: { h3_8_update_0[d0, d1] -> h3_7[19 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write19 = h3_7.h3_7_h3_7_update_0_write19_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_8_rd95_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd95 read pattern: { h3_8_update_0[d0, d1] -> h3_7[18 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write18 = h3_7.h3_7_h3_7_update_0_write18_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_8_rd96_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd96 read pattern: { h3_8_update_0[d0, d1] -> h3_7[19 + 32d0, -1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write19 = h3_7.h3_7_h3_7_update_0_write19_merged_banks_5.peek_73();
  return value_h3_7_h3_7_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_8_rd97_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd97 read pattern: { h3_8_update_0[d0, d1] -> h3_7[19 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write19 = h3_7.h3_7_h3_7_update_0_write19_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_8_rd98_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd98 read pattern: { h3_8_update_0[d0, d1] -> h3_7[19 + 32d0, 1 + d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write19 = h3_7.h3_7_h3_7_update_0_write19_merged_banks_5.peek_1();
  return value_h3_7_h3_7_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_8_rd99_select(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_8_rd99 read pattern: { h3_8_update_0[d0, d1] -> h3_7[20 + 32d0, d1] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Read schedule : { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  // Write schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
  auto value_h3_7_h3_7_update_0_write20 = h3_7.h3_7_h3_7_update_0_write20_merged_banks_5.peek_37();
  return value_h3_7_h3_7_update_0_write20;
  return 0;
}

// # of bundles = 2
// h3_7_update_0_write
//	h3_7_h3_7_update_0_write0
//	h3_7_h3_7_update_0_write1
//	h3_7_h3_7_update_0_write2
//	h3_7_h3_7_update_0_write3
//	h3_7_h3_7_update_0_write4
//	h3_7_h3_7_update_0_write5
//	h3_7_h3_7_update_0_write6
//	h3_7_h3_7_update_0_write7
//	h3_7_h3_7_update_0_write8
//	h3_7_h3_7_update_0_write9
//	h3_7_h3_7_update_0_write10
//	h3_7_h3_7_update_0_write11
//	h3_7_h3_7_update_0_write12
//	h3_7_h3_7_update_0_write13
//	h3_7_h3_7_update_0_write14
//	h3_7_h3_7_update_0_write15
//	h3_7_h3_7_update_0_write16
//	h3_7_h3_7_update_0_write17
//	h3_7_h3_7_update_0_write18
//	h3_7_h3_7_update_0_write19
//	h3_7_h3_7_update_0_write20
//	h3_7_h3_7_update_0_write21
//	h3_7_h3_7_update_0_write22
//	h3_7_h3_7_update_0_write23
//	h3_7_h3_7_update_0_write24
//	h3_7_h3_7_update_0_write25
//	h3_7_h3_7_update_0_write26
//	h3_7_h3_7_update_0_write27
//	h3_7_h3_7_update_0_write28
//	h3_7_h3_7_update_0_write29
//	h3_7_h3_7_update_0_write30
//	h3_7_h3_7_update_0_write31
inline void h3_7_h3_7_update_0_write_bundle_write(hw_uint<1024>& h3_7_update_0_write, h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
	hw_uint<32>  h3_7_h3_7_update_0_write0_res = h3_7_update_0_write.extract<0, 31>();
	h3_7_h3_7_update_0_write0_write(h3_7_h3_7_update_0_write0_res, h3_7, d0, d1, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write1_res = h3_7_update_0_write.extract<32, 63>();
	h3_7_h3_7_update_0_write1_write(h3_7_h3_7_update_0_write1_res, h3_7, d0, d1, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write2_res = h3_7_update_0_write.extract<64, 95>();
	h3_7_h3_7_update_0_write2_write(h3_7_h3_7_update_0_write2_res, h3_7, d0, d1, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write3_res = h3_7_update_0_write.extract<96, 127>();
	h3_7_h3_7_update_0_write3_write(h3_7_h3_7_update_0_write3_res, h3_7, d0, d1, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write4_res = h3_7_update_0_write.extract<128, 159>();
	h3_7_h3_7_update_0_write4_write(h3_7_h3_7_update_0_write4_res, h3_7, d0, d1, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write5_res = h3_7_update_0_write.extract<160, 191>();
	h3_7_h3_7_update_0_write5_write(h3_7_h3_7_update_0_write5_res, h3_7, d0, d1, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write6_res = h3_7_update_0_write.extract<192, 223>();
	h3_7_h3_7_update_0_write6_write(h3_7_h3_7_update_0_write6_res, h3_7, d0, d1, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write7_res = h3_7_update_0_write.extract<224, 255>();
	h3_7_h3_7_update_0_write7_write(h3_7_h3_7_update_0_write7_res, h3_7, d0, d1, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write8_res = h3_7_update_0_write.extract<256, 287>();
	h3_7_h3_7_update_0_write8_write(h3_7_h3_7_update_0_write8_res, h3_7, d0, d1, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write9_res = h3_7_update_0_write.extract<288, 319>();
	h3_7_h3_7_update_0_write9_write(h3_7_h3_7_update_0_write9_res, h3_7, d0, d1, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write10_res = h3_7_update_0_write.extract<320, 351>();
	h3_7_h3_7_update_0_write10_write(h3_7_h3_7_update_0_write10_res, h3_7, d0, d1, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write11_res = h3_7_update_0_write.extract<352, 383>();
	h3_7_h3_7_update_0_write11_write(h3_7_h3_7_update_0_write11_res, h3_7, d0, d1, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write12_res = h3_7_update_0_write.extract<384, 415>();
	h3_7_h3_7_update_0_write12_write(h3_7_h3_7_update_0_write12_res, h3_7, d0, d1, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write13_res = h3_7_update_0_write.extract<416, 447>();
	h3_7_h3_7_update_0_write13_write(h3_7_h3_7_update_0_write13_res, h3_7, d0, d1, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write14_res = h3_7_update_0_write.extract<448, 479>();
	h3_7_h3_7_update_0_write14_write(h3_7_h3_7_update_0_write14_res, h3_7, d0, d1, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write15_res = h3_7_update_0_write.extract<480, 511>();
	h3_7_h3_7_update_0_write15_write(h3_7_h3_7_update_0_write15_res, h3_7, d0, d1, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write16_res = h3_7_update_0_write.extract<512, 543>();
	h3_7_h3_7_update_0_write16_write(h3_7_h3_7_update_0_write16_res, h3_7, d0, d1, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write17_res = h3_7_update_0_write.extract<544, 575>();
	h3_7_h3_7_update_0_write17_write(h3_7_h3_7_update_0_write17_res, h3_7, d0, d1, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write18_res = h3_7_update_0_write.extract<576, 607>();
	h3_7_h3_7_update_0_write18_write(h3_7_h3_7_update_0_write18_res, h3_7, d0, d1, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write19_res = h3_7_update_0_write.extract<608, 639>();
	h3_7_h3_7_update_0_write19_write(h3_7_h3_7_update_0_write19_res, h3_7, d0, d1, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write20_res = h3_7_update_0_write.extract<640, 671>();
	h3_7_h3_7_update_0_write20_write(h3_7_h3_7_update_0_write20_res, h3_7, d0, d1, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write21_res = h3_7_update_0_write.extract<672, 703>();
	h3_7_h3_7_update_0_write21_write(h3_7_h3_7_update_0_write21_res, h3_7, d0, d1, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write22_res = h3_7_update_0_write.extract<704, 735>();
	h3_7_h3_7_update_0_write22_write(h3_7_h3_7_update_0_write22_res, h3_7, d0, d1, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write23_res = h3_7_update_0_write.extract<736, 767>();
	h3_7_h3_7_update_0_write23_write(h3_7_h3_7_update_0_write23_res, h3_7, d0, d1, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write24_res = h3_7_update_0_write.extract<768, 799>();
	h3_7_h3_7_update_0_write24_write(h3_7_h3_7_update_0_write24_res, h3_7, d0, d1, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write25_res = h3_7_update_0_write.extract<800, 831>();
	h3_7_h3_7_update_0_write25_write(h3_7_h3_7_update_0_write25_res, h3_7, d0, d1, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write26_res = h3_7_update_0_write.extract<832, 863>();
	h3_7_h3_7_update_0_write26_write(h3_7_h3_7_update_0_write26_res, h3_7, d0, d1, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write27_res = h3_7_update_0_write.extract<864, 895>();
	h3_7_h3_7_update_0_write27_write(h3_7_h3_7_update_0_write27_res, h3_7, d0, d1, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write28_res = h3_7_update_0_write.extract<896, 927>();
	h3_7_h3_7_update_0_write28_write(h3_7_h3_7_update_0_write28_res, h3_7, d0, d1, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write29_res = h3_7_update_0_write.extract<928, 959>();
	h3_7_h3_7_update_0_write29_write(h3_7_h3_7_update_0_write29_res, h3_7, d0, d1, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write30_res = h3_7_update_0_write.extract<960, 991>();
	h3_7_h3_7_update_0_write30_write(h3_7_h3_7_update_0_write30_res, h3_7, d0, d1, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write31_res = h3_7_update_0_write.extract<992, 1023>();
	h3_7_h3_7_update_0_write31_write(h3_7_h3_7_update_0_write31_res, h3_7, d0, d1, dynamic_address);
}

// h3_8_update_0_read
//	h3_8_rd0
//	h3_8_rd1
//	h3_8_rd2
//	h3_8_rd3
//	h3_8_rd4
//	h3_8_rd5
//	h3_8_rd6
//	h3_8_rd7
//	h3_8_rd8
//	h3_8_rd9
//	h3_8_rd10
//	h3_8_rd11
//	h3_8_rd12
//	h3_8_rd13
//	h3_8_rd14
//	h3_8_rd15
//	h3_8_rd16
//	h3_8_rd17
//	h3_8_rd18
//	h3_8_rd19
//	h3_8_rd20
//	h3_8_rd21
//	h3_8_rd22
//	h3_8_rd23
//	h3_8_rd24
//	h3_8_rd25
//	h3_8_rd26
//	h3_8_rd27
//	h3_8_rd28
//	h3_8_rd29
//	h3_8_rd30
//	h3_8_rd31
//	h3_8_rd32
//	h3_8_rd33
//	h3_8_rd34
//	h3_8_rd35
//	h3_8_rd36
//	h3_8_rd37
//	h3_8_rd38
//	h3_8_rd39
//	h3_8_rd40
//	h3_8_rd41
//	h3_8_rd42
//	h3_8_rd43
//	h3_8_rd44
//	h3_8_rd45
//	h3_8_rd46
//	h3_8_rd47
//	h3_8_rd48
//	h3_8_rd49
//	h3_8_rd50
//	h3_8_rd51
//	h3_8_rd52
//	h3_8_rd53
//	h3_8_rd54
//	h3_8_rd55
//	h3_8_rd56
//	h3_8_rd57
//	h3_8_rd58
//	h3_8_rd59
//	h3_8_rd60
//	h3_8_rd61
//	h3_8_rd62
//	h3_8_rd63
//	h3_8_rd64
//	h3_8_rd65
//	h3_8_rd66
//	h3_8_rd67
//	h3_8_rd68
//	h3_8_rd69
//	h3_8_rd70
//	h3_8_rd71
//	h3_8_rd72
//	h3_8_rd73
//	h3_8_rd74
//	h3_8_rd75
//	h3_8_rd76
//	h3_8_rd77
//	h3_8_rd78
//	h3_8_rd79
//	h3_8_rd80
//	h3_8_rd81
//	h3_8_rd82
//	h3_8_rd83
//	h3_8_rd84
//	h3_8_rd85
//	h3_8_rd86
//	h3_8_rd87
//	h3_8_rd88
//	h3_8_rd89
//	h3_8_rd90
//	h3_8_rd91
//	h3_8_rd92
//	h3_8_rd93
//	h3_8_rd94
//	h3_8_rd95
//	h3_8_rd96
//	h3_8_rd97
//	h3_8_rd98
//	h3_8_rd99
//	h3_8_rd100
//	h3_8_rd101
//	h3_8_rd102
//	h3_8_rd103
//	h3_8_rd104
//	h3_8_rd105
//	h3_8_rd106
//	h3_8_rd107
//	h3_8_rd108
//	h3_8_rd109
//	h3_8_rd110
//	h3_8_rd111
//	h3_8_rd112
//	h3_8_rd113
//	h3_8_rd114
//	h3_8_rd115
//	h3_8_rd116
//	h3_8_rd117
//	h3_8_rd118
//	h3_8_rd119
//	h3_8_rd120
//	h3_8_rd121
//	h3_8_rd122
//	h3_8_rd123
//	h3_8_rd124
//	h3_8_rd125
//	h3_8_rd126
//	h3_8_rd127
//	h3_8_rd128
//	h3_8_rd129
//	h3_8_rd130
//	h3_8_rd131
//	h3_8_rd132
//	h3_8_rd133
//	h3_8_rd134
//	h3_8_rd135
//	h3_8_rd136
//	h3_8_rd137
//	h3_8_rd138
//	h3_8_rd139
//	h3_8_rd140
//	h3_8_rd141
//	h3_8_rd142
//	h3_8_rd143
//	h3_8_rd144
//	h3_8_rd145
//	h3_8_rd146
//	h3_8_rd147
//	h3_8_rd148
//	h3_8_rd149
//	h3_8_rd150
//	h3_8_rd151
//	h3_8_rd152
//	h3_8_rd153
//	h3_8_rd154
//	h3_8_rd155
//	h3_8_rd156
//	h3_8_rd157
//	h3_8_rd158
//	h3_8_rd159
inline hw_uint<5120> h3_7_h3_8_update_0_read_bundle_read(h3_7_cache& h3_7, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 160
    // h3_8_rd0
    // h3_8_rd1
    // h3_8_rd2
    // h3_8_rd3
    // h3_8_rd4
    // h3_8_rd5
    // h3_8_rd6
    // h3_8_rd7
    // h3_8_rd8
    // h3_8_rd9
    // h3_8_rd10
    // h3_8_rd11
    // h3_8_rd12
    // h3_8_rd13
    // h3_8_rd14
    // h3_8_rd15
    // h3_8_rd16
    // h3_8_rd17
    // h3_8_rd18
    // h3_8_rd19
    // h3_8_rd20
    // h3_8_rd21
    // h3_8_rd22
    // h3_8_rd23
    // h3_8_rd24
    // h3_8_rd25
    // h3_8_rd26
    // h3_8_rd27
    // h3_8_rd28
    // h3_8_rd29
    // h3_8_rd30
    // h3_8_rd31
    // h3_8_rd32
    // h3_8_rd33
    // h3_8_rd34
    // h3_8_rd35
    // h3_8_rd36
    // h3_8_rd37
    // h3_8_rd38
    // h3_8_rd39
    // h3_8_rd40
    // h3_8_rd41
    // h3_8_rd42
    // h3_8_rd43
    // h3_8_rd44
    // h3_8_rd45
    // h3_8_rd46
    // h3_8_rd47
    // h3_8_rd48
    // h3_8_rd49
    // h3_8_rd50
    // h3_8_rd51
    // h3_8_rd52
    // h3_8_rd53
    // h3_8_rd54
    // h3_8_rd55
    // h3_8_rd56
    // h3_8_rd57
    // h3_8_rd58
    // h3_8_rd59
    // h3_8_rd60
    // h3_8_rd61
    // h3_8_rd62
    // h3_8_rd63
    // h3_8_rd64
    // h3_8_rd65
    // h3_8_rd66
    // h3_8_rd67
    // h3_8_rd68
    // h3_8_rd69
    // h3_8_rd70
    // h3_8_rd71
    // h3_8_rd72
    // h3_8_rd73
    // h3_8_rd74
    // h3_8_rd75
    // h3_8_rd76
    // h3_8_rd77
    // h3_8_rd78
    // h3_8_rd79
    // h3_8_rd80
    // h3_8_rd81
    // h3_8_rd82
    // h3_8_rd83
    // h3_8_rd84
    // h3_8_rd85
    // h3_8_rd86
    // h3_8_rd87
    // h3_8_rd88
    // h3_8_rd89
    // h3_8_rd90
    // h3_8_rd91
    // h3_8_rd92
    // h3_8_rd93
    // h3_8_rd94
    // h3_8_rd95
    // h3_8_rd96
    // h3_8_rd97
    // h3_8_rd98
    // h3_8_rd99
    // h3_8_rd100
    // h3_8_rd101
    // h3_8_rd102
    // h3_8_rd103
    // h3_8_rd104
    // h3_8_rd105
    // h3_8_rd106
    // h3_8_rd107
    // h3_8_rd108
    // h3_8_rd109
    // h3_8_rd110
    // h3_8_rd111
    // h3_8_rd112
    // h3_8_rd113
    // h3_8_rd114
    // h3_8_rd115
    // h3_8_rd116
    // h3_8_rd117
    // h3_8_rd118
    // h3_8_rd119
    // h3_8_rd120
    // h3_8_rd121
    // h3_8_rd122
    // h3_8_rd123
    // h3_8_rd124
    // h3_8_rd125
    // h3_8_rd126
    // h3_8_rd127
    // h3_8_rd128
    // h3_8_rd129
    // h3_8_rd130
    // h3_8_rd131
    // h3_8_rd132
    // h3_8_rd133
    // h3_8_rd134
    // h3_8_rd135
    // h3_8_rd136
    // h3_8_rd137
    // h3_8_rd138
    // h3_8_rd139
    // h3_8_rd140
    // h3_8_rd141
    // h3_8_rd142
    // h3_8_rd143
    // h3_8_rd144
    // h3_8_rd145
    // h3_8_rd146
    // h3_8_rd147
    // h3_8_rd148
    // h3_8_rd149
    // h3_8_rd150
    // h3_8_rd151
    // h3_8_rd152
    // h3_8_rd153
    // h3_8_rd154
    // h3_8_rd155
    // h3_8_rd156
    // h3_8_rd157
    // h3_8_rd158
    // h3_8_rd159

	hw_uint<5120> result;
	hw_uint<32>  h3_8_rd0_res = h3_8_rd0_select(h3_7, d0, d1, dynamic_address);
	set_at<0, 5120>(result, h3_8_rd0_res);
	hw_uint<32>  h3_8_rd1_res = h3_8_rd1_select(h3_7, d0, d1, dynamic_address);
	set_at<32, 5120>(result, h3_8_rd1_res);
	hw_uint<32>  h3_8_rd2_res = h3_8_rd2_select(h3_7, d0, d1, dynamic_address);
	set_at<64, 5120>(result, h3_8_rd2_res);
	hw_uint<32>  h3_8_rd3_res = h3_8_rd3_select(h3_7, d0, d1, dynamic_address);
	set_at<96, 5120>(result, h3_8_rd3_res);
	hw_uint<32>  h3_8_rd4_res = h3_8_rd4_select(h3_7, d0, d1, dynamic_address);
	set_at<128, 5120>(result, h3_8_rd4_res);
	hw_uint<32>  h3_8_rd5_res = h3_8_rd5_select(h3_7, d0, d1, dynamic_address);
	set_at<160, 5120>(result, h3_8_rd5_res);
	hw_uint<32>  h3_8_rd6_res = h3_8_rd6_select(h3_7, d0, d1, dynamic_address);
	set_at<192, 5120>(result, h3_8_rd6_res);
	hw_uint<32>  h3_8_rd7_res = h3_8_rd7_select(h3_7, d0, d1, dynamic_address);
	set_at<224, 5120>(result, h3_8_rd7_res);
	hw_uint<32>  h3_8_rd8_res = h3_8_rd8_select(h3_7, d0, d1, dynamic_address);
	set_at<256, 5120>(result, h3_8_rd8_res);
	hw_uint<32>  h3_8_rd9_res = h3_8_rd9_select(h3_7, d0, d1, dynamic_address);
	set_at<288, 5120>(result, h3_8_rd9_res);
	hw_uint<32>  h3_8_rd10_res = h3_8_rd10_select(h3_7, d0, d1, dynamic_address);
	set_at<320, 5120>(result, h3_8_rd10_res);
	hw_uint<32>  h3_8_rd11_res = h3_8_rd11_select(h3_7, d0, d1, dynamic_address);
	set_at<352, 5120>(result, h3_8_rd11_res);
	hw_uint<32>  h3_8_rd12_res = h3_8_rd12_select(h3_7, d0, d1, dynamic_address);
	set_at<384, 5120>(result, h3_8_rd12_res);
	hw_uint<32>  h3_8_rd13_res = h3_8_rd13_select(h3_7, d0, d1, dynamic_address);
	set_at<416, 5120>(result, h3_8_rd13_res);
	hw_uint<32>  h3_8_rd14_res = h3_8_rd14_select(h3_7, d0, d1, dynamic_address);
	set_at<448, 5120>(result, h3_8_rd14_res);
	hw_uint<32>  h3_8_rd15_res = h3_8_rd15_select(h3_7, d0, d1, dynamic_address);
	set_at<480, 5120>(result, h3_8_rd15_res);
	hw_uint<32>  h3_8_rd16_res = h3_8_rd16_select(h3_7, d0, d1, dynamic_address);
	set_at<512, 5120>(result, h3_8_rd16_res);
	hw_uint<32>  h3_8_rd17_res = h3_8_rd17_select(h3_7, d0, d1, dynamic_address);
	set_at<544, 5120>(result, h3_8_rd17_res);
	hw_uint<32>  h3_8_rd18_res = h3_8_rd18_select(h3_7, d0, d1, dynamic_address);
	set_at<576, 5120>(result, h3_8_rd18_res);
	hw_uint<32>  h3_8_rd19_res = h3_8_rd19_select(h3_7, d0, d1, dynamic_address);
	set_at<608, 5120>(result, h3_8_rd19_res);
	hw_uint<32>  h3_8_rd20_res = h3_8_rd20_select(h3_7, d0, d1, dynamic_address);
	set_at<640, 5120>(result, h3_8_rd20_res);
	hw_uint<32>  h3_8_rd21_res = h3_8_rd21_select(h3_7, d0, d1, dynamic_address);
	set_at<672, 5120>(result, h3_8_rd21_res);
	hw_uint<32>  h3_8_rd22_res = h3_8_rd22_select(h3_7, d0, d1, dynamic_address);
	set_at<704, 5120>(result, h3_8_rd22_res);
	hw_uint<32>  h3_8_rd23_res = h3_8_rd23_select(h3_7, d0, d1, dynamic_address);
	set_at<736, 5120>(result, h3_8_rd23_res);
	hw_uint<32>  h3_8_rd24_res = h3_8_rd24_select(h3_7, d0, d1, dynamic_address);
	set_at<768, 5120>(result, h3_8_rd24_res);
	hw_uint<32>  h3_8_rd25_res = h3_8_rd25_select(h3_7, d0, d1, dynamic_address);
	set_at<800, 5120>(result, h3_8_rd25_res);
	hw_uint<32>  h3_8_rd26_res = h3_8_rd26_select(h3_7, d0, d1, dynamic_address);
	set_at<832, 5120>(result, h3_8_rd26_res);
	hw_uint<32>  h3_8_rd27_res = h3_8_rd27_select(h3_7, d0, d1, dynamic_address);
	set_at<864, 5120>(result, h3_8_rd27_res);
	hw_uint<32>  h3_8_rd28_res = h3_8_rd28_select(h3_7, d0, d1, dynamic_address);
	set_at<896, 5120>(result, h3_8_rd28_res);
	hw_uint<32>  h3_8_rd29_res = h3_8_rd29_select(h3_7, d0, d1, dynamic_address);
	set_at<928, 5120>(result, h3_8_rd29_res);
	hw_uint<32>  h3_8_rd30_res = h3_8_rd30_select(h3_7, d0, d1, dynamic_address);
	set_at<960, 5120>(result, h3_8_rd30_res);
	hw_uint<32>  h3_8_rd31_res = h3_8_rd31_select(h3_7, d0, d1, dynamic_address);
	set_at<992, 5120>(result, h3_8_rd31_res);
	hw_uint<32>  h3_8_rd32_res = h3_8_rd32_select(h3_7, d0, d1, dynamic_address);
	set_at<1024, 5120>(result, h3_8_rd32_res);
	hw_uint<32>  h3_8_rd33_res = h3_8_rd33_select(h3_7, d0, d1, dynamic_address);
	set_at<1056, 5120>(result, h3_8_rd33_res);
	hw_uint<32>  h3_8_rd34_res = h3_8_rd34_select(h3_7, d0, d1, dynamic_address);
	set_at<1088, 5120>(result, h3_8_rd34_res);
	hw_uint<32>  h3_8_rd35_res = h3_8_rd35_select(h3_7, d0, d1, dynamic_address);
	set_at<1120, 5120>(result, h3_8_rd35_res);
	hw_uint<32>  h3_8_rd36_res = h3_8_rd36_select(h3_7, d0, d1, dynamic_address);
	set_at<1152, 5120>(result, h3_8_rd36_res);
	hw_uint<32>  h3_8_rd37_res = h3_8_rd37_select(h3_7, d0, d1, dynamic_address);
	set_at<1184, 5120>(result, h3_8_rd37_res);
	hw_uint<32>  h3_8_rd38_res = h3_8_rd38_select(h3_7, d0, d1, dynamic_address);
	set_at<1216, 5120>(result, h3_8_rd38_res);
	hw_uint<32>  h3_8_rd39_res = h3_8_rd39_select(h3_7, d0, d1, dynamic_address);
	set_at<1248, 5120>(result, h3_8_rd39_res);
	hw_uint<32>  h3_8_rd40_res = h3_8_rd40_select(h3_7, d0, d1, dynamic_address);
	set_at<1280, 5120>(result, h3_8_rd40_res);
	hw_uint<32>  h3_8_rd41_res = h3_8_rd41_select(h3_7, d0, d1, dynamic_address);
	set_at<1312, 5120>(result, h3_8_rd41_res);
	hw_uint<32>  h3_8_rd42_res = h3_8_rd42_select(h3_7, d0, d1, dynamic_address);
	set_at<1344, 5120>(result, h3_8_rd42_res);
	hw_uint<32>  h3_8_rd43_res = h3_8_rd43_select(h3_7, d0, d1, dynamic_address);
	set_at<1376, 5120>(result, h3_8_rd43_res);
	hw_uint<32>  h3_8_rd44_res = h3_8_rd44_select(h3_7, d0, d1, dynamic_address);
	set_at<1408, 5120>(result, h3_8_rd44_res);
	hw_uint<32>  h3_8_rd45_res = h3_8_rd45_select(h3_7, d0, d1, dynamic_address);
	set_at<1440, 5120>(result, h3_8_rd45_res);
	hw_uint<32>  h3_8_rd46_res = h3_8_rd46_select(h3_7, d0, d1, dynamic_address);
	set_at<1472, 5120>(result, h3_8_rd46_res);
	hw_uint<32>  h3_8_rd47_res = h3_8_rd47_select(h3_7, d0, d1, dynamic_address);
	set_at<1504, 5120>(result, h3_8_rd47_res);
	hw_uint<32>  h3_8_rd48_res = h3_8_rd48_select(h3_7, d0, d1, dynamic_address);
	set_at<1536, 5120>(result, h3_8_rd48_res);
	hw_uint<32>  h3_8_rd49_res = h3_8_rd49_select(h3_7, d0, d1, dynamic_address);
	set_at<1568, 5120>(result, h3_8_rd49_res);
	hw_uint<32>  h3_8_rd50_res = h3_8_rd50_select(h3_7, d0, d1, dynamic_address);
	set_at<1600, 5120>(result, h3_8_rd50_res);
	hw_uint<32>  h3_8_rd51_res = h3_8_rd51_select(h3_7, d0, d1, dynamic_address);
	set_at<1632, 5120>(result, h3_8_rd51_res);
	hw_uint<32>  h3_8_rd52_res = h3_8_rd52_select(h3_7, d0, d1, dynamic_address);
	set_at<1664, 5120>(result, h3_8_rd52_res);
	hw_uint<32>  h3_8_rd53_res = h3_8_rd53_select(h3_7, d0, d1, dynamic_address);
	set_at<1696, 5120>(result, h3_8_rd53_res);
	hw_uint<32>  h3_8_rd54_res = h3_8_rd54_select(h3_7, d0, d1, dynamic_address);
	set_at<1728, 5120>(result, h3_8_rd54_res);
	hw_uint<32>  h3_8_rd55_res = h3_8_rd55_select(h3_7, d0, d1, dynamic_address);
	set_at<1760, 5120>(result, h3_8_rd55_res);
	hw_uint<32>  h3_8_rd56_res = h3_8_rd56_select(h3_7, d0, d1, dynamic_address);
	set_at<1792, 5120>(result, h3_8_rd56_res);
	hw_uint<32>  h3_8_rd57_res = h3_8_rd57_select(h3_7, d0, d1, dynamic_address);
	set_at<1824, 5120>(result, h3_8_rd57_res);
	hw_uint<32>  h3_8_rd58_res = h3_8_rd58_select(h3_7, d0, d1, dynamic_address);
	set_at<1856, 5120>(result, h3_8_rd58_res);
	hw_uint<32>  h3_8_rd59_res = h3_8_rd59_select(h3_7, d0, d1, dynamic_address);
	set_at<1888, 5120>(result, h3_8_rd59_res);
	hw_uint<32>  h3_8_rd60_res = h3_8_rd60_select(h3_7, d0, d1, dynamic_address);
	set_at<1920, 5120>(result, h3_8_rd60_res);
	hw_uint<32>  h3_8_rd61_res = h3_8_rd61_select(h3_7, d0, d1, dynamic_address);
	set_at<1952, 5120>(result, h3_8_rd61_res);
	hw_uint<32>  h3_8_rd62_res = h3_8_rd62_select(h3_7, d0, d1, dynamic_address);
	set_at<1984, 5120>(result, h3_8_rd62_res);
	hw_uint<32>  h3_8_rd63_res = h3_8_rd63_select(h3_7, d0, d1, dynamic_address);
	set_at<2016, 5120>(result, h3_8_rd63_res);
	hw_uint<32>  h3_8_rd64_res = h3_8_rd64_select(h3_7, d0, d1, dynamic_address);
	set_at<2048, 5120>(result, h3_8_rd64_res);
	hw_uint<32>  h3_8_rd65_res = h3_8_rd65_select(h3_7, d0, d1, dynamic_address);
	set_at<2080, 5120>(result, h3_8_rd65_res);
	hw_uint<32>  h3_8_rd66_res = h3_8_rd66_select(h3_7, d0, d1, dynamic_address);
	set_at<2112, 5120>(result, h3_8_rd66_res);
	hw_uint<32>  h3_8_rd67_res = h3_8_rd67_select(h3_7, d0, d1, dynamic_address);
	set_at<2144, 5120>(result, h3_8_rd67_res);
	hw_uint<32>  h3_8_rd68_res = h3_8_rd68_select(h3_7, d0, d1, dynamic_address);
	set_at<2176, 5120>(result, h3_8_rd68_res);
	hw_uint<32>  h3_8_rd69_res = h3_8_rd69_select(h3_7, d0, d1, dynamic_address);
	set_at<2208, 5120>(result, h3_8_rd69_res);
	hw_uint<32>  h3_8_rd70_res = h3_8_rd70_select(h3_7, d0, d1, dynamic_address);
	set_at<2240, 5120>(result, h3_8_rd70_res);
	hw_uint<32>  h3_8_rd71_res = h3_8_rd71_select(h3_7, d0, d1, dynamic_address);
	set_at<2272, 5120>(result, h3_8_rd71_res);
	hw_uint<32>  h3_8_rd72_res = h3_8_rd72_select(h3_7, d0, d1, dynamic_address);
	set_at<2304, 5120>(result, h3_8_rd72_res);
	hw_uint<32>  h3_8_rd73_res = h3_8_rd73_select(h3_7, d0, d1, dynamic_address);
	set_at<2336, 5120>(result, h3_8_rd73_res);
	hw_uint<32>  h3_8_rd74_res = h3_8_rd74_select(h3_7, d0, d1, dynamic_address);
	set_at<2368, 5120>(result, h3_8_rd74_res);
	hw_uint<32>  h3_8_rd75_res = h3_8_rd75_select(h3_7, d0, d1, dynamic_address);
	set_at<2400, 5120>(result, h3_8_rd75_res);
	hw_uint<32>  h3_8_rd76_res = h3_8_rd76_select(h3_7, d0, d1, dynamic_address);
	set_at<2432, 5120>(result, h3_8_rd76_res);
	hw_uint<32>  h3_8_rd77_res = h3_8_rd77_select(h3_7, d0, d1, dynamic_address);
	set_at<2464, 5120>(result, h3_8_rd77_res);
	hw_uint<32>  h3_8_rd78_res = h3_8_rd78_select(h3_7, d0, d1, dynamic_address);
	set_at<2496, 5120>(result, h3_8_rd78_res);
	hw_uint<32>  h3_8_rd79_res = h3_8_rd79_select(h3_7, d0, d1, dynamic_address);
	set_at<2528, 5120>(result, h3_8_rd79_res);
	hw_uint<32>  h3_8_rd80_res = h3_8_rd80_select(h3_7, d0, d1, dynamic_address);
	set_at<2560, 5120>(result, h3_8_rd80_res);
	hw_uint<32>  h3_8_rd81_res = h3_8_rd81_select(h3_7, d0, d1, dynamic_address);
	set_at<2592, 5120>(result, h3_8_rd81_res);
	hw_uint<32>  h3_8_rd82_res = h3_8_rd82_select(h3_7, d0, d1, dynamic_address);
	set_at<2624, 5120>(result, h3_8_rd82_res);
	hw_uint<32>  h3_8_rd83_res = h3_8_rd83_select(h3_7, d0, d1, dynamic_address);
	set_at<2656, 5120>(result, h3_8_rd83_res);
	hw_uint<32>  h3_8_rd84_res = h3_8_rd84_select(h3_7, d0, d1, dynamic_address);
	set_at<2688, 5120>(result, h3_8_rd84_res);
	hw_uint<32>  h3_8_rd85_res = h3_8_rd85_select(h3_7, d0, d1, dynamic_address);
	set_at<2720, 5120>(result, h3_8_rd85_res);
	hw_uint<32>  h3_8_rd86_res = h3_8_rd86_select(h3_7, d0, d1, dynamic_address);
	set_at<2752, 5120>(result, h3_8_rd86_res);
	hw_uint<32>  h3_8_rd87_res = h3_8_rd87_select(h3_7, d0, d1, dynamic_address);
	set_at<2784, 5120>(result, h3_8_rd87_res);
	hw_uint<32>  h3_8_rd88_res = h3_8_rd88_select(h3_7, d0, d1, dynamic_address);
	set_at<2816, 5120>(result, h3_8_rd88_res);
	hw_uint<32>  h3_8_rd89_res = h3_8_rd89_select(h3_7, d0, d1, dynamic_address);
	set_at<2848, 5120>(result, h3_8_rd89_res);
	hw_uint<32>  h3_8_rd90_res = h3_8_rd90_select(h3_7, d0, d1, dynamic_address);
	set_at<2880, 5120>(result, h3_8_rd90_res);
	hw_uint<32>  h3_8_rd91_res = h3_8_rd91_select(h3_7, d0, d1, dynamic_address);
	set_at<2912, 5120>(result, h3_8_rd91_res);
	hw_uint<32>  h3_8_rd92_res = h3_8_rd92_select(h3_7, d0, d1, dynamic_address);
	set_at<2944, 5120>(result, h3_8_rd92_res);
	hw_uint<32>  h3_8_rd93_res = h3_8_rd93_select(h3_7, d0, d1, dynamic_address);
	set_at<2976, 5120>(result, h3_8_rd93_res);
	hw_uint<32>  h3_8_rd94_res = h3_8_rd94_select(h3_7, d0, d1, dynamic_address);
	set_at<3008, 5120>(result, h3_8_rd94_res);
	hw_uint<32>  h3_8_rd95_res = h3_8_rd95_select(h3_7, d0, d1, dynamic_address);
	set_at<3040, 5120>(result, h3_8_rd95_res);
	hw_uint<32>  h3_8_rd96_res = h3_8_rd96_select(h3_7, d0, d1, dynamic_address);
	set_at<3072, 5120>(result, h3_8_rd96_res);
	hw_uint<32>  h3_8_rd97_res = h3_8_rd97_select(h3_7, d0, d1, dynamic_address);
	set_at<3104, 5120>(result, h3_8_rd97_res);
	hw_uint<32>  h3_8_rd98_res = h3_8_rd98_select(h3_7, d0, d1, dynamic_address);
	set_at<3136, 5120>(result, h3_8_rd98_res);
	hw_uint<32>  h3_8_rd99_res = h3_8_rd99_select(h3_7, d0, d1, dynamic_address);
	set_at<3168, 5120>(result, h3_8_rd99_res);
	hw_uint<32>  h3_8_rd100_res = h3_8_rd100_select(h3_7, d0, d1, dynamic_address);
	set_at<3200, 5120>(result, h3_8_rd100_res);
	hw_uint<32>  h3_8_rd101_res = h3_8_rd101_select(h3_7, d0, d1, dynamic_address);
	set_at<3232, 5120>(result, h3_8_rd101_res);
	hw_uint<32>  h3_8_rd102_res = h3_8_rd102_select(h3_7, d0, d1, dynamic_address);
	set_at<3264, 5120>(result, h3_8_rd102_res);
	hw_uint<32>  h3_8_rd103_res = h3_8_rd103_select(h3_7, d0, d1, dynamic_address);
	set_at<3296, 5120>(result, h3_8_rd103_res);
	hw_uint<32>  h3_8_rd104_res = h3_8_rd104_select(h3_7, d0, d1, dynamic_address);
	set_at<3328, 5120>(result, h3_8_rd104_res);
	hw_uint<32>  h3_8_rd105_res = h3_8_rd105_select(h3_7, d0, d1, dynamic_address);
	set_at<3360, 5120>(result, h3_8_rd105_res);
	hw_uint<32>  h3_8_rd106_res = h3_8_rd106_select(h3_7, d0, d1, dynamic_address);
	set_at<3392, 5120>(result, h3_8_rd106_res);
	hw_uint<32>  h3_8_rd107_res = h3_8_rd107_select(h3_7, d0, d1, dynamic_address);
	set_at<3424, 5120>(result, h3_8_rd107_res);
	hw_uint<32>  h3_8_rd108_res = h3_8_rd108_select(h3_7, d0, d1, dynamic_address);
	set_at<3456, 5120>(result, h3_8_rd108_res);
	hw_uint<32>  h3_8_rd109_res = h3_8_rd109_select(h3_7, d0, d1, dynamic_address);
	set_at<3488, 5120>(result, h3_8_rd109_res);
	hw_uint<32>  h3_8_rd110_res = h3_8_rd110_select(h3_7, d0, d1, dynamic_address);
	set_at<3520, 5120>(result, h3_8_rd110_res);
	hw_uint<32>  h3_8_rd111_res = h3_8_rd111_select(h3_7, d0, d1, dynamic_address);
	set_at<3552, 5120>(result, h3_8_rd111_res);
	hw_uint<32>  h3_8_rd112_res = h3_8_rd112_select(h3_7, d0, d1, dynamic_address);
	set_at<3584, 5120>(result, h3_8_rd112_res);
	hw_uint<32>  h3_8_rd113_res = h3_8_rd113_select(h3_7, d0, d1, dynamic_address);
	set_at<3616, 5120>(result, h3_8_rd113_res);
	hw_uint<32>  h3_8_rd114_res = h3_8_rd114_select(h3_7, d0, d1, dynamic_address);
	set_at<3648, 5120>(result, h3_8_rd114_res);
	hw_uint<32>  h3_8_rd115_res = h3_8_rd115_select(h3_7, d0, d1, dynamic_address);
	set_at<3680, 5120>(result, h3_8_rd115_res);
	hw_uint<32>  h3_8_rd116_res = h3_8_rd116_select(h3_7, d0, d1, dynamic_address);
	set_at<3712, 5120>(result, h3_8_rd116_res);
	hw_uint<32>  h3_8_rd117_res = h3_8_rd117_select(h3_7, d0, d1, dynamic_address);
	set_at<3744, 5120>(result, h3_8_rd117_res);
	hw_uint<32>  h3_8_rd118_res = h3_8_rd118_select(h3_7, d0, d1, dynamic_address);
	set_at<3776, 5120>(result, h3_8_rd118_res);
	hw_uint<32>  h3_8_rd119_res = h3_8_rd119_select(h3_7, d0, d1, dynamic_address);
	set_at<3808, 5120>(result, h3_8_rd119_res);
	hw_uint<32>  h3_8_rd120_res = h3_8_rd120_select(h3_7, d0, d1, dynamic_address);
	set_at<3840, 5120>(result, h3_8_rd120_res);
	hw_uint<32>  h3_8_rd121_res = h3_8_rd121_select(h3_7, d0, d1, dynamic_address);
	set_at<3872, 5120>(result, h3_8_rd121_res);
	hw_uint<32>  h3_8_rd122_res = h3_8_rd122_select(h3_7, d0, d1, dynamic_address);
	set_at<3904, 5120>(result, h3_8_rd122_res);
	hw_uint<32>  h3_8_rd123_res = h3_8_rd123_select(h3_7, d0, d1, dynamic_address);
	set_at<3936, 5120>(result, h3_8_rd123_res);
	hw_uint<32>  h3_8_rd124_res = h3_8_rd124_select(h3_7, d0, d1, dynamic_address);
	set_at<3968, 5120>(result, h3_8_rd124_res);
	hw_uint<32>  h3_8_rd125_res = h3_8_rd125_select(h3_7, d0, d1, dynamic_address);
	set_at<4000, 5120>(result, h3_8_rd125_res);
	hw_uint<32>  h3_8_rd126_res = h3_8_rd126_select(h3_7, d0, d1, dynamic_address);
	set_at<4032, 5120>(result, h3_8_rd126_res);
	hw_uint<32>  h3_8_rd127_res = h3_8_rd127_select(h3_7, d0, d1, dynamic_address);
	set_at<4064, 5120>(result, h3_8_rd127_res);
	hw_uint<32>  h3_8_rd128_res = h3_8_rd128_select(h3_7, d0, d1, dynamic_address);
	set_at<4096, 5120>(result, h3_8_rd128_res);
	hw_uint<32>  h3_8_rd129_res = h3_8_rd129_select(h3_7, d0, d1, dynamic_address);
	set_at<4128, 5120>(result, h3_8_rd129_res);
	hw_uint<32>  h3_8_rd130_res = h3_8_rd130_select(h3_7, d0, d1, dynamic_address);
	set_at<4160, 5120>(result, h3_8_rd130_res);
	hw_uint<32>  h3_8_rd131_res = h3_8_rd131_select(h3_7, d0, d1, dynamic_address);
	set_at<4192, 5120>(result, h3_8_rd131_res);
	hw_uint<32>  h3_8_rd132_res = h3_8_rd132_select(h3_7, d0, d1, dynamic_address);
	set_at<4224, 5120>(result, h3_8_rd132_res);
	hw_uint<32>  h3_8_rd133_res = h3_8_rd133_select(h3_7, d0, d1, dynamic_address);
	set_at<4256, 5120>(result, h3_8_rd133_res);
	hw_uint<32>  h3_8_rd134_res = h3_8_rd134_select(h3_7, d0, d1, dynamic_address);
	set_at<4288, 5120>(result, h3_8_rd134_res);
	hw_uint<32>  h3_8_rd135_res = h3_8_rd135_select(h3_7, d0, d1, dynamic_address);
	set_at<4320, 5120>(result, h3_8_rd135_res);
	hw_uint<32>  h3_8_rd136_res = h3_8_rd136_select(h3_7, d0, d1, dynamic_address);
	set_at<4352, 5120>(result, h3_8_rd136_res);
	hw_uint<32>  h3_8_rd137_res = h3_8_rd137_select(h3_7, d0, d1, dynamic_address);
	set_at<4384, 5120>(result, h3_8_rd137_res);
	hw_uint<32>  h3_8_rd138_res = h3_8_rd138_select(h3_7, d0, d1, dynamic_address);
	set_at<4416, 5120>(result, h3_8_rd138_res);
	hw_uint<32>  h3_8_rd139_res = h3_8_rd139_select(h3_7, d0, d1, dynamic_address);
	set_at<4448, 5120>(result, h3_8_rd139_res);
	hw_uint<32>  h3_8_rd140_res = h3_8_rd140_select(h3_7, d0, d1, dynamic_address);
	set_at<4480, 5120>(result, h3_8_rd140_res);
	hw_uint<32>  h3_8_rd141_res = h3_8_rd141_select(h3_7, d0, d1, dynamic_address);
	set_at<4512, 5120>(result, h3_8_rd141_res);
	hw_uint<32>  h3_8_rd142_res = h3_8_rd142_select(h3_7, d0, d1, dynamic_address);
	set_at<4544, 5120>(result, h3_8_rd142_res);
	hw_uint<32>  h3_8_rd143_res = h3_8_rd143_select(h3_7, d0, d1, dynamic_address);
	set_at<4576, 5120>(result, h3_8_rd143_res);
	hw_uint<32>  h3_8_rd144_res = h3_8_rd144_select(h3_7, d0, d1, dynamic_address);
	set_at<4608, 5120>(result, h3_8_rd144_res);
	hw_uint<32>  h3_8_rd145_res = h3_8_rd145_select(h3_7, d0, d1, dynamic_address);
	set_at<4640, 5120>(result, h3_8_rd145_res);
	hw_uint<32>  h3_8_rd146_res = h3_8_rd146_select(h3_7, d0, d1, dynamic_address);
	set_at<4672, 5120>(result, h3_8_rd146_res);
	hw_uint<32>  h3_8_rd147_res = h3_8_rd147_select(h3_7, d0, d1, dynamic_address);
	set_at<4704, 5120>(result, h3_8_rd147_res);
	hw_uint<32>  h3_8_rd148_res = h3_8_rd148_select(h3_7, d0, d1, dynamic_address);
	set_at<4736, 5120>(result, h3_8_rd148_res);
	hw_uint<32>  h3_8_rd149_res = h3_8_rd149_select(h3_7, d0, d1, dynamic_address);
	set_at<4768, 5120>(result, h3_8_rd149_res);
	hw_uint<32>  h3_8_rd150_res = h3_8_rd150_select(h3_7, d0, d1, dynamic_address);
	set_at<4800, 5120>(result, h3_8_rd150_res);
	hw_uint<32>  h3_8_rd151_res = h3_8_rd151_select(h3_7, d0, d1, dynamic_address);
	set_at<4832, 5120>(result, h3_8_rd151_res);
	hw_uint<32>  h3_8_rd152_res = h3_8_rd152_select(h3_7, d0, d1, dynamic_address);
	set_at<4864, 5120>(result, h3_8_rd152_res);
	hw_uint<32>  h3_8_rd153_res = h3_8_rd153_select(h3_7, d0, d1, dynamic_address);
	set_at<4896, 5120>(result, h3_8_rd153_res);
	hw_uint<32>  h3_8_rd154_res = h3_8_rd154_select(h3_7, d0, d1, dynamic_address);
	set_at<4928, 5120>(result, h3_8_rd154_res);
	hw_uint<32>  h3_8_rd155_res = h3_8_rd155_select(h3_7, d0, d1, dynamic_address);
	set_at<4960, 5120>(result, h3_8_rd155_res);
	hw_uint<32>  h3_8_rd156_res = h3_8_rd156_select(h3_7, d0, d1, dynamic_address);
	set_at<4992, 5120>(result, h3_8_rd156_res);
	hw_uint<32>  h3_8_rd157_res = h3_8_rd157_select(h3_7, d0, d1, dynamic_address);
	set_at<5024, 5120>(result, h3_8_rd157_res);
	hw_uint<32>  h3_8_rd158_res = h3_8_rd158_select(h3_7, d0, d1, dynamic_address);
	set_at<5056, 5120>(result, h3_8_rd158_res);
	hw_uint<32>  h3_8_rd159_res = h3_8_rd159_select(h3_7, d0, d1, dynamic_address);
	set_at<5088, 5120>(result, h3_8_rd159_res);
	return result;
}

struct h3_8_h3_8_update_0_write0_merged_banks_5_cache {
	// RAM Box: {[0, 1024], [-1, 1023]}
	// Capacity: 70
	// # of read delays: 5
  // 0, 1, 34, 35, 69
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 32> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 33> f7;
	hw_uint<32>  f8;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_33() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_34() {
		return f4;
	}

	inline hw_uint<32>  peek_35() {
		return f6;
	}

	inline hw_uint<32>  peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_69() {
		return f8;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 32
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 32 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write1_merged_banks_5_cache {
	// RAM Box: {[1, 993], [-1, 1024]}
	// Capacity: 70
	// # of read delays: 4
  // 0, 1, 35, 69
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 33> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_35() {
		return f4;
	}

	inline hw_uint<32>  peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_69() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write10_merged_banks_5_cache {
	// RAM Box: {[10, 1002], [-1, 1024]}
	// Capacity: 70
	// # of read delays: 4
  // 0, 1, 35, 69
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 33> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_35() {
		return f4;
	}

	inline hw_uint<32>  peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_69() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write11_merged_banks_5_cache {
	// RAM Box: {[11, 1003], [-1, 1024]}
	// Capacity: 70
	// # of read delays: 4
  // 0, 1, 35, 69
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 33> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_35() {
		return f4;
	}

	inline hw_uint<32>  peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_69() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write12_merged_banks_5_cache {
	// RAM Box: {[12, 1004], [-1, 1024]}
	// Capacity: 70
	// # of read delays: 4
  // 0, 1, 35, 69
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 33> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_35() {
		return f4;
	}

	inline hw_uint<32>  peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_69() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write13_merged_banks_5_cache {
	// RAM Box: {[13, 1005], [-1, 1024]}
	// Capacity: 70
	// # of read delays: 4
  // 0, 1, 35, 69
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 33> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_35() {
		return f4;
	}

	inline hw_uint<32>  peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_69() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write14_merged_banks_5_cache {
	// RAM Box: {[14, 1006], [-1, 1024]}
	// Capacity: 70
	// # of read delays: 4
  // 0, 1, 35, 69
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 33> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_35() {
		return f4;
	}

	inline hw_uint<32>  peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_69() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write15_merged_banks_5_cache {
	// RAM Box: {[15, 1007], [-1, 1024]}
	// Capacity: 70
	// # of read delays: 4
  // 0, 1, 35, 69
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 33> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_35() {
		return f4;
	}

	inline hw_uint<32>  peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_69() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write16_merged_banks_5_cache {
	// RAM Box: {[16, 1008], [-1, 1024]}
	// Capacity: 70
	// # of read delays: 4
  // 0, 1, 35, 69
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 33> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_35() {
		return f4;
	}

	inline hw_uint<32>  peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_69() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write17_merged_banks_5_cache {
	// RAM Box: {[17, 1009], [-1, 1024]}
	// Capacity: 70
	// # of read delays: 4
  // 0, 1, 35, 69
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 33> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_35() {
		return f4;
	}

	inline hw_uint<32>  peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_69() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write18_merged_banks_5_cache {
	// RAM Box: {[18, 1010], [-1, 1024]}
	// Capacity: 70
	// # of read delays: 4
  // 0, 1, 35, 69
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 33> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_35() {
		return f4;
	}

	inline hw_uint<32>  peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_69() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write19_merged_banks_5_cache {
	// RAM Box: {[19, 1011], [-1, 1024]}
	// Capacity: 70
	// # of read delays: 4
  // 0, 1, 35, 69
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 33> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_35() {
		return f4;
	}

	inline hw_uint<32>  peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_69() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write2_merged_banks_5_cache {
	// RAM Box: {[2, 994], [-1, 1024]}
	// Capacity: 70
	// # of read delays: 4
  // 0, 1, 35, 69
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 33> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_35() {
		return f4;
	}

	inline hw_uint<32>  peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_69() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write20_merged_banks_5_cache {
	// RAM Box: {[20, 1012], [-1, 1024]}
	// Capacity: 70
	// # of read delays: 4
  // 0, 1, 35, 69
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 33> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_35() {
		return f4;
	}

	inline hw_uint<32>  peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_69() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write21_merged_banks_5_cache {
	// RAM Box: {[21, 1013], [-1, 1024]}
	// Capacity: 70
	// # of read delays: 4
  // 0, 1, 35, 69
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 33> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_35() {
		return f4;
	}

	inline hw_uint<32>  peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_69() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write22_merged_banks_5_cache {
	// RAM Box: {[22, 1014], [-1, 1024]}
	// Capacity: 70
	// # of read delays: 4
  // 0, 1, 35, 69
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 33> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_35() {
		return f4;
	}

	inline hw_uint<32>  peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_69() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write23_merged_banks_5_cache {
	// RAM Box: {[23, 1015], [-1, 1024]}
	// Capacity: 70
	// # of read delays: 4
  // 0, 1, 35, 69
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 33> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_35() {
		return f4;
	}

	inline hw_uint<32>  peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_69() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write24_merged_banks_5_cache {
	// RAM Box: {[24, 1016], [-1, 1024]}
	// Capacity: 70
	// # of read delays: 4
  // 0, 1, 35, 69
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 33> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_35() {
		return f4;
	}

	inline hw_uint<32>  peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_69() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write25_merged_banks_5_cache {
	// RAM Box: {[25, 1017], [-1, 1024]}
	// Capacity: 70
	// # of read delays: 4
  // 0, 1, 35, 69
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 33> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_35() {
		return f4;
	}

	inline hw_uint<32>  peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_69() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write26_merged_banks_5_cache {
	// RAM Box: {[26, 1018], [-1, 1024]}
	// Capacity: 70
	// # of read delays: 4
  // 0, 1, 35, 69
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 33> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_35() {
		return f4;
	}

	inline hw_uint<32>  peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_69() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write27_merged_banks_5_cache {
	// RAM Box: {[27, 1019], [-1, 1024]}
	// Capacity: 70
	// # of read delays: 4
  // 0, 1, 35, 69
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 33> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_35() {
		return f4;
	}

	inline hw_uint<32>  peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_69() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write28_merged_banks_5_cache {
	// RAM Box: {[28, 1020], [-1, 1024]}
	// Capacity: 70
	// # of read delays: 4
  // 0, 1, 35, 69
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 33> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_35() {
		return f4;
	}

	inline hw_uint<32>  peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_69() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write29_merged_banks_5_cache {
	// RAM Box: {[29, 1021], [-1, 1024]}
	// Capacity: 70
	// # of read delays: 4
  // 0, 1, 35, 69
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 33> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_35() {
		return f4;
	}

	inline hw_uint<32>  peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_69() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write3_merged_banks_5_cache {
	// RAM Box: {[3, 995], [-1, 1024]}
	// Capacity: 70
	// # of read delays: 4
  // 0, 1, 35, 69
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 33> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_35() {
		return f4;
	}

	inline hw_uint<32>  peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_69() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write30_merged_banks_5_cache {
	// RAM Box: {[30, 1022], [-1, 1024]}
	// Capacity: 70
	// # of read delays: 4
  // 0, 1, 35, 69
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 33> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_35() {
		return f4;
	}

	inline hw_uint<32>  peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_69() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write31_merged_banks_5_cache {
	// RAM Box: {[-1, 1023], [0, 1024]}
	// Capacity: 70
	// # of read delays: 5
  // 0, 1, 35, 36, 69
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 33> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 32> f7;
	hw_uint<32>  f8;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_35() {
		return f4;
	}

	inline hw_uint<32>  peek_36() {
		return f6;
	}

	inline hw_uint<32>  peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_69() {
		return f8;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 32
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 32 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write4_merged_banks_5_cache {
	// RAM Box: {[4, 996], [-1, 1024]}
	// Capacity: 70
	// # of read delays: 4
  // 0, 1, 35, 69
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 33> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_35() {
		return f4;
	}

	inline hw_uint<32>  peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_69() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write5_merged_banks_5_cache {
	// RAM Box: {[5, 997], [-1, 1024]}
	// Capacity: 70
	// # of read delays: 4
  // 0, 1, 35, 69
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 33> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_35() {
		return f4;
	}

	inline hw_uint<32>  peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_69() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write6_merged_banks_5_cache {
	// RAM Box: {[6, 998], [-1, 1024]}
	// Capacity: 70
	// # of read delays: 4
  // 0, 1, 35, 69
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 33> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_35() {
		return f4;
	}

	inline hw_uint<32>  peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_69() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write7_merged_banks_5_cache {
	// RAM Box: {[7, 999], [-1, 1024]}
	// Capacity: 70
	// # of read delays: 4
  // 0, 1, 35, 69
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 33> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_35() {
		return f4;
	}

	inline hw_uint<32>  peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_69() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write8_merged_banks_5_cache {
	// RAM Box: {[8, 1000], [-1, 1024]}
	// Capacity: 70
	// # of read delays: 4
  // 0, 1, 35, 69
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 33> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_35() {
		return f4;
	}

	inline hw_uint<32>  peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_69() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_8_h3_8_update_0_write9_merged_banks_5_cache {
	// RAM Box: {[9, 1001], [-1, 1024]}
	// Capacity: 70
	// # of read delays: 4
  // 0, 1, 35, 69
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 33> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 33> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_34() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_35() {
		return f4;
	}

	inline hw_uint<32>  peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_69() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 33
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 33 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct h3_8_cache {
  // # of banks: 32
  h3_8_h3_8_update_0_write0_merged_banks_5_cache h3_8_h3_8_update_0_write0_merged_banks_5;
  h3_8_h3_8_update_0_write1_merged_banks_5_cache h3_8_h3_8_update_0_write1_merged_banks_5;
  h3_8_h3_8_update_0_write10_merged_banks_5_cache h3_8_h3_8_update_0_write10_merged_banks_5;
  h3_8_h3_8_update_0_write11_merged_banks_5_cache h3_8_h3_8_update_0_write11_merged_banks_5;
  h3_8_h3_8_update_0_write12_merged_banks_5_cache h3_8_h3_8_update_0_write12_merged_banks_5;
  h3_8_h3_8_update_0_write13_merged_banks_5_cache h3_8_h3_8_update_0_write13_merged_banks_5;
  h3_8_h3_8_update_0_write14_merged_banks_5_cache h3_8_h3_8_update_0_write14_merged_banks_5;
  h3_8_h3_8_update_0_write15_merged_banks_5_cache h3_8_h3_8_update_0_write15_merged_banks_5;
  h3_8_h3_8_update_0_write16_merged_banks_5_cache h3_8_h3_8_update_0_write16_merged_banks_5;
  h3_8_h3_8_update_0_write17_merged_banks_5_cache h3_8_h3_8_update_0_write17_merged_banks_5;
  h3_8_h3_8_update_0_write18_merged_banks_5_cache h3_8_h3_8_update_0_write18_merged_banks_5;
  h3_8_h3_8_update_0_write19_merged_banks_5_cache h3_8_h3_8_update_0_write19_merged_banks_5;
  h3_8_h3_8_update_0_write2_merged_banks_5_cache h3_8_h3_8_update_0_write2_merged_banks_5;
  h3_8_h3_8_update_0_write20_merged_banks_5_cache h3_8_h3_8_update_0_write20_merged_banks_5;
  h3_8_h3_8_update_0_write21_merged_banks_5_cache h3_8_h3_8_update_0_write21_merged_banks_5;
  h3_8_h3_8_update_0_write22_merged_banks_5_cache h3_8_h3_8_update_0_write22_merged_banks_5;
  h3_8_h3_8_update_0_write23_merged_banks_5_cache h3_8_h3_8_update_0_write23_merged_banks_5;
  h3_8_h3_8_update_0_write24_merged_banks_5_cache h3_8_h3_8_update_0_write24_merged_banks_5;
  h3_8_h3_8_update_0_write25_merged_banks_5_cache h3_8_h3_8_update_0_write25_merged_banks_5;
  h3_8_h3_8_update_0_write26_merged_banks_5_cache h3_8_h3_8_update_0_write26_merged_banks_5;
  h3_8_h3_8_update_0_write27_merged_banks_5_cache h3_8_h3_8_update_0_write27_merged_banks_5;
  h3_8_h3_8_update_0_write28_merged_banks_5_cache h3_8_h3_8_update_0_write28_merged_banks_5;
  h3_8_h3_8_update_0_write29_merged_banks_5_cache h3_8_h3_8_update_0_write29_merged_banks_5;
  h3_8_h3_8_update_0_write3_merged_banks_5_cache h3_8_h3_8_update_0_write3_merged_banks_5;
  h3_8_h3_8_update_0_write30_merged_banks_5_cache h3_8_h3_8_update_0_write30_merged_banks_5;
  h3_8_h3_8_update_0_write31_merged_banks_5_cache h3_8_h3_8_update_0_write31_merged_banks_5;
  h3_8_h3_8_update_0_write4_merged_banks_5_cache h3_8_h3_8_update_0_write4_merged_banks_5;
  h3_8_h3_8_update_0_write5_merged_banks_5_cache h3_8_h3_8_update_0_write5_merged_banks_5;
  h3_8_h3_8_update_0_write6_merged_banks_5_cache h3_8_h3_8_update_0_write6_merged_banks_5;
  h3_8_h3_8_update_0_write7_merged_banks_5_cache h3_8_h3_8_update_0_write7_merged_banks_5;
  h3_8_h3_8_update_0_write8_merged_banks_5_cache h3_8_h3_8_update_0_write8_merged_banks_5;
  h3_8_h3_8_update_0_write9_merged_banks_5_cache h3_8_h3_8_update_0_write9_merged_banks_5;
};



inline void h3_8_h3_8_update_0_write0_write(hw_uint<32> & h3_8_h3_8_update_0_write0, h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write0_merged_banks_5.push(h3_8_h3_8_update_0_write0);
}

inline void h3_8_h3_8_update_0_write1_write(hw_uint<32> & h3_8_h3_8_update_0_write1, h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write1_merged_banks_5.push(h3_8_h3_8_update_0_write1);
}

inline void h3_8_h3_8_update_0_write10_write(hw_uint<32> & h3_8_h3_8_update_0_write10, h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write10_merged_banks_5.push(h3_8_h3_8_update_0_write10);
}

inline void h3_8_h3_8_update_0_write11_write(hw_uint<32> & h3_8_h3_8_update_0_write11, h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write11_merged_banks_5.push(h3_8_h3_8_update_0_write11);
}

inline void h3_8_h3_8_update_0_write12_write(hw_uint<32> & h3_8_h3_8_update_0_write12, h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write12_merged_banks_5.push(h3_8_h3_8_update_0_write12);
}

inline void h3_8_h3_8_update_0_write13_write(hw_uint<32> & h3_8_h3_8_update_0_write13, h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write13_merged_banks_5.push(h3_8_h3_8_update_0_write13);
}

inline void h3_8_h3_8_update_0_write14_write(hw_uint<32> & h3_8_h3_8_update_0_write14, h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write14_merged_banks_5.push(h3_8_h3_8_update_0_write14);
}

inline void h3_8_h3_8_update_0_write15_write(hw_uint<32> & h3_8_h3_8_update_0_write15, h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write15_merged_banks_5.push(h3_8_h3_8_update_0_write15);
}

inline void h3_8_h3_8_update_0_write16_write(hw_uint<32> & h3_8_h3_8_update_0_write16, h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write16_merged_banks_5.push(h3_8_h3_8_update_0_write16);
}

inline void h3_8_h3_8_update_0_write17_write(hw_uint<32> & h3_8_h3_8_update_0_write17, h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write17_merged_banks_5.push(h3_8_h3_8_update_0_write17);
}

inline void h3_8_h3_8_update_0_write18_write(hw_uint<32> & h3_8_h3_8_update_0_write18, h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write18_merged_banks_5.push(h3_8_h3_8_update_0_write18);
}

inline void h3_8_h3_8_update_0_write19_write(hw_uint<32> & h3_8_h3_8_update_0_write19, h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write19_merged_banks_5.push(h3_8_h3_8_update_0_write19);
}

inline void h3_8_h3_8_update_0_write2_write(hw_uint<32> & h3_8_h3_8_update_0_write2, h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write2_merged_banks_5.push(h3_8_h3_8_update_0_write2);
}

inline void h3_8_h3_8_update_0_write20_write(hw_uint<32> & h3_8_h3_8_update_0_write20, h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write20_merged_banks_5.push(h3_8_h3_8_update_0_write20);
}

inline void h3_8_h3_8_update_0_write21_write(hw_uint<32> & h3_8_h3_8_update_0_write21, h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write21_merged_banks_5.push(h3_8_h3_8_update_0_write21);
}

inline void h3_8_h3_8_update_0_write22_write(hw_uint<32> & h3_8_h3_8_update_0_write22, h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write22_merged_banks_5.push(h3_8_h3_8_update_0_write22);
}

inline void h3_8_h3_8_update_0_write23_write(hw_uint<32> & h3_8_h3_8_update_0_write23, h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write23_merged_banks_5.push(h3_8_h3_8_update_0_write23);
}

inline void h3_8_h3_8_update_0_write24_write(hw_uint<32> & h3_8_h3_8_update_0_write24, h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write24_merged_banks_5.push(h3_8_h3_8_update_0_write24);
}

inline void h3_8_h3_8_update_0_write25_write(hw_uint<32> & h3_8_h3_8_update_0_write25, h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write25_merged_banks_5.push(h3_8_h3_8_update_0_write25);
}

inline void h3_8_h3_8_update_0_write26_write(hw_uint<32> & h3_8_h3_8_update_0_write26, h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write26_merged_banks_5.push(h3_8_h3_8_update_0_write26);
}

inline void h3_8_h3_8_update_0_write27_write(hw_uint<32> & h3_8_h3_8_update_0_write27, h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write27_merged_banks_5.push(h3_8_h3_8_update_0_write27);
}

inline void h3_8_h3_8_update_0_write28_write(hw_uint<32> & h3_8_h3_8_update_0_write28, h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write28_merged_banks_5.push(h3_8_h3_8_update_0_write28);
}

inline void h3_8_h3_8_update_0_write29_write(hw_uint<32> & h3_8_h3_8_update_0_write29, h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write29_merged_banks_5.push(h3_8_h3_8_update_0_write29);
}

inline void h3_8_h3_8_update_0_write3_write(hw_uint<32> & h3_8_h3_8_update_0_write3, h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write3_merged_banks_5.push(h3_8_h3_8_update_0_write3);
}

inline void h3_8_h3_8_update_0_write30_write(hw_uint<32> & h3_8_h3_8_update_0_write30, h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write30_merged_banks_5.push(h3_8_h3_8_update_0_write30);
}

inline void h3_8_h3_8_update_0_write31_write(hw_uint<32> & h3_8_h3_8_update_0_write31, h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write31_merged_banks_5.push(h3_8_h3_8_update_0_write31);
}

inline void h3_8_h3_8_update_0_write4_write(hw_uint<32> & h3_8_h3_8_update_0_write4, h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write4_merged_banks_5.push(h3_8_h3_8_update_0_write4);
}

inline void h3_8_h3_8_update_0_write5_write(hw_uint<32> & h3_8_h3_8_update_0_write5, h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write5_merged_banks_5.push(h3_8_h3_8_update_0_write5);
}

inline void h3_8_h3_8_update_0_write6_write(hw_uint<32> & h3_8_h3_8_update_0_write6, h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write6_merged_banks_5.push(h3_8_h3_8_update_0_write6);
}

inline void h3_8_h3_8_update_0_write7_write(hw_uint<32> & h3_8_h3_8_update_0_write7, h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write7_merged_banks_5.push(h3_8_h3_8_update_0_write7);
}

inline void h3_8_h3_8_update_0_write8_write(hw_uint<32> & h3_8_h3_8_update_0_write8, h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write8_merged_banks_5.push(h3_8_h3_8_update_0_write8);
}

inline void h3_8_h3_8_update_0_write9_write(hw_uint<32> & h3_8_h3_8_update_0_write9, h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
  h3_8.h3_8_h3_8_update_0_write9_merged_banks_5.push(h3_8_h3_8_update_0_write9);
}

inline hw_uint<32>  h3_9_rd0_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd0 read pattern: { h3_9_update_0[d0, d1] -> h3_8[-1 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write31 = h3_8.h3_8_h3_8_update_0_write31_merged_banks_5.peek_36();
  return value_h3_8_h3_8_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_9_rd1_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd1 read pattern: { h3_9_update_0[d0, d1] -> h3_8[32d0, -1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write0 = h3_8.h3_8_h3_8_update_0_write0_merged_banks_5.peek_69();
  return value_h3_8_h3_8_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_9_rd10_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd10 read pattern: { h3_9_update_0[d0, d1] -> h3_8[1 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write1 = h3_8.h3_8_h3_8_update_0_write1_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_9_rd100_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd100 read pattern: { h3_9_update_0[d0, d1] -> h3_8[19 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write19 = h3_8.h3_8_h3_8_update_0_write19_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_9_rd101_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd101 read pattern: { h3_9_update_0[d0, d1] -> h3_8[20 + 32d0, -1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write20 = h3_8.h3_8_h3_8_update_0_write20_merged_banks_5.peek_69();
  return value_h3_8_h3_8_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_9_rd102_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd102 read pattern: { h3_9_update_0[d0, d1] -> h3_8[20 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write20 = h3_8.h3_8_h3_8_update_0_write20_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_9_rd103_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd103 read pattern: { h3_9_update_0[d0, d1] -> h3_8[20 + 32d0, 1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write20 = h3_8.h3_8_h3_8_update_0_write20_merged_banks_5.peek_1();
  return value_h3_8_h3_8_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_9_rd104_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd104 read pattern: { h3_9_update_0[d0, d1] -> h3_8[21 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write21 = h3_8.h3_8_h3_8_update_0_write21_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_9_rd105_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd105 read pattern: { h3_9_update_0[d0, d1] -> h3_8[20 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write20 = h3_8.h3_8_h3_8_update_0_write20_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_9_rd106_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd106 read pattern: { h3_9_update_0[d0, d1] -> h3_8[21 + 32d0, -1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write21 = h3_8.h3_8_h3_8_update_0_write21_merged_banks_5.peek_69();
  return value_h3_8_h3_8_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_9_rd107_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd107 read pattern: { h3_9_update_0[d0, d1] -> h3_8[21 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write21 = h3_8.h3_8_h3_8_update_0_write21_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_9_rd108_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd108 read pattern: { h3_9_update_0[d0, d1] -> h3_8[21 + 32d0, 1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write21 = h3_8.h3_8_h3_8_update_0_write21_merged_banks_5.peek_1();
  return value_h3_8_h3_8_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_9_rd109_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd109 read pattern: { h3_9_update_0[d0, d1] -> h3_8[22 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write22 = h3_8.h3_8_h3_8_update_0_write22_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_9_rd11_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd11 read pattern: { h3_9_update_0[d0, d1] -> h3_8[2 + 32d0, -1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write2 = h3_8.h3_8_h3_8_update_0_write2_merged_banks_5.peek_69();
  return value_h3_8_h3_8_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_9_rd110_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd110 read pattern: { h3_9_update_0[d0, d1] -> h3_8[21 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write21 = h3_8.h3_8_h3_8_update_0_write21_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_9_rd111_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd111 read pattern: { h3_9_update_0[d0, d1] -> h3_8[22 + 32d0, -1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write22 = h3_8.h3_8_h3_8_update_0_write22_merged_banks_5.peek_69();
  return value_h3_8_h3_8_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_9_rd112_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd112 read pattern: { h3_9_update_0[d0, d1] -> h3_8[22 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write22 = h3_8.h3_8_h3_8_update_0_write22_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_9_rd113_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd113 read pattern: { h3_9_update_0[d0, d1] -> h3_8[22 + 32d0, 1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write22 = h3_8.h3_8_h3_8_update_0_write22_merged_banks_5.peek_1();
  return value_h3_8_h3_8_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_9_rd114_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd114 read pattern: { h3_9_update_0[d0, d1] -> h3_8[23 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write23 = h3_8.h3_8_h3_8_update_0_write23_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_9_rd115_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd115 read pattern: { h3_9_update_0[d0, d1] -> h3_8[22 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write22 = h3_8.h3_8_h3_8_update_0_write22_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_9_rd116_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd116 read pattern: { h3_9_update_0[d0, d1] -> h3_8[23 + 32d0, -1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write23 = h3_8.h3_8_h3_8_update_0_write23_merged_banks_5.peek_69();
  return value_h3_8_h3_8_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_9_rd117_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd117 read pattern: { h3_9_update_0[d0, d1] -> h3_8[23 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write23 = h3_8.h3_8_h3_8_update_0_write23_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_9_rd118_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd118 read pattern: { h3_9_update_0[d0, d1] -> h3_8[23 + 32d0, 1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write23 = h3_8.h3_8_h3_8_update_0_write23_merged_banks_5.peek_1();
  return value_h3_8_h3_8_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_9_rd119_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd119 read pattern: { h3_9_update_0[d0, d1] -> h3_8[24 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write24 = h3_8.h3_8_h3_8_update_0_write24_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_9_rd12_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd12 read pattern: { h3_9_update_0[d0, d1] -> h3_8[2 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write2 = h3_8.h3_8_h3_8_update_0_write2_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_9_rd120_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd120 read pattern: { h3_9_update_0[d0, d1] -> h3_8[23 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write23 = h3_8.h3_8_h3_8_update_0_write23_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_9_rd121_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd121 read pattern: { h3_9_update_0[d0, d1] -> h3_8[24 + 32d0, -1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write24 = h3_8.h3_8_h3_8_update_0_write24_merged_banks_5.peek_69();
  return value_h3_8_h3_8_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_9_rd122_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd122 read pattern: { h3_9_update_0[d0, d1] -> h3_8[24 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write24 = h3_8.h3_8_h3_8_update_0_write24_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_9_rd123_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd123 read pattern: { h3_9_update_0[d0, d1] -> h3_8[24 + 32d0, 1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write24 = h3_8.h3_8_h3_8_update_0_write24_merged_banks_5.peek_1();
  return value_h3_8_h3_8_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_9_rd124_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd124 read pattern: { h3_9_update_0[d0, d1] -> h3_8[25 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write25 = h3_8.h3_8_h3_8_update_0_write25_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_9_rd125_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd125 read pattern: { h3_9_update_0[d0, d1] -> h3_8[24 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write24 = h3_8.h3_8_h3_8_update_0_write24_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_9_rd126_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd126 read pattern: { h3_9_update_0[d0, d1] -> h3_8[25 + 32d0, -1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write25 = h3_8.h3_8_h3_8_update_0_write25_merged_banks_5.peek_69();
  return value_h3_8_h3_8_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_9_rd127_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd127 read pattern: { h3_9_update_0[d0, d1] -> h3_8[25 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write25 = h3_8.h3_8_h3_8_update_0_write25_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_9_rd128_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd128 read pattern: { h3_9_update_0[d0, d1] -> h3_8[25 + 32d0, 1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write25 = h3_8.h3_8_h3_8_update_0_write25_merged_banks_5.peek_1();
  return value_h3_8_h3_8_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_9_rd129_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd129 read pattern: { h3_9_update_0[d0, d1] -> h3_8[26 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write26 = h3_8.h3_8_h3_8_update_0_write26_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_9_rd13_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd13 read pattern: { h3_9_update_0[d0, d1] -> h3_8[2 + 32d0, 1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write2 = h3_8.h3_8_h3_8_update_0_write2_merged_banks_5.peek_1();
  return value_h3_8_h3_8_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_9_rd130_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd130 read pattern: { h3_9_update_0[d0, d1] -> h3_8[25 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write25 = h3_8.h3_8_h3_8_update_0_write25_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_9_rd131_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd131 read pattern: { h3_9_update_0[d0, d1] -> h3_8[26 + 32d0, -1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write26 = h3_8.h3_8_h3_8_update_0_write26_merged_banks_5.peek_69();
  return value_h3_8_h3_8_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_9_rd132_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd132 read pattern: { h3_9_update_0[d0, d1] -> h3_8[26 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write26 = h3_8.h3_8_h3_8_update_0_write26_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_9_rd133_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd133 read pattern: { h3_9_update_0[d0, d1] -> h3_8[26 + 32d0, 1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write26 = h3_8.h3_8_h3_8_update_0_write26_merged_banks_5.peek_1();
  return value_h3_8_h3_8_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_9_rd134_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd134 read pattern: { h3_9_update_0[d0, d1] -> h3_8[27 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write27 = h3_8.h3_8_h3_8_update_0_write27_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_9_rd135_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd135 read pattern: { h3_9_update_0[d0, d1] -> h3_8[26 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write26 = h3_8.h3_8_h3_8_update_0_write26_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_9_rd136_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd136 read pattern: { h3_9_update_0[d0, d1] -> h3_8[27 + 32d0, -1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write27 = h3_8.h3_8_h3_8_update_0_write27_merged_banks_5.peek_69();
  return value_h3_8_h3_8_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_9_rd137_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd137 read pattern: { h3_9_update_0[d0, d1] -> h3_8[27 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write27 = h3_8.h3_8_h3_8_update_0_write27_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_9_rd138_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd138 read pattern: { h3_9_update_0[d0, d1] -> h3_8[27 + 32d0, 1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write27 = h3_8.h3_8_h3_8_update_0_write27_merged_banks_5.peek_1();
  return value_h3_8_h3_8_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_9_rd139_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd139 read pattern: { h3_9_update_0[d0, d1] -> h3_8[28 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write28 = h3_8.h3_8_h3_8_update_0_write28_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_9_rd14_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd14 read pattern: { h3_9_update_0[d0, d1] -> h3_8[3 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write3 = h3_8.h3_8_h3_8_update_0_write3_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_9_rd140_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd140 read pattern: { h3_9_update_0[d0, d1] -> h3_8[27 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write27 = h3_8.h3_8_h3_8_update_0_write27_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_9_rd141_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd141 read pattern: { h3_9_update_0[d0, d1] -> h3_8[28 + 32d0, -1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write28 = h3_8.h3_8_h3_8_update_0_write28_merged_banks_5.peek_69();
  return value_h3_8_h3_8_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_9_rd142_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd142 read pattern: { h3_9_update_0[d0, d1] -> h3_8[28 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write28 = h3_8.h3_8_h3_8_update_0_write28_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_9_rd143_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd143 read pattern: { h3_9_update_0[d0, d1] -> h3_8[28 + 32d0, 1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write28 = h3_8.h3_8_h3_8_update_0_write28_merged_banks_5.peek_1();
  return value_h3_8_h3_8_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_9_rd144_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd144 read pattern: { h3_9_update_0[d0, d1] -> h3_8[29 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write29 = h3_8.h3_8_h3_8_update_0_write29_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_9_rd145_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd145 read pattern: { h3_9_update_0[d0, d1] -> h3_8[28 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write28 = h3_8.h3_8_h3_8_update_0_write28_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_9_rd146_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd146 read pattern: { h3_9_update_0[d0, d1] -> h3_8[29 + 32d0, -1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write29 = h3_8.h3_8_h3_8_update_0_write29_merged_banks_5.peek_69();
  return value_h3_8_h3_8_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_9_rd147_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd147 read pattern: { h3_9_update_0[d0, d1] -> h3_8[29 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write29 = h3_8.h3_8_h3_8_update_0_write29_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_9_rd148_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd148 read pattern: { h3_9_update_0[d0, d1] -> h3_8[29 + 32d0, 1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write29 = h3_8.h3_8_h3_8_update_0_write29_merged_banks_5.peek_1();
  return value_h3_8_h3_8_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_9_rd149_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd149 read pattern: { h3_9_update_0[d0, d1] -> h3_8[30 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write30 = h3_8.h3_8_h3_8_update_0_write30_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_9_rd15_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd15 read pattern: { h3_9_update_0[d0, d1] -> h3_8[2 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write2 = h3_8.h3_8_h3_8_update_0_write2_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_9_rd150_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd150 read pattern: { h3_9_update_0[d0, d1] -> h3_8[29 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write29 = h3_8.h3_8_h3_8_update_0_write29_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_9_rd151_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd151 read pattern: { h3_9_update_0[d0, d1] -> h3_8[30 + 32d0, -1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write30 = h3_8.h3_8_h3_8_update_0_write30_merged_banks_5.peek_69();
  return value_h3_8_h3_8_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_9_rd152_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd152 read pattern: { h3_9_update_0[d0, d1] -> h3_8[30 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write30 = h3_8.h3_8_h3_8_update_0_write30_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_9_rd153_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd153 read pattern: { h3_9_update_0[d0, d1] -> h3_8[30 + 32d0, 1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write30 = h3_8.h3_8_h3_8_update_0_write30_merged_banks_5.peek_1();
  return value_h3_8_h3_8_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_9_rd154_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd154 read pattern: { h3_9_update_0[d0, d1] -> h3_8[31 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write31 = h3_8.h3_8_h3_8_update_0_write31_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_9_rd155_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd155 read pattern: { h3_9_update_0[d0, d1] -> h3_8[30 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write30 = h3_8.h3_8_h3_8_update_0_write30_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_9_rd156_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd156 read pattern: { h3_9_update_0[d0, d1] -> h3_8[31 + 32d0, -1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write31 = h3_8.h3_8_h3_8_update_0_write31_merged_banks_5.peek_69();
  return value_h3_8_h3_8_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_9_rd157_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd157 read pattern: { h3_9_update_0[d0, d1] -> h3_8[31 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write31 = h3_8.h3_8_h3_8_update_0_write31_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_9_rd158_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd158 read pattern: { h3_9_update_0[d0, d1] -> h3_8[31 + 32d0, 1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write31 = h3_8.h3_8_h3_8_update_0_write31_merged_banks_5.peek_1();
  return value_h3_8_h3_8_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_9_rd159_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd159 read pattern: { h3_9_update_0[d0, d1] -> h3_8[32 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write0 = h3_8.h3_8_h3_8_update_0_write0_merged_banks_5.peek_34();
  return value_h3_8_h3_8_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_9_rd16_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd16 read pattern: { h3_9_update_0[d0, d1] -> h3_8[3 + 32d0, -1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write3 = h3_8.h3_8_h3_8_update_0_write3_merged_banks_5.peek_69();
  return value_h3_8_h3_8_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_9_rd17_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd17 read pattern: { h3_9_update_0[d0, d1] -> h3_8[3 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write3 = h3_8.h3_8_h3_8_update_0_write3_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_9_rd18_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd18 read pattern: { h3_9_update_0[d0, d1] -> h3_8[3 + 32d0, 1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write3 = h3_8.h3_8_h3_8_update_0_write3_merged_banks_5.peek_1();
  return value_h3_8_h3_8_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_9_rd19_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd19 read pattern: { h3_9_update_0[d0, d1] -> h3_8[4 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write4 = h3_8.h3_8_h3_8_update_0_write4_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_9_rd2_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd2 read pattern: { h3_9_update_0[d0, d1] -> h3_8[32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write0 = h3_8.h3_8_h3_8_update_0_write0_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_9_rd20_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd20 read pattern: { h3_9_update_0[d0, d1] -> h3_8[3 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write3 = h3_8.h3_8_h3_8_update_0_write3_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_9_rd21_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd21 read pattern: { h3_9_update_0[d0, d1] -> h3_8[4 + 32d0, -1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write4 = h3_8.h3_8_h3_8_update_0_write4_merged_banks_5.peek_69();
  return value_h3_8_h3_8_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_9_rd22_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd22 read pattern: { h3_9_update_0[d0, d1] -> h3_8[4 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write4 = h3_8.h3_8_h3_8_update_0_write4_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_9_rd23_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd23 read pattern: { h3_9_update_0[d0, d1] -> h3_8[4 + 32d0, 1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write4 = h3_8.h3_8_h3_8_update_0_write4_merged_banks_5.peek_1();
  return value_h3_8_h3_8_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_9_rd24_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd24 read pattern: { h3_9_update_0[d0, d1] -> h3_8[5 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write5 = h3_8.h3_8_h3_8_update_0_write5_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_9_rd25_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd25 read pattern: { h3_9_update_0[d0, d1] -> h3_8[4 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write4 = h3_8.h3_8_h3_8_update_0_write4_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_9_rd26_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd26 read pattern: { h3_9_update_0[d0, d1] -> h3_8[5 + 32d0, -1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write5 = h3_8.h3_8_h3_8_update_0_write5_merged_banks_5.peek_69();
  return value_h3_8_h3_8_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_9_rd27_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd27 read pattern: { h3_9_update_0[d0, d1] -> h3_8[5 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write5 = h3_8.h3_8_h3_8_update_0_write5_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_9_rd28_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd28 read pattern: { h3_9_update_0[d0, d1] -> h3_8[5 + 32d0, 1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write5 = h3_8.h3_8_h3_8_update_0_write5_merged_banks_5.peek_1();
  return value_h3_8_h3_8_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_9_rd29_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd29 read pattern: { h3_9_update_0[d0, d1] -> h3_8[6 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write6 = h3_8.h3_8_h3_8_update_0_write6_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_9_rd3_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd3 read pattern: { h3_9_update_0[d0, d1] -> h3_8[32d0, 1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write0 = h3_8.h3_8_h3_8_update_0_write0_merged_banks_5.peek_1();
  return value_h3_8_h3_8_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_9_rd30_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd30 read pattern: { h3_9_update_0[d0, d1] -> h3_8[5 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write5 = h3_8.h3_8_h3_8_update_0_write5_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_9_rd31_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd31 read pattern: { h3_9_update_0[d0, d1] -> h3_8[6 + 32d0, -1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write6 = h3_8.h3_8_h3_8_update_0_write6_merged_banks_5.peek_69();
  return value_h3_8_h3_8_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_9_rd32_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd32 read pattern: { h3_9_update_0[d0, d1] -> h3_8[6 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write6 = h3_8.h3_8_h3_8_update_0_write6_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_9_rd33_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd33 read pattern: { h3_9_update_0[d0, d1] -> h3_8[6 + 32d0, 1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write6 = h3_8.h3_8_h3_8_update_0_write6_merged_banks_5.peek_1();
  return value_h3_8_h3_8_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_9_rd34_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd34 read pattern: { h3_9_update_0[d0, d1] -> h3_8[7 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write7 = h3_8.h3_8_h3_8_update_0_write7_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_9_rd35_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd35 read pattern: { h3_9_update_0[d0, d1] -> h3_8[6 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write6 = h3_8.h3_8_h3_8_update_0_write6_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_9_rd36_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd36 read pattern: { h3_9_update_0[d0, d1] -> h3_8[7 + 32d0, -1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write7 = h3_8.h3_8_h3_8_update_0_write7_merged_banks_5.peek_69();
  return value_h3_8_h3_8_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_9_rd37_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd37 read pattern: { h3_9_update_0[d0, d1] -> h3_8[7 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write7 = h3_8.h3_8_h3_8_update_0_write7_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_9_rd38_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd38 read pattern: { h3_9_update_0[d0, d1] -> h3_8[7 + 32d0, 1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write7 = h3_8.h3_8_h3_8_update_0_write7_merged_banks_5.peek_1();
  return value_h3_8_h3_8_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_9_rd39_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd39 read pattern: { h3_9_update_0[d0, d1] -> h3_8[8 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write8 = h3_8.h3_8_h3_8_update_0_write8_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_9_rd4_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd4 read pattern: { h3_9_update_0[d0, d1] -> h3_8[1 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write1 = h3_8.h3_8_h3_8_update_0_write1_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_9_rd40_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd40 read pattern: { h3_9_update_0[d0, d1] -> h3_8[7 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write7 = h3_8.h3_8_h3_8_update_0_write7_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_9_rd41_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd41 read pattern: { h3_9_update_0[d0, d1] -> h3_8[8 + 32d0, -1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write8 = h3_8.h3_8_h3_8_update_0_write8_merged_banks_5.peek_69();
  return value_h3_8_h3_8_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_9_rd42_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd42 read pattern: { h3_9_update_0[d0, d1] -> h3_8[8 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write8 = h3_8.h3_8_h3_8_update_0_write8_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_9_rd43_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd43 read pattern: { h3_9_update_0[d0, d1] -> h3_8[8 + 32d0, 1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write8 = h3_8.h3_8_h3_8_update_0_write8_merged_banks_5.peek_1();
  return value_h3_8_h3_8_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_9_rd44_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd44 read pattern: { h3_9_update_0[d0, d1] -> h3_8[9 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write9 = h3_8.h3_8_h3_8_update_0_write9_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_9_rd45_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd45 read pattern: { h3_9_update_0[d0, d1] -> h3_8[8 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write8 = h3_8.h3_8_h3_8_update_0_write8_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_9_rd46_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd46 read pattern: { h3_9_update_0[d0, d1] -> h3_8[9 + 32d0, -1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write9 = h3_8.h3_8_h3_8_update_0_write9_merged_banks_5.peek_69();
  return value_h3_8_h3_8_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_9_rd47_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd47 read pattern: { h3_9_update_0[d0, d1] -> h3_8[9 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write9 = h3_8.h3_8_h3_8_update_0_write9_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_9_rd48_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd48 read pattern: { h3_9_update_0[d0, d1] -> h3_8[9 + 32d0, 1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write9 = h3_8.h3_8_h3_8_update_0_write9_merged_banks_5.peek_1();
  return value_h3_8_h3_8_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_9_rd49_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd49 read pattern: { h3_9_update_0[d0, d1] -> h3_8[10 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write10 = h3_8.h3_8_h3_8_update_0_write10_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_9_rd5_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd5 read pattern: { h3_9_update_0[d0, d1] -> h3_8[32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write0 = h3_8.h3_8_h3_8_update_0_write0_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_9_rd50_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd50 read pattern: { h3_9_update_0[d0, d1] -> h3_8[9 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write9 = h3_8.h3_8_h3_8_update_0_write9_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_9_rd51_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd51 read pattern: { h3_9_update_0[d0, d1] -> h3_8[10 + 32d0, -1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write10 = h3_8.h3_8_h3_8_update_0_write10_merged_banks_5.peek_69();
  return value_h3_8_h3_8_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_9_rd52_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd52 read pattern: { h3_9_update_0[d0, d1] -> h3_8[10 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write10 = h3_8.h3_8_h3_8_update_0_write10_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_9_rd53_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd53 read pattern: { h3_9_update_0[d0, d1] -> h3_8[10 + 32d0, 1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write10 = h3_8.h3_8_h3_8_update_0_write10_merged_banks_5.peek_1();
  return value_h3_8_h3_8_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_9_rd54_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd54 read pattern: { h3_9_update_0[d0, d1] -> h3_8[11 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write11 = h3_8.h3_8_h3_8_update_0_write11_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_9_rd55_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd55 read pattern: { h3_9_update_0[d0, d1] -> h3_8[10 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write10 = h3_8.h3_8_h3_8_update_0_write10_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_9_rd56_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd56 read pattern: { h3_9_update_0[d0, d1] -> h3_8[11 + 32d0, -1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write11 = h3_8.h3_8_h3_8_update_0_write11_merged_banks_5.peek_69();
  return value_h3_8_h3_8_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_9_rd57_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd57 read pattern: { h3_9_update_0[d0, d1] -> h3_8[11 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write11 = h3_8.h3_8_h3_8_update_0_write11_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_9_rd58_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd58 read pattern: { h3_9_update_0[d0, d1] -> h3_8[11 + 32d0, 1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write11 = h3_8.h3_8_h3_8_update_0_write11_merged_banks_5.peek_1();
  return value_h3_8_h3_8_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_9_rd59_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd59 read pattern: { h3_9_update_0[d0, d1] -> h3_8[12 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write12 = h3_8.h3_8_h3_8_update_0_write12_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_9_rd6_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd6 read pattern: { h3_9_update_0[d0, d1] -> h3_8[1 + 32d0, -1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write1 = h3_8.h3_8_h3_8_update_0_write1_merged_banks_5.peek_69();
  return value_h3_8_h3_8_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_9_rd60_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd60 read pattern: { h3_9_update_0[d0, d1] -> h3_8[11 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write11 = h3_8.h3_8_h3_8_update_0_write11_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_9_rd61_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd61 read pattern: { h3_9_update_0[d0, d1] -> h3_8[12 + 32d0, -1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write12 = h3_8.h3_8_h3_8_update_0_write12_merged_banks_5.peek_69();
  return value_h3_8_h3_8_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_9_rd62_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd62 read pattern: { h3_9_update_0[d0, d1] -> h3_8[12 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write12 = h3_8.h3_8_h3_8_update_0_write12_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_9_rd63_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd63 read pattern: { h3_9_update_0[d0, d1] -> h3_8[12 + 32d0, 1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write12 = h3_8.h3_8_h3_8_update_0_write12_merged_banks_5.peek_1();
  return value_h3_8_h3_8_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_9_rd64_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd64 read pattern: { h3_9_update_0[d0, d1] -> h3_8[13 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write13 = h3_8.h3_8_h3_8_update_0_write13_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_9_rd65_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd65 read pattern: { h3_9_update_0[d0, d1] -> h3_8[12 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write12 = h3_8.h3_8_h3_8_update_0_write12_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_9_rd66_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd66 read pattern: { h3_9_update_0[d0, d1] -> h3_8[13 + 32d0, -1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write13 = h3_8.h3_8_h3_8_update_0_write13_merged_banks_5.peek_69();
  return value_h3_8_h3_8_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_9_rd67_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd67 read pattern: { h3_9_update_0[d0, d1] -> h3_8[13 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write13 = h3_8.h3_8_h3_8_update_0_write13_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_9_rd68_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd68 read pattern: { h3_9_update_0[d0, d1] -> h3_8[13 + 32d0, 1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write13 = h3_8.h3_8_h3_8_update_0_write13_merged_banks_5.peek_1();
  return value_h3_8_h3_8_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_9_rd69_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd69 read pattern: { h3_9_update_0[d0, d1] -> h3_8[14 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write14 = h3_8.h3_8_h3_8_update_0_write14_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_9_rd7_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd7 read pattern: { h3_9_update_0[d0, d1] -> h3_8[1 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write1 = h3_8.h3_8_h3_8_update_0_write1_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_9_rd70_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd70 read pattern: { h3_9_update_0[d0, d1] -> h3_8[13 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write13 = h3_8.h3_8_h3_8_update_0_write13_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_9_rd71_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd71 read pattern: { h3_9_update_0[d0, d1] -> h3_8[14 + 32d0, -1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write14 = h3_8.h3_8_h3_8_update_0_write14_merged_banks_5.peek_69();
  return value_h3_8_h3_8_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_9_rd72_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd72 read pattern: { h3_9_update_0[d0, d1] -> h3_8[14 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write14 = h3_8.h3_8_h3_8_update_0_write14_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_9_rd73_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd73 read pattern: { h3_9_update_0[d0, d1] -> h3_8[14 + 32d0, 1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write14 = h3_8.h3_8_h3_8_update_0_write14_merged_banks_5.peek_1();
  return value_h3_8_h3_8_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_9_rd74_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd74 read pattern: { h3_9_update_0[d0, d1] -> h3_8[15 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write15 = h3_8.h3_8_h3_8_update_0_write15_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_9_rd75_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd75 read pattern: { h3_9_update_0[d0, d1] -> h3_8[14 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write14 = h3_8.h3_8_h3_8_update_0_write14_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_9_rd76_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd76 read pattern: { h3_9_update_0[d0, d1] -> h3_8[15 + 32d0, -1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write15 = h3_8.h3_8_h3_8_update_0_write15_merged_banks_5.peek_69();
  return value_h3_8_h3_8_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_9_rd77_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd77 read pattern: { h3_9_update_0[d0, d1] -> h3_8[15 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write15 = h3_8.h3_8_h3_8_update_0_write15_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_9_rd78_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd78 read pattern: { h3_9_update_0[d0, d1] -> h3_8[15 + 32d0, 1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write15 = h3_8.h3_8_h3_8_update_0_write15_merged_banks_5.peek_1();
  return value_h3_8_h3_8_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_9_rd79_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd79 read pattern: { h3_9_update_0[d0, d1] -> h3_8[16 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write16 = h3_8.h3_8_h3_8_update_0_write16_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_9_rd8_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd8 read pattern: { h3_9_update_0[d0, d1] -> h3_8[1 + 32d0, 1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write1 = h3_8.h3_8_h3_8_update_0_write1_merged_banks_5.peek_1();
  return value_h3_8_h3_8_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_9_rd80_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd80 read pattern: { h3_9_update_0[d0, d1] -> h3_8[15 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write15 = h3_8.h3_8_h3_8_update_0_write15_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_9_rd81_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd81 read pattern: { h3_9_update_0[d0, d1] -> h3_8[16 + 32d0, -1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write16 = h3_8.h3_8_h3_8_update_0_write16_merged_banks_5.peek_69();
  return value_h3_8_h3_8_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_9_rd82_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd82 read pattern: { h3_9_update_0[d0, d1] -> h3_8[16 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write16 = h3_8.h3_8_h3_8_update_0_write16_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_9_rd83_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd83 read pattern: { h3_9_update_0[d0, d1] -> h3_8[16 + 32d0, 1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write16 = h3_8.h3_8_h3_8_update_0_write16_merged_banks_5.peek_1();
  return value_h3_8_h3_8_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_9_rd84_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd84 read pattern: { h3_9_update_0[d0, d1] -> h3_8[17 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write17 = h3_8.h3_8_h3_8_update_0_write17_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_9_rd85_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd85 read pattern: { h3_9_update_0[d0, d1] -> h3_8[16 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write16 = h3_8.h3_8_h3_8_update_0_write16_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_9_rd86_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd86 read pattern: { h3_9_update_0[d0, d1] -> h3_8[17 + 32d0, -1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write17 = h3_8.h3_8_h3_8_update_0_write17_merged_banks_5.peek_69();
  return value_h3_8_h3_8_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_9_rd87_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd87 read pattern: { h3_9_update_0[d0, d1] -> h3_8[17 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write17 = h3_8.h3_8_h3_8_update_0_write17_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_9_rd88_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd88 read pattern: { h3_9_update_0[d0, d1] -> h3_8[17 + 32d0, 1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write17 = h3_8.h3_8_h3_8_update_0_write17_merged_banks_5.peek_1();
  return value_h3_8_h3_8_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_9_rd89_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd89 read pattern: { h3_9_update_0[d0, d1] -> h3_8[18 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write18 = h3_8.h3_8_h3_8_update_0_write18_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_9_rd9_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd9 read pattern: { h3_9_update_0[d0, d1] -> h3_8[2 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write2 = h3_8.h3_8_h3_8_update_0_write2_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_9_rd90_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd90 read pattern: { h3_9_update_0[d0, d1] -> h3_8[17 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write17 = h3_8.h3_8_h3_8_update_0_write17_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_9_rd91_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd91 read pattern: { h3_9_update_0[d0, d1] -> h3_8[18 + 32d0, -1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write18 = h3_8.h3_8_h3_8_update_0_write18_merged_banks_5.peek_69();
  return value_h3_8_h3_8_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_9_rd92_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd92 read pattern: { h3_9_update_0[d0, d1] -> h3_8[18 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write18 = h3_8.h3_8_h3_8_update_0_write18_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_9_rd93_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd93 read pattern: { h3_9_update_0[d0, d1] -> h3_8[18 + 32d0, 1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write18 = h3_8.h3_8_h3_8_update_0_write18_merged_banks_5.peek_1();
  return value_h3_8_h3_8_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_9_rd94_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd94 read pattern: { h3_9_update_0[d0, d1] -> h3_8[19 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write19 = h3_8.h3_8_h3_8_update_0_write19_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_9_rd95_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd95 read pattern: { h3_9_update_0[d0, d1] -> h3_8[18 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write18 = h3_8.h3_8_h3_8_update_0_write18_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_9_rd96_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd96 read pattern: { h3_9_update_0[d0, d1] -> h3_8[19 + 32d0, -1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write19 = h3_8.h3_8_h3_8_update_0_write19_merged_banks_5.peek_69();
  return value_h3_8_h3_8_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_9_rd97_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd97 read pattern: { h3_9_update_0[d0, d1] -> h3_8[19 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write19 = h3_8.h3_8_h3_8_update_0_write19_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_9_rd98_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd98 read pattern: { h3_9_update_0[d0, d1] -> h3_8[19 + 32d0, 1 + d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write19 = h3_8.h3_8_h3_8_update_0_write19_merged_banks_5.peek_1();
  return value_h3_8_h3_8_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_9_rd99_select(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_9_rd99 read pattern: { h3_9_update_0[d0, d1] -> h3_8[20 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
  auto value_h3_8_h3_8_update_0_write20 = h3_8.h3_8_h3_8_update_0_write20_merged_banks_5.peek_35();
  return value_h3_8_h3_8_update_0_write20;
  return 0;
}

// # of bundles = 2
// h3_8_update_0_write
//	h3_8_h3_8_update_0_write0
//	h3_8_h3_8_update_0_write1
//	h3_8_h3_8_update_0_write2
//	h3_8_h3_8_update_0_write3
//	h3_8_h3_8_update_0_write4
//	h3_8_h3_8_update_0_write5
//	h3_8_h3_8_update_0_write6
//	h3_8_h3_8_update_0_write7
//	h3_8_h3_8_update_0_write8
//	h3_8_h3_8_update_0_write9
//	h3_8_h3_8_update_0_write10
//	h3_8_h3_8_update_0_write11
//	h3_8_h3_8_update_0_write12
//	h3_8_h3_8_update_0_write13
//	h3_8_h3_8_update_0_write14
//	h3_8_h3_8_update_0_write15
//	h3_8_h3_8_update_0_write16
//	h3_8_h3_8_update_0_write17
//	h3_8_h3_8_update_0_write18
//	h3_8_h3_8_update_0_write19
//	h3_8_h3_8_update_0_write20
//	h3_8_h3_8_update_0_write21
//	h3_8_h3_8_update_0_write22
//	h3_8_h3_8_update_0_write23
//	h3_8_h3_8_update_0_write24
//	h3_8_h3_8_update_0_write25
//	h3_8_h3_8_update_0_write26
//	h3_8_h3_8_update_0_write27
//	h3_8_h3_8_update_0_write28
//	h3_8_h3_8_update_0_write29
//	h3_8_h3_8_update_0_write30
//	h3_8_h3_8_update_0_write31
inline void h3_8_h3_8_update_0_write_bundle_write(hw_uint<1024>& h3_8_update_0_write, h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
	hw_uint<32>  h3_8_h3_8_update_0_write0_res = h3_8_update_0_write.extract<0, 31>();
	h3_8_h3_8_update_0_write0_write(h3_8_h3_8_update_0_write0_res, h3_8, d0, d1, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write1_res = h3_8_update_0_write.extract<32, 63>();
	h3_8_h3_8_update_0_write1_write(h3_8_h3_8_update_0_write1_res, h3_8, d0, d1, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write2_res = h3_8_update_0_write.extract<64, 95>();
	h3_8_h3_8_update_0_write2_write(h3_8_h3_8_update_0_write2_res, h3_8, d0, d1, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write3_res = h3_8_update_0_write.extract<96, 127>();
	h3_8_h3_8_update_0_write3_write(h3_8_h3_8_update_0_write3_res, h3_8, d0, d1, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write4_res = h3_8_update_0_write.extract<128, 159>();
	h3_8_h3_8_update_0_write4_write(h3_8_h3_8_update_0_write4_res, h3_8, d0, d1, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write5_res = h3_8_update_0_write.extract<160, 191>();
	h3_8_h3_8_update_0_write5_write(h3_8_h3_8_update_0_write5_res, h3_8, d0, d1, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write6_res = h3_8_update_0_write.extract<192, 223>();
	h3_8_h3_8_update_0_write6_write(h3_8_h3_8_update_0_write6_res, h3_8, d0, d1, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write7_res = h3_8_update_0_write.extract<224, 255>();
	h3_8_h3_8_update_0_write7_write(h3_8_h3_8_update_0_write7_res, h3_8, d0, d1, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write8_res = h3_8_update_0_write.extract<256, 287>();
	h3_8_h3_8_update_0_write8_write(h3_8_h3_8_update_0_write8_res, h3_8, d0, d1, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write9_res = h3_8_update_0_write.extract<288, 319>();
	h3_8_h3_8_update_0_write9_write(h3_8_h3_8_update_0_write9_res, h3_8, d0, d1, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write10_res = h3_8_update_0_write.extract<320, 351>();
	h3_8_h3_8_update_0_write10_write(h3_8_h3_8_update_0_write10_res, h3_8, d0, d1, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write11_res = h3_8_update_0_write.extract<352, 383>();
	h3_8_h3_8_update_0_write11_write(h3_8_h3_8_update_0_write11_res, h3_8, d0, d1, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write12_res = h3_8_update_0_write.extract<384, 415>();
	h3_8_h3_8_update_0_write12_write(h3_8_h3_8_update_0_write12_res, h3_8, d0, d1, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write13_res = h3_8_update_0_write.extract<416, 447>();
	h3_8_h3_8_update_0_write13_write(h3_8_h3_8_update_0_write13_res, h3_8, d0, d1, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write14_res = h3_8_update_0_write.extract<448, 479>();
	h3_8_h3_8_update_0_write14_write(h3_8_h3_8_update_0_write14_res, h3_8, d0, d1, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write15_res = h3_8_update_0_write.extract<480, 511>();
	h3_8_h3_8_update_0_write15_write(h3_8_h3_8_update_0_write15_res, h3_8, d0, d1, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write16_res = h3_8_update_0_write.extract<512, 543>();
	h3_8_h3_8_update_0_write16_write(h3_8_h3_8_update_0_write16_res, h3_8, d0, d1, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write17_res = h3_8_update_0_write.extract<544, 575>();
	h3_8_h3_8_update_0_write17_write(h3_8_h3_8_update_0_write17_res, h3_8, d0, d1, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write18_res = h3_8_update_0_write.extract<576, 607>();
	h3_8_h3_8_update_0_write18_write(h3_8_h3_8_update_0_write18_res, h3_8, d0, d1, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write19_res = h3_8_update_0_write.extract<608, 639>();
	h3_8_h3_8_update_0_write19_write(h3_8_h3_8_update_0_write19_res, h3_8, d0, d1, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write20_res = h3_8_update_0_write.extract<640, 671>();
	h3_8_h3_8_update_0_write20_write(h3_8_h3_8_update_0_write20_res, h3_8, d0, d1, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write21_res = h3_8_update_0_write.extract<672, 703>();
	h3_8_h3_8_update_0_write21_write(h3_8_h3_8_update_0_write21_res, h3_8, d0, d1, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write22_res = h3_8_update_0_write.extract<704, 735>();
	h3_8_h3_8_update_0_write22_write(h3_8_h3_8_update_0_write22_res, h3_8, d0, d1, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write23_res = h3_8_update_0_write.extract<736, 767>();
	h3_8_h3_8_update_0_write23_write(h3_8_h3_8_update_0_write23_res, h3_8, d0, d1, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write24_res = h3_8_update_0_write.extract<768, 799>();
	h3_8_h3_8_update_0_write24_write(h3_8_h3_8_update_0_write24_res, h3_8, d0, d1, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write25_res = h3_8_update_0_write.extract<800, 831>();
	h3_8_h3_8_update_0_write25_write(h3_8_h3_8_update_0_write25_res, h3_8, d0, d1, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write26_res = h3_8_update_0_write.extract<832, 863>();
	h3_8_h3_8_update_0_write26_write(h3_8_h3_8_update_0_write26_res, h3_8, d0, d1, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write27_res = h3_8_update_0_write.extract<864, 895>();
	h3_8_h3_8_update_0_write27_write(h3_8_h3_8_update_0_write27_res, h3_8, d0, d1, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write28_res = h3_8_update_0_write.extract<896, 927>();
	h3_8_h3_8_update_0_write28_write(h3_8_h3_8_update_0_write28_res, h3_8, d0, d1, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write29_res = h3_8_update_0_write.extract<928, 959>();
	h3_8_h3_8_update_0_write29_write(h3_8_h3_8_update_0_write29_res, h3_8, d0, d1, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write30_res = h3_8_update_0_write.extract<960, 991>();
	h3_8_h3_8_update_0_write30_write(h3_8_h3_8_update_0_write30_res, h3_8, d0, d1, dynamic_address);
	hw_uint<32>  h3_8_h3_8_update_0_write31_res = h3_8_update_0_write.extract<992, 1023>();
	h3_8_h3_8_update_0_write31_write(h3_8_h3_8_update_0_write31_res, h3_8, d0, d1, dynamic_address);
}

// h3_9_update_0_read
//	h3_9_rd0
//	h3_9_rd1
//	h3_9_rd2
//	h3_9_rd3
//	h3_9_rd4
//	h3_9_rd5
//	h3_9_rd6
//	h3_9_rd7
//	h3_9_rd8
//	h3_9_rd9
//	h3_9_rd10
//	h3_9_rd11
//	h3_9_rd12
//	h3_9_rd13
//	h3_9_rd14
//	h3_9_rd15
//	h3_9_rd16
//	h3_9_rd17
//	h3_9_rd18
//	h3_9_rd19
//	h3_9_rd20
//	h3_9_rd21
//	h3_9_rd22
//	h3_9_rd23
//	h3_9_rd24
//	h3_9_rd25
//	h3_9_rd26
//	h3_9_rd27
//	h3_9_rd28
//	h3_9_rd29
//	h3_9_rd30
//	h3_9_rd31
//	h3_9_rd32
//	h3_9_rd33
//	h3_9_rd34
//	h3_9_rd35
//	h3_9_rd36
//	h3_9_rd37
//	h3_9_rd38
//	h3_9_rd39
//	h3_9_rd40
//	h3_9_rd41
//	h3_9_rd42
//	h3_9_rd43
//	h3_9_rd44
//	h3_9_rd45
//	h3_9_rd46
//	h3_9_rd47
//	h3_9_rd48
//	h3_9_rd49
//	h3_9_rd50
//	h3_9_rd51
//	h3_9_rd52
//	h3_9_rd53
//	h3_9_rd54
//	h3_9_rd55
//	h3_9_rd56
//	h3_9_rd57
//	h3_9_rd58
//	h3_9_rd59
//	h3_9_rd60
//	h3_9_rd61
//	h3_9_rd62
//	h3_9_rd63
//	h3_9_rd64
//	h3_9_rd65
//	h3_9_rd66
//	h3_9_rd67
//	h3_9_rd68
//	h3_9_rd69
//	h3_9_rd70
//	h3_9_rd71
//	h3_9_rd72
//	h3_9_rd73
//	h3_9_rd74
//	h3_9_rd75
//	h3_9_rd76
//	h3_9_rd77
//	h3_9_rd78
//	h3_9_rd79
//	h3_9_rd80
//	h3_9_rd81
//	h3_9_rd82
//	h3_9_rd83
//	h3_9_rd84
//	h3_9_rd85
//	h3_9_rd86
//	h3_9_rd87
//	h3_9_rd88
//	h3_9_rd89
//	h3_9_rd90
//	h3_9_rd91
//	h3_9_rd92
//	h3_9_rd93
//	h3_9_rd94
//	h3_9_rd95
//	h3_9_rd96
//	h3_9_rd97
//	h3_9_rd98
//	h3_9_rd99
//	h3_9_rd100
//	h3_9_rd101
//	h3_9_rd102
//	h3_9_rd103
//	h3_9_rd104
//	h3_9_rd105
//	h3_9_rd106
//	h3_9_rd107
//	h3_9_rd108
//	h3_9_rd109
//	h3_9_rd110
//	h3_9_rd111
//	h3_9_rd112
//	h3_9_rd113
//	h3_9_rd114
//	h3_9_rd115
//	h3_9_rd116
//	h3_9_rd117
//	h3_9_rd118
//	h3_9_rd119
//	h3_9_rd120
//	h3_9_rd121
//	h3_9_rd122
//	h3_9_rd123
//	h3_9_rd124
//	h3_9_rd125
//	h3_9_rd126
//	h3_9_rd127
//	h3_9_rd128
//	h3_9_rd129
//	h3_9_rd130
//	h3_9_rd131
//	h3_9_rd132
//	h3_9_rd133
//	h3_9_rd134
//	h3_9_rd135
//	h3_9_rd136
//	h3_9_rd137
//	h3_9_rd138
//	h3_9_rd139
//	h3_9_rd140
//	h3_9_rd141
//	h3_9_rd142
//	h3_9_rd143
//	h3_9_rd144
//	h3_9_rd145
//	h3_9_rd146
//	h3_9_rd147
//	h3_9_rd148
//	h3_9_rd149
//	h3_9_rd150
//	h3_9_rd151
//	h3_9_rd152
//	h3_9_rd153
//	h3_9_rd154
//	h3_9_rd155
//	h3_9_rd156
//	h3_9_rd157
//	h3_9_rd158
//	h3_9_rd159
inline hw_uint<5120> h3_8_h3_9_update_0_read_bundle_read(h3_8_cache& h3_8, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 160
    // h3_9_rd0
    // h3_9_rd1
    // h3_9_rd2
    // h3_9_rd3
    // h3_9_rd4
    // h3_9_rd5
    // h3_9_rd6
    // h3_9_rd7
    // h3_9_rd8
    // h3_9_rd9
    // h3_9_rd10
    // h3_9_rd11
    // h3_9_rd12
    // h3_9_rd13
    // h3_9_rd14
    // h3_9_rd15
    // h3_9_rd16
    // h3_9_rd17
    // h3_9_rd18
    // h3_9_rd19
    // h3_9_rd20
    // h3_9_rd21
    // h3_9_rd22
    // h3_9_rd23
    // h3_9_rd24
    // h3_9_rd25
    // h3_9_rd26
    // h3_9_rd27
    // h3_9_rd28
    // h3_9_rd29
    // h3_9_rd30
    // h3_9_rd31
    // h3_9_rd32
    // h3_9_rd33
    // h3_9_rd34
    // h3_9_rd35
    // h3_9_rd36
    // h3_9_rd37
    // h3_9_rd38
    // h3_9_rd39
    // h3_9_rd40
    // h3_9_rd41
    // h3_9_rd42
    // h3_9_rd43
    // h3_9_rd44
    // h3_9_rd45
    // h3_9_rd46
    // h3_9_rd47
    // h3_9_rd48
    // h3_9_rd49
    // h3_9_rd50
    // h3_9_rd51
    // h3_9_rd52
    // h3_9_rd53
    // h3_9_rd54
    // h3_9_rd55
    // h3_9_rd56
    // h3_9_rd57
    // h3_9_rd58
    // h3_9_rd59
    // h3_9_rd60
    // h3_9_rd61
    // h3_9_rd62
    // h3_9_rd63
    // h3_9_rd64
    // h3_9_rd65
    // h3_9_rd66
    // h3_9_rd67
    // h3_9_rd68
    // h3_9_rd69
    // h3_9_rd70
    // h3_9_rd71
    // h3_9_rd72
    // h3_9_rd73
    // h3_9_rd74
    // h3_9_rd75
    // h3_9_rd76
    // h3_9_rd77
    // h3_9_rd78
    // h3_9_rd79
    // h3_9_rd80
    // h3_9_rd81
    // h3_9_rd82
    // h3_9_rd83
    // h3_9_rd84
    // h3_9_rd85
    // h3_9_rd86
    // h3_9_rd87
    // h3_9_rd88
    // h3_9_rd89
    // h3_9_rd90
    // h3_9_rd91
    // h3_9_rd92
    // h3_9_rd93
    // h3_9_rd94
    // h3_9_rd95
    // h3_9_rd96
    // h3_9_rd97
    // h3_9_rd98
    // h3_9_rd99
    // h3_9_rd100
    // h3_9_rd101
    // h3_9_rd102
    // h3_9_rd103
    // h3_9_rd104
    // h3_9_rd105
    // h3_9_rd106
    // h3_9_rd107
    // h3_9_rd108
    // h3_9_rd109
    // h3_9_rd110
    // h3_9_rd111
    // h3_9_rd112
    // h3_9_rd113
    // h3_9_rd114
    // h3_9_rd115
    // h3_9_rd116
    // h3_9_rd117
    // h3_9_rd118
    // h3_9_rd119
    // h3_9_rd120
    // h3_9_rd121
    // h3_9_rd122
    // h3_9_rd123
    // h3_9_rd124
    // h3_9_rd125
    // h3_9_rd126
    // h3_9_rd127
    // h3_9_rd128
    // h3_9_rd129
    // h3_9_rd130
    // h3_9_rd131
    // h3_9_rd132
    // h3_9_rd133
    // h3_9_rd134
    // h3_9_rd135
    // h3_9_rd136
    // h3_9_rd137
    // h3_9_rd138
    // h3_9_rd139
    // h3_9_rd140
    // h3_9_rd141
    // h3_9_rd142
    // h3_9_rd143
    // h3_9_rd144
    // h3_9_rd145
    // h3_9_rd146
    // h3_9_rd147
    // h3_9_rd148
    // h3_9_rd149
    // h3_9_rd150
    // h3_9_rd151
    // h3_9_rd152
    // h3_9_rd153
    // h3_9_rd154
    // h3_9_rd155
    // h3_9_rd156
    // h3_9_rd157
    // h3_9_rd158
    // h3_9_rd159

	hw_uint<5120> result;
	hw_uint<32>  h3_9_rd0_res = h3_9_rd0_select(h3_8, d0, d1, dynamic_address);
	set_at<0, 5120>(result, h3_9_rd0_res);
	hw_uint<32>  h3_9_rd1_res = h3_9_rd1_select(h3_8, d0, d1, dynamic_address);
	set_at<32, 5120>(result, h3_9_rd1_res);
	hw_uint<32>  h3_9_rd2_res = h3_9_rd2_select(h3_8, d0, d1, dynamic_address);
	set_at<64, 5120>(result, h3_9_rd2_res);
	hw_uint<32>  h3_9_rd3_res = h3_9_rd3_select(h3_8, d0, d1, dynamic_address);
	set_at<96, 5120>(result, h3_9_rd3_res);
	hw_uint<32>  h3_9_rd4_res = h3_9_rd4_select(h3_8, d0, d1, dynamic_address);
	set_at<128, 5120>(result, h3_9_rd4_res);
	hw_uint<32>  h3_9_rd5_res = h3_9_rd5_select(h3_8, d0, d1, dynamic_address);
	set_at<160, 5120>(result, h3_9_rd5_res);
	hw_uint<32>  h3_9_rd6_res = h3_9_rd6_select(h3_8, d0, d1, dynamic_address);
	set_at<192, 5120>(result, h3_9_rd6_res);
	hw_uint<32>  h3_9_rd7_res = h3_9_rd7_select(h3_8, d0, d1, dynamic_address);
	set_at<224, 5120>(result, h3_9_rd7_res);
	hw_uint<32>  h3_9_rd8_res = h3_9_rd8_select(h3_8, d0, d1, dynamic_address);
	set_at<256, 5120>(result, h3_9_rd8_res);
	hw_uint<32>  h3_9_rd9_res = h3_9_rd9_select(h3_8, d0, d1, dynamic_address);
	set_at<288, 5120>(result, h3_9_rd9_res);
	hw_uint<32>  h3_9_rd10_res = h3_9_rd10_select(h3_8, d0, d1, dynamic_address);
	set_at<320, 5120>(result, h3_9_rd10_res);
	hw_uint<32>  h3_9_rd11_res = h3_9_rd11_select(h3_8, d0, d1, dynamic_address);
	set_at<352, 5120>(result, h3_9_rd11_res);
	hw_uint<32>  h3_9_rd12_res = h3_9_rd12_select(h3_8, d0, d1, dynamic_address);
	set_at<384, 5120>(result, h3_9_rd12_res);
	hw_uint<32>  h3_9_rd13_res = h3_9_rd13_select(h3_8, d0, d1, dynamic_address);
	set_at<416, 5120>(result, h3_9_rd13_res);
	hw_uint<32>  h3_9_rd14_res = h3_9_rd14_select(h3_8, d0, d1, dynamic_address);
	set_at<448, 5120>(result, h3_9_rd14_res);
	hw_uint<32>  h3_9_rd15_res = h3_9_rd15_select(h3_8, d0, d1, dynamic_address);
	set_at<480, 5120>(result, h3_9_rd15_res);
	hw_uint<32>  h3_9_rd16_res = h3_9_rd16_select(h3_8, d0, d1, dynamic_address);
	set_at<512, 5120>(result, h3_9_rd16_res);
	hw_uint<32>  h3_9_rd17_res = h3_9_rd17_select(h3_8, d0, d1, dynamic_address);
	set_at<544, 5120>(result, h3_9_rd17_res);
	hw_uint<32>  h3_9_rd18_res = h3_9_rd18_select(h3_8, d0, d1, dynamic_address);
	set_at<576, 5120>(result, h3_9_rd18_res);
	hw_uint<32>  h3_9_rd19_res = h3_9_rd19_select(h3_8, d0, d1, dynamic_address);
	set_at<608, 5120>(result, h3_9_rd19_res);
	hw_uint<32>  h3_9_rd20_res = h3_9_rd20_select(h3_8, d0, d1, dynamic_address);
	set_at<640, 5120>(result, h3_9_rd20_res);
	hw_uint<32>  h3_9_rd21_res = h3_9_rd21_select(h3_8, d0, d1, dynamic_address);
	set_at<672, 5120>(result, h3_9_rd21_res);
	hw_uint<32>  h3_9_rd22_res = h3_9_rd22_select(h3_8, d0, d1, dynamic_address);
	set_at<704, 5120>(result, h3_9_rd22_res);
	hw_uint<32>  h3_9_rd23_res = h3_9_rd23_select(h3_8, d0, d1, dynamic_address);
	set_at<736, 5120>(result, h3_9_rd23_res);
	hw_uint<32>  h3_9_rd24_res = h3_9_rd24_select(h3_8, d0, d1, dynamic_address);
	set_at<768, 5120>(result, h3_9_rd24_res);
	hw_uint<32>  h3_9_rd25_res = h3_9_rd25_select(h3_8, d0, d1, dynamic_address);
	set_at<800, 5120>(result, h3_9_rd25_res);
	hw_uint<32>  h3_9_rd26_res = h3_9_rd26_select(h3_8, d0, d1, dynamic_address);
	set_at<832, 5120>(result, h3_9_rd26_res);
	hw_uint<32>  h3_9_rd27_res = h3_9_rd27_select(h3_8, d0, d1, dynamic_address);
	set_at<864, 5120>(result, h3_9_rd27_res);
	hw_uint<32>  h3_9_rd28_res = h3_9_rd28_select(h3_8, d0, d1, dynamic_address);
	set_at<896, 5120>(result, h3_9_rd28_res);
	hw_uint<32>  h3_9_rd29_res = h3_9_rd29_select(h3_8, d0, d1, dynamic_address);
	set_at<928, 5120>(result, h3_9_rd29_res);
	hw_uint<32>  h3_9_rd30_res = h3_9_rd30_select(h3_8, d0, d1, dynamic_address);
	set_at<960, 5120>(result, h3_9_rd30_res);
	hw_uint<32>  h3_9_rd31_res = h3_9_rd31_select(h3_8, d0, d1, dynamic_address);
	set_at<992, 5120>(result, h3_9_rd31_res);
	hw_uint<32>  h3_9_rd32_res = h3_9_rd32_select(h3_8, d0, d1, dynamic_address);
	set_at<1024, 5120>(result, h3_9_rd32_res);
	hw_uint<32>  h3_9_rd33_res = h3_9_rd33_select(h3_8, d0, d1, dynamic_address);
	set_at<1056, 5120>(result, h3_9_rd33_res);
	hw_uint<32>  h3_9_rd34_res = h3_9_rd34_select(h3_8, d0, d1, dynamic_address);
	set_at<1088, 5120>(result, h3_9_rd34_res);
	hw_uint<32>  h3_9_rd35_res = h3_9_rd35_select(h3_8, d0, d1, dynamic_address);
	set_at<1120, 5120>(result, h3_9_rd35_res);
	hw_uint<32>  h3_9_rd36_res = h3_9_rd36_select(h3_8, d0, d1, dynamic_address);
	set_at<1152, 5120>(result, h3_9_rd36_res);
	hw_uint<32>  h3_9_rd37_res = h3_9_rd37_select(h3_8, d0, d1, dynamic_address);
	set_at<1184, 5120>(result, h3_9_rd37_res);
	hw_uint<32>  h3_9_rd38_res = h3_9_rd38_select(h3_8, d0, d1, dynamic_address);
	set_at<1216, 5120>(result, h3_9_rd38_res);
	hw_uint<32>  h3_9_rd39_res = h3_9_rd39_select(h3_8, d0, d1, dynamic_address);
	set_at<1248, 5120>(result, h3_9_rd39_res);
	hw_uint<32>  h3_9_rd40_res = h3_9_rd40_select(h3_8, d0, d1, dynamic_address);
	set_at<1280, 5120>(result, h3_9_rd40_res);
	hw_uint<32>  h3_9_rd41_res = h3_9_rd41_select(h3_8, d0, d1, dynamic_address);
	set_at<1312, 5120>(result, h3_9_rd41_res);
	hw_uint<32>  h3_9_rd42_res = h3_9_rd42_select(h3_8, d0, d1, dynamic_address);
	set_at<1344, 5120>(result, h3_9_rd42_res);
	hw_uint<32>  h3_9_rd43_res = h3_9_rd43_select(h3_8, d0, d1, dynamic_address);
	set_at<1376, 5120>(result, h3_9_rd43_res);
	hw_uint<32>  h3_9_rd44_res = h3_9_rd44_select(h3_8, d0, d1, dynamic_address);
	set_at<1408, 5120>(result, h3_9_rd44_res);
	hw_uint<32>  h3_9_rd45_res = h3_9_rd45_select(h3_8, d0, d1, dynamic_address);
	set_at<1440, 5120>(result, h3_9_rd45_res);
	hw_uint<32>  h3_9_rd46_res = h3_9_rd46_select(h3_8, d0, d1, dynamic_address);
	set_at<1472, 5120>(result, h3_9_rd46_res);
	hw_uint<32>  h3_9_rd47_res = h3_9_rd47_select(h3_8, d0, d1, dynamic_address);
	set_at<1504, 5120>(result, h3_9_rd47_res);
	hw_uint<32>  h3_9_rd48_res = h3_9_rd48_select(h3_8, d0, d1, dynamic_address);
	set_at<1536, 5120>(result, h3_9_rd48_res);
	hw_uint<32>  h3_9_rd49_res = h3_9_rd49_select(h3_8, d0, d1, dynamic_address);
	set_at<1568, 5120>(result, h3_9_rd49_res);
	hw_uint<32>  h3_9_rd50_res = h3_9_rd50_select(h3_8, d0, d1, dynamic_address);
	set_at<1600, 5120>(result, h3_9_rd50_res);
	hw_uint<32>  h3_9_rd51_res = h3_9_rd51_select(h3_8, d0, d1, dynamic_address);
	set_at<1632, 5120>(result, h3_9_rd51_res);
	hw_uint<32>  h3_9_rd52_res = h3_9_rd52_select(h3_8, d0, d1, dynamic_address);
	set_at<1664, 5120>(result, h3_9_rd52_res);
	hw_uint<32>  h3_9_rd53_res = h3_9_rd53_select(h3_8, d0, d1, dynamic_address);
	set_at<1696, 5120>(result, h3_9_rd53_res);
	hw_uint<32>  h3_9_rd54_res = h3_9_rd54_select(h3_8, d0, d1, dynamic_address);
	set_at<1728, 5120>(result, h3_9_rd54_res);
	hw_uint<32>  h3_9_rd55_res = h3_9_rd55_select(h3_8, d0, d1, dynamic_address);
	set_at<1760, 5120>(result, h3_9_rd55_res);
	hw_uint<32>  h3_9_rd56_res = h3_9_rd56_select(h3_8, d0, d1, dynamic_address);
	set_at<1792, 5120>(result, h3_9_rd56_res);
	hw_uint<32>  h3_9_rd57_res = h3_9_rd57_select(h3_8, d0, d1, dynamic_address);
	set_at<1824, 5120>(result, h3_9_rd57_res);
	hw_uint<32>  h3_9_rd58_res = h3_9_rd58_select(h3_8, d0, d1, dynamic_address);
	set_at<1856, 5120>(result, h3_9_rd58_res);
	hw_uint<32>  h3_9_rd59_res = h3_9_rd59_select(h3_8, d0, d1, dynamic_address);
	set_at<1888, 5120>(result, h3_9_rd59_res);
	hw_uint<32>  h3_9_rd60_res = h3_9_rd60_select(h3_8, d0, d1, dynamic_address);
	set_at<1920, 5120>(result, h3_9_rd60_res);
	hw_uint<32>  h3_9_rd61_res = h3_9_rd61_select(h3_8, d0, d1, dynamic_address);
	set_at<1952, 5120>(result, h3_9_rd61_res);
	hw_uint<32>  h3_9_rd62_res = h3_9_rd62_select(h3_8, d0, d1, dynamic_address);
	set_at<1984, 5120>(result, h3_9_rd62_res);
	hw_uint<32>  h3_9_rd63_res = h3_9_rd63_select(h3_8, d0, d1, dynamic_address);
	set_at<2016, 5120>(result, h3_9_rd63_res);
	hw_uint<32>  h3_9_rd64_res = h3_9_rd64_select(h3_8, d0, d1, dynamic_address);
	set_at<2048, 5120>(result, h3_9_rd64_res);
	hw_uint<32>  h3_9_rd65_res = h3_9_rd65_select(h3_8, d0, d1, dynamic_address);
	set_at<2080, 5120>(result, h3_9_rd65_res);
	hw_uint<32>  h3_9_rd66_res = h3_9_rd66_select(h3_8, d0, d1, dynamic_address);
	set_at<2112, 5120>(result, h3_9_rd66_res);
	hw_uint<32>  h3_9_rd67_res = h3_9_rd67_select(h3_8, d0, d1, dynamic_address);
	set_at<2144, 5120>(result, h3_9_rd67_res);
	hw_uint<32>  h3_9_rd68_res = h3_9_rd68_select(h3_8, d0, d1, dynamic_address);
	set_at<2176, 5120>(result, h3_9_rd68_res);
	hw_uint<32>  h3_9_rd69_res = h3_9_rd69_select(h3_8, d0, d1, dynamic_address);
	set_at<2208, 5120>(result, h3_9_rd69_res);
	hw_uint<32>  h3_9_rd70_res = h3_9_rd70_select(h3_8, d0, d1, dynamic_address);
	set_at<2240, 5120>(result, h3_9_rd70_res);
	hw_uint<32>  h3_9_rd71_res = h3_9_rd71_select(h3_8, d0, d1, dynamic_address);
	set_at<2272, 5120>(result, h3_9_rd71_res);
	hw_uint<32>  h3_9_rd72_res = h3_9_rd72_select(h3_8, d0, d1, dynamic_address);
	set_at<2304, 5120>(result, h3_9_rd72_res);
	hw_uint<32>  h3_9_rd73_res = h3_9_rd73_select(h3_8, d0, d1, dynamic_address);
	set_at<2336, 5120>(result, h3_9_rd73_res);
	hw_uint<32>  h3_9_rd74_res = h3_9_rd74_select(h3_8, d0, d1, dynamic_address);
	set_at<2368, 5120>(result, h3_9_rd74_res);
	hw_uint<32>  h3_9_rd75_res = h3_9_rd75_select(h3_8, d0, d1, dynamic_address);
	set_at<2400, 5120>(result, h3_9_rd75_res);
	hw_uint<32>  h3_9_rd76_res = h3_9_rd76_select(h3_8, d0, d1, dynamic_address);
	set_at<2432, 5120>(result, h3_9_rd76_res);
	hw_uint<32>  h3_9_rd77_res = h3_9_rd77_select(h3_8, d0, d1, dynamic_address);
	set_at<2464, 5120>(result, h3_9_rd77_res);
	hw_uint<32>  h3_9_rd78_res = h3_9_rd78_select(h3_8, d0, d1, dynamic_address);
	set_at<2496, 5120>(result, h3_9_rd78_res);
	hw_uint<32>  h3_9_rd79_res = h3_9_rd79_select(h3_8, d0, d1, dynamic_address);
	set_at<2528, 5120>(result, h3_9_rd79_res);
	hw_uint<32>  h3_9_rd80_res = h3_9_rd80_select(h3_8, d0, d1, dynamic_address);
	set_at<2560, 5120>(result, h3_9_rd80_res);
	hw_uint<32>  h3_9_rd81_res = h3_9_rd81_select(h3_8, d0, d1, dynamic_address);
	set_at<2592, 5120>(result, h3_9_rd81_res);
	hw_uint<32>  h3_9_rd82_res = h3_9_rd82_select(h3_8, d0, d1, dynamic_address);
	set_at<2624, 5120>(result, h3_9_rd82_res);
	hw_uint<32>  h3_9_rd83_res = h3_9_rd83_select(h3_8, d0, d1, dynamic_address);
	set_at<2656, 5120>(result, h3_9_rd83_res);
	hw_uint<32>  h3_9_rd84_res = h3_9_rd84_select(h3_8, d0, d1, dynamic_address);
	set_at<2688, 5120>(result, h3_9_rd84_res);
	hw_uint<32>  h3_9_rd85_res = h3_9_rd85_select(h3_8, d0, d1, dynamic_address);
	set_at<2720, 5120>(result, h3_9_rd85_res);
	hw_uint<32>  h3_9_rd86_res = h3_9_rd86_select(h3_8, d0, d1, dynamic_address);
	set_at<2752, 5120>(result, h3_9_rd86_res);
	hw_uint<32>  h3_9_rd87_res = h3_9_rd87_select(h3_8, d0, d1, dynamic_address);
	set_at<2784, 5120>(result, h3_9_rd87_res);
	hw_uint<32>  h3_9_rd88_res = h3_9_rd88_select(h3_8, d0, d1, dynamic_address);
	set_at<2816, 5120>(result, h3_9_rd88_res);
	hw_uint<32>  h3_9_rd89_res = h3_9_rd89_select(h3_8, d0, d1, dynamic_address);
	set_at<2848, 5120>(result, h3_9_rd89_res);
	hw_uint<32>  h3_9_rd90_res = h3_9_rd90_select(h3_8, d0, d1, dynamic_address);
	set_at<2880, 5120>(result, h3_9_rd90_res);
	hw_uint<32>  h3_9_rd91_res = h3_9_rd91_select(h3_8, d0, d1, dynamic_address);
	set_at<2912, 5120>(result, h3_9_rd91_res);
	hw_uint<32>  h3_9_rd92_res = h3_9_rd92_select(h3_8, d0, d1, dynamic_address);
	set_at<2944, 5120>(result, h3_9_rd92_res);
	hw_uint<32>  h3_9_rd93_res = h3_9_rd93_select(h3_8, d0, d1, dynamic_address);
	set_at<2976, 5120>(result, h3_9_rd93_res);
	hw_uint<32>  h3_9_rd94_res = h3_9_rd94_select(h3_8, d0, d1, dynamic_address);
	set_at<3008, 5120>(result, h3_9_rd94_res);
	hw_uint<32>  h3_9_rd95_res = h3_9_rd95_select(h3_8, d0, d1, dynamic_address);
	set_at<3040, 5120>(result, h3_9_rd95_res);
	hw_uint<32>  h3_9_rd96_res = h3_9_rd96_select(h3_8, d0, d1, dynamic_address);
	set_at<3072, 5120>(result, h3_9_rd96_res);
	hw_uint<32>  h3_9_rd97_res = h3_9_rd97_select(h3_8, d0, d1, dynamic_address);
	set_at<3104, 5120>(result, h3_9_rd97_res);
	hw_uint<32>  h3_9_rd98_res = h3_9_rd98_select(h3_8, d0, d1, dynamic_address);
	set_at<3136, 5120>(result, h3_9_rd98_res);
	hw_uint<32>  h3_9_rd99_res = h3_9_rd99_select(h3_8, d0, d1, dynamic_address);
	set_at<3168, 5120>(result, h3_9_rd99_res);
	hw_uint<32>  h3_9_rd100_res = h3_9_rd100_select(h3_8, d0, d1, dynamic_address);
	set_at<3200, 5120>(result, h3_9_rd100_res);
	hw_uint<32>  h3_9_rd101_res = h3_9_rd101_select(h3_8, d0, d1, dynamic_address);
	set_at<3232, 5120>(result, h3_9_rd101_res);
	hw_uint<32>  h3_9_rd102_res = h3_9_rd102_select(h3_8, d0, d1, dynamic_address);
	set_at<3264, 5120>(result, h3_9_rd102_res);
	hw_uint<32>  h3_9_rd103_res = h3_9_rd103_select(h3_8, d0, d1, dynamic_address);
	set_at<3296, 5120>(result, h3_9_rd103_res);
	hw_uint<32>  h3_9_rd104_res = h3_9_rd104_select(h3_8, d0, d1, dynamic_address);
	set_at<3328, 5120>(result, h3_9_rd104_res);
	hw_uint<32>  h3_9_rd105_res = h3_9_rd105_select(h3_8, d0, d1, dynamic_address);
	set_at<3360, 5120>(result, h3_9_rd105_res);
	hw_uint<32>  h3_9_rd106_res = h3_9_rd106_select(h3_8, d0, d1, dynamic_address);
	set_at<3392, 5120>(result, h3_9_rd106_res);
	hw_uint<32>  h3_9_rd107_res = h3_9_rd107_select(h3_8, d0, d1, dynamic_address);
	set_at<3424, 5120>(result, h3_9_rd107_res);
	hw_uint<32>  h3_9_rd108_res = h3_9_rd108_select(h3_8, d0, d1, dynamic_address);
	set_at<3456, 5120>(result, h3_9_rd108_res);
	hw_uint<32>  h3_9_rd109_res = h3_9_rd109_select(h3_8, d0, d1, dynamic_address);
	set_at<3488, 5120>(result, h3_9_rd109_res);
	hw_uint<32>  h3_9_rd110_res = h3_9_rd110_select(h3_8, d0, d1, dynamic_address);
	set_at<3520, 5120>(result, h3_9_rd110_res);
	hw_uint<32>  h3_9_rd111_res = h3_9_rd111_select(h3_8, d0, d1, dynamic_address);
	set_at<3552, 5120>(result, h3_9_rd111_res);
	hw_uint<32>  h3_9_rd112_res = h3_9_rd112_select(h3_8, d0, d1, dynamic_address);
	set_at<3584, 5120>(result, h3_9_rd112_res);
	hw_uint<32>  h3_9_rd113_res = h3_9_rd113_select(h3_8, d0, d1, dynamic_address);
	set_at<3616, 5120>(result, h3_9_rd113_res);
	hw_uint<32>  h3_9_rd114_res = h3_9_rd114_select(h3_8, d0, d1, dynamic_address);
	set_at<3648, 5120>(result, h3_9_rd114_res);
	hw_uint<32>  h3_9_rd115_res = h3_9_rd115_select(h3_8, d0, d1, dynamic_address);
	set_at<3680, 5120>(result, h3_9_rd115_res);
	hw_uint<32>  h3_9_rd116_res = h3_9_rd116_select(h3_8, d0, d1, dynamic_address);
	set_at<3712, 5120>(result, h3_9_rd116_res);
	hw_uint<32>  h3_9_rd117_res = h3_9_rd117_select(h3_8, d0, d1, dynamic_address);
	set_at<3744, 5120>(result, h3_9_rd117_res);
	hw_uint<32>  h3_9_rd118_res = h3_9_rd118_select(h3_8, d0, d1, dynamic_address);
	set_at<3776, 5120>(result, h3_9_rd118_res);
	hw_uint<32>  h3_9_rd119_res = h3_9_rd119_select(h3_8, d0, d1, dynamic_address);
	set_at<3808, 5120>(result, h3_9_rd119_res);
	hw_uint<32>  h3_9_rd120_res = h3_9_rd120_select(h3_8, d0, d1, dynamic_address);
	set_at<3840, 5120>(result, h3_9_rd120_res);
	hw_uint<32>  h3_9_rd121_res = h3_9_rd121_select(h3_8, d0, d1, dynamic_address);
	set_at<3872, 5120>(result, h3_9_rd121_res);
	hw_uint<32>  h3_9_rd122_res = h3_9_rd122_select(h3_8, d0, d1, dynamic_address);
	set_at<3904, 5120>(result, h3_9_rd122_res);
	hw_uint<32>  h3_9_rd123_res = h3_9_rd123_select(h3_8, d0, d1, dynamic_address);
	set_at<3936, 5120>(result, h3_9_rd123_res);
	hw_uint<32>  h3_9_rd124_res = h3_9_rd124_select(h3_8, d0, d1, dynamic_address);
	set_at<3968, 5120>(result, h3_9_rd124_res);
	hw_uint<32>  h3_9_rd125_res = h3_9_rd125_select(h3_8, d0, d1, dynamic_address);
	set_at<4000, 5120>(result, h3_9_rd125_res);
	hw_uint<32>  h3_9_rd126_res = h3_9_rd126_select(h3_8, d0, d1, dynamic_address);
	set_at<4032, 5120>(result, h3_9_rd126_res);
	hw_uint<32>  h3_9_rd127_res = h3_9_rd127_select(h3_8, d0, d1, dynamic_address);
	set_at<4064, 5120>(result, h3_9_rd127_res);
	hw_uint<32>  h3_9_rd128_res = h3_9_rd128_select(h3_8, d0, d1, dynamic_address);
	set_at<4096, 5120>(result, h3_9_rd128_res);
	hw_uint<32>  h3_9_rd129_res = h3_9_rd129_select(h3_8, d0, d1, dynamic_address);
	set_at<4128, 5120>(result, h3_9_rd129_res);
	hw_uint<32>  h3_9_rd130_res = h3_9_rd130_select(h3_8, d0, d1, dynamic_address);
	set_at<4160, 5120>(result, h3_9_rd130_res);
	hw_uint<32>  h3_9_rd131_res = h3_9_rd131_select(h3_8, d0, d1, dynamic_address);
	set_at<4192, 5120>(result, h3_9_rd131_res);
	hw_uint<32>  h3_9_rd132_res = h3_9_rd132_select(h3_8, d0, d1, dynamic_address);
	set_at<4224, 5120>(result, h3_9_rd132_res);
	hw_uint<32>  h3_9_rd133_res = h3_9_rd133_select(h3_8, d0, d1, dynamic_address);
	set_at<4256, 5120>(result, h3_9_rd133_res);
	hw_uint<32>  h3_9_rd134_res = h3_9_rd134_select(h3_8, d0, d1, dynamic_address);
	set_at<4288, 5120>(result, h3_9_rd134_res);
	hw_uint<32>  h3_9_rd135_res = h3_9_rd135_select(h3_8, d0, d1, dynamic_address);
	set_at<4320, 5120>(result, h3_9_rd135_res);
	hw_uint<32>  h3_9_rd136_res = h3_9_rd136_select(h3_8, d0, d1, dynamic_address);
	set_at<4352, 5120>(result, h3_9_rd136_res);
	hw_uint<32>  h3_9_rd137_res = h3_9_rd137_select(h3_8, d0, d1, dynamic_address);
	set_at<4384, 5120>(result, h3_9_rd137_res);
	hw_uint<32>  h3_9_rd138_res = h3_9_rd138_select(h3_8, d0, d1, dynamic_address);
	set_at<4416, 5120>(result, h3_9_rd138_res);
	hw_uint<32>  h3_9_rd139_res = h3_9_rd139_select(h3_8, d0, d1, dynamic_address);
	set_at<4448, 5120>(result, h3_9_rd139_res);
	hw_uint<32>  h3_9_rd140_res = h3_9_rd140_select(h3_8, d0, d1, dynamic_address);
	set_at<4480, 5120>(result, h3_9_rd140_res);
	hw_uint<32>  h3_9_rd141_res = h3_9_rd141_select(h3_8, d0, d1, dynamic_address);
	set_at<4512, 5120>(result, h3_9_rd141_res);
	hw_uint<32>  h3_9_rd142_res = h3_9_rd142_select(h3_8, d0, d1, dynamic_address);
	set_at<4544, 5120>(result, h3_9_rd142_res);
	hw_uint<32>  h3_9_rd143_res = h3_9_rd143_select(h3_8, d0, d1, dynamic_address);
	set_at<4576, 5120>(result, h3_9_rd143_res);
	hw_uint<32>  h3_9_rd144_res = h3_9_rd144_select(h3_8, d0, d1, dynamic_address);
	set_at<4608, 5120>(result, h3_9_rd144_res);
	hw_uint<32>  h3_9_rd145_res = h3_9_rd145_select(h3_8, d0, d1, dynamic_address);
	set_at<4640, 5120>(result, h3_9_rd145_res);
	hw_uint<32>  h3_9_rd146_res = h3_9_rd146_select(h3_8, d0, d1, dynamic_address);
	set_at<4672, 5120>(result, h3_9_rd146_res);
	hw_uint<32>  h3_9_rd147_res = h3_9_rd147_select(h3_8, d0, d1, dynamic_address);
	set_at<4704, 5120>(result, h3_9_rd147_res);
	hw_uint<32>  h3_9_rd148_res = h3_9_rd148_select(h3_8, d0, d1, dynamic_address);
	set_at<4736, 5120>(result, h3_9_rd148_res);
	hw_uint<32>  h3_9_rd149_res = h3_9_rd149_select(h3_8, d0, d1, dynamic_address);
	set_at<4768, 5120>(result, h3_9_rd149_res);
	hw_uint<32>  h3_9_rd150_res = h3_9_rd150_select(h3_8, d0, d1, dynamic_address);
	set_at<4800, 5120>(result, h3_9_rd150_res);
	hw_uint<32>  h3_9_rd151_res = h3_9_rd151_select(h3_8, d0, d1, dynamic_address);
	set_at<4832, 5120>(result, h3_9_rd151_res);
	hw_uint<32>  h3_9_rd152_res = h3_9_rd152_select(h3_8, d0, d1, dynamic_address);
	set_at<4864, 5120>(result, h3_9_rd152_res);
	hw_uint<32>  h3_9_rd153_res = h3_9_rd153_select(h3_8, d0, d1, dynamic_address);
	set_at<4896, 5120>(result, h3_9_rd153_res);
	hw_uint<32>  h3_9_rd154_res = h3_9_rd154_select(h3_8, d0, d1, dynamic_address);
	set_at<4928, 5120>(result, h3_9_rd154_res);
	hw_uint<32>  h3_9_rd155_res = h3_9_rd155_select(h3_8, d0, d1, dynamic_address);
	set_at<4960, 5120>(result, h3_9_rd155_res);
	hw_uint<32>  h3_9_rd156_res = h3_9_rd156_select(h3_8, d0, d1, dynamic_address);
	set_at<4992, 5120>(result, h3_9_rd156_res);
	hw_uint<32>  h3_9_rd157_res = h3_9_rd157_select(h3_8, d0, d1, dynamic_address);
	set_at<5024, 5120>(result, h3_9_rd157_res);
	hw_uint<32>  h3_9_rd158_res = h3_9_rd158_select(h3_8, d0, d1, dynamic_address);
	set_at<5056, 5120>(result, h3_9_rd158_res);
	hw_uint<32>  h3_9_rd159_res = h3_9_rd159_select(h3_8, d0, d1, dynamic_address);
	set_at<5088, 5120>(result, h3_9_rd159_res);
	return result;
}

struct h3_9_h3_9_update_0_write0_to_h10_32_300MHz_32_rd0_cache {
	// RAM Box: {[0, 992], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_9_h3_9_update_0_write1_to_h10_32_300MHz_32_rd1_cache {
	// RAM Box: {[1, 993], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_9_h3_9_update_0_write10_to_h10_32_300MHz_32_rd10_cache {
	// RAM Box: {[10, 1002], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_9_h3_9_update_0_write11_to_h10_32_300MHz_32_rd11_cache {
	// RAM Box: {[11, 1003], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_9_h3_9_update_0_write12_to_h10_32_300MHz_32_rd12_cache {
	// RAM Box: {[12, 1004], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_9_h3_9_update_0_write13_to_h10_32_300MHz_32_rd13_cache {
	// RAM Box: {[13, 1005], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_9_h3_9_update_0_write14_to_h10_32_300MHz_32_rd14_cache {
	// RAM Box: {[14, 1006], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_9_h3_9_update_0_write15_to_h10_32_300MHz_32_rd15_cache {
	// RAM Box: {[15, 1007], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_9_h3_9_update_0_write16_to_h10_32_300MHz_32_rd16_cache {
	// RAM Box: {[16, 1008], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_9_h3_9_update_0_write17_to_h10_32_300MHz_32_rd17_cache {
	// RAM Box: {[17, 1009], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_9_h3_9_update_0_write18_to_h10_32_300MHz_32_rd18_cache {
	// RAM Box: {[18, 1010], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_9_h3_9_update_0_write19_to_h10_32_300MHz_32_rd19_cache {
	// RAM Box: {[19, 1011], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_9_h3_9_update_0_write2_to_h10_32_300MHz_32_rd2_cache {
	// RAM Box: {[2, 994], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_9_h3_9_update_0_write20_to_h10_32_300MHz_32_rd20_cache {
	// RAM Box: {[20, 1012], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_9_h3_9_update_0_write21_to_h10_32_300MHz_32_rd21_cache {
	// RAM Box: {[21, 1013], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_9_h3_9_update_0_write22_to_h10_32_300MHz_32_rd22_cache {
	// RAM Box: {[22, 1014], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_9_h3_9_update_0_write23_to_h10_32_300MHz_32_rd23_cache {
	// RAM Box: {[23, 1015], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_9_h3_9_update_0_write24_to_h10_32_300MHz_32_rd24_cache {
	// RAM Box: {[24, 1016], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_9_h3_9_update_0_write25_to_h10_32_300MHz_32_rd25_cache {
	// RAM Box: {[25, 1017], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_9_h3_9_update_0_write26_to_h10_32_300MHz_32_rd26_cache {
	// RAM Box: {[26, 1018], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_9_h3_9_update_0_write27_to_h10_32_300MHz_32_rd27_cache {
	// RAM Box: {[27, 1019], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_9_h3_9_update_0_write28_to_h10_32_300MHz_32_rd28_cache {
	// RAM Box: {[28, 1020], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_9_h3_9_update_0_write29_to_h10_32_300MHz_32_rd29_cache {
	// RAM Box: {[29, 1021], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_9_h3_9_update_0_write3_to_h10_32_300MHz_32_rd3_cache {
	// RAM Box: {[3, 995], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_9_h3_9_update_0_write30_to_h10_32_300MHz_32_rd30_cache {
	// RAM Box: {[30, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_9_h3_9_update_0_write31_to_h10_32_300MHz_32_rd31_cache {
	// RAM Box: {[31, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_9_h3_9_update_0_write4_to_h10_32_300MHz_32_rd4_cache {
	// RAM Box: {[4, 996], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_9_h3_9_update_0_write5_to_h10_32_300MHz_32_rd5_cache {
	// RAM Box: {[5, 997], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_9_h3_9_update_0_write6_to_h10_32_300MHz_32_rd6_cache {
	// RAM Box: {[6, 998], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_9_h3_9_update_0_write7_to_h10_32_300MHz_32_rd7_cache {
	// RAM Box: {[7, 999], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_9_h3_9_update_0_write8_to_h10_32_300MHz_32_rd8_cache {
	// RAM Box: {[8, 1000], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_9_h3_9_update_0_write9_to_h10_32_300MHz_32_rd9_cache {
	// RAM Box: {[9, 1001], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_9_cache {
  // # of banks: 32
  h3_9_h3_9_update_0_write0_to_h10_32_300MHz_32_rd0_cache h3_9_h3_9_update_0_write0_to_h10_32_300MHz_32_rd0;
  h3_9_h3_9_update_0_write1_to_h10_32_300MHz_32_rd1_cache h3_9_h3_9_update_0_write1_to_h10_32_300MHz_32_rd1;
  h3_9_h3_9_update_0_write10_to_h10_32_300MHz_32_rd10_cache h3_9_h3_9_update_0_write10_to_h10_32_300MHz_32_rd10;
  h3_9_h3_9_update_0_write11_to_h10_32_300MHz_32_rd11_cache h3_9_h3_9_update_0_write11_to_h10_32_300MHz_32_rd11;
  h3_9_h3_9_update_0_write12_to_h10_32_300MHz_32_rd12_cache h3_9_h3_9_update_0_write12_to_h10_32_300MHz_32_rd12;
  h3_9_h3_9_update_0_write13_to_h10_32_300MHz_32_rd13_cache h3_9_h3_9_update_0_write13_to_h10_32_300MHz_32_rd13;
  h3_9_h3_9_update_0_write14_to_h10_32_300MHz_32_rd14_cache h3_9_h3_9_update_0_write14_to_h10_32_300MHz_32_rd14;
  h3_9_h3_9_update_0_write15_to_h10_32_300MHz_32_rd15_cache h3_9_h3_9_update_0_write15_to_h10_32_300MHz_32_rd15;
  h3_9_h3_9_update_0_write16_to_h10_32_300MHz_32_rd16_cache h3_9_h3_9_update_0_write16_to_h10_32_300MHz_32_rd16;
  h3_9_h3_9_update_0_write17_to_h10_32_300MHz_32_rd17_cache h3_9_h3_9_update_0_write17_to_h10_32_300MHz_32_rd17;
  h3_9_h3_9_update_0_write18_to_h10_32_300MHz_32_rd18_cache h3_9_h3_9_update_0_write18_to_h10_32_300MHz_32_rd18;
  h3_9_h3_9_update_0_write19_to_h10_32_300MHz_32_rd19_cache h3_9_h3_9_update_0_write19_to_h10_32_300MHz_32_rd19;
  h3_9_h3_9_update_0_write2_to_h10_32_300MHz_32_rd2_cache h3_9_h3_9_update_0_write2_to_h10_32_300MHz_32_rd2;
  h3_9_h3_9_update_0_write20_to_h10_32_300MHz_32_rd20_cache h3_9_h3_9_update_0_write20_to_h10_32_300MHz_32_rd20;
  h3_9_h3_9_update_0_write21_to_h10_32_300MHz_32_rd21_cache h3_9_h3_9_update_0_write21_to_h10_32_300MHz_32_rd21;
  h3_9_h3_9_update_0_write22_to_h10_32_300MHz_32_rd22_cache h3_9_h3_9_update_0_write22_to_h10_32_300MHz_32_rd22;
  h3_9_h3_9_update_0_write23_to_h10_32_300MHz_32_rd23_cache h3_9_h3_9_update_0_write23_to_h10_32_300MHz_32_rd23;
  h3_9_h3_9_update_0_write24_to_h10_32_300MHz_32_rd24_cache h3_9_h3_9_update_0_write24_to_h10_32_300MHz_32_rd24;
  h3_9_h3_9_update_0_write25_to_h10_32_300MHz_32_rd25_cache h3_9_h3_9_update_0_write25_to_h10_32_300MHz_32_rd25;
  h3_9_h3_9_update_0_write26_to_h10_32_300MHz_32_rd26_cache h3_9_h3_9_update_0_write26_to_h10_32_300MHz_32_rd26;
  h3_9_h3_9_update_0_write27_to_h10_32_300MHz_32_rd27_cache h3_9_h3_9_update_0_write27_to_h10_32_300MHz_32_rd27;
  h3_9_h3_9_update_0_write28_to_h10_32_300MHz_32_rd28_cache h3_9_h3_9_update_0_write28_to_h10_32_300MHz_32_rd28;
  h3_9_h3_9_update_0_write29_to_h10_32_300MHz_32_rd29_cache h3_9_h3_9_update_0_write29_to_h10_32_300MHz_32_rd29;
  h3_9_h3_9_update_0_write3_to_h10_32_300MHz_32_rd3_cache h3_9_h3_9_update_0_write3_to_h10_32_300MHz_32_rd3;
  h3_9_h3_9_update_0_write30_to_h10_32_300MHz_32_rd30_cache h3_9_h3_9_update_0_write30_to_h10_32_300MHz_32_rd30;
  h3_9_h3_9_update_0_write31_to_h10_32_300MHz_32_rd31_cache h3_9_h3_9_update_0_write31_to_h10_32_300MHz_32_rd31;
  h3_9_h3_9_update_0_write4_to_h10_32_300MHz_32_rd4_cache h3_9_h3_9_update_0_write4_to_h10_32_300MHz_32_rd4;
  h3_9_h3_9_update_0_write5_to_h10_32_300MHz_32_rd5_cache h3_9_h3_9_update_0_write5_to_h10_32_300MHz_32_rd5;
  h3_9_h3_9_update_0_write6_to_h10_32_300MHz_32_rd6_cache h3_9_h3_9_update_0_write6_to_h10_32_300MHz_32_rd6;
  h3_9_h3_9_update_0_write7_to_h10_32_300MHz_32_rd7_cache h3_9_h3_9_update_0_write7_to_h10_32_300MHz_32_rd7;
  h3_9_h3_9_update_0_write8_to_h10_32_300MHz_32_rd8_cache h3_9_h3_9_update_0_write8_to_h10_32_300MHz_32_rd8;
  h3_9_h3_9_update_0_write9_to_h10_32_300MHz_32_rd9_cache h3_9_h3_9_update_0_write9_to_h10_32_300MHz_32_rd9;
};



inline void h3_9_h3_9_update_0_write0_write(hw_uint<32> & h3_9_h3_9_update_0_write0, h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write0_to_h10_32_300MHz_32_rd0.push(h3_9_h3_9_update_0_write0);
}

inline void h3_9_h3_9_update_0_write1_write(hw_uint<32> & h3_9_h3_9_update_0_write1, h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write1_to_h10_32_300MHz_32_rd1.push(h3_9_h3_9_update_0_write1);
}

inline void h3_9_h3_9_update_0_write10_write(hw_uint<32> & h3_9_h3_9_update_0_write10, h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write10_to_h10_32_300MHz_32_rd10.push(h3_9_h3_9_update_0_write10);
}

inline void h3_9_h3_9_update_0_write11_write(hw_uint<32> & h3_9_h3_9_update_0_write11, h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write11_to_h10_32_300MHz_32_rd11.push(h3_9_h3_9_update_0_write11);
}

inline void h3_9_h3_9_update_0_write12_write(hw_uint<32> & h3_9_h3_9_update_0_write12, h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write12_to_h10_32_300MHz_32_rd12.push(h3_9_h3_9_update_0_write12);
}

inline void h3_9_h3_9_update_0_write13_write(hw_uint<32> & h3_9_h3_9_update_0_write13, h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write13_to_h10_32_300MHz_32_rd13.push(h3_9_h3_9_update_0_write13);
}

inline void h3_9_h3_9_update_0_write14_write(hw_uint<32> & h3_9_h3_9_update_0_write14, h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write14_to_h10_32_300MHz_32_rd14.push(h3_9_h3_9_update_0_write14);
}

inline void h3_9_h3_9_update_0_write15_write(hw_uint<32> & h3_9_h3_9_update_0_write15, h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write15_to_h10_32_300MHz_32_rd15.push(h3_9_h3_9_update_0_write15);
}

inline void h3_9_h3_9_update_0_write16_write(hw_uint<32> & h3_9_h3_9_update_0_write16, h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write16_to_h10_32_300MHz_32_rd16.push(h3_9_h3_9_update_0_write16);
}

inline void h3_9_h3_9_update_0_write17_write(hw_uint<32> & h3_9_h3_9_update_0_write17, h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write17_to_h10_32_300MHz_32_rd17.push(h3_9_h3_9_update_0_write17);
}

inline void h3_9_h3_9_update_0_write18_write(hw_uint<32> & h3_9_h3_9_update_0_write18, h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write18_to_h10_32_300MHz_32_rd18.push(h3_9_h3_9_update_0_write18);
}

inline void h3_9_h3_9_update_0_write19_write(hw_uint<32> & h3_9_h3_9_update_0_write19, h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write19_to_h10_32_300MHz_32_rd19.push(h3_9_h3_9_update_0_write19);
}

inline void h3_9_h3_9_update_0_write2_write(hw_uint<32> & h3_9_h3_9_update_0_write2, h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write2_to_h10_32_300MHz_32_rd2.push(h3_9_h3_9_update_0_write2);
}

inline void h3_9_h3_9_update_0_write20_write(hw_uint<32> & h3_9_h3_9_update_0_write20, h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write20_to_h10_32_300MHz_32_rd20.push(h3_9_h3_9_update_0_write20);
}

inline void h3_9_h3_9_update_0_write21_write(hw_uint<32> & h3_9_h3_9_update_0_write21, h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write21_to_h10_32_300MHz_32_rd21.push(h3_9_h3_9_update_0_write21);
}

inline void h3_9_h3_9_update_0_write22_write(hw_uint<32> & h3_9_h3_9_update_0_write22, h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write22_to_h10_32_300MHz_32_rd22.push(h3_9_h3_9_update_0_write22);
}

inline void h3_9_h3_9_update_0_write23_write(hw_uint<32> & h3_9_h3_9_update_0_write23, h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write23_to_h10_32_300MHz_32_rd23.push(h3_9_h3_9_update_0_write23);
}

inline void h3_9_h3_9_update_0_write24_write(hw_uint<32> & h3_9_h3_9_update_0_write24, h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write24_to_h10_32_300MHz_32_rd24.push(h3_9_h3_9_update_0_write24);
}

inline void h3_9_h3_9_update_0_write25_write(hw_uint<32> & h3_9_h3_9_update_0_write25, h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write25_to_h10_32_300MHz_32_rd25.push(h3_9_h3_9_update_0_write25);
}

inline void h3_9_h3_9_update_0_write26_write(hw_uint<32> & h3_9_h3_9_update_0_write26, h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write26_to_h10_32_300MHz_32_rd26.push(h3_9_h3_9_update_0_write26);
}

inline void h3_9_h3_9_update_0_write27_write(hw_uint<32> & h3_9_h3_9_update_0_write27, h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write27_to_h10_32_300MHz_32_rd27.push(h3_9_h3_9_update_0_write27);
}

inline void h3_9_h3_9_update_0_write28_write(hw_uint<32> & h3_9_h3_9_update_0_write28, h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write28_to_h10_32_300MHz_32_rd28.push(h3_9_h3_9_update_0_write28);
}

inline void h3_9_h3_9_update_0_write29_write(hw_uint<32> & h3_9_h3_9_update_0_write29, h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write29_to_h10_32_300MHz_32_rd29.push(h3_9_h3_9_update_0_write29);
}

inline void h3_9_h3_9_update_0_write3_write(hw_uint<32> & h3_9_h3_9_update_0_write3, h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write3_to_h10_32_300MHz_32_rd3.push(h3_9_h3_9_update_0_write3);
}

inline void h3_9_h3_9_update_0_write30_write(hw_uint<32> & h3_9_h3_9_update_0_write30, h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write30_to_h10_32_300MHz_32_rd30.push(h3_9_h3_9_update_0_write30);
}

inline void h3_9_h3_9_update_0_write31_write(hw_uint<32> & h3_9_h3_9_update_0_write31, h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write31_to_h10_32_300MHz_32_rd31.push(h3_9_h3_9_update_0_write31);
}

inline void h3_9_h3_9_update_0_write4_write(hw_uint<32> & h3_9_h3_9_update_0_write4, h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write4_to_h10_32_300MHz_32_rd4.push(h3_9_h3_9_update_0_write4);
}

inline void h3_9_h3_9_update_0_write5_write(hw_uint<32> & h3_9_h3_9_update_0_write5, h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write5_to_h10_32_300MHz_32_rd5.push(h3_9_h3_9_update_0_write5);
}

inline void h3_9_h3_9_update_0_write6_write(hw_uint<32> & h3_9_h3_9_update_0_write6, h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write6_to_h10_32_300MHz_32_rd6.push(h3_9_h3_9_update_0_write6);
}

inline void h3_9_h3_9_update_0_write7_write(hw_uint<32> & h3_9_h3_9_update_0_write7, h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write7_to_h10_32_300MHz_32_rd7.push(h3_9_h3_9_update_0_write7);
}

inline void h3_9_h3_9_update_0_write8_write(hw_uint<32> & h3_9_h3_9_update_0_write8, h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write8_to_h10_32_300MHz_32_rd8.push(h3_9_h3_9_update_0_write8);
}

inline void h3_9_h3_9_update_0_write9_write(hw_uint<32> & h3_9_h3_9_update_0_write9, h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
  h3_9.h3_9_h3_9_update_0_write9_to_h10_32_300MHz_32_rd9.push(h3_9_h3_9_update_0_write9);
}

inline hw_uint<32>  h10_32_300MHz_32_rd0_select(h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h10_32_300MHz_32_rd0 read pattern: { h10_32_300MHz_32_update_0[d0, d1] -> h3_9[32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h10_32_300MHz_32_update_0[d0, d1] -> [10 + d1, 10 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  auto value_h3_9_h3_9_update_0_write0 = h3_9.h3_9_h3_9_update_0_write0_to_h10_32_300MHz_32_rd0.peek(/* one reader or all rams */ 0);
  return value_h3_9_h3_9_update_0_write0;
  return 0;
}

inline hw_uint<32>  h10_32_300MHz_32_rd1_select(h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h10_32_300MHz_32_rd1 read pattern: { h10_32_300MHz_32_update_0[d0, d1] -> h3_9[1 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h10_32_300MHz_32_update_0[d0, d1] -> [10 + d1, 10 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  auto value_h3_9_h3_9_update_0_write1 = h3_9.h3_9_h3_9_update_0_write1_to_h10_32_300MHz_32_rd1.peek(/* one reader or all rams */ 0);
  return value_h3_9_h3_9_update_0_write1;
  return 0;
}

inline hw_uint<32>  h10_32_300MHz_32_rd10_select(h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h10_32_300MHz_32_rd10 read pattern: { h10_32_300MHz_32_update_0[d0, d1] -> h3_9[10 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h10_32_300MHz_32_update_0[d0, d1] -> [10 + d1, 10 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  auto value_h3_9_h3_9_update_0_write10 = h3_9.h3_9_h3_9_update_0_write10_to_h10_32_300MHz_32_rd10.peek(/* one reader or all rams */ 0);
  return value_h3_9_h3_9_update_0_write10;
  return 0;
}

inline hw_uint<32>  h10_32_300MHz_32_rd11_select(h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h10_32_300MHz_32_rd11 read pattern: { h10_32_300MHz_32_update_0[d0, d1] -> h3_9[11 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h10_32_300MHz_32_update_0[d0, d1] -> [10 + d1, 10 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  auto value_h3_9_h3_9_update_0_write11 = h3_9.h3_9_h3_9_update_0_write11_to_h10_32_300MHz_32_rd11.peek(/* one reader or all rams */ 0);
  return value_h3_9_h3_9_update_0_write11;
  return 0;
}

inline hw_uint<32>  h10_32_300MHz_32_rd12_select(h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h10_32_300MHz_32_rd12 read pattern: { h10_32_300MHz_32_update_0[d0, d1] -> h3_9[12 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h10_32_300MHz_32_update_0[d0, d1] -> [10 + d1, 10 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  auto value_h3_9_h3_9_update_0_write12 = h3_9.h3_9_h3_9_update_0_write12_to_h10_32_300MHz_32_rd12.peek(/* one reader or all rams */ 0);
  return value_h3_9_h3_9_update_0_write12;
  return 0;
}

inline hw_uint<32>  h10_32_300MHz_32_rd13_select(h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h10_32_300MHz_32_rd13 read pattern: { h10_32_300MHz_32_update_0[d0, d1] -> h3_9[13 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h10_32_300MHz_32_update_0[d0, d1] -> [10 + d1, 10 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  auto value_h3_9_h3_9_update_0_write13 = h3_9.h3_9_h3_9_update_0_write13_to_h10_32_300MHz_32_rd13.peek(/* one reader or all rams */ 0);
  return value_h3_9_h3_9_update_0_write13;
  return 0;
}

inline hw_uint<32>  h10_32_300MHz_32_rd14_select(h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h10_32_300MHz_32_rd14 read pattern: { h10_32_300MHz_32_update_0[d0, d1] -> h3_9[14 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h10_32_300MHz_32_update_0[d0, d1] -> [10 + d1, 10 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  auto value_h3_9_h3_9_update_0_write14 = h3_9.h3_9_h3_9_update_0_write14_to_h10_32_300MHz_32_rd14.peek(/* one reader or all rams */ 0);
  return value_h3_9_h3_9_update_0_write14;
  return 0;
}

inline hw_uint<32>  h10_32_300MHz_32_rd15_select(h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h10_32_300MHz_32_rd15 read pattern: { h10_32_300MHz_32_update_0[d0, d1] -> h3_9[15 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h10_32_300MHz_32_update_0[d0, d1] -> [10 + d1, 10 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  auto value_h3_9_h3_9_update_0_write15 = h3_9.h3_9_h3_9_update_0_write15_to_h10_32_300MHz_32_rd15.peek(/* one reader or all rams */ 0);
  return value_h3_9_h3_9_update_0_write15;
  return 0;
}

inline hw_uint<32>  h10_32_300MHz_32_rd16_select(h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h10_32_300MHz_32_rd16 read pattern: { h10_32_300MHz_32_update_0[d0, d1] -> h3_9[16 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h10_32_300MHz_32_update_0[d0, d1] -> [10 + d1, 10 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  auto value_h3_9_h3_9_update_0_write16 = h3_9.h3_9_h3_9_update_0_write16_to_h10_32_300MHz_32_rd16.peek(/* one reader or all rams */ 0);
  return value_h3_9_h3_9_update_0_write16;
  return 0;
}

inline hw_uint<32>  h10_32_300MHz_32_rd17_select(h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h10_32_300MHz_32_rd17 read pattern: { h10_32_300MHz_32_update_0[d0, d1] -> h3_9[17 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h10_32_300MHz_32_update_0[d0, d1] -> [10 + d1, 10 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  auto value_h3_9_h3_9_update_0_write17 = h3_9.h3_9_h3_9_update_0_write17_to_h10_32_300MHz_32_rd17.peek(/* one reader or all rams */ 0);
  return value_h3_9_h3_9_update_0_write17;
  return 0;
}

inline hw_uint<32>  h10_32_300MHz_32_rd18_select(h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h10_32_300MHz_32_rd18 read pattern: { h10_32_300MHz_32_update_0[d0, d1] -> h3_9[18 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h10_32_300MHz_32_update_0[d0, d1] -> [10 + d1, 10 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  auto value_h3_9_h3_9_update_0_write18 = h3_9.h3_9_h3_9_update_0_write18_to_h10_32_300MHz_32_rd18.peek(/* one reader or all rams */ 0);
  return value_h3_9_h3_9_update_0_write18;
  return 0;
}

inline hw_uint<32>  h10_32_300MHz_32_rd19_select(h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h10_32_300MHz_32_rd19 read pattern: { h10_32_300MHz_32_update_0[d0, d1] -> h3_9[19 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h10_32_300MHz_32_update_0[d0, d1] -> [10 + d1, 10 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  auto value_h3_9_h3_9_update_0_write19 = h3_9.h3_9_h3_9_update_0_write19_to_h10_32_300MHz_32_rd19.peek(/* one reader or all rams */ 0);
  return value_h3_9_h3_9_update_0_write19;
  return 0;
}

inline hw_uint<32>  h10_32_300MHz_32_rd2_select(h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h10_32_300MHz_32_rd2 read pattern: { h10_32_300MHz_32_update_0[d0, d1] -> h3_9[2 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h10_32_300MHz_32_update_0[d0, d1] -> [10 + d1, 10 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  auto value_h3_9_h3_9_update_0_write2 = h3_9.h3_9_h3_9_update_0_write2_to_h10_32_300MHz_32_rd2.peek(/* one reader or all rams */ 0);
  return value_h3_9_h3_9_update_0_write2;
  return 0;
}

inline hw_uint<32>  h10_32_300MHz_32_rd20_select(h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h10_32_300MHz_32_rd20 read pattern: { h10_32_300MHz_32_update_0[d0, d1] -> h3_9[20 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h10_32_300MHz_32_update_0[d0, d1] -> [10 + d1, 10 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  auto value_h3_9_h3_9_update_0_write20 = h3_9.h3_9_h3_9_update_0_write20_to_h10_32_300MHz_32_rd20.peek(/* one reader or all rams */ 0);
  return value_h3_9_h3_9_update_0_write20;
  return 0;
}

inline hw_uint<32>  h10_32_300MHz_32_rd21_select(h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h10_32_300MHz_32_rd21 read pattern: { h10_32_300MHz_32_update_0[d0, d1] -> h3_9[21 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h10_32_300MHz_32_update_0[d0, d1] -> [10 + d1, 10 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  auto value_h3_9_h3_9_update_0_write21 = h3_9.h3_9_h3_9_update_0_write21_to_h10_32_300MHz_32_rd21.peek(/* one reader or all rams */ 0);
  return value_h3_9_h3_9_update_0_write21;
  return 0;
}

inline hw_uint<32>  h10_32_300MHz_32_rd22_select(h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h10_32_300MHz_32_rd22 read pattern: { h10_32_300MHz_32_update_0[d0, d1] -> h3_9[22 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h10_32_300MHz_32_update_0[d0, d1] -> [10 + d1, 10 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  auto value_h3_9_h3_9_update_0_write22 = h3_9.h3_9_h3_9_update_0_write22_to_h10_32_300MHz_32_rd22.peek(/* one reader or all rams */ 0);
  return value_h3_9_h3_9_update_0_write22;
  return 0;
}

inline hw_uint<32>  h10_32_300MHz_32_rd23_select(h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h10_32_300MHz_32_rd23 read pattern: { h10_32_300MHz_32_update_0[d0, d1] -> h3_9[23 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h10_32_300MHz_32_update_0[d0, d1] -> [10 + d1, 10 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  auto value_h3_9_h3_9_update_0_write23 = h3_9.h3_9_h3_9_update_0_write23_to_h10_32_300MHz_32_rd23.peek(/* one reader or all rams */ 0);
  return value_h3_9_h3_9_update_0_write23;
  return 0;
}

inline hw_uint<32>  h10_32_300MHz_32_rd24_select(h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h10_32_300MHz_32_rd24 read pattern: { h10_32_300MHz_32_update_0[d0, d1] -> h3_9[24 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h10_32_300MHz_32_update_0[d0, d1] -> [10 + d1, 10 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  auto value_h3_9_h3_9_update_0_write24 = h3_9.h3_9_h3_9_update_0_write24_to_h10_32_300MHz_32_rd24.peek(/* one reader or all rams */ 0);
  return value_h3_9_h3_9_update_0_write24;
  return 0;
}

inline hw_uint<32>  h10_32_300MHz_32_rd25_select(h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h10_32_300MHz_32_rd25 read pattern: { h10_32_300MHz_32_update_0[d0, d1] -> h3_9[25 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h10_32_300MHz_32_update_0[d0, d1] -> [10 + d1, 10 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  auto value_h3_9_h3_9_update_0_write25 = h3_9.h3_9_h3_9_update_0_write25_to_h10_32_300MHz_32_rd25.peek(/* one reader or all rams */ 0);
  return value_h3_9_h3_9_update_0_write25;
  return 0;
}

inline hw_uint<32>  h10_32_300MHz_32_rd26_select(h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h10_32_300MHz_32_rd26 read pattern: { h10_32_300MHz_32_update_0[d0, d1] -> h3_9[26 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h10_32_300MHz_32_update_0[d0, d1] -> [10 + d1, 10 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  auto value_h3_9_h3_9_update_0_write26 = h3_9.h3_9_h3_9_update_0_write26_to_h10_32_300MHz_32_rd26.peek(/* one reader or all rams */ 0);
  return value_h3_9_h3_9_update_0_write26;
  return 0;
}

inline hw_uint<32>  h10_32_300MHz_32_rd27_select(h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h10_32_300MHz_32_rd27 read pattern: { h10_32_300MHz_32_update_0[d0, d1] -> h3_9[27 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h10_32_300MHz_32_update_0[d0, d1] -> [10 + d1, 10 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  auto value_h3_9_h3_9_update_0_write27 = h3_9.h3_9_h3_9_update_0_write27_to_h10_32_300MHz_32_rd27.peek(/* one reader or all rams */ 0);
  return value_h3_9_h3_9_update_0_write27;
  return 0;
}

inline hw_uint<32>  h10_32_300MHz_32_rd28_select(h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h10_32_300MHz_32_rd28 read pattern: { h10_32_300MHz_32_update_0[d0, d1] -> h3_9[28 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h10_32_300MHz_32_update_0[d0, d1] -> [10 + d1, 10 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  auto value_h3_9_h3_9_update_0_write28 = h3_9.h3_9_h3_9_update_0_write28_to_h10_32_300MHz_32_rd28.peek(/* one reader or all rams */ 0);
  return value_h3_9_h3_9_update_0_write28;
  return 0;
}

inline hw_uint<32>  h10_32_300MHz_32_rd29_select(h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h10_32_300MHz_32_rd29 read pattern: { h10_32_300MHz_32_update_0[d0, d1] -> h3_9[29 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h10_32_300MHz_32_update_0[d0, d1] -> [10 + d1, 10 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  auto value_h3_9_h3_9_update_0_write29 = h3_9.h3_9_h3_9_update_0_write29_to_h10_32_300MHz_32_rd29.peek(/* one reader or all rams */ 0);
  return value_h3_9_h3_9_update_0_write29;
  return 0;
}

inline hw_uint<32>  h10_32_300MHz_32_rd3_select(h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h10_32_300MHz_32_rd3 read pattern: { h10_32_300MHz_32_update_0[d0, d1] -> h3_9[3 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h10_32_300MHz_32_update_0[d0, d1] -> [10 + d1, 10 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  auto value_h3_9_h3_9_update_0_write3 = h3_9.h3_9_h3_9_update_0_write3_to_h10_32_300MHz_32_rd3.peek(/* one reader or all rams */ 0);
  return value_h3_9_h3_9_update_0_write3;
  return 0;
}

inline hw_uint<32>  h10_32_300MHz_32_rd30_select(h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h10_32_300MHz_32_rd30 read pattern: { h10_32_300MHz_32_update_0[d0, d1] -> h3_9[30 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h10_32_300MHz_32_update_0[d0, d1] -> [10 + d1, 10 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  auto value_h3_9_h3_9_update_0_write30 = h3_9.h3_9_h3_9_update_0_write30_to_h10_32_300MHz_32_rd30.peek(/* one reader or all rams */ 0);
  return value_h3_9_h3_9_update_0_write30;
  return 0;
}

inline hw_uint<32>  h10_32_300MHz_32_rd31_select(h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h10_32_300MHz_32_rd31 read pattern: { h10_32_300MHz_32_update_0[d0, d1] -> h3_9[31 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h10_32_300MHz_32_update_0[d0, d1] -> [10 + d1, 10 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  auto value_h3_9_h3_9_update_0_write31 = h3_9.h3_9_h3_9_update_0_write31_to_h10_32_300MHz_32_rd31.peek(/* one reader or all rams */ 0);
  return value_h3_9_h3_9_update_0_write31;
  return 0;
}

inline hw_uint<32>  h10_32_300MHz_32_rd4_select(h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h10_32_300MHz_32_rd4 read pattern: { h10_32_300MHz_32_update_0[d0, d1] -> h3_9[4 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h10_32_300MHz_32_update_0[d0, d1] -> [10 + d1, 10 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  auto value_h3_9_h3_9_update_0_write4 = h3_9.h3_9_h3_9_update_0_write4_to_h10_32_300MHz_32_rd4.peek(/* one reader or all rams */ 0);
  return value_h3_9_h3_9_update_0_write4;
  return 0;
}

inline hw_uint<32>  h10_32_300MHz_32_rd5_select(h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h10_32_300MHz_32_rd5 read pattern: { h10_32_300MHz_32_update_0[d0, d1] -> h3_9[5 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h10_32_300MHz_32_update_0[d0, d1] -> [10 + d1, 10 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  auto value_h3_9_h3_9_update_0_write5 = h3_9.h3_9_h3_9_update_0_write5_to_h10_32_300MHz_32_rd5.peek(/* one reader or all rams */ 0);
  return value_h3_9_h3_9_update_0_write5;
  return 0;
}

inline hw_uint<32>  h10_32_300MHz_32_rd6_select(h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h10_32_300MHz_32_rd6 read pattern: { h10_32_300MHz_32_update_0[d0, d1] -> h3_9[6 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h10_32_300MHz_32_update_0[d0, d1] -> [10 + d1, 10 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  auto value_h3_9_h3_9_update_0_write6 = h3_9.h3_9_h3_9_update_0_write6_to_h10_32_300MHz_32_rd6.peek(/* one reader or all rams */ 0);
  return value_h3_9_h3_9_update_0_write6;
  return 0;
}

inline hw_uint<32>  h10_32_300MHz_32_rd7_select(h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h10_32_300MHz_32_rd7 read pattern: { h10_32_300MHz_32_update_0[d0, d1] -> h3_9[7 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h10_32_300MHz_32_update_0[d0, d1] -> [10 + d1, 10 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  auto value_h3_9_h3_9_update_0_write7 = h3_9.h3_9_h3_9_update_0_write7_to_h10_32_300MHz_32_rd7.peek(/* one reader or all rams */ 0);
  return value_h3_9_h3_9_update_0_write7;
  return 0;
}

inline hw_uint<32>  h10_32_300MHz_32_rd8_select(h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h10_32_300MHz_32_rd8 read pattern: { h10_32_300MHz_32_update_0[d0, d1] -> h3_9[8 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h10_32_300MHz_32_update_0[d0, d1] -> [10 + d1, 10 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  auto value_h3_9_h3_9_update_0_write8 = h3_9.h3_9_h3_9_update_0_write8_to_h10_32_300MHz_32_rd8.peek(/* one reader or all rams */ 0);
  return value_h3_9_h3_9_update_0_write8;
  return 0;
}

inline hw_uint<32>  h10_32_300MHz_32_rd9_select(h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h10_32_300MHz_32_rd9 read pattern: { h10_32_300MHz_32_update_0[d0, d1] -> h3_9[9 + 32d0, d1] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Read schedule : { h10_32_300MHz_32_update_0[d0, d1] -> [10 + d1, 10 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  // Write schedule: { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
  auto value_h3_9_h3_9_update_0_write9 = h3_9.h3_9_h3_9_update_0_write9_to_h10_32_300MHz_32_rd9.peek(/* one reader or all rams */ 0);
  return value_h3_9_h3_9_update_0_write9;
  return 0;
}

// # of bundles = 2
// h10_32_300MHz_32_update_0_read
//	h10_32_300MHz_32_rd0
//	h10_32_300MHz_32_rd1
//	h10_32_300MHz_32_rd2
//	h10_32_300MHz_32_rd3
//	h10_32_300MHz_32_rd4
//	h10_32_300MHz_32_rd5
//	h10_32_300MHz_32_rd6
//	h10_32_300MHz_32_rd7
//	h10_32_300MHz_32_rd8
//	h10_32_300MHz_32_rd9
//	h10_32_300MHz_32_rd10
//	h10_32_300MHz_32_rd11
//	h10_32_300MHz_32_rd12
//	h10_32_300MHz_32_rd13
//	h10_32_300MHz_32_rd14
//	h10_32_300MHz_32_rd15
//	h10_32_300MHz_32_rd16
//	h10_32_300MHz_32_rd17
//	h10_32_300MHz_32_rd18
//	h10_32_300MHz_32_rd19
//	h10_32_300MHz_32_rd20
//	h10_32_300MHz_32_rd21
//	h10_32_300MHz_32_rd22
//	h10_32_300MHz_32_rd23
//	h10_32_300MHz_32_rd24
//	h10_32_300MHz_32_rd25
//	h10_32_300MHz_32_rd26
//	h10_32_300MHz_32_rd27
//	h10_32_300MHz_32_rd28
//	h10_32_300MHz_32_rd29
//	h10_32_300MHz_32_rd30
//	h10_32_300MHz_32_rd31
inline hw_uint<1024> h3_9_h10_32_300MHz_32_update_0_read_bundle_read(h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // h10_32_300MHz_32_rd0
    // h10_32_300MHz_32_rd1
    // h10_32_300MHz_32_rd2
    // h10_32_300MHz_32_rd3
    // h10_32_300MHz_32_rd4
    // h10_32_300MHz_32_rd5
    // h10_32_300MHz_32_rd6
    // h10_32_300MHz_32_rd7
    // h10_32_300MHz_32_rd8
    // h10_32_300MHz_32_rd9
    // h10_32_300MHz_32_rd10
    // h10_32_300MHz_32_rd11
    // h10_32_300MHz_32_rd12
    // h10_32_300MHz_32_rd13
    // h10_32_300MHz_32_rd14
    // h10_32_300MHz_32_rd15
    // h10_32_300MHz_32_rd16
    // h10_32_300MHz_32_rd17
    // h10_32_300MHz_32_rd18
    // h10_32_300MHz_32_rd19
    // h10_32_300MHz_32_rd20
    // h10_32_300MHz_32_rd21
    // h10_32_300MHz_32_rd22
    // h10_32_300MHz_32_rd23
    // h10_32_300MHz_32_rd24
    // h10_32_300MHz_32_rd25
    // h10_32_300MHz_32_rd26
    // h10_32_300MHz_32_rd27
    // h10_32_300MHz_32_rd28
    // h10_32_300MHz_32_rd29
    // h10_32_300MHz_32_rd30
    // h10_32_300MHz_32_rd31

	hw_uint<1024> result;
	hw_uint<32>  h10_32_300MHz_32_rd0_res = h10_32_300MHz_32_rd0_select(h3_9, d0, d1, dynamic_address);
	set_at<0, 1024>(result, h10_32_300MHz_32_rd0_res);
	hw_uint<32>  h10_32_300MHz_32_rd1_res = h10_32_300MHz_32_rd1_select(h3_9, d0, d1, dynamic_address);
	set_at<32, 1024>(result, h10_32_300MHz_32_rd1_res);
	hw_uint<32>  h10_32_300MHz_32_rd2_res = h10_32_300MHz_32_rd2_select(h3_9, d0, d1, dynamic_address);
	set_at<64, 1024>(result, h10_32_300MHz_32_rd2_res);
	hw_uint<32>  h10_32_300MHz_32_rd3_res = h10_32_300MHz_32_rd3_select(h3_9, d0, d1, dynamic_address);
	set_at<96, 1024>(result, h10_32_300MHz_32_rd3_res);
	hw_uint<32>  h10_32_300MHz_32_rd4_res = h10_32_300MHz_32_rd4_select(h3_9, d0, d1, dynamic_address);
	set_at<128, 1024>(result, h10_32_300MHz_32_rd4_res);
	hw_uint<32>  h10_32_300MHz_32_rd5_res = h10_32_300MHz_32_rd5_select(h3_9, d0, d1, dynamic_address);
	set_at<160, 1024>(result, h10_32_300MHz_32_rd5_res);
	hw_uint<32>  h10_32_300MHz_32_rd6_res = h10_32_300MHz_32_rd6_select(h3_9, d0, d1, dynamic_address);
	set_at<192, 1024>(result, h10_32_300MHz_32_rd6_res);
	hw_uint<32>  h10_32_300MHz_32_rd7_res = h10_32_300MHz_32_rd7_select(h3_9, d0, d1, dynamic_address);
	set_at<224, 1024>(result, h10_32_300MHz_32_rd7_res);
	hw_uint<32>  h10_32_300MHz_32_rd8_res = h10_32_300MHz_32_rd8_select(h3_9, d0, d1, dynamic_address);
	set_at<256, 1024>(result, h10_32_300MHz_32_rd8_res);
	hw_uint<32>  h10_32_300MHz_32_rd9_res = h10_32_300MHz_32_rd9_select(h3_9, d0, d1, dynamic_address);
	set_at<288, 1024>(result, h10_32_300MHz_32_rd9_res);
	hw_uint<32>  h10_32_300MHz_32_rd10_res = h10_32_300MHz_32_rd10_select(h3_9, d0, d1, dynamic_address);
	set_at<320, 1024>(result, h10_32_300MHz_32_rd10_res);
	hw_uint<32>  h10_32_300MHz_32_rd11_res = h10_32_300MHz_32_rd11_select(h3_9, d0, d1, dynamic_address);
	set_at<352, 1024>(result, h10_32_300MHz_32_rd11_res);
	hw_uint<32>  h10_32_300MHz_32_rd12_res = h10_32_300MHz_32_rd12_select(h3_9, d0, d1, dynamic_address);
	set_at<384, 1024>(result, h10_32_300MHz_32_rd12_res);
	hw_uint<32>  h10_32_300MHz_32_rd13_res = h10_32_300MHz_32_rd13_select(h3_9, d0, d1, dynamic_address);
	set_at<416, 1024>(result, h10_32_300MHz_32_rd13_res);
	hw_uint<32>  h10_32_300MHz_32_rd14_res = h10_32_300MHz_32_rd14_select(h3_9, d0, d1, dynamic_address);
	set_at<448, 1024>(result, h10_32_300MHz_32_rd14_res);
	hw_uint<32>  h10_32_300MHz_32_rd15_res = h10_32_300MHz_32_rd15_select(h3_9, d0, d1, dynamic_address);
	set_at<480, 1024>(result, h10_32_300MHz_32_rd15_res);
	hw_uint<32>  h10_32_300MHz_32_rd16_res = h10_32_300MHz_32_rd16_select(h3_9, d0, d1, dynamic_address);
	set_at<512, 1024>(result, h10_32_300MHz_32_rd16_res);
	hw_uint<32>  h10_32_300MHz_32_rd17_res = h10_32_300MHz_32_rd17_select(h3_9, d0, d1, dynamic_address);
	set_at<544, 1024>(result, h10_32_300MHz_32_rd17_res);
	hw_uint<32>  h10_32_300MHz_32_rd18_res = h10_32_300MHz_32_rd18_select(h3_9, d0, d1, dynamic_address);
	set_at<576, 1024>(result, h10_32_300MHz_32_rd18_res);
	hw_uint<32>  h10_32_300MHz_32_rd19_res = h10_32_300MHz_32_rd19_select(h3_9, d0, d1, dynamic_address);
	set_at<608, 1024>(result, h10_32_300MHz_32_rd19_res);
	hw_uint<32>  h10_32_300MHz_32_rd20_res = h10_32_300MHz_32_rd20_select(h3_9, d0, d1, dynamic_address);
	set_at<640, 1024>(result, h10_32_300MHz_32_rd20_res);
	hw_uint<32>  h10_32_300MHz_32_rd21_res = h10_32_300MHz_32_rd21_select(h3_9, d0, d1, dynamic_address);
	set_at<672, 1024>(result, h10_32_300MHz_32_rd21_res);
	hw_uint<32>  h10_32_300MHz_32_rd22_res = h10_32_300MHz_32_rd22_select(h3_9, d0, d1, dynamic_address);
	set_at<704, 1024>(result, h10_32_300MHz_32_rd22_res);
	hw_uint<32>  h10_32_300MHz_32_rd23_res = h10_32_300MHz_32_rd23_select(h3_9, d0, d1, dynamic_address);
	set_at<736, 1024>(result, h10_32_300MHz_32_rd23_res);
	hw_uint<32>  h10_32_300MHz_32_rd24_res = h10_32_300MHz_32_rd24_select(h3_9, d0, d1, dynamic_address);
	set_at<768, 1024>(result, h10_32_300MHz_32_rd24_res);
	hw_uint<32>  h10_32_300MHz_32_rd25_res = h10_32_300MHz_32_rd25_select(h3_9, d0, d1, dynamic_address);
	set_at<800, 1024>(result, h10_32_300MHz_32_rd25_res);
	hw_uint<32>  h10_32_300MHz_32_rd26_res = h10_32_300MHz_32_rd26_select(h3_9, d0, d1, dynamic_address);
	set_at<832, 1024>(result, h10_32_300MHz_32_rd26_res);
	hw_uint<32>  h10_32_300MHz_32_rd27_res = h10_32_300MHz_32_rd27_select(h3_9, d0, d1, dynamic_address);
	set_at<864, 1024>(result, h10_32_300MHz_32_rd27_res);
	hw_uint<32>  h10_32_300MHz_32_rd28_res = h10_32_300MHz_32_rd28_select(h3_9, d0, d1, dynamic_address);
	set_at<896, 1024>(result, h10_32_300MHz_32_rd28_res);
	hw_uint<32>  h10_32_300MHz_32_rd29_res = h10_32_300MHz_32_rd29_select(h3_9, d0, d1, dynamic_address);
	set_at<928, 1024>(result, h10_32_300MHz_32_rd29_res);
	hw_uint<32>  h10_32_300MHz_32_rd30_res = h10_32_300MHz_32_rd30_select(h3_9, d0, d1, dynamic_address);
	set_at<960, 1024>(result, h10_32_300MHz_32_rd30_res);
	hw_uint<32>  h10_32_300MHz_32_rd31_res = h10_32_300MHz_32_rd31_select(h3_9, d0, d1, dynamic_address);
	set_at<992, 1024>(result, h10_32_300MHz_32_rd31_res);
	return result;
}

// h3_9_update_0_write
//	h3_9_h3_9_update_0_write0
//	h3_9_h3_9_update_0_write1
//	h3_9_h3_9_update_0_write2
//	h3_9_h3_9_update_0_write3
//	h3_9_h3_9_update_0_write4
//	h3_9_h3_9_update_0_write5
//	h3_9_h3_9_update_0_write6
//	h3_9_h3_9_update_0_write7
//	h3_9_h3_9_update_0_write8
//	h3_9_h3_9_update_0_write9
//	h3_9_h3_9_update_0_write10
//	h3_9_h3_9_update_0_write11
//	h3_9_h3_9_update_0_write12
//	h3_9_h3_9_update_0_write13
//	h3_9_h3_9_update_0_write14
//	h3_9_h3_9_update_0_write15
//	h3_9_h3_9_update_0_write16
//	h3_9_h3_9_update_0_write17
//	h3_9_h3_9_update_0_write18
//	h3_9_h3_9_update_0_write19
//	h3_9_h3_9_update_0_write20
//	h3_9_h3_9_update_0_write21
//	h3_9_h3_9_update_0_write22
//	h3_9_h3_9_update_0_write23
//	h3_9_h3_9_update_0_write24
//	h3_9_h3_9_update_0_write25
//	h3_9_h3_9_update_0_write26
//	h3_9_h3_9_update_0_write27
//	h3_9_h3_9_update_0_write28
//	h3_9_h3_9_update_0_write29
//	h3_9_h3_9_update_0_write30
//	h3_9_h3_9_update_0_write31
inline void h3_9_h3_9_update_0_write_bundle_write(hw_uint<1024>& h3_9_update_0_write, h3_9_cache& h3_9, int d0, int d1, int dynamic_address) {
	hw_uint<32>  h3_9_h3_9_update_0_write0_res = h3_9_update_0_write.extract<0, 31>();
	h3_9_h3_9_update_0_write0_write(h3_9_h3_9_update_0_write0_res, h3_9, d0, d1, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write1_res = h3_9_update_0_write.extract<32, 63>();
	h3_9_h3_9_update_0_write1_write(h3_9_h3_9_update_0_write1_res, h3_9, d0, d1, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write2_res = h3_9_update_0_write.extract<64, 95>();
	h3_9_h3_9_update_0_write2_write(h3_9_h3_9_update_0_write2_res, h3_9, d0, d1, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write3_res = h3_9_update_0_write.extract<96, 127>();
	h3_9_h3_9_update_0_write3_write(h3_9_h3_9_update_0_write3_res, h3_9, d0, d1, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write4_res = h3_9_update_0_write.extract<128, 159>();
	h3_9_h3_9_update_0_write4_write(h3_9_h3_9_update_0_write4_res, h3_9, d0, d1, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write5_res = h3_9_update_0_write.extract<160, 191>();
	h3_9_h3_9_update_0_write5_write(h3_9_h3_9_update_0_write5_res, h3_9, d0, d1, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write6_res = h3_9_update_0_write.extract<192, 223>();
	h3_9_h3_9_update_0_write6_write(h3_9_h3_9_update_0_write6_res, h3_9, d0, d1, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write7_res = h3_9_update_0_write.extract<224, 255>();
	h3_9_h3_9_update_0_write7_write(h3_9_h3_9_update_0_write7_res, h3_9, d0, d1, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write8_res = h3_9_update_0_write.extract<256, 287>();
	h3_9_h3_9_update_0_write8_write(h3_9_h3_9_update_0_write8_res, h3_9, d0, d1, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write9_res = h3_9_update_0_write.extract<288, 319>();
	h3_9_h3_9_update_0_write9_write(h3_9_h3_9_update_0_write9_res, h3_9, d0, d1, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write10_res = h3_9_update_0_write.extract<320, 351>();
	h3_9_h3_9_update_0_write10_write(h3_9_h3_9_update_0_write10_res, h3_9, d0, d1, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write11_res = h3_9_update_0_write.extract<352, 383>();
	h3_9_h3_9_update_0_write11_write(h3_9_h3_9_update_0_write11_res, h3_9, d0, d1, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write12_res = h3_9_update_0_write.extract<384, 415>();
	h3_9_h3_9_update_0_write12_write(h3_9_h3_9_update_0_write12_res, h3_9, d0, d1, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write13_res = h3_9_update_0_write.extract<416, 447>();
	h3_9_h3_9_update_0_write13_write(h3_9_h3_9_update_0_write13_res, h3_9, d0, d1, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write14_res = h3_9_update_0_write.extract<448, 479>();
	h3_9_h3_9_update_0_write14_write(h3_9_h3_9_update_0_write14_res, h3_9, d0, d1, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write15_res = h3_9_update_0_write.extract<480, 511>();
	h3_9_h3_9_update_0_write15_write(h3_9_h3_9_update_0_write15_res, h3_9, d0, d1, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write16_res = h3_9_update_0_write.extract<512, 543>();
	h3_9_h3_9_update_0_write16_write(h3_9_h3_9_update_0_write16_res, h3_9, d0, d1, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write17_res = h3_9_update_0_write.extract<544, 575>();
	h3_9_h3_9_update_0_write17_write(h3_9_h3_9_update_0_write17_res, h3_9, d0, d1, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write18_res = h3_9_update_0_write.extract<576, 607>();
	h3_9_h3_9_update_0_write18_write(h3_9_h3_9_update_0_write18_res, h3_9, d0, d1, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write19_res = h3_9_update_0_write.extract<608, 639>();
	h3_9_h3_9_update_0_write19_write(h3_9_h3_9_update_0_write19_res, h3_9, d0, d1, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write20_res = h3_9_update_0_write.extract<640, 671>();
	h3_9_h3_9_update_0_write20_write(h3_9_h3_9_update_0_write20_res, h3_9, d0, d1, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write21_res = h3_9_update_0_write.extract<672, 703>();
	h3_9_h3_9_update_0_write21_write(h3_9_h3_9_update_0_write21_res, h3_9, d0, d1, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write22_res = h3_9_update_0_write.extract<704, 735>();
	h3_9_h3_9_update_0_write22_write(h3_9_h3_9_update_0_write22_res, h3_9, d0, d1, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write23_res = h3_9_update_0_write.extract<736, 767>();
	h3_9_h3_9_update_0_write23_write(h3_9_h3_9_update_0_write23_res, h3_9, d0, d1, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write24_res = h3_9_update_0_write.extract<768, 799>();
	h3_9_h3_9_update_0_write24_write(h3_9_h3_9_update_0_write24_res, h3_9, d0, d1, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write25_res = h3_9_update_0_write.extract<800, 831>();
	h3_9_h3_9_update_0_write25_write(h3_9_h3_9_update_0_write25_res, h3_9, d0, d1, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write26_res = h3_9_update_0_write.extract<832, 863>();
	h3_9_h3_9_update_0_write26_write(h3_9_h3_9_update_0_write26_res, h3_9, d0, d1, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write27_res = h3_9_update_0_write.extract<864, 895>();
	h3_9_h3_9_update_0_write27_write(h3_9_h3_9_update_0_write27_res, h3_9, d0, d1, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write28_res = h3_9_update_0_write.extract<896, 927>();
	h3_9_h3_9_update_0_write28_write(h3_9_h3_9_update_0_write28_res, h3_9, d0, d1, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write29_res = h3_9_update_0_write.extract<928, 959>();
	h3_9_h3_9_update_0_write29_write(h3_9_h3_9_update_0_write29_res, h3_9, d0, d1, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write30_res = h3_9_update_0_write.extract<960, 991>();
	h3_9_h3_9_update_0_write30_write(h3_9_h3_9_update_0_write30_res, h3_9, d0, d1, dynamic_address);
	hw_uint<32>  h3_9_h3_9_update_0_write31_res = h3_9_update_0_write.extract<992, 1023>();
	h3_9_h3_9_update_0_write31_write(h3_9_h3_9_update_0_write31_res, h3_9, d0, d1, dynamic_address);
}

struct in_cc_in_cc_update_0_write0_merged_banks_5_cache {
	// RAM Box: {[-288, 1312], [-10, 1032]}
	// Capacity: 106
	// # of read delays: 5
  // 0, 1, 52, 53, 105
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 50> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 51> f7;
	hw_uint<32>  f8;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_51() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_52() {
		return f4;
	}

	inline hw_uint<32>  peek_53() {
		return f6;
	}

	inline hw_uint<32>  peek_104() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_105() {
		return f8;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 50
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 50 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write1_merged_banks_5_cache {
	// RAM Box: {[-287, 1281], [-10, 1033]}
	// Capacity: 106
	// # of read delays: 4
  // 0, 1, 53, 105
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 51> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_53() {
		return f4;
	}

	inline hw_uint<32>  peek_104() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_105() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write10_merged_banks_5_cache {
	// RAM Box: {[-278, 1290], [-10, 1033]}
	// Capacity: 106
	// # of read delays: 4
  // 0, 1, 53, 105
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 51> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_53() {
		return f4;
	}

	inline hw_uint<32>  peek_104() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_105() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write11_merged_banks_5_cache {
	// RAM Box: {[-277, 1291], [-10, 1033]}
	// Capacity: 106
	// # of read delays: 4
  // 0, 1, 53, 105
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 51> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_53() {
		return f4;
	}

	inline hw_uint<32>  peek_104() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_105() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write12_merged_banks_5_cache {
	// RAM Box: {[-276, 1292], [-10, 1033]}
	// Capacity: 106
	// # of read delays: 4
  // 0, 1, 53, 105
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 51> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_53() {
		return f4;
	}

	inline hw_uint<32>  peek_104() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_105() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write13_merged_banks_5_cache {
	// RAM Box: {[-275, 1293], [-10, 1033]}
	// Capacity: 106
	// # of read delays: 4
  // 0, 1, 53, 105
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 51> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_53() {
		return f4;
	}

	inline hw_uint<32>  peek_104() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_105() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write14_merged_banks_5_cache {
	// RAM Box: {[-274, 1294], [-10, 1033]}
	// Capacity: 106
	// # of read delays: 4
  // 0, 1, 53, 105
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 51> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_53() {
		return f4;
	}

	inline hw_uint<32>  peek_104() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_105() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write15_merged_banks_5_cache {
	// RAM Box: {[-273, 1295], [-10, 1033]}
	// Capacity: 106
	// # of read delays: 4
  // 0, 1, 53, 105
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 51> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_53() {
		return f4;
	}

	inline hw_uint<32>  peek_104() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_105() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write16_merged_banks_5_cache {
	// RAM Box: {[-272, 1296], [-10, 1033]}
	// Capacity: 106
	// # of read delays: 4
  // 0, 1, 53, 105
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 51> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_53() {
		return f4;
	}

	inline hw_uint<32>  peek_104() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_105() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write17_merged_banks_5_cache {
	// RAM Box: {[-271, 1297], [-10, 1033]}
	// Capacity: 106
	// # of read delays: 4
  // 0, 1, 53, 105
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 51> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_53() {
		return f4;
	}

	inline hw_uint<32>  peek_104() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_105() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write18_merged_banks_5_cache {
	// RAM Box: {[-270, 1298], [-10, 1033]}
	// Capacity: 106
	// # of read delays: 4
  // 0, 1, 53, 105
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 51> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_53() {
		return f4;
	}

	inline hw_uint<32>  peek_104() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_105() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write19_merged_banks_5_cache {
	// RAM Box: {[-269, 1299], [-10, 1033]}
	// Capacity: 106
	// # of read delays: 4
  // 0, 1, 53, 105
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 51> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_53() {
		return f4;
	}

	inline hw_uint<32>  peek_104() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_105() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write2_merged_banks_5_cache {
	// RAM Box: {[-286, 1282], [-10, 1033]}
	// Capacity: 106
	// # of read delays: 4
  // 0, 1, 53, 105
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 51> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_53() {
		return f4;
	}

	inline hw_uint<32>  peek_104() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_105() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write20_merged_banks_5_cache {
	// RAM Box: {[-268, 1300], [-10, 1033]}
	// Capacity: 106
	// # of read delays: 4
  // 0, 1, 53, 105
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 51> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_53() {
		return f4;
	}

	inline hw_uint<32>  peek_104() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_105() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write21_merged_banks_5_cache {
	// RAM Box: {[-267, 1301], [-10, 1033]}
	// Capacity: 106
	// # of read delays: 4
  // 0, 1, 53, 105
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 51> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_53() {
		return f4;
	}

	inline hw_uint<32>  peek_104() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_105() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write22_merged_banks_5_cache {
	// RAM Box: {[-266, 1302], [-10, 1033]}
	// Capacity: 106
	// # of read delays: 4
  // 0, 1, 53, 105
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 51> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_53() {
		return f4;
	}

	inline hw_uint<32>  peek_104() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_105() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write23_merged_banks_5_cache {
	// RAM Box: {[-265, 1303], [-10, 1033]}
	// Capacity: 106
	// # of read delays: 4
  // 0, 1, 53, 105
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 51> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_53() {
		return f4;
	}

	inline hw_uint<32>  peek_104() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_105() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write24_merged_banks_5_cache {
	// RAM Box: {[-264, 1304], [-10, 1033]}
	// Capacity: 106
	// # of read delays: 4
  // 0, 1, 53, 105
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 51> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_53() {
		return f4;
	}

	inline hw_uint<32>  peek_104() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_105() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write25_merged_banks_5_cache {
	// RAM Box: {[-263, 1305], [-10, 1033]}
	// Capacity: 106
	// # of read delays: 4
  // 0, 1, 53, 105
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 51> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_53() {
		return f4;
	}

	inline hw_uint<32>  peek_104() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_105() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write26_merged_banks_5_cache {
	// RAM Box: {[-262, 1306], [-10, 1033]}
	// Capacity: 106
	// # of read delays: 4
  // 0, 1, 53, 105
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 51> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_53() {
		return f4;
	}

	inline hw_uint<32>  peek_104() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_105() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write27_merged_banks_5_cache {
	// RAM Box: {[-261, 1307], [-10, 1033]}
	// Capacity: 106
	// # of read delays: 4
  // 0, 1, 53, 105
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 51> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_53() {
		return f4;
	}

	inline hw_uint<32>  peek_104() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_105() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write28_merged_banks_5_cache {
	// RAM Box: {[-260, 1308], [-10, 1033]}
	// Capacity: 106
	// # of read delays: 4
  // 0, 1, 53, 105
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 51> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_53() {
		return f4;
	}

	inline hw_uint<32>  peek_104() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_105() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write29_merged_banks_5_cache {
	// RAM Box: {[-259, 1309], [-10, 1033]}
	// Capacity: 106
	// # of read delays: 4
  // 0, 1, 53, 105
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 51> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_53() {
		return f4;
	}

	inline hw_uint<32>  peek_104() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_105() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write3_merged_banks_5_cache {
	// RAM Box: {[-285, 1283], [-10, 1033]}
	// Capacity: 106
	// # of read delays: 4
  // 0, 1, 53, 105
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 51> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_53() {
		return f4;
	}

	inline hw_uint<32>  peek_104() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_105() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write30_merged_banks_5_cache {
	// RAM Box: {[-258, 1310], [-10, 1033]}
	// Capacity: 106
	// # of read delays: 4
  // 0, 1, 53, 105
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 51> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_53() {
		return f4;
	}

	inline hw_uint<32>  peek_104() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_105() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write31_merged_banks_5_cache {
	// RAM Box: {[-289, 1311], [-9, 1033]}
	// Capacity: 106
	// # of read delays: 5
  // 0, 1, 53, 54, 105
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 51> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 50> f7;
	hw_uint<32>  f8;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_53() {
		return f4;
	}

	inline hw_uint<32>  peek_54() {
		return f6;
	}

	inline hw_uint<32>  peek_104() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_105() {
		return f8;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 50
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 50 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write4_merged_banks_5_cache {
	// RAM Box: {[-284, 1284], [-10, 1033]}
	// Capacity: 106
	// # of read delays: 4
  // 0, 1, 53, 105
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 51> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_53() {
		return f4;
	}

	inline hw_uint<32>  peek_104() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_105() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write5_merged_banks_5_cache {
	// RAM Box: {[-283, 1285], [-10, 1033]}
	// Capacity: 106
	// # of read delays: 4
  // 0, 1, 53, 105
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 51> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_53() {
		return f4;
	}

	inline hw_uint<32>  peek_104() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_105() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write6_merged_banks_5_cache {
	// RAM Box: {[-282, 1286], [-10, 1033]}
	// Capacity: 106
	// # of read delays: 4
  // 0, 1, 53, 105
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 51> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_53() {
		return f4;
	}

	inline hw_uint<32>  peek_104() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_105() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write7_merged_banks_5_cache {
	// RAM Box: {[-281, 1287], [-10, 1033]}
	// Capacity: 106
	// # of read delays: 4
  // 0, 1, 53, 105
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 51> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_53() {
		return f4;
	}

	inline hw_uint<32>  peek_104() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_105() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write8_merged_banks_5_cache {
	// RAM Box: {[-280, 1288], [-10, 1033]}
	// Capacity: 106
	// # of read delays: 4
  // 0, 1, 53, 105
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 51> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_53() {
		return f4;
	}

	inline hw_uint<32>  peek_104() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_105() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write9_merged_banks_5_cache {
	// RAM Box: {[-279, 1289], [-10, 1033]}
	// Capacity: 106
	// # of read delays: 4
  // 0, 1, 53, 105
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 51> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 51> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_52() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_53() {
		return f4;
	}

	inline hw_uint<32>  peek_104() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_105() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 51
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 51 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cc_cache {
  // # of banks: 32
  in_cc_in_cc_update_0_write0_merged_banks_5_cache in_cc_in_cc_update_0_write0_merged_banks_5;
  in_cc_in_cc_update_0_write1_merged_banks_5_cache in_cc_in_cc_update_0_write1_merged_banks_5;
  in_cc_in_cc_update_0_write10_merged_banks_5_cache in_cc_in_cc_update_0_write10_merged_banks_5;
  in_cc_in_cc_update_0_write11_merged_banks_5_cache in_cc_in_cc_update_0_write11_merged_banks_5;
  in_cc_in_cc_update_0_write12_merged_banks_5_cache in_cc_in_cc_update_0_write12_merged_banks_5;
  in_cc_in_cc_update_0_write13_merged_banks_5_cache in_cc_in_cc_update_0_write13_merged_banks_5;
  in_cc_in_cc_update_0_write14_merged_banks_5_cache in_cc_in_cc_update_0_write14_merged_banks_5;
  in_cc_in_cc_update_0_write15_merged_banks_5_cache in_cc_in_cc_update_0_write15_merged_banks_5;
  in_cc_in_cc_update_0_write16_merged_banks_5_cache in_cc_in_cc_update_0_write16_merged_banks_5;
  in_cc_in_cc_update_0_write17_merged_banks_5_cache in_cc_in_cc_update_0_write17_merged_banks_5;
  in_cc_in_cc_update_0_write18_merged_banks_5_cache in_cc_in_cc_update_0_write18_merged_banks_5;
  in_cc_in_cc_update_0_write19_merged_banks_5_cache in_cc_in_cc_update_0_write19_merged_banks_5;
  in_cc_in_cc_update_0_write2_merged_banks_5_cache in_cc_in_cc_update_0_write2_merged_banks_5;
  in_cc_in_cc_update_0_write20_merged_banks_5_cache in_cc_in_cc_update_0_write20_merged_banks_5;
  in_cc_in_cc_update_0_write21_merged_banks_5_cache in_cc_in_cc_update_0_write21_merged_banks_5;
  in_cc_in_cc_update_0_write22_merged_banks_5_cache in_cc_in_cc_update_0_write22_merged_banks_5;
  in_cc_in_cc_update_0_write23_merged_banks_5_cache in_cc_in_cc_update_0_write23_merged_banks_5;
  in_cc_in_cc_update_0_write24_merged_banks_5_cache in_cc_in_cc_update_0_write24_merged_banks_5;
  in_cc_in_cc_update_0_write25_merged_banks_5_cache in_cc_in_cc_update_0_write25_merged_banks_5;
  in_cc_in_cc_update_0_write26_merged_banks_5_cache in_cc_in_cc_update_0_write26_merged_banks_5;
  in_cc_in_cc_update_0_write27_merged_banks_5_cache in_cc_in_cc_update_0_write27_merged_banks_5;
  in_cc_in_cc_update_0_write28_merged_banks_5_cache in_cc_in_cc_update_0_write28_merged_banks_5;
  in_cc_in_cc_update_0_write29_merged_banks_5_cache in_cc_in_cc_update_0_write29_merged_banks_5;
  in_cc_in_cc_update_0_write3_merged_banks_5_cache in_cc_in_cc_update_0_write3_merged_banks_5;
  in_cc_in_cc_update_0_write30_merged_banks_5_cache in_cc_in_cc_update_0_write30_merged_banks_5;
  in_cc_in_cc_update_0_write31_merged_banks_5_cache in_cc_in_cc_update_0_write31_merged_banks_5;
  in_cc_in_cc_update_0_write4_merged_banks_5_cache in_cc_in_cc_update_0_write4_merged_banks_5;
  in_cc_in_cc_update_0_write5_merged_banks_5_cache in_cc_in_cc_update_0_write5_merged_banks_5;
  in_cc_in_cc_update_0_write6_merged_banks_5_cache in_cc_in_cc_update_0_write6_merged_banks_5;
  in_cc_in_cc_update_0_write7_merged_banks_5_cache in_cc_in_cc_update_0_write7_merged_banks_5;
  in_cc_in_cc_update_0_write8_merged_banks_5_cache in_cc_in_cc_update_0_write8_merged_banks_5;
  in_cc_in_cc_update_0_write9_merged_banks_5_cache in_cc_in_cc_update_0_write9_merged_banks_5;
};



inline void in_cc_in_cc_update_0_write0_write(hw_uint<32> & in_cc_in_cc_update_0_write0, in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write0_merged_banks_5.push(in_cc_in_cc_update_0_write0);
}

inline void in_cc_in_cc_update_0_write1_write(hw_uint<32> & in_cc_in_cc_update_0_write1, in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write1_merged_banks_5.push(in_cc_in_cc_update_0_write1);
}

inline void in_cc_in_cc_update_0_write10_write(hw_uint<32> & in_cc_in_cc_update_0_write10, in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write10_merged_banks_5.push(in_cc_in_cc_update_0_write10);
}

inline void in_cc_in_cc_update_0_write11_write(hw_uint<32> & in_cc_in_cc_update_0_write11, in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write11_merged_banks_5.push(in_cc_in_cc_update_0_write11);
}

inline void in_cc_in_cc_update_0_write12_write(hw_uint<32> & in_cc_in_cc_update_0_write12, in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write12_merged_banks_5.push(in_cc_in_cc_update_0_write12);
}

inline void in_cc_in_cc_update_0_write13_write(hw_uint<32> & in_cc_in_cc_update_0_write13, in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write13_merged_banks_5.push(in_cc_in_cc_update_0_write13);
}

inline void in_cc_in_cc_update_0_write14_write(hw_uint<32> & in_cc_in_cc_update_0_write14, in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write14_merged_banks_5.push(in_cc_in_cc_update_0_write14);
}

inline void in_cc_in_cc_update_0_write15_write(hw_uint<32> & in_cc_in_cc_update_0_write15, in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write15_merged_banks_5.push(in_cc_in_cc_update_0_write15);
}

inline void in_cc_in_cc_update_0_write16_write(hw_uint<32> & in_cc_in_cc_update_0_write16, in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write16_merged_banks_5.push(in_cc_in_cc_update_0_write16);
}

inline void in_cc_in_cc_update_0_write17_write(hw_uint<32> & in_cc_in_cc_update_0_write17, in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write17_merged_banks_5.push(in_cc_in_cc_update_0_write17);
}

inline void in_cc_in_cc_update_0_write18_write(hw_uint<32> & in_cc_in_cc_update_0_write18, in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write18_merged_banks_5.push(in_cc_in_cc_update_0_write18);
}

inline void in_cc_in_cc_update_0_write19_write(hw_uint<32> & in_cc_in_cc_update_0_write19, in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write19_merged_banks_5.push(in_cc_in_cc_update_0_write19);
}

inline void in_cc_in_cc_update_0_write2_write(hw_uint<32> & in_cc_in_cc_update_0_write2, in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write2_merged_banks_5.push(in_cc_in_cc_update_0_write2);
}

inline void in_cc_in_cc_update_0_write20_write(hw_uint<32> & in_cc_in_cc_update_0_write20, in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write20_merged_banks_5.push(in_cc_in_cc_update_0_write20);
}

inline void in_cc_in_cc_update_0_write21_write(hw_uint<32> & in_cc_in_cc_update_0_write21, in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write21_merged_banks_5.push(in_cc_in_cc_update_0_write21);
}

inline void in_cc_in_cc_update_0_write22_write(hw_uint<32> & in_cc_in_cc_update_0_write22, in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write22_merged_banks_5.push(in_cc_in_cc_update_0_write22);
}

inline void in_cc_in_cc_update_0_write23_write(hw_uint<32> & in_cc_in_cc_update_0_write23, in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write23_merged_banks_5.push(in_cc_in_cc_update_0_write23);
}

inline void in_cc_in_cc_update_0_write24_write(hw_uint<32> & in_cc_in_cc_update_0_write24, in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write24_merged_banks_5.push(in_cc_in_cc_update_0_write24);
}

inline void in_cc_in_cc_update_0_write25_write(hw_uint<32> & in_cc_in_cc_update_0_write25, in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write25_merged_banks_5.push(in_cc_in_cc_update_0_write25);
}

inline void in_cc_in_cc_update_0_write26_write(hw_uint<32> & in_cc_in_cc_update_0_write26, in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write26_merged_banks_5.push(in_cc_in_cc_update_0_write26);
}

inline void in_cc_in_cc_update_0_write27_write(hw_uint<32> & in_cc_in_cc_update_0_write27, in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write27_merged_banks_5.push(in_cc_in_cc_update_0_write27);
}

inline void in_cc_in_cc_update_0_write28_write(hw_uint<32> & in_cc_in_cc_update_0_write28, in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write28_merged_banks_5.push(in_cc_in_cc_update_0_write28);
}

inline void in_cc_in_cc_update_0_write29_write(hw_uint<32> & in_cc_in_cc_update_0_write29, in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write29_merged_banks_5.push(in_cc_in_cc_update_0_write29);
}

inline void in_cc_in_cc_update_0_write3_write(hw_uint<32> & in_cc_in_cc_update_0_write3, in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write3_merged_banks_5.push(in_cc_in_cc_update_0_write3);
}

inline void in_cc_in_cc_update_0_write30_write(hw_uint<32> & in_cc_in_cc_update_0_write30, in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write30_merged_banks_5.push(in_cc_in_cc_update_0_write30);
}

inline void in_cc_in_cc_update_0_write31_write(hw_uint<32> & in_cc_in_cc_update_0_write31, in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write31_merged_banks_5.push(in_cc_in_cc_update_0_write31);
}

inline void in_cc_in_cc_update_0_write4_write(hw_uint<32> & in_cc_in_cc_update_0_write4, in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write4_merged_banks_5.push(in_cc_in_cc_update_0_write4);
}

inline void in_cc_in_cc_update_0_write5_write(hw_uint<32> & in_cc_in_cc_update_0_write5, in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write5_merged_banks_5.push(in_cc_in_cc_update_0_write5);
}

inline void in_cc_in_cc_update_0_write6_write(hw_uint<32> & in_cc_in_cc_update_0_write6, in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write6_merged_banks_5.push(in_cc_in_cc_update_0_write6);
}

inline void in_cc_in_cc_update_0_write7_write(hw_uint<32> & in_cc_in_cc_update_0_write7, in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write7_merged_banks_5.push(in_cc_in_cc_update_0_write7);
}

inline void in_cc_in_cc_update_0_write8_write(hw_uint<32> & in_cc_in_cc_update_0_write8, in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write8_merged_banks_5.push(in_cc_in_cc_update_0_write8);
}

inline void in_cc_in_cc_update_0_write9_write(hw_uint<32> & in_cc_in_cc_update_0_write9, in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write9_merged_banks_5.push(in_cc_in_cc_update_0_write9);
}

inline hw_uint<32>  h3_0_rd0_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd0 read pattern: { h3_0_update_0[d0, d1] -> in_cc[-1 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write31 = in_cc.in_cc_in_cc_update_0_write31_merged_banks_5.peek_54();
  return value_in_cc_in_cc_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_0_rd1_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd1 read pattern: { h3_0_update_0[d0, d1] -> in_cc[32d0, -1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write0 = in_cc.in_cc_in_cc_update_0_write0_merged_banks_5.peek_105();
  return value_in_cc_in_cc_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_0_rd10_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd10 read pattern: { h3_0_update_0[d0, d1] -> in_cc[1 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write1 = in_cc.in_cc_in_cc_update_0_write1_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_0_rd100_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd100 read pattern: { h3_0_update_0[d0, d1] -> in_cc[19 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write19 = in_cc.in_cc_in_cc_update_0_write19_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_0_rd101_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd101 read pattern: { h3_0_update_0[d0, d1] -> in_cc[20 + 32d0, -1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write20 = in_cc.in_cc_in_cc_update_0_write20_merged_banks_5.peek_105();
  return value_in_cc_in_cc_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_0_rd102_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd102 read pattern: { h3_0_update_0[d0, d1] -> in_cc[20 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write20 = in_cc.in_cc_in_cc_update_0_write20_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_0_rd103_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd103 read pattern: { h3_0_update_0[d0, d1] -> in_cc[20 + 32d0, 1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write20 = in_cc.in_cc_in_cc_update_0_write20_merged_banks_5.peek_1();
  return value_in_cc_in_cc_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_0_rd104_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd104 read pattern: { h3_0_update_0[d0, d1] -> in_cc[21 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write21 = in_cc.in_cc_in_cc_update_0_write21_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_0_rd105_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd105 read pattern: { h3_0_update_0[d0, d1] -> in_cc[20 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write20 = in_cc.in_cc_in_cc_update_0_write20_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write20;
  return 0;
}

inline hw_uint<32>  h3_0_rd106_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd106 read pattern: { h3_0_update_0[d0, d1] -> in_cc[21 + 32d0, -1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write21 = in_cc.in_cc_in_cc_update_0_write21_merged_banks_5.peek_105();
  return value_in_cc_in_cc_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_0_rd107_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd107 read pattern: { h3_0_update_0[d0, d1] -> in_cc[21 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write21 = in_cc.in_cc_in_cc_update_0_write21_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_0_rd108_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd108 read pattern: { h3_0_update_0[d0, d1] -> in_cc[21 + 32d0, 1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write21 = in_cc.in_cc_in_cc_update_0_write21_merged_banks_5.peek_1();
  return value_in_cc_in_cc_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_0_rd109_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd109 read pattern: { h3_0_update_0[d0, d1] -> in_cc[22 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write22 = in_cc.in_cc_in_cc_update_0_write22_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_0_rd11_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd11 read pattern: { h3_0_update_0[d0, d1] -> in_cc[2 + 32d0, -1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write2 = in_cc.in_cc_in_cc_update_0_write2_merged_banks_5.peek_105();
  return value_in_cc_in_cc_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_0_rd110_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd110 read pattern: { h3_0_update_0[d0, d1] -> in_cc[21 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write21 = in_cc.in_cc_in_cc_update_0_write21_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write21;
  return 0;
}

inline hw_uint<32>  h3_0_rd111_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd111 read pattern: { h3_0_update_0[d0, d1] -> in_cc[22 + 32d0, -1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write22 = in_cc.in_cc_in_cc_update_0_write22_merged_banks_5.peek_105();
  return value_in_cc_in_cc_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_0_rd112_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd112 read pattern: { h3_0_update_0[d0, d1] -> in_cc[22 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write22 = in_cc.in_cc_in_cc_update_0_write22_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_0_rd113_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd113 read pattern: { h3_0_update_0[d0, d1] -> in_cc[22 + 32d0, 1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write22 = in_cc.in_cc_in_cc_update_0_write22_merged_banks_5.peek_1();
  return value_in_cc_in_cc_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_0_rd114_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd114 read pattern: { h3_0_update_0[d0, d1] -> in_cc[23 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write23 = in_cc.in_cc_in_cc_update_0_write23_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_0_rd115_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd115 read pattern: { h3_0_update_0[d0, d1] -> in_cc[22 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write22 = in_cc.in_cc_in_cc_update_0_write22_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write22;
  return 0;
}

inline hw_uint<32>  h3_0_rd116_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd116 read pattern: { h3_0_update_0[d0, d1] -> in_cc[23 + 32d0, -1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write23 = in_cc.in_cc_in_cc_update_0_write23_merged_banks_5.peek_105();
  return value_in_cc_in_cc_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_0_rd117_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd117 read pattern: { h3_0_update_0[d0, d1] -> in_cc[23 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write23 = in_cc.in_cc_in_cc_update_0_write23_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_0_rd118_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd118 read pattern: { h3_0_update_0[d0, d1] -> in_cc[23 + 32d0, 1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write23 = in_cc.in_cc_in_cc_update_0_write23_merged_banks_5.peek_1();
  return value_in_cc_in_cc_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_0_rd119_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd119 read pattern: { h3_0_update_0[d0, d1] -> in_cc[24 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write24 = in_cc.in_cc_in_cc_update_0_write24_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_0_rd12_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd12 read pattern: { h3_0_update_0[d0, d1] -> in_cc[2 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write2 = in_cc.in_cc_in_cc_update_0_write2_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_0_rd120_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd120 read pattern: { h3_0_update_0[d0, d1] -> in_cc[23 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write23 = in_cc.in_cc_in_cc_update_0_write23_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write23;
  return 0;
}

inline hw_uint<32>  h3_0_rd121_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd121 read pattern: { h3_0_update_0[d0, d1] -> in_cc[24 + 32d0, -1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write24 = in_cc.in_cc_in_cc_update_0_write24_merged_banks_5.peek_105();
  return value_in_cc_in_cc_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_0_rd122_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd122 read pattern: { h3_0_update_0[d0, d1] -> in_cc[24 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write24 = in_cc.in_cc_in_cc_update_0_write24_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_0_rd123_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd123 read pattern: { h3_0_update_0[d0, d1] -> in_cc[24 + 32d0, 1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write24 = in_cc.in_cc_in_cc_update_0_write24_merged_banks_5.peek_1();
  return value_in_cc_in_cc_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_0_rd124_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd124 read pattern: { h3_0_update_0[d0, d1] -> in_cc[25 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write25 = in_cc.in_cc_in_cc_update_0_write25_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_0_rd125_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd125 read pattern: { h3_0_update_0[d0, d1] -> in_cc[24 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write24 = in_cc.in_cc_in_cc_update_0_write24_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write24;
  return 0;
}

inline hw_uint<32>  h3_0_rd126_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd126 read pattern: { h3_0_update_0[d0, d1] -> in_cc[25 + 32d0, -1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write25 = in_cc.in_cc_in_cc_update_0_write25_merged_banks_5.peek_105();
  return value_in_cc_in_cc_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_0_rd127_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd127 read pattern: { h3_0_update_0[d0, d1] -> in_cc[25 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write25 = in_cc.in_cc_in_cc_update_0_write25_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_0_rd128_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd128 read pattern: { h3_0_update_0[d0, d1] -> in_cc[25 + 32d0, 1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write25 = in_cc.in_cc_in_cc_update_0_write25_merged_banks_5.peek_1();
  return value_in_cc_in_cc_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_0_rd129_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd129 read pattern: { h3_0_update_0[d0, d1] -> in_cc[26 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write26 = in_cc.in_cc_in_cc_update_0_write26_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_0_rd13_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd13 read pattern: { h3_0_update_0[d0, d1] -> in_cc[2 + 32d0, 1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write2 = in_cc.in_cc_in_cc_update_0_write2_merged_banks_5.peek_1();
  return value_in_cc_in_cc_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_0_rd130_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd130 read pattern: { h3_0_update_0[d0, d1] -> in_cc[25 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write25 = in_cc.in_cc_in_cc_update_0_write25_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write25;
  return 0;
}

inline hw_uint<32>  h3_0_rd131_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd131 read pattern: { h3_0_update_0[d0, d1] -> in_cc[26 + 32d0, -1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write26 = in_cc.in_cc_in_cc_update_0_write26_merged_banks_5.peek_105();
  return value_in_cc_in_cc_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_0_rd132_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd132 read pattern: { h3_0_update_0[d0, d1] -> in_cc[26 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write26 = in_cc.in_cc_in_cc_update_0_write26_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_0_rd133_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd133 read pattern: { h3_0_update_0[d0, d1] -> in_cc[26 + 32d0, 1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write26 = in_cc.in_cc_in_cc_update_0_write26_merged_banks_5.peek_1();
  return value_in_cc_in_cc_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_0_rd134_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd134 read pattern: { h3_0_update_0[d0, d1] -> in_cc[27 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write27 = in_cc.in_cc_in_cc_update_0_write27_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_0_rd135_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd135 read pattern: { h3_0_update_0[d0, d1] -> in_cc[26 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write26 = in_cc.in_cc_in_cc_update_0_write26_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write26;
  return 0;
}

inline hw_uint<32>  h3_0_rd136_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd136 read pattern: { h3_0_update_0[d0, d1] -> in_cc[27 + 32d0, -1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write27 = in_cc.in_cc_in_cc_update_0_write27_merged_banks_5.peek_105();
  return value_in_cc_in_cc_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_0_rd137_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd137 read pattern: { h3_0_update_0[d0, d1] -> in_cc[27 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write27 = in_cc.in_cc_in_cc_update_0_write27_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_0_rd138_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd138 read pattern: { h3_0_update_0[d0, d1] -> in_cc[27 + 32d0, 1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write27 = in_cc.in_cc_in_cc_update_0_write27_merged_banks_5.peek_1();
  return value_in_cc_in_cc_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_0_rd139_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd139 read pattern: { h3_0_update_0[d0, d1] -> in_cc[28 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write28 = in_cc.in_cc_in_cc_update_0_write28_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_0_rd14_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd14 read pattern: { h3_0_update_0[d0, d1] -> in_cc[3 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write3 = in_cc.in_cc_in_cc_update_0_write3_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_0_rd140_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd140 read pattern: { h3_0_update_0[d0, d1] -> in_cc[27 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write27 = in_cc.in_cc_in_cc_update_0_write27_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write27;
  return 0;
}

inline hw_uint<32>  h3_0_rd141_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd141 read pattern: { h3_0_update_0[d0, d1] -> in_cc[28 + 32d0, -1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write28 = in_cc.in_cc_in_cc_update_0_write28_merged_banks_5.peek_105();
  return value_in_cc_in_cc_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_0_rd142_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd142 read pattern: { h3_0_update_0[d0, d1] -> in_cc[28 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write28 = in_cc.in_cc_in_cc_update_0_write28_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_0_rd143_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd143 read pattern: { h3_0_update_0[d0, d1] -> in_cc[28 + 32d0, 1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write28 = in_cc.in_cc_in_cc_update_0_write28_merged_banks_5.peek_1();
  return value_in_cc_in_cc_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_0_rd144_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd144 read pattern: { h3_0_update_0[d0, d1] -> in_cc[29 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write29 = in_cc.in_cc_in_cc_update_0_write29_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_0_rd145_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd145 read pattern: { h3_0_update_0[d0, d1] -> in_cc[28 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write28 = in_cc.in_cc_in_cc_update_0_write28_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write28;
  return 0;
}

inline hw_uint<32>  h3_0_rd146_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd146 read pattern: { h3_0_update_0[d0, d1] -> in_cc[29 + 32d0, -1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write29 = in_cc.in_cc_in_cc_update_0_write29_merged_banks_5.peek_105();
  return value_in_cc_in_cc_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_0_rd147_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd147 read pattern: { h3_0_update_0[d0, d1] -> in_cc[29 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write29 = in_cc.in_cc_in_cc_update_0_write29_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_0_rd148_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd148 read pattern: { h3_0_update_0[d0, d1] -> in_cc[29 + 32d0, 1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write29 = in_cc.in_cc_in_cc_update_0_write29_merged_banks_5.peek_1();
  return value_in_cc_in_cc_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_0_rd149_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd149 read pattern: { h3_0_update_0[d0, d1] -> in_cc[30 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write30 = in_cc.in_cc_in_cc_update_0_write30_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_0_rd15_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd15 read pattern: { h3_0_update_0[d0, d1] -> in_cc[2 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write2 = in_cc.in_cc_in_cc_update_0_write2_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_0_rd150_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd150 read pattern: { h3_0_update_0[d0, d1] -> in_cc[29 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write29 = in_cc.in_cc_in_cc_update_0_write29_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write29;
  return 0;
}

inline hw_uint<32>  h3_0_rd151_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd151 read pattern: { h3_0_update_0[d0, d1] -> in_cc[30 + 32d0, -1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write30 = in_cc.in_cc_in_cc_update_0_write30_merged_banks_5.peek_105();
  return value_in_cc_in_cc_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_0_rd152_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd152 read pattern: { h3_0_update_0[d0, d1] -> in_cc[30 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write30 = in_cc.in_cc_in_cc_update_0_write30_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_0_rd153_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd153 read pattern: { h3_0_update_0[d0, d1] -> in_cc[30 + 32d0, 1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write30 = in_cc.in_cc_in_cc_update_0_write30_merged_banks_5.peek_1();
  return value_in_cc_in_cc_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_0_rd154_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd154 read pattern: { h3_0_update_0[d0, d1] -> in_cc[31 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write31 = in_cc.in_cc_in_cc_update_0_write31_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_0_rd155_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd155 read pattern: { h3_0_update_0[d0, d1] -> in_cc[30 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write30 = in_cc.in_cc_in_cc_update_0_write30_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write30;
  return 0;
}

inline hw_uint<32>  h3_0_rd156_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd156 read pattern: { h3_0_update_0[d0, d1] -> in_cc[31 + 32d0, -1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write31 = in_cc.in_cc_in_cc_update_0_write31_merged_banks_5.peek_105();
  return value_in_cc_in_cc_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_0_rd157_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd157 read pattern: { h3_0_update_0[d0, d1] -> in_cc[31 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write31 = in_cc.in_cc_in_cc_update_0_write31_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_0_rd158_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd158 read pattern: { h3_0_update_0[d0, d1] -> in_cc[31 + 32d0, 1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write31 = in_cc.in_cc_in_cc_update_0_write31_merged_banks_5.peek_1();
  return value_in_cc_in_cc_update_0_write31;
  return 0;
}

inline hw_uint<32>  h3_0_rd159_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd159 read pattern: { h3_0_update_0[d0, d1] -> in_cc[32 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write0 = in_cc.in_cc_in_cc_update_0_write0_merged_banks_5.peek_52();
  return value_in_cc_in_cc_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_0_rd16_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd16 read pattern: { h3_0_update_0[d0, d1] -> in_cc[3 + 32d0, -1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write3 = in_cc.in_cc_in_cc_update_0_write3_merged_banks_5.peek_105();
  return value_in_cc_in_cc_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_0_rd17_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd17 read pattern: { h3_0_update_0[d0, d1] -> in_cc[3 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write3 = in_cc.in_cc_in_cc_update_0_write3_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_0_rd18_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd18 read pattern: { h3_0_update_0[d0, d1] -> in_cc[3 + 32d0, 1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write3 = in_cc.in_cc_in_cc_update_0_write3_merged_banks_5.peek_1();
  return value_in_cc_in_cc_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_0_rd19_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd19 read pattern: { h3_0_update_0[d0, d1] -> in_cc[4 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write4 = in_cc.in_cc_in_cc_update_0_write4_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_0_rd2_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd2 read pattern: { h3_0_update_0[d0, d1] -> in_cc[32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write0 = in_cc.in_cc_in_cc_update_0_write0_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_0_rd20_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd20 read pattern: { h3_0_update_0[d0, d1] -> in_cc[3 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write3 = in_cc.in_cc_in_cc_update_0_write3_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_0_rd21_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd21 read pattern: { h3_0_update_0[d0, d1] -> in_cc[4 + 32d0, -1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write4 = in_cc.in_cc_in_cc_update_0_write4_merged_banks_5.peek_105();
  return value_in_cc_in_cc_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_0_rd22_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd22 read pattern: { h3_0_update_0[d0, d1] -> in_cc[4 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write4 = in_cc.in_cc_in_cc_update_0_write4_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_0_rd23_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd23 read pattern: { h3_0_update_0[d0, d1] -> in_cc[4 + 32d0, 1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write4 = in_cc.in_cc_in_cc_update_0_write4_merged_banks_5.peek_1();
  return value_in_cc_in_cc_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_0_rd24_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd24 read pattern: { h3_0_update_0[d0, d1] -> in_cc[5 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write5 = in_cc.in_cc_in_cc_update_0_write5_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_0_rd25_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd25 read pattern: { h3_0_update_0[d0, d1] -> in_cc[4 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write4 = in_cc.in_cc_in_cc_update_0_write4_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_0_rd26_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd26 read pattern: { h3_0_update_0[d0, d1] -> in_cc[5 + 32d0, -1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write5 = in_cc.in_cc_in_cc_update_0_write5_merged_banks_5.peek_105();
  return value_in_cc_in_cc_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_0_rd27_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd27 read pattern: { h3_0_update_0[d0, d1] -> in_cc[5 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write5 = in_cc.in_cc_in_cc_update_0_write5_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_0_rd28_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd28 read pattern: { h3_0_update_0[d0, d1] -> in_cc[5 + 32d0, 1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write5 = in_cc.in_cc_in_cc_update_0_write5_merged_banks_5.peek_1();
  return value_in_cc_in_cc_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_0_rd29_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd29 read pattern: { h3_0_update_0[d0, d1] -> in_cc[6 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write6 = in_cc.in_cc_in_cc_update_0_write6_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_0_rd3_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd3 read pattern: { h3_0_update_0[d0, d1] -> in_cc[32d0, 1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write0 = in_cc.in_cc_in_cc_update_0_write0_merged_banks_5.peek_1();
  return value_in_cc_in_cc_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_0_rd30_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd30 read pattern: { h3_0_update_0[d0, d1] -> in_cc[5 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write5 = in_cc.in_cc_in_cc_update_0_write5_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_0_rd31_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd31 read pattern: { h3_0_update_0[d0, d1] -> in_cc[6 + 32d0, -1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write6 = in_cc.in_cc_in_cc_update_0_write6_merged_banks_5.peek_105();
  return value_in_cc_in_cc_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_0_rd32_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd32 read pattern: { h3_0_update_0[d0, d1] -> in_cc[6 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write6 = in_cc.in_cc_in_cc_update_0_write6_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_0_rd33_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd33 read pattern: { h3_0_update_0[d0, d1] -> in_cc[6 + 32d0, 1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write6 = in_cc.in_cc_in_cc_update_0_write6_merged_banks_5.peek_1();
  return value_in_cc_in_cc_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_0_rd34_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd34 read pattern: { h3_0_update_0[d0, d1] -> in_cc[7 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write7 = in_cc.in_cc_in_cc_update_0_write7_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_0_rd35_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd35 read pattern: { h3_0_update_0[d0, d1] -> in_cc[6 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write6 = in_cc.in_cc_in_cc_update_0_write6_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_0_rd36_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd36 read pattern: { h3_0_update_0[d0, d1] -> in_cc[7 + 32d0, -1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write7 = in_cc.in_cc_in_cc_update_0_write7_merged_banks_5.peek_105();
  return value_in_cc_in_cc_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_0_rd37_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd37 read pattern: { h3_0_update_0[d0, d1] -> in_cc[7 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write7 = in_cc.in_cc_in_cc_update_0_write7_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_0_rd38_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd38 read pattern: { h3_0_update_0[d0, d1] -> in_cc[7 + 32d0, 1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write7 = in_cc.in_cc_in_cc_update_0_write7_merged_banks_5.peek_1();
  return value_in_cc_in_cc_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_0_rd39_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd39 read pattern: { h3_0_update_0[d0, d1] -> in_cc[8 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write8 = in_cc.in_cc_in_cc_update_0_write8_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_0_rd4_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd4 read pattern: { h3_0_update_0[d0, d1] -> in_cc[1 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write1 = in_cc.in_cc_in_cc_update_0_write1_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_0_rd40_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd40 read pattern: { h3_0_update_0[d0, d1] -> in_cc[7 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write7 = in_cc.in_cc_in_cc_update_0_write7_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_0_rd41_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd41 read pattern: { h3_0_update_0[d0, d1] -> in_cc[8 + 32d0, -1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write8 = in_cc.in_cc_in_cc_update_0_write8_merged_banks_5.peek_105();
  return value_in_cc_in_cc_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_0_rd42_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd42 read pattern: { h3_0_update_0[d0, d1] -> in_cc[8 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write8 = in_cc.in_cc_in_cc_update_0_write8_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_0_rd43_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd43 read pattern: { h3_0_update_0[d0, d1] -> in_cc[8 + 32d0, 1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write8 = in_cc.in_cc_in_cc_update_0_write8_merged_banks_5.peek_1();
  return value_in_cc_in_cc_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_0_rd44_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd44 read pattern: { h3_0_update_0[d0, d1] -> in_cc[9 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write9 = in_cc.in_cc_in_cc_update_0_write9_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_0_rd45_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd45 read pattern: { h3_0_update_0[d0, d1] -> in_cc[8 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write8 = in_cc.in_cc_in_cc_update_0_write8_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_0_rd46_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd46 read pattern: { h3_0_update_0[d0, d1] -> in_cc[9 + 32d0, -1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write9 = in_cc.in_cc_in_cc_update_0_write9_merged_banks_5.peek_105();
  return value_in_cc_in_cc_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_0_rd47_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd47 read pattern: { h3_0_update_0[d0, d1] -> in_cc[9 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write9 = in_cc.in_cc_in_cc_update_0_write9_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_0_rd48_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd48 read pattern: { h3_0_update_0[d0, d1] -> in_cc[9 + 32d0, 1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write9 = in_cc.in_cc_in_cc_update_0_write9_merged_banks_5.peek_1();
  return value_in_cc_in_cc_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_0_rd49_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd49 read pattern: { h3_0_update_0[d0, d1] -> in_cc[10 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write10 = in_cc.in_cc_in_cc_update_0_write10_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_0_rd5_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd5 read pattern: { h3_0_update_0[d0, d1] -> in_cc[32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write0 = in_cc.in_cc_in_cc_update_0_write0_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_0_rd50_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd50 read pattern: { h3_0_update_0[d0, d1] -> in_cc[9 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write9 = in_cc.in_cc_in_cc_update_0_write9_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_0_rd51_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd51 read pattern: { h3_0_update_0[d0, d1] -> in_cc[10 + 32d0, -1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write10 = in_cc.in_cc_in_cc_update_0_write10_merged_banks_5.peek_105();
  return value_in_cc_in_cc_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_0_rd52_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd52 read pattern: { h3_0_update_0[d0, d1] -> in_cc[10 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write10 = in_cc.in_cc_in_cc_update_0_write10_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_0_rd53_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd53 read pattern: { h3_0_update_0[d0, d1] -> in_cc[10 + 32d0, 1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write10 = in_cc.in_cc_in_cc_update_0_write10_merged_banks_5.peek_1();
  return value_in_cc_in_cc_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_0_rd54_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd54 read pattern: { h3_0_update_0[d0, d1] -> in_cc[11 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write11 = in_cc.in_cc_in_cc_update_0_write11_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_0_rd55_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd55 read pattern: { h3_0_update_0[d0, d1] -> in_cc[10 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write10 = in_cc.in_cc_in_cc_update_0_write10_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_0_rd56_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd56 read pattern: { h3_0_update_0[d0, d1] -> in_cc[11 + 32d0, -1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write11 = in_cc.in_cc_in_cc_update_0_write11_merged_banks_5.peek_105();
  return value_in_cc_in_cc_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_0_rd57_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd57 read pattern: { h3_0_update_0[d0, d1] -> in_cc[11 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write11 = in_cc.in_cc_in_cc_update_0_write11_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_0_rd58_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd58 read pattern: { h3_0_update_0[d0, d1] -> in_cc[11 + 32d0, 1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write11 = in_cc.in_cc_in_cc_update_0_write11_merged_banks_5.peek_1();
  return value_in_cc_in_cc_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_0_rd59_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd59 read pattern: { h3_0_update_0[d0, d1] -> in_cc[12 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write12 = in_cc.in_cc_in_cc_update_0_write12_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_0_rd6_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd6 read pattern: { h3_0_update_0[d0, d1] -> in_cc[1 + 32d0, -1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write1 = in_cc.in_cc_in_cc_update_0_write1_merged_banks_5.peek_105();
  return value_in_cc_in_cc_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_0_rd60_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd60 read pattern: { h3_0_update_0[d0, d1] -> in_cc[11 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write11 = in_cc.in_cc_in_cc_update_0_write11_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_0_rd61_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd61 read pattern: { h3_0_update_0[d0, d1] -> in_cc[12 + 32d0, -1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write12 = in_cc.in_cc_in_cc_update_0_write12_merged_banks_5.peek_105();
  return value_in_cc_in_cc_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_0_rd62_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd62 read pattern: { h3_0_update_0[d0, d1] -> in_cc[12 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write12 = in_cc.in_cc_in_cc_update_0_write12_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_0_rd63_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd63 read pattern: { h3_0_update_0[d0, d1] -> in_cc[12 + 32d0, 1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write12 = in_cc.in_cc_in_cc_update_0_write12_merged_banks_5.peek_1();
  return value_in_cc_in_cc_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_0_rd64_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd64 read pattern: { h3_0_update_0[d0, d1] -> in_cc[13 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write13 = in_cc.in_cc_in_cc_update_0_write13_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_0_rd65_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd65 read pattern: { h3_0_update_0[d0, d1] -> in_cc[12 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write12 = in_cc.in_cc_in_cc_update_0_write12_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_0_rd66_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd66 read pattern: { h3_0_update_0[d0, d1] -> in_cc[13 + 32d0, -1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write13 = in_cc.in_cc_in_cc_update_0_write13_merged_banks_5.peek_105();
  return value_in_cc_in_cc_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_0_rd67_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd67 read pattern: { h3_0_update_0[d0, d1] -> in_cc[13 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write13 = in_cc.in_cc_in_cc_update_0_write13_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_0_rd68_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd68 read pattern: { h3_0_update_0[d0, d1] -> in_cc[13 + 32d0, 1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write13 = in_cc.in_cc_in_cc_update_0_write13_merged_banks_5.peek_1();
  return value_in_cc_in_cc_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_0_rd69_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd69 read pattern: { h3_0_update_0[d0, d1] -> in_cc[14 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write14 = in_cc.in_cc_in_cc_update_0_write14_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_0_rd7_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd7 read pattern: { h3_0_update_0[d0, d1] -> in_cc[1 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write1 = in_cc.in_cc_in_cc_update_0_write1_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_0_rd70_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd70 read pattern: { h3_0_update_0[d0, d1] -> in_cc[13 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write13 = in_cc.in_cc_in_cc_update_0_write13_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_0_rd71_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd71 read pattern: { h3_0_update_0[d0, d1] -> in_cc[14 + 32d0, -1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write14 = in_cc.in_cc_in_cc_update_0_write14_merged_banks_5.peek_105();
  return value_in_cc_in_cc_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_0_rd72_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd72 read pattern: { h3_0_update_0[d0, d1] -> in_cc[14 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write14 = in_cc.in_cc_in_cc_update_0_write14_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_0_rd73_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd73 read pattern: { h3_0_update_0[d0, d1] -> in_cc[14 + 32d0, 1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write14 = in_cc.in_cc_in_cc_update_0_write14_merged_banks_5.peek_1();
  return value_in_cc_in_cc_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_0_rd74_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd74 read pattern: { h3_0_update_0[d0, d1] -> in_cc[15 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write15 = in_cc.in_cc_in_cc_update_0_write15_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_0_rd75_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd75 read pattern: { h3_0_update_0[d0, d1] -> in_cc[14 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write14 = in_cc.in_cc_in_cc_update_0_write14_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_0_rd76_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd76 read pattern: { h3_0_update_0[d0, d1] -> in_cc[15 + 32d0, -1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write15 = in_cc.in_cc_in_cc_update_0_write15_merged_banks_5.peek_105();
  return value_in_cc_in_cc_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_0_rd77_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd77 read pattern: { h3_0_update_0[d0, d1] -> in_cc[15 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write15 = in_cc.in_cc_in_cc_update_0_write15_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_0_rd78_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd78 read pattern: { h3_0_update_0[d0, d1] -> in_cc[15 + 32d0, 1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write15 = in_cc.in_cc_in_cc_update_0_write15_merged_banks_5.peek_1();
  return value_in_cc_in_cc_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_0_rd79_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd79 read pattern: { h3_0_update_0[d0, d1] -> in_cc[16 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write16 = in_cc.in_cc_in_cc_update_0_write16_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_0_rd8_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd8 read pattern: { h3_0_update_0[d0, d1] -> in_cc[1 + 32d0, 1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write1 = in_cc.in_cc_in_cc_update_0_write1_merged_banks_5.peek_1();
  return value_in_cc_in_cc_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_0_rd80_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd80 read pattern: { h3_0_update_0[d0, d1] -> in_cc[15 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write15 = in_cc.in_cc_in_cc_update_0_write15_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_0_rd81_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd81 read pattern: { h3_0_update_0[d0, d1] -> in_cc[16 + 32d0, -1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write16 = in_cc.in_cc_in_cc_update_0_write16_merged_banks_5.peek_105();
  return value_in_cc_in_cc_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_0_rd82_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd82 read pattern: { h3_0_update_0[d0, d1] -> in_cc[16 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write16 = in_cc.in_cc_in_cc_update_0_write16_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_0_rd83_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd83 read pattern: { h3_0_update_0[d0, d1] -> in_cc[16 + 32d0, 1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write16 = in_cc.in_cc_in_cc_update_0_write16_merged_banks_5.peek_1();
  return value_in_cc_in_cc_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_0_rd84_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd84 read pattern: { h3_0_update_0[d0, d1] -> in_cc[17 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write17 = in_cc.in_cc_in_cc_update_0_write17_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_0_rd85_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd85 read pattern: { h3_0_update_0[d0, d1] -> in_cc[16 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write16 = in_cc.in_cc_in_cc_update_0_write16_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write16;
  return 0;
}

inline hw_uint<32>  h3_0_rd86_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd86 read pattern: { h3_0_update_0[d0, d1] -> in_cc[17 + 32d0, -1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write17 = in_cc.in_cc_in_cc_update_0_write17_merged_banks_5.peek_105();
  return value_in_cc_in_cc_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_0_rd87_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd87 read pattern: { h3_0_update_0[d0, d1] -> in_cc[17 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write17 = in_cc.in_cc_in_cc_update_0_write17_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_0_rd88_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd88 read pattern: { h3_0_update_0[d0, d1] -> in_cc[17 + 32d0, 1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write17 = in_cc.in_cc_in_cc_update_0_write17_merged_banks_5.peek_1();
  return value_in_cc_in_cc_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_0_rd89_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd89 read pattern: { h3_0_update_0[d0, d1] -> in_cc[18 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write18 = in_cc.in_cc_in_cc_update_0_write18_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_0_rd9_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd9 read pattern: { h3_0_update_0[d0, d1] -> in_cc[2 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write2 = in_cc.in_cc_in_cc_update_0_write2_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_0_rd90_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd90 read pattern: { h3_0_update_0[d0, d1] -> in_cc[17 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write17 = in_cc.in_cc_in_cc_update_0_write17_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write17;
  return 0;
}

inline hw_uint<32>  h3_0_rd91_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd91 read pattern: { h3_0_update_0[d0, d1] -> in_cc[18 + 32d0, -1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write18 = in_cc.in_cc_in_cc_update_0_write18_merged_banks_5.peek_105();
  return value_in_cc_in_cc_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_0_rd92_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd92 read pattern: { h3_0_update_0[d0, d1] -> in_cc[18 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write18 = in_cc.in_cc_in_cc_update_0_write18_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_0_rd93_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd93 read pattern: { h3_0_update_0[d0, d1] -> in_cc[18 + 32d0, 1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write18 = in_cc.in_cc_in_cc_update_0_write18_merged_banks_5.peek_1();
  return value_in_cc_in_cc_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_0_rd94_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd94 read pattern: { h3_0_update_0[d0, d1] -> in_cc[19 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write19 = in_cc.in_cc_in_cc_update_0_write19_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_0_rd95_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd95 read pattern: { h3_0_update_0[d0, d1] -> in_cc[18 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write18 = in_cc.in_cc_in_cc_update_0_write18_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write18;
  return 0;
}

inline hw_uint<32>  h3_0_rd96_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd96 read pattern: { h3_0_update_0[d0, d1] -> in_cc[19 + 32d0, -1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write19 = in_cc.in_cc_in_cc_update_0_write19_merged_banks_5.peek_105();
  return value_in_cc_in_cc_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_0_rd97_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd97 read pattern: { h3_0_update_0[d0, d1] -> in_cc[19 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write19 = in_cc.in_cc_in_cc_update_0_write19_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_0_rd98_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd98 read pattern: { h3_0_update_0[d0, d1] -> in_cc[19 + 32d0, 1 + d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write19 = in_cc.in_cc_in_cc_update_0_write19_merged_banks_5.peek_1();
  return value_in_cc_in_cc_update_0_write19;
  return 0;
}

inline hw_uint<32>  h3_0_rd99_select(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd99 read pattern: { h3_0_update_0[d0, d1] -> in_cc[20 + 32d0, d1] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Read schedule : { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
  // Write schedule: { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
  auto value_in_cc_in_cc_update_0_write20 = in_cc.in_cc_in_cc_update_0_write20_merged_banks_5.peek_53();
  return value_in_cc_in_cc_update_0_write20;
  return 0;
}

// # of bundles = 2
// h3_0_update_0_read
//	h3_0_rd0
//	h3_0_rd1
//	h3_0_rd2
//	h3_0_rd3
//	h3_0_rd4
//	h3_0_rd5
//	h3_0_rd6
//	h3_0_rd7
//	h3_0_rd8
//	h3_0_rd9
//	h3_0_rd10
//	h3_0_rd11
//	h3_0_rd12
//	h3_0_rd13
//	h3_0_rd14
//	h3_0_rd15
//	h3_0_rd16
//	h3_0_rd17
//	h3_0_rd18
//	h3_0_rd19
//	h3_0_rd20
//	h3_0_rd21
//	h3_0_rd22
//	h3_0_rd23
//	h3_0_rd24
//	h3_0_rd25
//	h3_0_rd26
//	h3_0_rd27
//	h3_0_rd28
//	h3_0_rd29
//	h3_0_rd30
//	h3_0_rd31
//	h3_0_rd32
//	h3_0_rd33
//	h3_0_rd34
//	h3_0_rd35
//	h3_0_rd36
//	h3_0_rd37
//	h3_0_rd38
//	h3_0_rd39
//	h3_0_rd40
//	h3_0_rd41
//	h3_0_rd42
//	h3_0_rd43
//	h3_0_rd44
//	h3_0_rd45
//	h3_0_rd46
//	h3_0_rd47
//	h3_0_rd48
//	h3_0_rd49
//	h3_0_rd50
//	h3_0_rd51
//	h3_0_rd52
//	h3_0_rd53
//	h3_0_rd54
//	h3_0_rd55
//	h3_0_rd56
//	h3_0_rd57
//	h3_0_rd58
//	h3_0_rd59
//	h3_0_rd60
//	h3_0_rd61
//	h3_0_rd62
//	h3_0_rd63
//	h3_0_rd64
//	h3_0_rd65
//	h3_0_rd66
//	h3_0_rd67
//	h3_0_rd68
//	h3_0_rd69
//	h3_0_rd70
//	h3_0_rd71
//	h3_0_rd72
//	h3_0_rd73
//	h3_0_rd74
//	h3_0_rd75
//	h3_0_rd76
//	h3_0_rd77
//	h3_0_rd78
//	h3_0_rd79
//	h3_0_rd80
//	h3_0_rd81
//	h3_0_rd82
//	h3_0_rd83
//	h3_0_rd84
//	h3_0_rd85
//	h3_0_rd86
//	h3_0_rd87
//	h3_0_rd88
//	h3_0_rd89
//	h3_0_rd90
//	h3_0_rd91
//	h3_0_rd92
//	h3_0_rd93
//	h3_0_rd94
//	h3_0_rd95
//	h3_0_rd96
//	h3_0_rd97
//	h3_0_rd98
//	h3_0_rd99
//	h3_0_rd100
//	h3_0_rd101
//	h3_0_rd102
//	h3_0_rd103
//	h3_0_rd104
//	h3_0_rd105
//	h3_0_rd106
//	h3_0_rd107
//	h3_0_rd108
//	h3_0_rd109
//	h3_0_rd110
//	h3_0_rd111
//	h3_0_rd112
//	h3_0_rd113
//	h3_0_rd114
//	h3_0_rd115
//	h3_0_rd116
//	h3_0_rd117
//	h3_0_rd118
//	h3_0_rd119
//	h3_0_rd120
//	h3_0_rd121
//	h3_0_rd122
//	h3_0_rd123
//	h3_0_rd124
//	h3_0_rd125
//	h3_0_rd126
//	h3_0_rd127
//	h3_0_rd128
//	h3_0_rd129
//	h3_0_rd130
//	h3_0_rd131
//	h3_0_rd132
//	h3_0_rd133
//	h3_0_rd134
//	h3_0_rd135
//	h3_0_rd136
//	h3_0_rd137
//	h3_0_rd138
//	h3_0_rd139
//	h3_0_rd140
//	h3_0_rd141
//	h3_0_rd142
//	h3_0_rd143
//	h3_0_rd144
//	h3_0_rd145
//	h3_0_rd146
//	h3_0_rd147
//	h3_0_rd148
//	h3_0_rd149
//	h3_0_rd150
//	h3_0_rd151
//	h3_0_rd152
//	h3_0_rd153
//	h3_0_rd154
//	h3_0_rd155
//	h3_0_rd156
//	h3_0_rd157
//	h3_0_rd158
//	h3_0_rd159
inline hw_uint<5120> in_cc_h3_0_update_0_read_bundle_read(in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 160
    // h3_0_rd0
    // h3_0_rd1
    // h3_0_rd2
    // h3_0_rd3
    // h3_0_rd4
    // h3_0_rd5
    // h3_0_rd6
    // h3_0_rd7
    // h3_0_rd8
    // h3_0_rd9
    // h3_0_rd10
    // h3_0_rd11
    // h3_0_rd12
    // h3_0_rd13
    // h3_0_rd14
    // h3_0_rd15
    // h3_0_rd16
    // h3_0_rd17
    // h3_0_rd18
    // h3_0_rd19
    // h3_0_rd20
    // h3_0_rd21
    // h3_0_rd22
    // h3_0_rd23
    // h3_0_rd24
    // h3_0_rd25
    // h3_0_rd26
    // h3_0_rd27
    // h3_0_rd28
    // h3_0_rd29
    // h3_0_rd30
    // h3_0_rd31
    // h3_0_rd32
    // h3_0_rd33
    // h3_0_rd34
    // h3_0_rd35
    // h3_0_rd36
    // h3_0_rd37
    // h3_0_rd38
    // h3_0_rd39
    // h3_0_rd40
    // h3_0_rd41
    // h3_0_rd42
    // h3_0_rd43
    // h3_0_rd44
    // h3_0_rd45
    // h3_0_rd46
    // h3_0_rd47
    // h3_0_rd48
    // h3_0_rd49
    // h3_0_rd50
    // h3_0_rd51
    // h3_0_rd52
    // h3_0_rd53
    // h3_0_rd54
    // h3_0_rd55
    // h3_0_rd56
    // h3_0_rd57
    // h3_0_rd58
    // h3_0_rd59
    // h3_0_rd60
    // h3_0_rd61
    // h3_0_rd62
    // h3_0_rd63
    // h3_0_rd64
    // h3_0_rd65
    // h3_0_rd66
    // h3_0_rd67
    // h3_0_rd68
    // h3_0_rd69
    // h3_0_rd70
    // h3_0_rd71
    // h3_0_rd72
    // h3_0_rd73
    // h3_0_rd74
    // h3_0_rd75
    // h3_0_rd76
    // h3_0_rd77
    // h3_0_rd78
    // h3_0_rd79
    // h3_0_rd80
    // h3_0_rd81
    // h3_0_rd82
    // h3_0_rd83
    // h3_0_rd84
    // h3_0_rd85
    // h3_0_rd86
    // h3_0_rd87
    // h3_0_rd88
    // h3_0_rd89
    // h3_0_rd90
    // h3_0_rd91
    // h3_0_rd92
    // h3_0_rd93
    // h3_0_rd94
    // h3_0_rd95
    // h3_0_rd96
    // h3_0_rd97
    // h3_0_rd98
    // h3_0_rd99
    // h3_0_rd100
    // h3_0_rd101
    // h3_0_rd102
    // h3_0_rd103
    // h3_0_rd104
    // h3_0_rd105
    // h3_0_rd106
    // h3_0_rd107
    // h3_0_rd108
    // h3_0_rd109
    // h3_0_rd110
    // h3_0_rd111
    // h3_0_rd112
    // h3_0_rd113
    // h3_0_rd114
    // h3_0_rd115
    // h3_0_rd116
    // h3_0_rd117
    // h3_0_rd118
    // h3_0_rd119
    // h3_0_rd120
    // h3_0_rd121
    // h3_0_rd122
    // h3_0_rd123
    // h3_0_rd124
    // h3_0_rd125
    // h3_0_rd126
    // h3_0_rd127
    // h3_0_rd128
    // h3_0_rd129
    // h3_0_rd130
    // h3_0_rd131
    // h3_0_rd132
    // h3_0_rd133
    // h3_0_rd134
    // h3_0_rd135
    // h3_0_rd136
    // h3_0_rd137
    // h3_0_rd138
    // h3_0_rd139
    // h3_0_rd140
    // h3_0_rd141
    // h3_0_rd142
    // h3_0_rd143
    // h3_0_rd144
    // h3_0_rd145
    // h3_0_rd146
    // h3_0_rd147
    // h3_0_rd148
    // h3_0_rd149
    // h3_0_rd150
    // h3_0_rd151
    // h3_0_rd152
    // h3_0_rd153
    // h3_0_rd154
    // h3_0_rd155
    // h3_0_rd156
    // h3_0_rd157
    // h3_0_rd158
    // h3_0_rd159

	hw_uint<5120> result;
	hw_uint<32>  h3_0_rd0_res = h3_0_rd0_select(in_cc, d0, d1, dynamic_address);
	set_at<0, 5120>(result, h3_0_rd0_res);
	hw_uint<32>  h3_0_rd1_res = h3_0_rd1_select(in_cc, d0, d1, dynamic_address);
	set_at<32, 5120>(result, h3_0_rd1_res);
	hw_uint<32>  h3_0_rd2_res = h3_0_rd2_select(in_cc, d0, d1, dynamic_address);
	set_at<64, 5120>(result, h3_0_rd2_res);
	hw_uint<32>  h3_0_rd3_res = h3_0_rd3_select(in_cc, d0, d1, dynamic_address);
	set_at<96, 5120>(result, h3_0_rd3_res);
	hw_uint<32>  h3_0_rd4_res = h3_0_rd4_select(in_cc, d0, d1, dynamic_address);
	set_at<128, 5120>(result, h3_0_rd4_res);
	hw_uint<32>  h3_0_rd5_res = h3_0_rd5_select(in_cc, d0, d1, dynamic_address);
	set_at<160, 5120>(result, h3_0_rd5_res);
	hw_uint<32>  h3_0_rd6_res = h3_0_rd6_select(in_cc, d0, d1, dynamic_address);
	set_at<192, 5120>(result, h3_0_rd6_res);
	hw_uint<32>  h3_0_rd7_res = h3_0_rd7_select(in_cc, d0, d1, dynamic_address);
	set_at<224, 5120>(result, h3_0_rd7_res);
	hw_uint<32>  h3_0_rd8_res = h3_0_rd8_select(in_cc, d0, d1, dynamic_address);
	set_at<256, 5120>(result, h3_0_rd8_res);
	hw_uint<32>  h3_0_rd9_res = h3_0_rd9_select(in_cc, d0, d1, dynamic_address);
	set_at<288, 5120>(result, h3_0_rd9_res);
	hw_uint<32>  h3_0_rd10_res = h3_0_rd10_select(in_cc, d0, d1, dynamic_address);
	set_at<320, 5120>(result, h3_0_rd10_res);
	hw_uint<32>  h3_0_rd11_res = h3_0_rd11_select(in_cc, d0, d1, dynamic_address);
	set_at<352, 5120>(result, h3_0_rd11_res);
	hw_uint<32>  h3_0_rd12_res = h3_0_rd12_select(in_cc, d0, d1, dynamic_address);
	set_at<384, 5120>(result, h3_0_rd12_res);
	hw_uint<32>  h3_0_rd13_res = h3_0_rd13_select(in_cc, d0, d1, dynamic_address);
	set_at<416, 5120>(result, h3_0_rd13_res);
	hw_uint<32>  h3_0_rd14_res = h3_0_rd14_select(in_cc, d0, d1, dynamic_address);
	set_at<448, 5120>(result, h3_0_rd14_res);
	hw_uint<32>  h3_0_rd15_res = h3_0_rd15_select(in_cc, d0, d1, dynamic_address);
	set_at<480, 5120>(result, h3_0_rd15_res);
	hw_uint<32>  h3_0_rd16_res = h3_0_rd16_select(in_cc, d0, d1, dynamic_address);
	set_at<512, 5120>(result, h3_0_rd16_res);
	hw_uint<32>  h3_0_rd17_res = h3_0_rd17_select(in_cc, d0, d1, dynamic_address);
	set_at<544, 5120>(result, h3_0_rd17_res);
	hw_uint<32>  h3_0_rd18_res = h3_0_rd18_select(in_cc, d0, d1, dynamic_address);
	set_at<576, 5120>(result, h3_0_rd18_res);
	hw_uint<32>  h3_0_rd19_res = h3_0_rd19_select(in_cc, d0, d1, dynamic_address);
	set_at<608, 5120>(result, h3_0_rd19_res);
	hw_uint<32>  h3_0_rd20_res = h3_0_rd20_select(in_cc, d0, d1, dynamic_address);
	set_at<640, 5120>(result, h3_0_rd20_res);
	hw_uint<32>  h3_0_rd21_res = h3_0_rd21_select(in_cc, d0, d1, dynamic_address);
	set_at<672, 5120>(result, h3_0_rd21_res);
	hw_uint<32>  h3_0_rd22_res = h3_0_rd22_select(in_cc, d0, d1, dynamic_address);
	set_at<704, 5120>(result, h3_0_rd22_res);
	hw_uint<32>  h3_0_rd23_res = h3_0_rd23_select(in_cc, d0, d1, dynamic_address);
	set_at<736, 5120>(result, h3_0_rd23_res);
	hw_uint<32>  h3_0_rd24_res = h3_0_rd24_select(in_cc, d0, d1, dynamic_address);
	set_at<768, 5120>(result, h3_0_rd24_res);
	hw_uint<32>  h3_0_rd25_res = h3_0_rd25_select(in_cc, d0, d1, dynamic_address);
	set_at<800, 5120>(result, h3_0_rd25_res);
	hw_uint<32>  h3_0_rd26_res = h3_0_rd26_select(in_cc, d0, d1, dynamic_address);
	set_at<832, 5120>(result, h3_0_rd26_res);
	hw_uint<32>  h3_0_rd27_res = h3_0_rd27_select(in_cc, d0, d1, dynamic_address);
	set_at<864, 5120>(result, h3_0_rd27_res);
	hw_uint<32>  h3_0_rd28_res = h3_0_rd28_select(in_cc, d0, d1, dynamic_address);
	set_at<896, 5120>(result, h3_0_rd28_res);
	hw_uint<32>  h3_0_rd29_res = h3_0_rd29_select(in_cc, d0, d1, dynamic_address);
	set_at<928, 5120>(result, h3_0_rd29_res);
	hw_uint<32>  h3_0_rd30_res = h3_0_rd30_select(in_cc, d0, d1, dynamic_address);
	set_at<960, 5120>(result, h3_0_rd30_res);
	hw_uint<32>  h3_0_rd31_res = h3_0_rd31_select(in_cc, d0, d1, dynamic_address);
	set_at<992, 5120>(result, h3_0_rd31_res);
	hw_uint<32>  h3_0_rd32_res = h3_0_rd32_select(in_cc, d0, d1, dynamic_address);
	set_at<1024, 5120>(result, h3_0_rd32_res);
	hw_uint<32>  h3_0_rd33_res = h3_0_rd33_select(in_cc, d0, d1, dynamic_address);
	set_at<1056, 5120>(result, h3_0_rd33_res);
	hw_uint<32>  h3_0_rd34_res = h3_0_rd34_select(in_cc, d0, d1, dynamic_address);
	set_at<1088, 5120>(result, h3_0_rd34_res);
	hw_uint<32>  h3_0_rd35_res = h3_0_rd35_select(in_cc, d0, d1, dynamic_address);
	set_at<1120, 5120>(result, h3_0_rd35_res);
	hw_uint<32>  h3_0_rd36_res = h3_0_rd36_select(in_cc, d0, d1, dynamic_address);
	set_at<1152, 5120>(result, h3_0_rd36_res);
	hw_uint<32>  h3_0_rd37_res = h3_0_rd37_select(in_cc, d0, d1, dynamic_address);
	set_at<1184, 5120>(result, h3_0_rd37_res);
	hw_uint<32>  h3_0_rd38_res = h3_0_rd38_select(in_cc, d0, d1, dynamic_address);
	set_at<1216, 5120>(result, h3_0_rd38_res);
	hw_uint<32>  h3_0_rd39_res = h3_0_rd39_select(in_cc, d0, d1, dynamic_address);
	set_at<1248, 5120>(result, h3_0_rd39_res);
	hw_uint<32>  h3_0_rd40_res = h3_0_rd40_select(in_cc, d0, d1, dynamic_address);
	set_at<1280, 5120>(result, h3_0_rd40_res);
	hw_uint<32>  h3_0_rd41_res = h3_0_rd41_select(in_cc, d0, d1, dynamic_address);
	set_at<1312, 5120>(result, h3_0_rd41_res);
	hw_uint<32>  h3_0_rd42_res = h3_0_rd42_select(in_cc, d0, d1, dynamic_address);
	set_at<1344, 5120>(result, h3_0_rd42_res);
	hw_uint<32>  h3_0_rd43_res = h3_0_rd43_select(in_cc, d0, d1, dynamic_address);
	set_at<1376, 5120>(result, h3_0_rd43_res);
	hw_uint<32>  h3_0_rd44_res = h3_0_rd44_select(in_cc, d0, d1, dynamic_address);
	set_at<1408, 5120>(result, h3_0_rd44_res);
	hw_uint<32>  h3_0_rd45_res = h3_0_rd45_select(in_cc, d0, d1, dynamic_address);
	set_at<1440, 5120>(result, h3_0_rd45_res);
	hw_uint<32>  h3_0_rd46_res = h3_0_rd46_select(in_cc, d0, d1, dynamic_address);
	set_at<1472, 5120>(result, h3_0_rd46_res);
	hw_uint<32>  h3_0_rd47_res = h3_0_rd47_select(in_cc, d0, d1, dynamic_address);
	set_at<1504, 5120>(result, h3_0_rd47_res);
	hw_uint<32>  h3_0_rd48_res = h3_0_rd48_select(in_cc, d0, d1, dynamic_address);
	set_at<1536, 5120>(result, h3_0_rd48_res);
	hw_uint<32>  h3_0_rd49_res = h3_0_rd49_select(in_cc, d0, d1, dynamic_address);
	set_at<1568, 5120>(result, h3_0_rd49_res);
	hw_uint<32>  h3_0_rd50_res = h3_0_rd50_select(in_cc, d0, d1, dynamic_address);
	set_at<1600, 5120>(result, h3_0_rd50_res);
	hw_uint<32>  h3_0_rd51_res = h3_0_rd51_select(in_cc, d0, d1, dynamic_address);
	set_at<1632, 5120>(result, h3_0_rd51_res);
	hw_uint<32>  h3_0_rd52_res = h3_0_rd52_select(in_cc, d0, d1, dynamic_address);
	set_at<1664, 5120>(result, h3_0_rd52_res);
	hw_uint<32>  h3_0_rd53_res = h3_0_rd53_select(in_cc, d0, d1, dynamic_address);
	set_at<1696, 5120>(result, h3_0_rd53_res);
	hw_uint<32>  h3_0_rd54_res = h3_0_rd54_select(in_cc, d0, d1, dynamic_address);
	set_at<1728, 5120>(result, h3_0_rd54_res);
	hw_uint<32>  h3_0_rd55_res = h3_0_rd55_select(in_cc, d0, d1, dynamic_address);
	set_at<1760, 5120>(result, h3_0_rd55_res);
	hw_uint<32>  h3_0_rd56_res = h3_0_rd56_select(in_cc, d0, d1, dynamic_address);
	set_at<1792, 5120>(result, h3_0_rd56_res);
	hw_uint<32>  h3_0_rd57_res = h3_0_rd57_select(in_cc, d0, d1, dynamic_address);
	set_at<1824, 5120>(result, h3_0_rd57_res);
	hw_uint<32>  h3_0_rd58_res = h3_0_rd58_select(in_cc, d0, d1, dynamic_address);
	set_at<1856, 5120>(result, h3_0_rd58_res);
	hw_uint<32>  h3_0_rd59_res = h3_0_rd59_select(in_cc, d0, d1, dynamic_address);
	set_at<1888, 5120>(result, h3_0_rd59_res);
	hw_uint<32>  h3_0_rd60_res = h3_0_rd60_select(in_cc, d0, d1, dynamic_address);
	set_at<1920, 5120>(result, h3_0_rd60_res);
	hw_uint<32>  h3_0_rd61_res = h3_0_rd61_select(in_cc, d0, d1, dynamic_address);
	set_at<1952, 5120>(result, h3_0_rd61_res);
	hw_uint<32>  h3_0_rd62_res = h3_0_rd62_select(in_cc, d0, d1, dynamic_address);
	set_at<1984, 5120>(result, h3_0_rd62_res);
	hw_uint<32>  h3_0_rd63_res = h3_0_rd63_select(in_cc, d0, d1, dynamic_address);
	set_at<2016, 5120>(result, h3_0_rd63_res);
	hw_uint<32>  h3_0_rd64_res = h3_0_rd64_select(in_cc, d0, d1, dynamic_address);
	set_at<2048, 5120>(result, h3_0_rd64_res);
	hw_uint<32>  h3_0_rd65_res = h3_0_rd65_select(in_cc, d0, d1, dynamic_address);
	set_at<2080, 5120>(result, h3_0_rd65_res);
	hw_uint<32>  h3_0_rd66_res = h3_0_rd66_select(in_cc, d0, d1, dynamic_address);
	set_at<2112, 5120>(result, h3_0_rd66_res);
	hw_uint<32>  h3_0_rd67_res = h3_0_rd67_select(in_cc, d0, d1, dynamic_address);
	set_at<2144, 5120>(result, h3_0_rd67_res);
	hw_uint<32>  h3_0_rd68_res = h3_0_rd68_select(in_cc, d0, d1, dynamic_address);
	set_at<2176, 5120>(result, h3_0_rd68_res);
	hw_uint<32>  h3_0_rd69_res = h3_0_rd69_select(in_cc, d0, d1, dynamic_address);
	set_at<2208, 5120>(result, h3_0_rd69_res);
	hw_uint<32>  h3_0_rd70_res = h3_0_rd70_select(in_cc, d0, d1, dynamic_address);
	set_at<2240, 5120>(result, h3_0_rd70_res);
	hw_uint<32>  h3_0_rd71_res = h3_0_rd71_select(in_cc, d0, d1, dynamic_address);
	set_at<2272, 5120>(result, h3_0_rd71_res);
	hw_uint<32>  h3_0_rd72_res = h3_0_rd72_select(in_cc, d0, d1, dynamic_address);
	set_at<2304, 5120>(result, h3_0_rd72_res);
	hw_uint<32>  h3_0_rd73_res = h3_0_rd73_select(in_cc, d0, d1, dynamic_address);
	set_at<2336, 5120>(result, h3_0_rd73_res);
	hw_uint<32>  h3_0_rd74_res = h3_0_rd74_select(in_cc, d0, d1, dynamic_address);
	set_at<2368, 5120>(result, h3_0_rd74_res);
	hw_uint<32>  h3_0_rd75_res = h3_0_rd75_select(in_cc, d0, d1, dynamic_address);
	set_at<2400, 5120>(result, h3_0_rd75_res);
	hw_uint<32>  h3_0_rd76_res = h3_0_rd76_select(in_cc, d0, d1, dynamic_address);
	set_at<2432, 5120>(result, h3_0_rd76_res);
	hw_uint<32>  h3_0_rd77_res = h3_0_rd77_select(in_cc, d0, d1, dynamic_address);
	set_at<2464, 5120>(result, h3_0_rd77_res);
	hw_uint<32>  h3_0_rd78_res = h3_0_rd78_select(in_cc, d0, d1, dynamic_address);
	set_at<2496, 5120>(result, h3_0_rd78_res);
	hw_uint<32>  h3_0_rd79_res = h3_0_rd79_select(in_cc, d0, d1, dynamic_address);
	set_at<2528, 5120>(result, h3_0_rd79_res);
	hw_uint<32>  h3_0_rd80_res = h3_0_rd80_select(in_cc, d0, d1, dynamic_address);
	set_at<2560, 5120>(result, h3_0_rd80_res);
	hw_uint<32>  h3_0_rd81_res = h3_0_rd81_select(in_cc, d0, d1, dynamic_address);
	set_at<2592, 5120>(result, h3_0_rd81_res);
	hw_uint<32>  h3_0_rd82_res = h3_0_rd82_select(in_cc, d0, d1, dynamic_address);
	set_at<2624, 5120>(result, h3_0_rd82_res);
	hw_uint<32>  h3_0_rd83_res = h3_0_rd83_select(in_cc, d0, d1, dynamic_address);
	set_at<2656, 5120>(result, h3_0_rd83_res);
	hw_uint<32>  h3_0_rd84_res = h3_0_rd84_select(in_cc, d0, d1, dynamic_address);
	set_at<2688, 5120>(result, h3_0_rd84_res);
	hw_uint<32>  h3_0_rd85_res = h3_0_rd85_select(in_cc, d0, d1, dynamic_address);
	set_at<2720, 5120>(result, h3_0_rd85_res);
	hw_uint<32>  h3_0_rd86_res = h3_0_rd86_select(in_cc, d0, d1, dynamic_address);
	set_at<2752, 5120>(result, h3_0_rd86_res);
	hw_uint<32>  h3_0_rd87_res = h3_0_rd87_select(in_cc, d0, d1, dynamic_address);
	set_at<2784, 5120>(result, h3_0_rd87_res);
	hw_uint<32>  h3_0_rd88_res = h3_0_rd88_select(in_cc, d0, d1, dynamic_address);
	set_at<2816, 5120>(result, h3_0_rd88_res);
	hw_uint<32>  h3_0_rd89_res = h3_0_rd89_select(in_cc, d0, d1, dynamic_address);
	set_at<2848, 5120>(result, h3_0_rd89_res);
	hw_uint<32>  h3_0_rd90_res = h3_0_rd90_select(in_cc, d0, d1, dynamic_address);
	set_at<2880, 5120>(result, h3_0_rd90_res);
	hw_uint<32>  h3_0_rd91_res = h3_0_rd91_select(in_cc, d0, d1, dynamic_address);
	set_at<2912, 5120>(result, h3_0_rd91_res);
	hw_uint<32>  h3_0_rd92_res = h3_0_rd92_select(in_cc, d0, d1, dynamic_address);
	set_at<2944, 5120>(result, h3_0_rd92_res);
	hw_uint<32>  h3_0_rd93_res = h3_0_rd93_select(in_cc, d0, d1, dynamic_address);
	set_at<2976, 5120>(result, h3_0_rd93_res);
	hw_uint<32>  h3_0_rd94_res = h3_0_rd94_select(in_cc, d0, d1, dynamic_address);
	set_at<3008, 5120>(result, h3_0_rd94_res);
	hw_uint<32>  h3_0_rd95_res = h3_0_rd95_select(in_cc, d0, d1, dynamic_address);
	set_at<3040, 5120>(result, h3_0_rd95_res);
	hw_uint<32>  h3_0_rd96_res = h3_0_rd96_select(in_cc, d0, d1, dynamic_address);
	set_at<3072, 5120>(result, h3_0_rd96_res);
	hw_uint<32>  h3_0_rd97_res = h3_0_rd97_select(in_cc, d0, d1, dynamic_address);
	set_at<3104, 5120>(result, h3_0_rd97_res);
	hw_uint<32>  h3_0_rd98_res = h3_0_rd98_select(in_cc, d0, d1, dynamic_address);
	set_at<3136, 5120>(result, h3_0_rd98_res);
	hw_uint<32>  h3_0_rd99_res = h3_0_rd99_select(in_cc, d0, d1, dynamic_address);
	set_at<3168, 5120>(result, h3_0_rd99_res);
	hw_uint<32>  h3_0_rd100_res = h3_0_rd100_select(in_cc, d0, d1, dynamic_address);
	set_at<3200, 5120>(result, h3_0_rd100_res);
	hw_uint<32>  h3_0_rd101_res = h3_0_rd101_select(in_cc, d0, d1, dynamic_address);
	set_at<3232, 5120>(result, h3_0_rd101_res);
	hw_uint<32>  h3_0_rd102_res = h3_0_rd102_select(in_cc, d0, d1, dynamic_address);
	set_at<3264, 5120>(result, h3_0_rd102_res);
	hw_uint<32>  h3_0_rd103_res = h3_0_rd103_select(in_cc, d0, d1, dynamic_address);
	set_at<3296, 5120>(result, h3_0_rd103_res);
	hw_uint<32>  h3_0_rd104_res = h3_0_rd104_select(in_cc, d0, d1, dynamic_address);
	set_at<3328, 5120>(result, h3_0_rd104_res);
	hw_uint<32>  h3_0_rd105_res = h3_0_rd105_select(in_cc, d0, d1, dynamic_address);
	set_at<3360, 5120>(result, h3_0_rd105_res);
	hw_uint<32>  h3_0_rd106_res = h3_0_rd106_select(in_cc, d0, d1, dynamic_address);
	set_at<3392, 5120>(result, h3_0_rd106_res);
	hw_uint<32>  h3_0_rd107_res = h3_0_rd107_select(in_cc, d0, d1, dynamic_address);
	set_at<3424, 5120>(result, h3_0_rd107_res);
	hw_uint<32>  h3_0_rd108_res = h3_0_rd108_select(in_cc, d0, d1, dynamic_address);
	set_at<3456, 5120>(result, h3_0_rd108_res);
	hw_uint<32>  h3_0_rd109_res = h3_0_rd109_select(in_cc, d0, d1, dynamic_address);
	set_at<3488, 5120>(result, h3_0_rd109_res);
	hw_uint<32>  h3_0_rd110_res = h3_0_rd110_select(in_cc, d0, d1, dynamic_address);
	set_at<3520, 5120>(result, h3_0_rd110_res);
	hw_uint<32>  h3_0_rd111_res = h3_0_rd111_select(in_cc, d0, d1, dynamic_address);
	set_at<3552, 5120>(result, h3_0_rd111_res);
	hw_uint<32>  h3_0_rd112_res = h3_0_rd112_select(in_cc, d0, d1, dynamic_address);
	set_at<3584, 5120>(result, h3_0_rd112_res);
	hw_uint<32>  h3_0_rd113_res = h3_0_rd113_select(in_cc, d0, d1, dynamic_address);
	set_at<3616, 5120>(result, h3_0_rd113_res);
	hw_uint<32>  h3_0_rd114_res = h3_0_rd114_select(in_cc, d0, d1, dynamic_address);
	set_at<3648, 5120>(result, h3_0_rd114_res);
	hw_uint<32>  h3_0_rd115_res = h3_0_rd115_select(in_cc, d0, d1, dynamic_address);
	set_at<3680, 5120>(result, h3_0_rd115_res);
	hw_uint<32>  h3_0_rd116_res = h3_0_rd116_select(in_cc, d0, d1, dynamic_address);
	set_at<3712, 5120>(result, h3_0_rd116_res);
	hw_uint<32>  h3_0_rd117_res = h3_0_rd117_select(in_cc, d0, d1, dynamic_address);
	set_at<3744, 5120>(result, h3_0_rd117_res);
	hw_uint<32>  h3_0_rd118_res = h3_0_rd118_select(in_cc, d0, d1, dynamic_address);
	set_at<3776, 5120>(result, h3_0_rd118_res);
	hw_uint<32>  h3_0_rd119_res = h3_0_rd119_select(in_cc, d0, d1, dynamic_address);
	set_at<3808, 5120>(result, h3_0_rd119_res);
	hw_uint<32>  h3_0_rd120_res = h3_0_rd120_select(in_cc, d0, d1, dynamic_address);
	set_at<3840, 5120>(result, h3_0_rd120_res);
	hw_uint<32>  h3_0_rd121_res = h3_0_rd121_select(in_cc, d0, d1, dynamic_address);
	set_at<3872, 5120>(result, h3_0_rd121_res);
	hw_uint<32>  h3_0_rd122_res = h3_0_rd122_select(in_cc, d0, d1, dynamic_address);
	set_at<3904, 5120>(result, h3_0_rd122_res);
	hw_uint<32>  h3_0_rd123_res = h3_0_rd123_select(in_cc, d0, d1, dynamic_address);
	set_at<3936, 5120>(result, h3_0_rd123_res);
	hw_uint<32>  h3_0_rd124_res = h3_0_rd124_select(in_cc, d0, d1, dynamic_address);
	set_at<3968, 5120>(result, h3_0_rd124_res);
	hw_uint<32>  h3_0_rd125_res = h3_0_rd125_select(in_cc, d0, d1, dynamic_address);
	set_at<4000, 5120>(result, h3_0_rd125_res);
	hw_uint<32>  h3_0_rd126_res = h3_0_rd126_select(in_cc, d0, d1, dynamic_address);
	set_at<4032, 5120>(result, h3_0_rd126_res);
	hw_uint<32>  h3_0_rd127_res = h3_0_rd127_select(in_cc, d0, d1, dynamic_address);
	set_at<4064, 5120>(result, h3_0_rd127_res);
	hw_uint<32>  h3_0_rd128_res = h3_0_rd128_select(in_cc, d0, d1, dynamic_address);
	set_at<4096, 5120>(result, h3_0_rd128_res);
	hw_uint<32>  h3_0_rd129_res = h3_0_rd129_select(in_cc, d0, d1, dynamic_address);
	set_at<4128, 5120>(result, h3_0_rd129_res);
	hw_uint<32>  h3_0_rd130_res = h3_0_rd130_select(in_cc, d0, d1, dynamic_address);
	set_at<4160, 5120>(result, h3_0_rd130_res);
	hw_uint<32>  h3_0_rd131_res = h3_0_rd131_select(in_cc, d0, d1, dynamic_address);
	set_at<4192, 5120>(result, h3_0_rd131_res);
	hw_uint<32>  h3_0_rd132_res = h3_0_rd132_select(in_cc, d0, d1, dynamic_address);
	set_at<4224, 5120>(result, h3_0_rd132_res);
	hw_uint<32>  h3_0_rd133_res = h3_0_rd133_select(in_cc, d0, d1, dynamic_address);
	set_at<4256, 5120>(result, h3_0_rd133_res);
	hw_uint<32>  h3_0_rd134_res = h3_0_rd134_select(in_cc, d0, d1, dynamic_address);
	set_at<4288, 5120>(result, h3_0_rd134_res);
	hw_uint<32>  h3_0_rd135_res = h3_0_rd135_select(in_cc, d0, d1, dynamic_address);
	set_at<4320, 5120>(result, h3_0_rd135_res);
	hw_uint<32>  h3_0_rd136_res = h3_0_rd136_select(in_cc, d0, d1, dynamic_address);
	set_at<4352, 5120>(result, h3_0_rd136_res);
	hw_uint<32>  h3_0_rd137_res = h3_0_rd137_select(in_cc, d0, d1, dynamic_address);
	set_at<4384, 5120>(result, h3_0_rd137_res);
	hw_uint<32>  h3_0_rd138_res = h3_0_rd138_select(in_cc, d0, d1, dynamic_address);
	set_at<4416, 5120>(result, h3_0_rd138_res);
	hw_uint<32>  h3_0_rd139_res = h3_0_rd139_select(in_cc, d0, d1, dynamic_address);
	set_at<4448, 5120>(result, h3_0_rd139_res);
	hw_uint<32>  h3_0_rd140_res = h3_0_rd140_select(in_cc, d0, d1, dynamic_address);
	set_at<4480, 5120>(result, h3_0_rd140_res);
	hw_uint<32>  h3_0_rd141_res = h3_0_rd141_select(in_cc, d0, d1, dynamic_address);
	set_at<4512, 5120>(result, h3_0_rd141_res);
	hw_uint<32>  h3_0_rd142_res = h3_0_rd142_select(in_cc, d0, d1, dynamic_address);
	set_at<4544, 5120>(result, h3_0_rd142_res);
	hw_uint<32>  h3_0_rd143_res = h3_0_rd143_select(in_cc, d0, d1, dynamic_address);
	set_at<4576, 5120>(result, h3_0_rd143_res);
	hw_uint<32>  h3_0_rd144_res = h3_0_rd144_select(in_cc, d0, d1, dynamic_address);
	set_at<4608, 5120>(result, h3_0_rd144_res);
	hw_uint<32>  h3_0_rd145_res = h3_0_rd145_select(in_cc, d0, d1, dynamic_address);
	set_at<4640, 5120>(result, h3_0_rd145_res);
	hw_uint<32>  h3_0_rd146_res = h3_0_rd146_select(in_cc, d0, d1, dynamic_address);
	set_at<4672, 5120>(result, h3_0_rd146_res);
	hw_uint<32>  h3_0_rd147_res = h3_0_rd147_select(in_cc, d0, d1, dynamic_address);
	set_at<4704, 5120>(result, h3_0_rd147_res);
	hw_uint<32>  h3_0_rd148_res = h3_0_rd148_select(in_cc, d0, d1, dynamic_address);
	set_at<4736, 5120>(result, h3_0_rd148_res);
	hw_uint<32>  h3_0_rd149_res = h3_0_rd149_select(in_cc, d0, d1, dynamic_address);
	set_at<4768, 5120>(result, h3_0_rd149_res);
	hw_uint<32>  h3_0_rd150_res = h3_0_rd150_select(in_cc, d0, d1, dynamic_address);
	set_at<4800, 5120>(result, h3_0_rd150_res);
	hw_uint<32>  h3_0_rd151_res = h3_0_rd151_select(in_cc, d0, d1, dynamic_address);
	set_at<4832, 5120>(result, h3_0_rd151_res);
	hw_uint<32>  h3_0_rd152_res = h3_0_rd152_select(in_cc, d0, d1, dynamic_address);
	set_at<4864, 5120>(result, h3_0_rd152_res);
	hw_uint<32>  h3_0_rd153_res = h3_0_rd153_select(in_cc, d0, d1, dynamic_address);
	set_at<4896, 5120>(result, h3_0_rd153_res);
	hw_uint<32>  h3_0_rd154_res = h3_0_rd154_select(in_cc, d0, d1, dynamic_address);
	set_at<4928, 5120>(result, h3_0_rd154_res);
	hw_uint<32>  h3_0_rd155_res = h3_0_rd155_select(in_cc, d0, d1, dynamic_address);
	set_at<4960, 5120>(result, h3_0_rd155_res);
	hw_uint<32>  h3_0_rd156_res = h3_0_rd156_select(in_cc, d0, d1, dynamic_address);
	set_at<4992, 5120>(result, h3_0_rd156_res);
	hw_uint<32>  h3_0_rd157_res = h3_0_rd157_select(in_cc, d0, d1, dynamic_address);
	set_at<5024, 5120>(result, h3_0_rd157_res);
	hw_uint<32>  h3_0_rd158_res = h3_0_rd158_select(in_cc, d0, d1, dynamic_address);
	set_at<5056, 5120>(result, h3_0_rd158_res);
	hw_uint<32>  h3_0_rd159_res = h3_0_rd159_select(in_cc, d0, d1, dynamic_address);
	set_at<5088, 5120>(result, h3_0_rd159_res);
	return result;
}

// in_cc_update_0_write
//	in_cc_in_cc_update_0_write0
//	in_cc_in_cc_update_0_write1
//	in_cc_in_cc_update_0_write2
//	in_cc_in_cc_update_0_write3
//	in_cc_in_cc_update_0_write4
//	in_cc_in_cc_update_0_write5
//	in_cc_in_cc_update_0_write6
//	in_cc_in_cc_update_0_write7
//	in_cc_in_cc_update_0_write8
//	in_cc_in_cc_update_0_write9
//	in_cc_in_cc_update_0_write10
//	in_cc_in_cc_update_0_write11
//	in_cc_in_cc_update_0_write12
//	in_cc_in_cc_update_0_write13
//	in_cc_in_cc_update_0_write14
//	in_cc_in_cc_update_0_write15
//	in_cc_in_cc_update_0_write16
//	in_cc_in_cc_update_0_write17
//	in_cc_in_cc_update_0_write18
//	in_cc_in_cc_update_0_write19
//	in_cc_in_cc_update_0_write20
//	in_cc_in_cc_update_0_write21
//	in_cc_in_cc_update_0_write22
//	in_cc_in_cc_update_0_write23
//	in_cc_in_cc_update_0_write24
//	in_cc_in_cc_update_0_write25
//	in_cc_in_cc_update_0_write26
//	in_cc_in_cc_update_0_write27
//	in_cc_in_cc_update_0_write28
//	in_cc_in_cc_update_0_write29
//	in_cc_in_cc_update_0_write30
//	in_cc_in_cc_update_0_write31
inline void in_cc_in_cc_update_0_write_bundle_write(hw_uint<1024>& in_cc_update_0_write, in_cc_cache& in_cc, int d0, int d1, int dynamic_address) {
	hw_uint<32>  in_cc_in_cc_update_0_write0_res = in_cc_update_0_write.extract<0, 31>();
	in_cc_in_cc_update_0_write0_write(in_cc_in_cc_update_0_write0_res, in_cc, d0, d1, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write1_res = in_cc_update_0_write.extract<32, 63>();
	in_cc_in_cc_update_0_write1_write(in_cc_in_cc_update_0_write1_res, in_cc, d0, d1, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write2_res = in_cc_update_0_write.extract<64, 95>();
	in_cc_in_cc_update_0_write2_write(in_cc_in_cc_update_0_write2_res, in_cc, d0, d1, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write3_res = in_cc_update_0_write.extract<96, 127>();
	in_cc_in_cc_update_0_write3_write(in_cc_in_cc_update_0_write3_res, in_cc, d0, d1, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write4_res = in_cc_update_0_write.extract<128, 159>();
	in_cc_in_cc_update_0_write4_write(in_cc_in_cc_update_0_write4_res, in_cc, d0, d1, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write5_res = in_cc_update_0_write.extract<160, 191>();
	in_cc_in_cc_update_0_write5_write(in_cc_in_cc_update_0_write5_res, in_cc, d0, d1, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write6_res = in_cc_update_0_write.extract<192, 223>();
	in_cc_in_cc_update_0_write6_write(in_cc_in_cc_update_0_write6_res, in_cc, d0, d1, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write7_res = in_cc_update_0_write.extract<224, 255>();
	in_cc_in_cc_update_0_write7_write(in_cc_in_cc_update_0_write7_res, in_cc, d0, d1, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write8_res = in_cc_update_0_write.extract<256, 287>();
	in_cc_in_cc_update_0_write8_write(in_cc_in_cc_update_0_write8_res, in_cc, d0, d1, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write9_res = in_cc_update_0_write.extract<288, 319>();
	in_cc_in_cc_update_0_write9_write(in_cc_in_cc_update_0_write9_res, in_cc, d0, d1, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write10_res = in_cc_update_0_write.extract<320, 351>();
	in_cc_in_cc_update_0_write10_write(in_cc_in_cc_update_0_write10_res, in_cc, d0, d1, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write11_res = in_cc_update_0_write.extract<352, 383>();
	in_cc_in_cc_update_0_write11_write(in_cc_in_cc_update_0_write11_res, in_cc, d0, d1, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write12_res = in_cc_update_0_write.extract<384, 415>();
	in_cc_in_cc_update_0_write12_write(in_cc_in_cc_update_0_write12_res, in_cc, d0, d1, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write13_res = in_cc_update_0_write.extract<416, 447>();
	in_cc_in_cc_update_0_write13_write(in_cc_in_cc_update_0_write13_res, in_cc, d0, d1, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write14_res = in_cc_update_0_write.extract<448, 479>();
	in_cc_in_cc_update_0_write14_write(in_cc_in_cc_update_0_write14_res, in_cc, d0, d1, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write15_res = in_cc_update_0_write.extract<480, 511>();
	in_cc_in_cc_update_0_write15_write(in_cc_in_cc_update_0_write15_res, in_cc, d0, d1, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write16_res = in_cc_update_0_write.extract<512, 543>();
	in_cc_in_cc_update_0_write16_write(in_cc_in_cc_update_0_write16_res, in_cc, d0, d1, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write17_res = in_cc_update_0_write.extract<544, 575>();
	in_cc_in_cc_update_0_write17_write(in_cc_in_cc_update_0_write17_res, in_cc, d0, d1, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write18_res = in_cc_update_0_write.extract<576, 607>();
	in_cc_in_cc_update_0_write18_write(in_cc_in_cc_update_0_write18_res, in_cc, d0, d1, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write19_res = in_cc_update_0_write.extract<608, 639>();
	in_cc_in_cc_update_0_write19_write(in_cc_in_cc_update_0_write19_res, in_cc, d0, d1, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write20_res = in_cc_update_0_write.extract<640, 671>();
	in_cc_in_cc_update_0_write20_write(in_cc_in_cc_update_0_write20_res, in_cc, d0, d1, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write21_res = in_cc_update_0_write.extract<672, 703>();
	in_cc_in_cc_update_0_write21_write(in_cc_in_cc_update_0_write21_res, in_cc, d0, d1, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write22_res = in_cc_update_0_write.extract<704, 735>();
	in_cc_in_cc_update_0_write22_write(in_cc_in_cc_update_0_write22_res, in_cc, d0, d1, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write23_res = in_cc_update_0_write.extract<736, 767>();
	in_cc_in_cc_update_0_write23_write(in_cc_in_cc_update_0_write23_res, in_cc, d0, d1, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write24_res = in_cc_update_0_write.extract<768, 799>();
	in_cc_in_cc_update_0_write24_write(in_cc_in_cc_update_0_write24_res, in_cc, d0, d1, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write25_res = in_cc_update_0_write.extract<800, 831>();
	in_cc_in_cc_update_0_write25_write(in_cc_in_cc_update_0_write25_res, in_cc, d0, d1, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write26_res = in_cc_update_0_write.extract<832, 863>();
	in_cc_in_cc_update_0_write26_write(in_cc_in_cc_update_0_write26_res, in_cc, d0, d1, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write27_res = in_cc_update_0_write.extract<864, 895>();
	in_cc_in_cc_update_0_write27_write(in_cc_in_cc_update_0_write27_res, in_cc, d0, d1, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write28_res = in_cc_update_0_write.extract<896, 927>();
	in_cc_in_cc_update_0_write28_write(in_cc_in_cc_update_0_write28_res, in_cc, d0, d1, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write29_res = in_cc_update_0_write.extract<928, 959>();
	in_cc_in_cc_update_0_write29_write(in_cc_in_cc_update_0_write29_res, in_cc, d0, d1, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write30_res = in_cc_update_0_write.extract<960, 991>();
	in_cc_in_cc_update_0_write30_write(in_cc_in_cc_update_0_write30_res, in_cc, d0, d1, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write31_res = in_cc_update_0_write.extract<992, 1023>();
	in_cc_in_cc_update_0_write31_write(in_cc_in_cc_update_0_write31_res, in_cc, d0, d1, dynamic_address);
}

// Total re-use buffer capacity: 890880 bits


// Operation logic
inline void in_cc_update_0(HWStream<hw_uint<1024> >& /* buffer_args num ports = 32 */in, in_cc_cache& in_cc, int d0, int d1) {
  // Dynamic address computation

	// Consume: in
	auto in_0_c__0_value = in.read();
	auto compute_result = in_cc_generated_compute_unrolled_32(in_0_c__0_value);
	// Produce: in_cc
	in_cc_in_cc_update_0_write_bundle_write(/* arg names */compute_result, in_cc, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void h3_1_update_0(h3_0_cache& h3_0, h3_1_cache& h3_1, int d0, int d1) {
  // Dynamic address computation

	// Consume: h3_0
	auto h3_0_0_c__0_value = h3_0_h3_1_update_0_read_bundle_read(h3_0/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = h3_1_generated_compute_unrolled_32(h3_0_0_c__0_value);
	// Produce: h3_1
	h3_1_h3_1_update_0_write_bundle_write(/* arg names */compute_result, h3_1, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void h3_3_update_0(h3_2_cache& h3_2, h3_3_cache& h3_3, int d0, int d1) {
  // Dynamic address computation

	// Consume: h3_2
	auto h3_2_0_c__0_value = h3_2_h3_3_update_0_read_bundle_read(h3_2/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = h3_3_generated_compute_unrolled_32(h3_2_0_c__0_value);
	// Produce: h3_3
	h3_3_h3_3_update_0_write_bundle_write(/* arg names */compute_result, h3_3, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void h3_0_update_0(in_cc_cache& in_cc, h3_0_cache& h3_0, int d0, int d1) {
  // Dynamic address computation

	// Consume: in_cc
	auto in_cc_0_c__0_value = in_cc_h3_0_update_0_read_bundle_read(in_cc/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = h3_0_generated_compute_unrolled_32(in_cc_0_c__0_value);
	// Produce: h3_0
	h3_0_h3_0_update_0_write_bundle_write(/* arg names */compute_result, h3_0, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void h3_2_update_0(h3_1_cache& h3_1, h3_2_cache& h3_2, int d0, int d1) {
  // Dynamic address computation

	// Consume: h3_1
	auto h3_1_0_c__0_value = h3_1_h3_2_update_0_read_bundle_read(h3_1/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = h3_2_generated_compute_unrolled_32(h3_1_0_c__0_value);
	// Produce: h3_2
	h3_2_h3_2_update_0_write_bundle_write(/* arg names */compute_result, h3_2, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void h3_4_update_0(h3_3_cache& h3_3, h3_4_cache& h3_4, int d0, int d1) {
  // Dynamic address computation

	// Consume: h3_3
	auto h3_3_0_c__0_value = h3_3_h3_4_update_0_read_bundle_read(h3_3/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = h3_4_generated_compute_unrolled_32(h3_3_0_c__0_value);
	// Produce: h3_4
	h3_4_h3_4_update_0_write_bundle_write(/* arg names */compute_result, h3_4, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void h3_5_update_0(h3_4_cache& h3_4, h3_5_cache& h3_5, int d0, int d1) {
  // Dynamic address computation

	// Consume: h3_4
	auto h3_4_0_c__0_value = h3_4_h3_5_update_0_read_bundle_read(h3_4/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = h3_5_generated_compute_unrolled_32(h3_4_0_c__0_value);
	// Produce: h3_5
	h3_5_h3_5_update_0_write_bundle_write(/* arg names */compute_result, h3_5, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void h3_6_update_0(h3_5_cache& h3_5, h3_6_cache& h3_6, int d0, int d1) {
  // Dynamic address computation

	// Consume: h3_5
	auto h3_5_0_c__0_value = h3_5_h3_6_update_0_read_bundle_read(h3_5/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = h3_6_generated_compute_unrolled_32(h3_5_0_c__0_value);
	// Produce: h3_6
	h3_6_h3_6_update_0_write_bundle_write(/* arg names */compute_result, h3_6, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void h3_7_update_0(h3_6_cache& h3_6, h3_7_cache& h3_7, int d0, int d1) {
  // Dynamic address computation

	// Consume: h3_6
	auto h3_6_0_c__0_value = h3_6_h3_7_update_0_read_bundle_read(h3_6/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = h3_7_generated_compute_unrolled_32(h3_6_0_c__0_value);
	// Produce: h3_7
	h3_7_h3_7_update_0_write_bundle_write(/* arg names */compute_result, h3_7, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void h3_8_update_0(h3_7_cache& h3_7, h3_8_cache& h3_8, int d0, int d1) {
  // Dynamic address computation

	// Consume: h3_7
	auto h3_7_0_c__0_value = h3_7_h3_8_update_0_read_bundle_read(h3_7/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = h3_8_generated_compute_unrolled_32(h3_7_0_c__0_value);
	// Produce: h3_8
	h3_8_h3_8_update_0_write_bundle_write(/* arg names */compute_result, h3_8, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void h3_9_update_0(h3_8_cache& h3_8, h3_9_cache& h3_9, int d0, int d1) {
  // Dynamic address computation

	// Consume: h3_8
	auto h3_8_0_c__0_value = h3_8_h3_9_update_0_read_bundle_read(h3_8/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = h3_9_generated_compute_unrolled_32(h3_8_0_c__0_value);
	// Produce: h3_9
	h3_9_h3_9_update_0_write_bundle_write(/* arg names */compute_result, h3_9, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void h10_32_300MHz_32_update_0(h3_9_cache& h3_9, HWStream<hw_uint<1024> >& /* buffer_args num ports = 32 */h10_32_300MHz_32, int d0, int d1) {
  // Dynamic address computation

	// Consume: h3_9
	auto h3_9_0_c__0_value = h3_9_h10_32_300MHz_32_update_0_read_bundle_read(h3_9/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = h10_32_300MHz_32_generated_compute_unrolled_32(h3_9_0_c__0_value);
	// Produce: h10_32_300MHz_32
	h10_32_300MHz_32.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void h10_32_300MHz_32_opt(HWStream<hw_uint<1024> >& /* get_args num ports = 32 */in, HWStream<hw_uint<1024> >& /* get_args num ports = 32 */h10_32_300MHz_32) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("h10_32_300MHz_32_opt_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  h3_0_cache h3_0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  h3_1_cache h3_1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  h3_2_cache h3_2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  h3_3_cache h3_3;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  h3_4_cache h3_4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  h3_5_cache h3_5;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  h3_6_cache h3_6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  h3_7_cache h3_7;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  h3_8_cache h3_8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  h3_9_cache h3_9;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in_cc_cache in_cc;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025; in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033; h10_32_300MHz_32_update_0[d0, d1] -> [10 + d1, 10 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 1023; h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023; h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031; h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029; h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027; h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030; h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028; h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032; h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024; h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
//   { h3_7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -2 <= d0 <= 33 and -2 <= d1 <= 1025 }
// Condition for h3_7_update_0(((-9 + i2 == 0) && (-6 + i1 >= 0) && (41 - i1 >= 0) && (-6 + i0 >= 0) && (1033 - i0 >= 0)))
//   { in_cc_update_0[d0, d1] -> [d1, d0, 1] : -10 <= d0 <= 41 and -10 <= d1 <= 1033 }
// Condition for in_cc_update_0(((-1 + i2 == 0) && (10 + i1 >= 0) && (41 - i1 >= 0) && (10 + i0 >= 0) && (1033 - i0 >= 0)))
//   { h10_32_300MHz_32_update_0[d0, d1] -> [10 + d1, 10 + d0, 12] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
// Condition for h10_32_300MHz_32_update_0(((-12 + i2 == 0) && (-10 + i1 >= 0) && (41 - i1 >= 0) && (-10 + i0 >= 0) && (1033 - i0 >= 0)))
//   { h3_9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : 0 <= d0 <= 31 and 0 <= d1 <= 1023 }
// Condition for h3_9_update_0(((-11 + i2 == 0) && (-10 + i1 >= 0) && (41 - i1 >= 0) && (-10 + i0 >= 0) && (1033 - i0 >= 0)))
//   { h3_1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -8 <= d0 <= 39 and -8 <= d1 <= 1031 }
// Condition for h3_1_update_0(((-3 + i2 == 0) && (6 + i1 >= 0) && (41 - i1 >= 0) && (6 + i0 >= 0) && (1033 - i0 >= 0)))
//   { h3_3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -6 <= d0 <= 37 and -6 <= d1 <= 1029 }
// Condition for h3_3_update_0(((-5 + i2 == 0) && (2 + i1 >= 0) && (41 - i1 >= 0) && (2 + i0 >= 0) && (1033 - i0 >= 0)))
//   { h3_5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -4 <= d0 <= 35 and -4 <= d1 <= 1027 }
// Condition for h3_5_update_0(((-7 + i2 == 0) && (-2 + i1 >= 0) && (41 - i1 >= 0) && (-2 + i0 >= 0) && (1033 - i0 >= 0)))
//   { h3_2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -7 <= d0 <= 38 and -7 <= d1 <= 1030 }
// Condition for h3_2_update_0(((-4 + i2 == 0) && (4 + i1 >= 0) && (41 - i1 >= 0) && (4 + i0 >= 0) && (1033 - i0 >= 0)))
//   { h3_4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -5 <= d0 <= 36 and -5 <= d1 <= 1028 }
// Condition for h3_4_update_0(((-6 + i2 == 0) && (i1 >= 0) && (41 - i1 >= 0) && (i0 >= 0) && (1033 - i0 >= 0)))
//   { h3_0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -9 <= d0 <= 40 and -9 <= d1 <= 1032 }
// Condition for h3_0_update_0(((-2 + i2 == 0) && (8 + i1 >= 0) && (41 - i1 >= 0) && (8 + i0 >= 0) && (1033 - i0 >= 0)))
//   { h3_8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -1 <= d0 <= 32 and -1 <= d1 <= 1024 }
// Condition for h3_8_update_0(((-10 + i2 == 0) && (-8 + i1 >= 0) && (41 - i1 >= 0) && (-8 + i0 >= 0) && (1033 - i0 >= 0)))
//   { h3_6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -3 <= d0 <= 34 and -3 <= d1 <= 1026 }
// Condition for h3_6_update_0(((-8 + i2 == 0) && (-4 + i1 >= 0) && (41 - i1 >= 0) && (-4 + i0 >= 0) && (1033 - i0 >= 0)))

  /*
  // Schedules...
    // h10_32_300MHz_32_update_0 -> [1*d1*1*1 + 1*10,1*d0*1*1 + 1*10,1*12]
    // h3_0_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*2]
    // h3_1_update_0 -> [1*d1*1*1 + 1*2,1*d0*1*1 + 1*2,1*3]
    // h3_2_update_0 -> [1*d1*1*1 + 1*3,1*d0*1*1 + 1*3,1*4]
    // h3_3_update_0 -> [1*d1*1*1 + 1*4,1*d0*1*1 + 1*4,1*5]
    // h3_4_update_0 -> [1*d1*1*1 + 1*5,1*d0*1*1 + 1*5,1*6]
    // h3_5_update_0 -> [1*d1*1*1 + 1*6,1*d0*1*1 + 1*6,1*7]
    // h3_6_update_0 -> [1*d1*1*1 + 1*7,1*d0*1*1 + 1*7,1*8]
    // h3_7_update_0 -> [1*d1*1*1 + 1*8,1*d0*1*1 + 1*8,1*9]
    // h3_8_update_0 -> [1*d1*1*1 + 1*9,1*d0*1*1 + 1*9,1*10]
    // h3_9_update_0 -> [1*d1*1*1 + 1*10,1*d0*1*1 + 1*10,1*11]
    // in_cc_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*1]
    // in_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*0]
for (int c0 = -10; c0 <= 1033; c0++) {
  for (int c1 = -10; c1 <= 41; c1++) {

#ifdef __VIVADO_SYNTH__
#pragma HLS pipeline II=1
#endif // __VIVADO_SYNTH__

    if ((-10 <= c1 && c1 <= 41) && ((c1 - 0) % 1 == 0) && (-10 <= c0 && c0 <= 1033) && ((c0 - 0) % 1 == 0)) {
      in_cc_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((-8 <= c1 && c1 <= 41) && ((c1 - 1) % 1 == 0) && (-8 <= c0 && c0 <= 1033) && ((c0 - 1) % 1 == 0)) {
      h3_0_update_0((c1 - 1) / 1, (c0 - 1) / 1);
    }

    if ((-6 <= c1 && c1 <= 41) && ((c1 - 2) % 1 == 0) && (-6 <= c0 && c0 <= 1033) && ((c0 - 2) % 1 == 0)) {
      h3_1_update_0((c1 - 2) / 1, (c0 - 2) / 1);
    }

    if ((-4 <= c1 && c1 <= 41) && ((c1 - 3) % 1 == 0) && (-4 <= c0 && c0 <= 1033) && ((c0 - 3) % 1 == 0)) {
      h3_2_update_0((c1 - 3) / 1, (c0 - 3) / 1);
    }

    if ((-2 <= c1 && c1 <= 41) && ((c1 - 4) % 1 == 0) && (-2 <= c0 && c0 <= 1033) && ((c0 - 4) % 1 == 0)) {
      h3_3_update_0((c1 - 4) / 1, (c0 - 4) / 1);
    }

    if ((0 <= c1 && c1 <= 41) && ((c1 - 5) % 1 == 0) && (0 <= c0 && c0 <= 1033) && ((c0 - 5) % 1 == 0)) {
      h3_4_update_0((c1 - 5) / 1, (c0 - 5) / 1);
    }

    if ((2 <= c1 && c1 <= 41) && ((c1 - 6) % 1 == 0) && (2 <= c0 && c0 <= 1033) && ((c0 - 6) % 1 == 0)) {
      h3_5_update_0((c1 - 6) / 1, (c0 - 6) / 1);
    }

    if ((4 <= c1 && c1 <= 41) && ((c1 - 7) % 1 == 0) && (4 <= c0 && c0 <= 1033) && ((c0 - 7) % 1 == 0)) {
      h3_6_update_0((c1 - 7) / 1, (c0 - 7) / 1);
    }

    if ((6 <= c1 && c1 <= 41) && ((c1 - 8) % 1 == 0) && (6 <= c0 && c0 <= 1033) && ((c0 - 8) % 1 == 0)) {
      h3_7_update_0((c1 - 8) / 1, (c0 - 8) / 1);
    }

    if ((8 <= c1 && c1 <= 41) && ((c1 - 9) % 1 == 0) && (8 <= c0 && c0 <= 1033) && ((c0 - 9) % 1 == 0)) {
      h3_8_update_0((c1 - 9) / 1, (c0 - 9) / 1);
    }

    if ((10 <= c1 && c1 <= 41) && ((c1 - 10) % 1 == 0) && (10 <= c0 && c0 <= 1033) && ((c0 - 10) % 1 == 0)) {
      h3_9_update_0((c1 - 10) / 1, (c0 - 10) / 1);
    }

    if ((10 <= c1 && c1 <= 41) && ((c1 - 10) % 1 == 0) && (10 <= c0 && c0 <= 1033) && ((c0 - 10) % 1 == 0)) {
      h10_32_300MHz_32_update_0((c1 - 10) / 1, (c0 - 10) / 1);
    }

  }
}

  */
	  // Schedules...
	    // h10_32_300MHz_32_update_0 -> [1*d1*1*1 + 1*10,1*d0*1*1 + 1*10,1*12]
	    // h3_0_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*2]
	    // h3_1_update_0 -> [1*d1*1*1 + 1*2,1*d0*1*1 + 1*2,1*3]
	    // h3_2_update_0 -> [1*d1*1*1 + 1*3,1*d0*1*1 + 1*3,1*4]
	    // h3_3_update_0 -> [1*d1*1*1 + 1*4,1*d0*1*1 + 1*4,1*5]
	    // h3_4_update_0 -> [1*d1*1*1 + 1*5,1*d0*1*1 + 1*5,1*6]
	    // h3_5_update_0 -> [1*d1*1*1 + 1*6,1*d0*1*1 + 1*6,1*7]
	    // h3_6_update_0 -> [1*d1*1*1 + 1*7,1*d0*1*1 + 1*7,1*8]
	    // h3_7_update_0 -> [1*d1*1*1 + 1*8,1*d0*1*1 + 1*8,1*9]
	    // h3_8_update_0 -> [1*d1*1*1 + 1*9,1*d0*1*1 + 1*9,1*10]
	    // h3_9_update_0 -> [1*d1*1*1 + 1*10,1*d0*1*1 + 1*10,1*11]
	    // in_cc_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*1]
	    // in_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*0]
	for (int c0 = -10; c0 <= 1033; c0++) {
	  for (int c1 = -10; c1 <= 41; c1++) {
	
	#ifdef __VIVADO_SYNTH__
	#pragma HLS pipeline II=1
	#endif // __VIVADO_SYNTH__
	
	    if ((-10 <= c1 && c1 <= 41) && ((c1 - 0) % 1 == 0) && (-10 <= c0 && c0 <= 1033) && ((c0 - 0) % 1 == 0)) {
	      in_cc_update_0(in /* buf name */, in_cc, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((-8 <= c1 && c1 <= 41) && ((c1 - 1) % 1 == 0) && (-8 <= c0 && c0 <= 1033) && ((c0 - 1) % 1 == 0)) {
	      h3_0_update_0(in_cc /* buf name */, h3_0, (c1 - 1) / 1, (c0 - 1) / 1);
	    }
	
	    if ((-6 <= c1 && c1 <= 41) && ((c1 - 2) % 1 == 0) && (-6 <= c0 && c0 <= 1033) && ((c0 - 2) % 1 == 0)) {
	      h3_1_update_0(h3_0 /* buf name */, h3_1, (c1 - 2) / 1, (c0 - 2) / 1);
	    }
	
	    if ((-4 <= c1 && c1 <= 41) && ((c1 - 3) % 1 == 0) && (-4 <= c0 && c0 <= 1033) && ((c0 - 3) % 1 == 0)) {
	      h3_2_update_0(h3_1 /* buf name */, h3_2, (c1 - 3) / 1, (c0 - 3) / 1);
	    }
	
	    if ((-2 <= c1 && c1 <= 41) && ((c1 - 4) % 1 == 0) && (-2 <= c0 && c0 <= 1033) && ((c0 - 4) % 1 == 0)) {
	      h3_3_update_0(h3_2 /* buf name */, h3_3, (c1 - 4) / 1, (c0 - 4) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 41) && ((c1 - 5) % 1 == 0) && (0 <= c0 && c0 <= 1033) && ((c0 - 5) % 1 == 0)) {
	      h3_4_update_0(h3_3 /* buf name */, h3_4, (c1 - 5) / 1, (c0 - 5) / 1);
	    }
	
	    if ((2 <= c1 && c1 <= 41) && ((c1 - 6) % 1 == 0) && (2 <= c0 && c0 <= 1033) && ((c0 - 6) % 1 == 0)) {
	      h3_5_update_0(h3_4 /* buf name */, h3_5, (c1 - 6) / 1, (c0 - 6) / 1);
	    }
	
	    if ((4 <= c1 && c1 <= 41) && ((c1 - 7) % 1 == 0) && (4 <= c0 && c0 <= 1033) && ((c0 - 7) % 1 == 0)) {
	      h3_6_update_0(h3_5 /* buf name */, h3_6, (c1 - 7) / 1, (c0 - 7) / 1);
	    }
	
	    if ((6 <= c1 && c1 <= 41) && ((c1 - 8) % 1 == 0) && (6 <= c0 && c0 <= 1033) && ((c0 - 8) % 1 == 0)) {
	      h3_7_update_0(h3_6 /* buf name */, h3_7, (c1 - 8) / 1, (c0 - 8) / 1);
	    }
	
	    if ((8 <= c1 && c1 <= 41) && ((c1 - 9) % 1 == 0) && (8 <= c0 && c0 <= 1033) && ((c0 - 9) % 1 == 0)) {
	      h3_8_update_0(h3_7 /* buf name */, h3_8, (c1 - 9) / 1, (c0 - 9) / 1);
	    }
	
	    if ((10 <= c1 && c1 <= 41) && ((c1 - 10) % 1 == 0) && (10 <= c0 && c0 <= 1033) && ((c0 - 10) % 1 == 0)) {
	      h3_9_update_0(h3_8 /* buf name */, h3_9, (c1 - 10) / 1, (c0 - 10) / 1);
	    }
	
	    if ((10 <= c1 && c1 <= 41) && ((c1 - 10) % 1 == 0) && (10 <= c0 && c0 <= 1033) && ((c0 - 10) % 1 == 0)) {
	      h10_32_300MHz_32_update_0(h3_9 /* buf name */, h10_32_300MHz_32, (c1 - 10) / 1, (c0 - 10) / 1);
	    }
	
	  }
	}
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void h10_32_300MHz_32_opt_wrapper(HWStream<hw_uint<1024> >& /* get_args num ports = 32 */in, HWStream<hw_uint<1024> >& /* get_args num ports = 32 */h10_32_300MHz_32, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    h10_32_300MHz_32_opt(in, h10_32_300MHz_32);
  }
}
#ifdef __VIVADO_SYNTH__
  // { h10_32_300MHz_32_update_0[root = 0, h10_32_300MHz_32_0, h10_32_300MHz_32_1] -> h10_32_300MHz_32[0, 0] : 0 <= h10_32_300MHz_32_0 <= 31 and 0 <= h10_32_300MHz_32_1 <= 1023 }
const int h10_32_300MHz_32_update_0_write_pipe0_num_transfers = 32768;
  // { in_cc_update_0[root = 0, in_cc_0, in_cc_1] -> in[0, 0] : -10 <= in_cc_0 <= 41 and -10 <= in_cc_1 <= 1033 }
const int in_cc_update_0_read_pipe0_num_transfers = 54288;


extern "C" {

void h10_32_300MHz_32_opt_accel(hw_uint<1024>* in_cc_update_0_read_pipe0, hw_uint<1024>* h10_32_300MHz_32_update_0_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = in_cc_update_0_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = h10_32_300MHz_32_update_0_write_pipe0 offset = slave depth = 65536 bundle = gmem1

#pragma HLS INTERFACE s_axilite port = in_cc_update_0_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = h10_32_300MHz_32_update_0_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<1024> > in_cc_update_0_read_pipe0_channel;
  static HWStream<hw_uint<1024> > h10_32_300MHz_32_update_0_write_pipe0_channel;

  burst_read<1024>(in_cc_update_0_read_pipe0, in_cc_update_0_read_pipe0_channel, in_cc_update_0_read_pipe0_num_transfers*size);

  h10_32_300MHz_32_opt_wrapper(in_cc_update_0_read_pipe0_channel, h10_32_300MHz_32_update_0_write_pipe0_channel, size);

  burst_write<1024>(h10_32_300MHz_32_update_0_write_pipe0, h10_32_300MHz_32_update_0_write_pipe0_channel, h10_32_300MHz_32_update_0_write_pipe0_num_transfers*size);
}

}
extern "C" {

void h10_32_300MHz_32_opt_rdai(HWStream<hw_uint<1024> >& in_cc_update_0_read_pipe0, HWStream<hw_uint<1024> >&  h10_32_300MHz_32_update_0_write_pipe0) { 
#pragma HLS dataflow
#pragma HLS INTERFACE axis register port = in_cc_update_0_read_pipe0
#pragma HLS INTERFACE axis register port = h10_32_300MHz_32_update_0_write_pipe0

#pragma HLS INTERFACE ap_ctrl_none port = return


  // Pipeline # 0

  h10_32_300MHz_32_opt(in_cc_update_0_read_pipe0, h10_32_300MHz_32_update_0_write_pipe0);

}

}
#endif //__VIVADO_SYNTH__

