
*** Running vivado
    with args -log version1_axis_dwidth_converter_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source version1_axis_dwidth_converter_0_2.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source version1_axis_dwidth_converter_0_2.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP version1_axis_dwidth_converter_0_2, cache-ID = 08e3c008dfc1b732.
INFO: [Common 17-206] Exiting Vivado at Tue Mar 10 01:36:48 2020...
