// Seed: 2850801340
module module_0 (
    input tri1 id_0,
    input tri0 id_1
);
  module_2 modCall_1 ();
endmodule
module module_1 (
    input  tri   id_0,
    output tri0  id_1,
    output tri0  id_2,
    input  tri0  id_3,
    input  uwire id_4,
    output tri   id_5,
    input  wire  id_6,
    input  uwire id_7
);
  logic id_9;
  ;
  wire id_10;
  wor  id_11 = 1;
  assign id_5 = -1 && id_7;
  module_0 modCall_1 (
      id_0,
      id_6
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_1 = 32'd23,
    parameter id_2 = 32'd6,
    parameter id_3 = 32'd60
);
  logic _id_1 = -1, _id_2, _id_3, id_4, id_5, id_6;
  logic [id_2 : id_1] id_7[id_3 : -1];
  assign module_0.id_0 = 0;
  assign id_6 = 1;
  assign id_5 = id_3;
endmodule
