// Seed: 3440460787
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output tri0 id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_16 = id_9;
  assign id_5 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd74
) (
    input tri0 _id_0
    , id_2
);
  wire [id_0 : 1 'd0] id_3, id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_2,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4,
      id_4,
      id_3,
      id_2,
      id_2,
      id_4,
      id_3
  );
endmodule
