// Seed: 1434479380
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input wand id_2,
    input supply0 id_3,
    input wand id_4,
    output wire id_5,
    output supply0 id_6
);
  assign id_5 = -1;
endmodule
module module_1 #(
    parameter id_11 = 32'd72,
    parameter id_2  = 32'd21
) (
    output tri0 id_0,
    input tri id_1,
    input wand _id_2,
    output tri0 id_3,
    input wire id_4
    , id_9,
    output supply0 id_5,
    input uwire id_6,
    output wand id_7
);
  wire [-1 'b0 : id_2] id_10;
  logic _id_11 = id_11 && id_2;
  wire id_12;
  ;
  logic [-1 : id_11] id_13;
  ;
  wire id_14;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_4,
      id_1,
      id_3,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
