
battery_check_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a20  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ec  08008bf0  08008bf0  00018bf0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080090dc  080090dc  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  080090dc  080090dc  000190dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080090e4  080090e4  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080090e4  080090e4  000190e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080090e8  080090e8  000190e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  080090ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c8  200001e0  080092cc  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200002a8  080092cc  000202a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bcfe  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001eec  00000000  00000000  0002bf0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000978  00000000  00000000  0002de00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008b0  00000000  00000000  0002e778  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023288  00000000  00000000  0002f028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ca08  00000000  00000000  000522b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d66bd  00000000  00000000  0005ecb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00135375  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b8c  00000000  00000000  001353c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008bd8 	.word	0x08008bd8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	08008bd8 	.word	0x08008bd8

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9aa 	b.w	8001034 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	468e      	mov	lr, r1
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d14d      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d72:	428a      	cmp	r2, r1
 8000d74:	4694      	mov	ip, r2
 8000d76:	d969      	bls.n	8000e4c <__udivmoddi4+0xe8>
 8000d78:	fab2 f282 	clz	r2, r2
 8000d7c:	b152      	cbz	r2, 8000d94 <__udivmoddi4+0x30>
 8000d7e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d82:	f1c2 0120 	rsb	r1, r2, #32
 8000d86:	fa20 f101 	lsr.w	r1, r0, r1
 8000d8a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d92:	4094      	lsls	r4, r2
 8000d94:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d98:	0c21      	lsrs	r1, r4, #16
 8000d9a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d9e:	fa1f f78c 	uxth.w	r7, ip
 8000da2:	fb08 e316 	mls	r3, r8, r6, lr
 8000da6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000daa:	fb06 f107 	mul.w	r1, r6, r7
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dba:	f080 811f 	bcs.w	8000ffc <__udivmoddi4+0x298>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 811c 	bls.w	8000ffc <__udivmoddi4+0x298>
 8000dc4:	3e02      	subs	r6, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a5b      	subs	r3, r3, r1
 8000dca:	b2a4      	uxth	r4, r4
 8000dcc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dd0:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd8:	fb00 f707 	mul.w	r7, r0, r7
 8000ddc:	42a7      	cmp	r7, r4
 8000dde:	d90a      	bls.n	8000df6 <__udivmoddi4+0x92>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de8:	f080 810a 	bcs.w	8001000 <__udivmoddi4+0x29c>
 8000dec:	42a7      	cmp	r7, r4
 8000dee:	f240 8107 	bls.w	8001000 <__udivmoddi4+0x29c>
 8000df2:	4464      	add	r4, ip
 8000df4:	3802      	subs	r0, #2
 8000df6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dfa:	1be4      	subs	r4, r4, r7
 8000dfc:	2600      	movs	r6, #0
 8000dfe:	b11d      	cbz	r5, 8000e08 <__udivmoddi4+0xa4>
 8000e00:	40d4      	lsrs	r4, r2
 8000e02:	2300      	movs	r3, #0
 8000e04:	e9c5 4300 	strd	r4, r3, [r5]
 8000e08:	4631      	mov	r1, r6
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d909      	bls.n	8000e26 <__udivmoddi4+0xc2>
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	f000 80ef 	beq.w	8000ff6 <__udivmoddi4+0x292>
 8000e18:	2600      	movs	r6, #0
 8000e1a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e1e:	4630      	mov	r0, r6
 8000e20:	4631      	mov	r1, r6
 8000e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e26:	fab3 f683 	clz	r6, r3
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	d14a      	bne.n	8000ec4 <__udivmoddi4+0x160>
 8000e2e:	428b      	cmp	r3, r1
 8000e30:	d302      	bcc.n	8000e38 <__udivmoddi4+0xd4>
 8000e32:	4282      	cmp	r2, r0
 8000e34:	f200 80f9 	bhi.w	800102a <__udivmoddi4+0x2c6>
 8000e38:	1a84      	subs	r4, r0, r2
 8000e3a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e3e:	2001      	movs	r0, #1
 8000e40:	469e      	mov	lr, r3
 8000e42:	2d00      	cmp	r5, #0
 8000e44:	d0e0      	beq.n	8000e08 <__udivmoddi4+0xa4>
 8000e46:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e4a:	e7dd      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000e4c:	b902      	cbnz	r2, 8000e50 <__udivmoddi4+0xec>
 8000e4e:	deff      	udf	#255	; 0xff
 8000e50:	fab2 f282 	clz	r2, r2
 8000e54:	2a00      	cmp	r2, #0
 8000e56:	f040 8092 	bne.w	8000f7e <__udivmoddi4+0x21a>
 8000e5a:	eba1 010c 	sub.w	r1, r1, ip
 8000e5e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e62:	fa1f fe8c 	uxth.w	lr, ip
 8000e66:	2601      	movs	r6, #1
 8000e68:	0c20      	lsrs	r0, r4, #16
 8000e6a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e6e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e72:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e76:	fb0e f003 	mul.w	r0, lr, r3
 8000e7a:	4288      	cmp	r0, r1
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x12c>
 8000e7e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e82:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x12a>
 8000e88:	4288      	cmp	r0, r1
 8000e8a:	f200 80cb 	bhi.w	8001024 <__udivmoddi4+0x2c0>
 8000e8e:	4643      	mov	r3, r8
 8000e90:	1a09      	subs	r1, r1, r0
 8000e92:	b2a4      	uxth	r4, r4
 8000e94:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e98:	fb07 1110 	mls	r1, r7, r0, r1
 8000e9c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ea0:	fb0e fe00 	mul.w	lr, lr, r0
 8000ea4:	45a6      	cmp	lr, r4
 8000ea6:	d908      	bls.n	8000eba <__udivmoddi4+0x156>
 8000ea8:	eb1c 0404 	adds.w	r4, ip, r4
 8000eac:	f100 31ff 	add.w	r1, r0, #4294967295
 8000eb0:	d202      	bcs.n	8000eb8 <__udivmoddi4+0x154>
 8000eb2:	45a6      	cmp	lr, r4
 8000eb4:	f200 80bb 	bhi.w	800102e <__udivmoddi4+0x2ca>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	eba4 040e 	sub.w	r4, r4, lr
 8000ebe:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ec2:	e79c      	b.n	8000dfe <__udivmoddi4+0x9a>
 8000ec4:	f1c6 0720 	rsb	r7, r6, #32
 8000ec8:	40b3      	lsls	r3, r6
 8000eca:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ece:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ed2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ed6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eda:	431c      	orrs	r4, r3
 8000edc:	40f9      	lsrs	r1, r7
 8000ede:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ee2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ee6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eea:	0c20      	lsrs	r0, r4, #16
 8000eec:	fa1f fe8c 	uxth.w	lr, ip
 8000ef0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ef4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ef8:	fb08 f00e 	mul.w	r0, r8, lr
 8000efc:	4288      	cmp	r0, r1
 8000efe:	fa02 f206 	lsl.w	r2, r2, r6
 8000f02:	d90b      	bls.n	8000f1c <__udivmoddi4+0x1b8>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f0c:	f080 8088 	bcs.w	8001020 <__udivmoddi4+0x2bc>
 8000f10:	4288      	cmp	r0, r1
 8000f12:	f240 8085 	bls.w	8001020 <__udivmoddi4+0x2bc>
 8000f16:	f1a8 0802 	sub.w	r8, r8, #2
 8000f1a:	4461      	add	r1, ip
 8000f1c:	1a09      	subs	r1, r1, r0
 8000f1e:	b2a4      	uxth	r4, r4
 8000f20:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f24:	fb09 1110 	mls	r1, r9, r0, r1
 8000f28:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f2c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f30:	458e      	cmp	lr, r1
 8000f32:	d908      	bls.n	8000f46 <__udivmoddi4+0x1e2>
 8000f34:	eb1c 0101 	adds.w	r1, ip, r1
 8000f38:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f3c:	d26c      	bcs.n	8001018 <__udivmoddi4+0x2b4>
 8000f3e:	458e      	cmp	lr, r1
 8000f40:	d96a      	bls.n	8001018 <__udivmoddi4+0x2b4>
 8000f42:	3802      	subs	r0, #2
 8000f44:	4461      	add	r1, ip
 8000f46:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f4a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f4e:	eba1 010e 	sub.w	r1, r1, lr
 8000f52:	42a1      	cmp	r1, r4
 8000f54:	46c8      	mov	r8, r9
 8000f56:	46a6      	mov	lr, r4
 8000f58:	d356      	bcc.n	8001008 <__udivmoddi4+0x2a4>
 8000f5a:	d053      	beq.n	8001004 <__udivmoddi4+0x2a0>
 8000f5c:	b15d      	cbz	r5, 8000f76 <__udivmoddi4+0x212>
 8000f5e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f62:	eb61 010e 	sbc.w	r1, r1, lr
 8000f66:	fa01 f707 	lsl.w	r7, r1, r7
 8000f6a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f6e:	40f1      	lsrs	r1, r6
 8000f70:	431f      	orrs	r7, r3
 8000f72:	e9c5 7100 	strd	r7, r1, [r5]
 8000f76:	2600      	movs	r6, #0
 8000f78:	4631      	mov	r1, r6
 8000f7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f7e:	f1c2 0320 	rsb	r3, r2, #32
 8000f82:	40d8      	lsrs	r0, r3
 8000f84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f88:	fa21 f303 	lsr.w	r3, r1, r3
 8000f8c:	4091      	lsls	r1, r2
 8000f8e:	4301      	orrs	r1, r0
 8000f90:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f94:	fa1f fe8c 	uxth.w	lr, ip
 8000f98:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f9c:	fb07 3610 	mls	r6, r7, r0, r3
 8000fa0:	0c0b      	lsrs	r3, r1, #16
 8000fa2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fa6:	fb00 f60e 	mul.w	r6, r0, lr
 8000faa:	429e      	cmp	r6, r3
 8000fac:	fa04 f402 	lsl.w	r4, r4, r2
 8000fb0:	d908      	bls.n	8000fc4 <__udivmoddi4+0x260>
 8000fb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fba:	d22f      	bcs.n	800101c <__udivmoddi4+0x2b8>
 8000fbc:	429e      	cmp	r6, r3
 8000fbe:	d92d      	bls.n	800101c <__udivmoddi4+0x2b8>
 8000fc0:	3802      	subs	r0, #2
 8000fc2:	4463      	add	r3, ip
 8000fc4:	1b9b      	subs	r3, r3, r6
 8000fc6:	b289      	uxth	r1, r1
 8000fc8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fcc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fd4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fd8:	428b      	cmp	r3, r1
 8000fda:	d908      	bls.n	8000fee <__udivmoddi4+0x28a>
 8000fdc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fe0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fe4:	d216      	bcs.n	8001014 <__udivmoddi4+0x2b0>
 8000fe6:	428b      	cmp	r3, r1
 8000fe8:	d914      	bls.n	8001014 <__udivmoddi4+0x2b0>
 8000fea:	3e02      	subs	r6, #2
 8000fec:	4461      	add	r1, ip
 8000fee:	1ac9      	subs	r1, r1, r3
 8000ff0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ff4:	e738      	b.n	8000e68 <__udivmoddi4+0x104>
 8000ff6:	462e      	mov	r6, r5
 8000ff8:	4628      	mov	r0, r5
 8000ffa:	e705      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000ffc:	4606      	mov	r6, r0
 8000ffe:	e6e3      	b.n	8000dc8 <__udivmoddi4+0x64>
 8001000:	4618      	mov	r0, r3
 8001002:	e6f8      	b.n	8000df6 <__udivmoddi4+0x92>
 8001004:	454b      	cmp	r3, r9
 8001006:	d2a9      	bcs.n	8000f5c <__udivmoddi4+0x1f8>
 8001008:	ebb9 0802 	subs.w	r8, r9, r2
 800100c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001010:	3801      	subs	r0, #1
 8001012:	e7a3      	b.n	8000f5c <__udivmoddi4+0x1f8>
 8001014:	4646      	mov	r6, r8
 8001016:	e7ea      	b.n	8000fee <__udivmoddi4+0x28a>
 8001018:	4620      	mov	r0, r4
 800101a:	e794      	b.n	8000f46 <__udivmoddi4+0x1e2>
 800101c:	4640      	mov	r0, r8
 800101e:	e7d1      	b.n	8000fc4 <__udivmoddi4+0x260>
 8001020:	46d0      	mov	r8, sl
 8001022:	e77b      	b.n	8000f1c <__udivmoddi4+0x1b8>
 8001024:	3b02      	subs	r3, #2
 8001026:	4461      	add	r1, ip
 8001028:	e732      	b.n	8000e90 <__udivmoddi4+0x12c>
 800102a:	4630      	mov	r0, r6
 800102c:	e709      	b.n	8000e42 <__udivmoddi4+0xde>
 800102e:	4464      	add	r4, ip
 8001030:	3802      	subs	r0, #2
 8001032:	e742      	b.n	8000eba <__udivmoddi4+0x156>

08001034 <__aeabi_idiv0>:
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop

08001038 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001038:	b590      	push	{r4, r7, lr}
 800103a:	b08f      	sub	sp, #60	; 0x3c
 800103c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800103e:	f000 fb8d 	bl	800175c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001042:	f000 f87d 	bl	8001140 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001046:	f000 f957 	bl	80012f8 <MX_GPIO_Init>
  MX_ADC1_Init();
 800104a:	f000 f8d9 	bl	8001200 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 800104e:	f000 f929 	bl	80012a4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  uint8_t str[] = "Battery Check\n\r";
 8001052:	4b35      	ldr	r3, [pc, #212]	; (8001128 <main+0xf0>)
 8001054:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8001058:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800105a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  char uart_buf[30];
  uint32_t data = 0;
 800105e:	2300      	movs	r3, #0
 8001060:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_UART_Transmit_IT(&huart2, str, sizeof(str));
 8001062:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001066:	2210      	movs	r2, #16
 8001068:	4619      	mov	r1, r3
 800106a:	4830      	ldr	r0, [pc, #192]	; (800112c <main+0xf4>)
 800106c:	f002 fa07 	bl	800347e <HAL_UART_Transmit_IT>
  HAL_Delay(1000);
 8001070:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001074:	f000 fbe4 	bl	8001840 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_ADC_Start(&hadc1);
 8001078:	482d      	ldr	r0, [pc, #180]	; (8001130 <main+0xf8>)
 800107a:	f000 fc49 	bl	8001910 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1,100);
 800107e:	2164      	movs	r1, #100	; 0x64
 8001080:	482b      	ldr	r0, [pc, #172]	; (8001130 <main+0xf8>)
 8001082:	f000 fd17 	bl	8001ab4 <HAL_ADC_PollForConversion>
	  data = HAL_ADC_GetValue(&hadc1);
 8001086:	482a      	ldr	r0, [pc, #168]	; (8001130 <main+0xf8>)
 8001088:	f000 feaf 	bl	8001dea <HAL_ADC_GetValue>
 800108c:	6378      	str	r0, [r7, #52]	; 0x34
	  HAL_Delay(1);
 800108e:	2001      	movs	r0, #1
 8001090:	f000 fbd6 	bl	8001840 <HAL_Delay>
	  memset(uart_buf,0,30);
 8001094:	1d3b      	adds	r3, r7, #4
 8001096:	221e      	movs	r2, #30
 8001098:	2100      	movs	r1, #0
 800109a:	4618      	mov	r0, r3
 800109c:	f003 f924 	bl	80042e8 <memset>
	  sprintf(uart_buf, "data : %d\n\r", data);
 80010a0:	1d3b      	adds	r3, r7, #4
 80010a2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80010a4:	4923      	ldr	r1, [pc, #140]	; (8001134 <main+0xfc>)
 80010a6:	4618      	mov	r0, r3
 80010a8:	f003 ffa6 	bl	8004ff8 <siprintf>
	  HAL_UART_Transmit_IT(&huart2, uart_buf, sizeof(uart_buf));
 80010ac:	1d3b      	adds	r3, r7, #4
 80010ae:	221e      	movs	r2, #30
 80010b0:	4619      	mov	r1, r3
 80010b2:	481e      	ldr	r0, [pc, #120]	; (800112c <main+0xf4>)
 80010b4:	f002 f9e3 	bl	800347e <HAL_UART_Transmit_IT>
	  HAL_Delay(100);
 80010b8:	2064      	movs	r0, #100	; 0x64
 80010ba:	f000 fbc1 	bl	8001840 <HAL_Delay>
	  voltage = (12.56*data)/3375; //need adjustment factor
 80010be:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80010c0:	f7ff fa40 	bl	8000544 <__aeabi_ui2d>
 80010c4:	a314      	add	r3, pc, #80	; (adr r3, 8001118 <main+0xe0>)
 80010c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ca:	f7ff fab5 	bl	8000638 <__aeabi_dmul>
 80010ce:	4602      	mov	r2, r0
 80010d0:	460b      	mov	r3, r1
 80010d2:	4610      	mov	r0, r2
 80010d4:	4619      	mov	r1, r3
 80010d6:	a312      	add	r3, pc, #72	; (adr r3, 8001120 <main+0xe8>)
 80010d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010dc:	f7ff fbd6 	bl	800088c <__aeabi_ddiv>
 80010e0:	4602      	mov	r2, r0
 80010e2:	460b      	mov	r3, r1
 80010e4:	4914      	ldr	r1, [pc, #80]	; (8001138 <main+0x100>)
 80010e6:	e9c1 2300 	strd	r2, r3, [r1]
	  memset(uart_buf,0,30);
 80010ea:	1d3b      	adds	r3, r7, #4
 80010ec:	221e      	movs	r2, #30
 80010ee:	2100      	movs	r1, #0
 80010f0:	4618      	mov	r0, r3
 80010f2:	f003 f8f9 	bl	80042e8 <memset>
	  sprintf(uart_buf, "voltage : %.3lf\n\r", voltage);
 80010f6:	4b10      	ldr	r3, [pc, #64]	; (8001138 <main+0x100>)
 80010f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010fc:	1d38      	adds	r0, r7, #4
 80010fe:	490f      	ldr	r1, [pc, #60]	; (800113c <main+0x104>)
 8001100:	f003 ff7a 	bl	8004ff8 <siprintf>
	  HAL_UART_Transmit_IT(&huart2, uart_buf, sizeof(uart_buf));
 8001104:	1d3b      	adds	r3, r7, #4
 8001106:	221e      	movs	r2, #30
 8001108:	4619      	mov	r1, r3
 800110a:	4808      	ldr	r0, [pc, #32]	; (800112c <main+0xf4>)
 800110c:	f002 f9b7 	bl	800347e <HAL_UART_Transmit_IT>
	  HAL_Delay(200);
 8001110:	20c8      	movs	r0, #200	; 0xc8
 8001112:	f000 fb95 	bl	8001840 <HAL_Delay>
  {
 8001116:	e7af      	b.n	8001078 <main+0x40>
 8001118:	51eb851f 	.word	0x51eb851f
 800111c:	40291eb8 	.word	0x40291eb8
 8001120:	00000000 	.word	0x00000000
 8001124:	40aa5e00 	.word	0x40aa5e00
 8001128:	08008c10 	.word	0x08008c10
 800112c:	20000244 	.word	0x20000244
 8001130:	200001fc 	.word	0x200001fc
 8001134:	08008bf0 	.word	0x08008bf0
 8001138:	20000288 	.word	0x20000288
 800113c:	08008bfc 	.word	0x08008bfc

08001140 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b094      	sub	sp, #80	; 0x50
 8001144:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001146:	f107 031c 	add.w	r3, r7, #28
 800114a:	2234      	movs	r2, #52	; 0x34
 800114c:	2100      	movs	r1, #0
 800114e:	4618      	mov	r0, r3
 8001150:	f003 f8ca 	bl	80042e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001154:	f107 0308 	add.w	r3, r7, #8
 8001158:	2200      	movs	r2, #0
 800115a:	601a      	str	r2, [r3, #0]
 800115c:	605a      	str	r2, [r3, #4]
 800115e:	609a      	str	r2, [r3, #8]
 8001160:	60da      	str	r2, [r3, #12]
 8001162:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001164:	2300      	movs	r3, #0
 8001166:	607b      	str	r3, [r7, #4]
 8001168:	4b23      	ldr	r3, [pc, #140]	; (80011f8 <SystemClock_Config+0xb8>)
 800116a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800116c:	4a22      	ldr	r2, [pc, #136]	; (80011f8 <SystemClock_Config+0xb8>)
 800116e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001172:	6413      	str	r3, [r2, #64]	; 0x40
 8001174:	4b20      	ldr	r3, [pc, #128]	; (80011f8 <SystemClock_Config+0xb8>)
 8001176:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001178:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800117c:	607b      	str	r3, [r7, #4]
 800117e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001180:	2300      	movs	r3, #0
 8001182:	603b      	str	r3, [r7, #0]
 8001184:	4b1d      	ldr	r3, [pc, #116]	; (80011fc <SystemClock_Config+0xbc>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800118c:	4a1b      	ldr	r2, [pc, #108]	; (80011fc <SystemClock_Config+0xbc>)
 800118e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001192:	6013      	str	r3, [r2, #0]
 8001194:	4b19      	ldr	r3, [pc, #100]	; (80011fc <SystemClock_Config+0xbc>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800119c:	603b      	str	r3, [r7, #0]
 800119e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011a0:	2302      	movs	r3, #2
 80011a2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011a4:	2301      	movs	r3, #1
 80011a6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011a8:	2310      	movs	r3, #16
 80011aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80011ac:	2300      	movs	r3, #0
 80011ae:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011b0:	f107 031c 	add.w	r3, r7, #28
 80011b4:	4618      	mov	r0, r3
 80011b6:	f001 fe77 	bl	8002ea8 <HAL_RCC_OscConfig>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80011c0:	f000 f8c2 	bl	8001348 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011c4:	230f      	movs	r3, #15
 80011c6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80011c8:	2300      	movs	r3, #0
 80011ca:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011cc:	2300      	movs	r3, #0
 80011ce:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011d0:	2300      	movs	r3, #0
 80011d2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011d4:	2300      	movs	r3, #0
 80011d6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80011d8:	f107 0308 	add.w	r3, r7, #8
 80011dc:	2100      	movs	r1, #0
 80011de:	4618      	mov	r0, r3
 80011e0:	f001 fb9e 	bl	8002920 <HAL_RCC_ClockConfig>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <SystemClock_Config+0xae>
  {
    Error_Handler();
 80011ea:	f000 f8ad 	bl	8001348 <Error_Handler>
  }
}
 80011ee:	bf00      	nop
 80011f0:	3750      	adds	r7, #80	; 0x50
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	40023800 	.word	0x40023800
 80011fc:	40007000 	.word	0x40007000

08001200 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b084      	sub	sp, #16
 8001204:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001206:	463b      	mov	r3, r7
 8001208:	2200      	movs	r2, #0
 800120a:	601a      	str	r2, [r3, #0]
 800120c:	605a      	str	r2, [r3, #4]
 800120e:	609a      	str	r2, [r3, #8]
 8001210:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001212:	4b21      	ldr	r3, [pc, #132]	; (8001298 <MX_ADC1_Init+0x98>)
 8001214:	4a21      	ldr	r2, [pc, #132]	; (800129c <MX_ADC1_Init+0x9c>)
 8001216:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001218:	4b1f      	ldr	r3, [pc, #124]	; (8001298 <MX_ADC1_Init+0x98>)
 800121a:	2200      	movs	r2, #0
 800121c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800121e:	4b1e      	ldr	r3, [pc, #120]	; (8001298 <MX_ADC1_Init+0x98>)
 8001220:	2200      	movs	r2, #0
 8001222:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001224:	4b1c      	ldr	r3, [pc, #112]	; (8001298 <MX_ADC1_Init+0x98>)
 8001226:	2200      	movs	r2, #0
 8001228:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800122a:	4b1b      	ldr	r3, [pc, #108]	; (8001298 <MX_ADC1_Init+0x98>)
 800122c:	2200      	movs	r2, #0
 800122e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001230:	4b19      	ldr	r3, [pc, #100]	; (8001298 <MX_ADC1_Init+0x98>)
 8001232:	2200      	movs	r2, #0
 8001234:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001238:	4b17      	ldr	r3, [pc, #92]	; (8001298 <MX_ADC1_Init+0x98>)
 800123a:	2200      	movs	r2, #0
 800123c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800123e:	4b16      	ldr	r3, [pc, #88]	; (8001298 <MX_ADC1_Init+0x98>)
 8001240:	4a17      	ldr	r2, [pc, #92]	; (80012a0 <MX_ADC1_Init+0xa0>)
 8001242:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001244:	4b14      	ldr	r3, [pc, #80]	; (8001298 <MX_ADC1_Init+0x98>)
 8001246:	2200      	movs	r2, #0
 8001248:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800124a:	4b13      	ldr	r3, [pc, #76]	; (8001298 <MX_ADC1_Init+0x98>)
 800124c:	2201      	movs	r2, #1
 800124e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001250:	4b11      	ldr	r3, [pc, #68]	; (8001298 <MX_ADC1_Init+0x98>)
 8001252:	2200      	movs	r2, #0
 8001254:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001258:	4b0f      	ldr	r3, [pc, #60]	; (8001298 <MX_ADC1_Init+0x98>)
 800125a:	2201      	movs	r2, #1
 800125c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800125e:	480e      	ldr	r0, [pc, #56]	; (8001298 <MX_ADC1_Init+0x98>)
 8001260:	f000 fb12 	bl	8001888 <HAL_ADC_Init>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800126a:	f000 f86d 	bl	8001348 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800126e:	230f      	movs	r3, #15
 8001270:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001272:	2301      	movs	r3, #1
 8001274:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001276:	2300      	movs	r3, #0
 8001278:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800127a:	463b      	mov	r3, r7
 800127c:	4619      	mov	r1, r3
 800127e:	4806      	ldr	r0, [pc, #24]	; (8001298 <MX_ADC1_Init+0x98>)
 8001280:	f000 fdde 	bl	8001e40 <HAL_ADC_ConfigChannel>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800128a:	f000 f85d 	bl	8001348 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800128e:	bf00      	nop
 8001290:	3710      	adds	r7, #16
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	200001fc 	.word	0x200001fc
 800129c:	40012000 	.word	0x40012000
 80012a0:	0f000001 	.word	0x0f000001

080012a4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012a8:	4b11      	ldr	r3, [pc, #68]	; (80012f0 <MX_USART2_UART_Init+0x4c>)
 80012aa:	4a12      	ldr	r2, [pc, #72]	; (80012f4 <MX_USART2_UART_Init+0x50>)
 80012ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80012ae:	4b10      	ldr	r3, [pc, #64]	; (80012f0 <MX_USART2_UART_Init+0x4c>)
 80012b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012b6:	4b0e      	ldr	r3, [pc, #56]	; (80012f0 <MX_USART2_UART_Init+0x4c>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012bc:	4b0c      	ldr	r3, [pc, #48]	; (80012f0 <MX_USART2_UART_Init+0x4c>)
 80012be:	2200      	movs	r2, #0
 80012c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80012c2:	4b0b      	ldr	r3, [pc, #44]	; (80012f0 <MX_USART2_UART_Init+0x4c>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012c8:	4b09      	ldr	r3, [pc, #36]	; (80012f0 <MX_USART2_UART_Init+0x4c>)
 80012ca:	220c      	movs	r2, #12
 80012cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012ce:	4b08      	ldr	r3, [pc, #32]	; (80012f0 <MX_USART2_UART_Init+0x4c>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012d4:	4b06      	ldr	r3, [pc, #24]	; (80012f0 <MX_USART2_UART_Init+0x4c>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012da:	4805      	ldr	r0, [pc, #20]	; (80012f0 <MX_USART2_UART_Init+0x4c>)
 80012dc:	f002 f882 	bl	80033e4 <HAL_UART_Init>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80012e6:	f000 f82f 	bl	8001348 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012ea:	bf00      	nop
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	20000244 	.word	0x20000244
 80012f4:	40004400 	.word	0x40004400

080012f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b083      	sub	sp, #12
 80012fc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012fe:	2300      	movs	r3, #0
 8001300:	607b      	str	r3, [r7, #4]
 8001302:	4b10      	ldr	r3, [pc, #64]	; (8001344 <MX_GPIO_Init+0x4c>)
 8001304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001306:	4a0f      	ldr	r2, [pc, #60]	; (8001344 <MX_GPIO_Init+0x4c>)
 8001308:	f043 0301 	orr.w	r3, r3, #1
 800130c:	6313      	str	r3, [r2, #48]	; 0x30
 800130e:	4b0d      	ldr	r3, [pc, #52]	; (8001344 <MX_GPIO_Init+0x4c>)
 8001310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001312:	f003 0301 	and.w	r3, r3, #1
 8001316:	607b      	str	r3, [r7, #4]
 8001318:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800131a:	2300      	movs	r3, #0
 800131c:	603b      	str	r3, [r7, #0]
 800131e:	4b09      	ldr	r3, [pc, #36]	; (8001344 <MX_GPIO_Init+0x4c>)
 8001320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001322:	4a08      	ldr	r2, [pc, #32]	; (8001344 <MX_GPIO_Init+0x4c>)
 8001324:	f043 0304 	orr.w	r3, r3, #4
 8001328:	6313      	str	r3, [r2, #48]	; 0x30
 800132a:	4b06      	ldr	r3, [pc, #24]	; (8001344 <MX_GPIO_Init+0x4c>)
 800132c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132e:	f003 0304 	and.w	r3, r3, #4
 8001332:	603b      	str	r3, [r7, #0]
 8001334:	683b      	ldr	r3, [r7, #0]

}
 8001336:	bf00      	nop
 8001338:	370c      	adds	r7, #12
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	40023800 	.word	0x40023800

08001348 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800134c:	b672      	cpsid	i
}
 800134e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001350:	e7fe      	b.n	8001350 <Error_Handler+0x8>
	...

08001354 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001354:	b480      	push	{r7}
 8001356:	b083      	sub	sp, #12
 8001358:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800135a:	2300      	movs	r3, #0
 800135c:	607b      	str	r3, [r7, #4]
 800135e:	4b10      	ldr	r3, [pc, #64]	; (80013a0 <HAL_MspInit+0x4c>)
 8001360:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001362:	4a0f      	ldr	r2, [pc, #60]	; (80013a0 <HAL_MspInit+0x4c>)
 8001364:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001368:	6453      	str	r3, [r2, #68]	; 0x44
 800136a:	4b0d      	ldr	r3, [pc, #52]	; (80013a0 <HAL_MspInit+0x4c>)
 800136c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800136e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001372:	607b      	str	r3, [r7, #4]
 8001374:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001376:	2300      	movs	r3, #0
 8001378:	603b      	str	r3, [r7, #0]
 800137a:	4b09      	ldr	r3, [pc, #36]	; (80013a0 <HAL_MspInit+0x4c>)
 800137c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800137e:	4a08      	ldr	r2, [pc, #32]	; (80013a0 <HAL_MspInit+0x4c>)
 8001380:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001384:	6413      	str	r3, [r2, #64]	; 0x40
 8001386:	4b06      	ldr	r3, [pc, #24]	; (80013a0 <HAL_MspInit+0x4c>)
 8001388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800138a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800138e:	603b      	str	r3, [r7, #0]
 8001390:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001392:	bf00      	nop
 8001394:	370c      	adds	r7, #12
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	40023800 	.word	0x40023800

080013a4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b08a      	sub	sp, #40	; 0x28
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ac:	f107 0314 	add.w	r3, r7, #20
 80013b0:	2200      	movs	r2, #0
 80013b2:	601a      	str	r2, [r3, #0]
 80013b4:	605a      	str	r2, [r3, #4]
 80013b6:	609a      	str	r2, [r3, #8]
 80013b8:	60da      	str	r2, [r3, #12]
 80013ba:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4a1b      	ldr	r2, [pc, #108]	; (8001430 <HAL_ADC_MspInit+0x8c>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d12f      	bne.n	8001426 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80013c6:	2300      	movs	r3, #0
 80013c8:	613b      	str	r3, [r7, #16]
 80013ca:	4b1a      	ldr	r3, [pc, #104]	; (8001434 <HAL_ADC_MspInit+0x90>)
 80013cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ce:	4a19      	ldr	r2, [pc, #100]	; (8001434 <HAL_ADC_MspInit+0x90>)
 80013d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013d4:	6453      	str	r3, [r2, #68]	; 0x44
 80013d6:	4b17      	ldr	r3, [pc, #92]	; (8001434 <HAL_ADC_MspInit+0x90>)
 80013d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013de:	613b      	str	r3, [r7, #16]
 80013e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013e2:	2300      	movs	r3, #0
 80013e4:	60fb      	str	r3, [r7, #12]
 80013e6:	4b13      	ldr	r3, [pc, #76]	; (8001434 <HAL_ADC_MspInit+0x90>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ea:	4a12      	ldr	r2, [pc, #72]	; (8001434 <HAL_ADC_MspInit+0x90>)
 80013ec:	f043 0304 	orr.w	r3, r3, #4
 80013f0:	6313      	str	r3, [r2, #48]	; 0x30
 80013f2:	4b10      	ldr	r3, [pc, #64]	; (8001434 <HAL_ADC_MspInit+0x90>)
 80013f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f6:	f003 0304 	and.w	r3, r3, #4
 80013fa:	60fb      	str	r3, [r7, #12]
 80013fc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80013fe:	2320      	movs	r3, #32
 8001400:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001402:	2303      	movs	r3, #3
 8001404:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001406:	2300      	movs	r3, #0
 8001408:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800140a:	f107 0314 	add.w	r3, r7, #20
 800140e:	4619      	mov	r1, r3
 8001410:	4809      	ldr	r0, [pc, #36]	; (8001438 <HAL_ADC_MspInit+0x94>)
 8001412:	f001 f8f1 	bl	80025f8 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001416:	2200      	movs	r2, #0
 8001418:	2100      	movs	r1, #0
 800141a:	2012      	movs	r0, #18
 800141c:	f001 f823 	bl	8002466 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001420:	2012      	movs	r0, #18
 8001422:	f001 f83c 	bl	800249e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001426:	bf00      	nop
 8001428:	3728      	adds	r7, #40	; 0x28
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	40012000 	.word	0x40012000
 8001434:	40023800 	.word	0x40023800
 8001438:	40020800 	.word	0x40020800

0800143c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b08a      	sub	sp, #40	; 0x28
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001444:	f107 0314 	add.w	r3, r7, #20
 8001448:	2200      	movs	r2, #0
 800144a:	601a      	str	r2, [r3, #0]
 800144c:	605a      	str	r2, [r3, #4]
 800144e:	609a      	str	r2, [r3, #8]
 8001450:	60da      	str	r2, [r3, #12]
 8001452:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a1d      	ldr	r2, [pc, #116]	; (80014d0 <HAL_UART_MspInit+0x94>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d133      	bne.n	80014c6 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800145e:	2300      	movs	r3, #0
 8001460:	613b      	str	r3, [r7, #16]
 8001462:	4b1c      	ldr	r3, [pc, #112]	; (80014d4 <HAL_UART_MspInit+0x98>)
 8001464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001466:	4a1b      	ldr	r2, [pc, #108]	; (80014d4 <HAL_UART_MspInit+0x98>)
 8001468:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800146c:	6413      	str	r3, [r2, #64]	; 0x40
 800146e:	4b19      	ldr	r3, [pc, #100]	; (80014d4 <HAL_UART_MspInit+0x98>)
 8001470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001472:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001476:	613b      	str	r3, [r7, #16]
 8001478:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800147a:	2300      	movs	r3, #0
 800147c:	60fb      	str	r3, [r7, #12]
 800147e:	4b15      	ldr	r3, [pc, #84]	; (80014d4 <HAL_UART_MspInit+0x98>)
 8001480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001482:	4a14      	ldr	r2, [pc, #80]	; (80014d4 <HAL_UART_MspInit+0x98>)
 8001484:	f043 0301 	orr.w	r3, r3, #1
 8001488:	6313      	str	r3, [r2, #48]	; 0x30
 800148a:	4b12      	ldr	r3, [pc, #72]	; (80014d4 <HAL_UART_MspInit+0x98>)
 800148c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148e:	f003 0301 	and.w	r3, r3, #1
 8001492:	60fb      	str	r3, [r7, #12]
 8001494:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001496:	230c      	movs	r3, #12
 8001498:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800149a:	2302      	movs	r3, #2
 800149c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149e:	2300      	movs	r3, #0
 80014a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014a2:	2303      	movs	r3, #3
 80014a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014a6:	2307      	movs	r3, #7
 80014a8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014aa:	f107 0314 	add.w	r3, r7, #20
 80014ae:	4619      	mov	r1, r3
 80014b0:	4809      	ldr	r0, [pc, #36]	; (80014d8 <HAL_UART_MspInit+0x9c>)
 80014b2:	f001 f8a1 	bl	80025f8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80014b6:	2200      	movs	r2, #0
 80014b8:	2100      	movs	r1, #0
 80014ba:	2026      	movs	r0, #38	; 0x26
 80014bc:	f000 ffd3 	bl	8002466 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80014c0:	2026      	movs	r0, #38	; 0x26
 80014c2:	f000 ffec 	bl	800249e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80014c6:	bf00      	nop
 80014c8:	3728      	adds	r7, #40	; 0x28
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	40004400 	.word	0x40004400
 80014d4:	40023800 	.word	0x40023800
 80014d8:	40020000 	.word	0x40020000

080014dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014e0:	e7fe      	b.n	80014e0 <NMI_Handler+0x4>

080014e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014e2:	b480      	push	{r7}
 80014e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014e6:	e7fe      	b.n	80014e6 <HardFault_Handler+0x4>

080014e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014ec:	e7fe      	b.n	80014ec <MemManage_Handler+0x4>

080014ee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014ee:	b480      	push	{r7}
 80014f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014f2:	e7fe      	b.n	80014f2 <BusFault_Handler+0x4>

080014f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014f8:	e7fe      	b.n	80014f8 <UsageFault_Handler+0x4>

080014fa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014fa:	b480      	push	{r7}
 80014fc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014fe:	bf00      	nop
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr

08001508 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800150c:	bf00      	nop
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr

08001516 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001516:	b480      	push	{r7}
 8001518:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800151a:	bf00      	nop
 800151c:	46bd      	mov	sp, r7
 800151e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001522:	4770      	bx	lr

08001524 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001528:	f000 f96a 	bl	8001800 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800152c:	bf00      	nop
 800152e:	bd80      	pop	{r7, pc}

08001530 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 interrupts.
  */
void ADC_IRQHandler(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001534:	4802      	ldr	r0, [pc, #8]	; (8001540 <ADC_IRQHandler+0x10>)
 8001536:	f000 fb48 	bl	8001bca <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800153a:	bf00      	nop
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	200001fc 	.word	0x200001fc

08001544 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001548:	4802      	ldr	r0, [pc, #8]	; (8001554 <USART2_IRQHandler+0x10>)
 800154a:	f001 ffdd 	bl	8003508 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800154e:	bf00      	nop
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	20000244 	.word	0x20000244

08001558 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0
	return 1;
 800155c:	2301      	movs	r3, #1
}
 800155e:	4618      	mov	r0, r3
 8001560:	46bd      	mov	sp, r7
 8001562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001566:	4770      	bx	lr

08001568 <_kill>:

int _kill(int pid, int sig)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
 8001570:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001572:	f002 fe8f 	bl	8004294 <__errno>
 8001576:	4603      	mov	r3, r0
 8001578:	2216      	movs	r2, #22
 800157a:	601a      	str	r2, [r3, #0]
	return -1;
 800157c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001580:	4618      	mov	r0, r3
 8001582:	3708      	adds	r7, #8
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}

08001588 <_exit>:

void _exit (int status)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001590:	f04f 31ff 	mov.w	r1, #4294967295
 8001594:	6878      	ldr	r0, [r7, #4]
 8001596:	f7ff ffe7 	bl	8001568 <_kill>
	while (1) {}		/* Make sure we hang here */
 800159a:	e7fe      	b.n	800159a <_exit+0x12>

0800159c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b086      	sub	sp, #24
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	60f8      	str	r0, [r7, #12]
 80015a4:	60b9      	str	r1, [r7, #8]
 80015a6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015a8:	2300      	movs	r3, #0
 80015aa:	617b      	str	r3, [r7, #20]
 80015ac:	e00a      	b.n	80015c4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80015ae:	f3af 8000 	nop.w
 80015b2:	4601      	mov	r1, r0
 80015b4:	68bb      	ldr	r3, [r7, #8]
 80015b6:	1c5a      	adds	r2, r3, #1
 80015b8:	60ba      	str	r2, [r7, #8]
 80015ba:	b2ca      	uxtb	r2, r1
 80015bc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015be:	697b      	ldr	r3, [r7, #20]
 80015c0:	3301      	adds	r3, #1
 80015c2:	617b      	str	r3, [r7, #20]
 80015c4:	697a      	ldr	r2, [r7, #20]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	429a      	cmp	r2, r3
 80015ca:	dbf0      	blt.n	80015ae <_read+0x12>
	}

return len;
 80015cc:	687b      	ldr	r3, [r7, #4]
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	3718      	adds	r7, #24
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}

080015d6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015d6:	b580      	push	{r7, lr}
 80015d8:	b086      	sub	sp, #24
 80015da:	af00      	add	r7, sp, #0
 80015dc:	60f8      	str	r0, [r7, #12]
 80015de:	60b9      	str	r1, [r7, #8]
 80015e0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015e2:	2300      	movs	r3, #0
 80015e4:	617b      	str	r3, [r7, #20]
 80015e6:	e009      	b.n	80015fc <_write+0x26>
	{
		__io_putchar(*ptr++);
 80015e8:	68bb      	ldr	r3, [r7, #8]
 80015ea:	1c5a      	adds	r2, r3, #1
 80015ec:	60ba      	str	r2, [r7, #8]
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	4618      	mov	r0, r3
 80015f2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015f6:	697b      	ldr	r3, [r7, #20]
 80015f8:	3301      	adds	r3, #1
 80015fa:	617b      	str	r3, [r7, #20]
 80015fc:	697a      	ldr	r2, [r7, #20]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	429a      	cmp	r2, r3
 8001602:	dbf1      	blt.n	80015e8 <_write+0x12>
	}
	return len;
 8001604:	687b      	ldr	r3, [r7, #4]
}
 8001606:	4618      	mov	r0, r3
 8001608:	3718      	adds	r7, #24
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}

0800160e <_close>:

int _close(int file)
{
 800160e:	b480      	push	{r7}
 8001610:	b083      	sub	sp, #12
 8001612:	af00      	add	r7, sp, #0
 8001614:	6078      	str	r0, [r7, #4]
	return -1;
 8001616:	f04f 33ff 	mov.w	r3, #4294967295
}
 800161a:	4618      	mov	r0, r3
 800161c:	370c      	adds	r7, #12
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr

08001626 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001626:	b480      	push	{r7}
 8001628:	b083      	sub	sp, #12
 800162a:	af00      	add	r7, sp, #0
 800162c:	6078      	str	r0, [r7, #4]
 800162e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001636:	605a      	str	r2, [r3, #4]
	return 0;
 8001638:	2300      	movs	r3, #0
}
 800163a:	4618      	mov	r0, r3
 800163c:	370c      	adds	r7, #12
 800163e:	46bd      	mov	sp, r7
 8001640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001644:	4770      	bx	lr

08001646 <_isatty>:

int _isatty(int file)
{
 8001646:	b480      	push	{r7}
 8001648:	b083      	sub	sp, #12
 800164a:	af00      	add	r7, sp, #0
 800164c:	6078      	str	r0, [r7, #4]
	return 1;
 800164e:	2301      	movs	r3, #1
}
 8001650:	4618      	mov	r0, r3
 8001652:	370c      	adds	r7, #12
 8001654:	46bd      	mov	sp, r7
 8001656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165a:	4770      	bx	lr

0800165c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800165c:	b480      	push	{r7}
 800165e:	b085      	sub	sp, #20
 8001660:	af00      	add	r7, sp, #0
 8001662:	60f8      	str	r0, [r7, #12]
 8001664:	60b9      	str	r1, [r7, #8]
 8001666:	607a      	str	r2, [r7, #4]
	return 0;
 8001668:	2300      	movs	r3, #0
}
 800166a:	4618      	mov	r0, r3
 800166c:	3714      	adds	r7, #20
 800166e:	46bd      	mov	sp, r7
 8001670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001674:	4770      	bx	lr
	...

08001678 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b086      	sub	sp, #24
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001680:	4a14      	ldr	r2, [pc, #80]	; (80016d4 <_sbrk+0x5c>)
 8001682:	4b15      	ldr	r3, [pc, #84]	; (80016d8 <_sbrk+0x60>)
 8001684:	1ad3      	subs	r3, r2, r3
 8001686:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001688:	697b      	ldr	r3, [r7, #20]
 800168a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800168c:	4b13      	ldr	r3, [pc, #76]	; (80016dc <_sbrk+0x64>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	2b00      	cmp	r3, #0
 8001692:	d102      	bne.n	800169a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001694:	4b11      	ldr	r3, [pc, #68]	; (80016dc <_sbrk+0x64>)
 8001696:	4a12      	ldr	r2, [pc, #72]	; (80016e0 <_sbrk+0x68>)
 8001698:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800169a:	4b10      	ldr	r3, [pc, #64]	; (80016dc <_sbrk+0x64>)
 800169c:	681a      	ldr	r2, [r3, #0]
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	4413      	add	r3, r2
 80016a2:	693a      	ldr	r2, [r7, #16]
 80016a4:	429a      	cmp	r2, r3
 80016a6:	d207      	bcs.n	80016b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016a8:	f002 fdf4 	bl	8004294 <__errno>
 80016ac:	4603      	mov	r3, r0
 80016ae:	220c      	movs	r2, #12
 80016b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016b2:	f04f 33ff 	mov.w	r3, #4294967295
 80016b6:	e009      	b.n	80016cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016b8:	4b08      	ldr	r3, [pc, #32]	; (80016dc <_sbrk+0x64>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016be:	4b07      	ldr	r3, [pc, #28]	; (80016dc <_sbrk+0x64>)
 80016c0:	681a      	ldr	r2, [r3, #0]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	4413      	add	r3, r2
 80016c6:	4a05      	ldr	r2, [pc, #20]	; (80016dc <_sbrk+0x64>)
 80016c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016ca:	68fb      	ldr	r3, [r7, #12]
}
 80016cc:	4618      	mov	r0, r3
 80016ce:	3718      	adds	r7, #24
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	20020000 	.word	0x20020000
 80016d8:	00000400 	.word	0x00000400
 80016dc:	20000290 	.word	0x20000290
 80016e0:	200002a8 	.word	0x200002a8

080016e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80016e8:	4b06      	ldr	r3, [pc, #24]	; (8001704 <SystemInit+0x20>)
 80016ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80016ee:	4a05      	ldr	r2, [pc, #20]	; (8001704 <SystemInit+0x20>)
 80016f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80016f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016f8:	bf00      	nop
 80016fa:	46bd      	mov	sp, r7
 80016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001700:	4770      	bx	lr
 8001702:	bf00      	nop
 8001704:	e000ed00 	.word	0xe000ed00

08001708 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001708:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001740 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800170c:	480d      	ldr	r0, [pc, #52]	; (8001744 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800170e:	490e      	ldr	r1, [pc, #56]	; (8001748 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001710:	4a0e      	ldr	r2, [pc, #56]	; (800174c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001712:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001714:	e002      	b.n	800171c <LoopCopyDataInit>

08001716 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001716:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001718:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800171a:	3304      	adds	r3, #4

0800171c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800171c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800171e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001720:	d3f9      	bcc.n	8001716 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001722:	4a0b      	ldr	r2, [pc, #44]	; (8001750 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001724:	4c0b      	ldr	r4, [pc, #44]	; (8001754 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001726:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001728:	e001      	b.n	800172e <LoopFillZerobss>

0800172a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800172a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800172c:	3204      	adds	r2, #4

0800172e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800172e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001730:	d3fb      	bcc.n	800172a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001732:	f7ff ffd7 	bl	80016e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001736:	f002 fdb3 	bl	80042a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800173a:	f7ff fc7d 	bl	8001038 <main>
  bx  lr    
 800173e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001740:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001744:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001748:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 800174c:	080090ec 	.word	0x080090ec
  ldr r2, =_sbss
 8001750:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001754:	200002a8 	.word	0x200002a8

08001758 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001758:	e7fe      	b.n	8001758 <CAN1_RX0_IRQHandler>
	...

0800175c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001760:	4b0e      	ldr	r3, [pc, #56]	; (800179c <HAL_Init+0x40>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a0d      	ldr	r2, [pc, #52]	; (800179c <HAL_Init+0x40>)
 8001766:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800176a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800176c:	4b0b      	ldr	r3, [pc, #44]	; (800179c <HAL_Init+0x40>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a0a      	ldr	r2, [pc, #40]	; (800179c <HAL_Init+0x40>)
 8001772:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001776:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001778:	4b08      	ldr	r3, [pc, #32]	; (800179c <HAL_Init+0x40>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4a07      	ldr	r2, [pc, #28]	; (800179c <HAL_Init+0x40>)
 800177e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001782:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001784:	2003      	movs	r0, #3
 8001786:	f000 fe63 	bl	8002450 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800178a:	200f      	movs	r0, #15
 800178c:	f000 f808 	bl	80017a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001790:	f7ff fde0 	bl	8001354 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001794:	2300      	movs	r3, #0
}
 8001796:	4618      	mov	r0, r3
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	40023c00 	.word	0x40023c00

080017a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017a8:	4b12      	ldr	r3, [pc, #72]	; (80017f4 <HAL_InitTick+0x54>)
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	4b12      	ldr	r3, [pc, #72]	; (80017f8 <HAL_InitTick+0x58>)
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	4619      	mov	r1, r3
 80017b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80017ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80017be:	4618      	mov	r0, r3
 80017c0:	f000 fe7b 	bl	80024ba <HAL_SYSTICK_Config>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d001      	beq.n	80017ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
 80017cc:	e00e      	b.n	80017ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2b0f      	cmp	r3, #15
 80017d2:	d80a      	bhi.n	80017ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017d4:	2200      	movs	r2, #0
 80017d6:	6879      	ldr	r1, [r7, #4]
 80017d8:	f04f 30ff 	mov.w	r0, #4294967295
 80017dc:	f000 fe43 	bl	8002466 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017e0:	4a06      	ldr	r2, [pc, #24]	; (80017fc <HAL_InitTick+0x5c>)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017e6:	2300      	movs	r3, #0
 80017e8:	e000      	b.n	80017ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017ea:	2301      	movs	r3, #1
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	3708      	adds	r7, #8
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	20000000 	.word	0x20000000
 80017f8:	20000008 	.word	0x20000008
 80017fc:	20000004 	.word	0x20000004

08001800 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001804:	4b06      	ldr	r3, [pc, #24]	; (8001820 <HAL_IncTick+0x20>)
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	461a      	mov	r2, r3
 800180a:	4b06      	ldr	r3, [pc, #24]	; (8001824 <HAL_IncTick+0x24>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4413      	add	r3, r2
 8001810:	4a04      	ldr	r2, [pc, #16]	; (8001824 <HAL_IncTick+0x24>)
 8001812:	6013      	str	r3, [r2, #0]
}
 8001814:	bf00      	nop
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr
 800181e:	bf00      	nop
 8001820:	20000008 	.word	0x20000008
 8001824:	20000294 	.word	0x20000294

08001828 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0
  return uwTick;
 800182c:	4b03      	ldr	r3, [pc, #12]	; (800183c <HAL_GetTick+0x14>)
 800182e:	681b      	ldr	r3, [r3, #0]
}
 8001830:	4618      	mov	r0, r3
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr
 800183a:	bf00      	nop
 800183c:	20000294 	.word	0x20000294

08001840 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b084      	sub	sp, #16
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001848:	f7ff ffee 	bl	8001828 <HAL_GetTick>
 800184c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001858:	d005      	beq.n	8001866 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800185a:	4b0a      	ldr	r3, [pc, #40]	; (8001884 <HAL_Delay+0x44>)
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	461a      	mov	r2, r3
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	4413      	add	r3, r2
 8001864:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001866:	bf00      	nop
 8001868:	f7ff ffde 	bl	8001828 <HAL_GetTick>
 800186c:	4602      	mov	r2, r0
 800186e:	68bb      	ldr	r3, [r7, #8]
 8001870:	1ad3      	subs	r3, r2, r3
 8001872:	68fa      	ldr	r2, [r7, #12]
 8001874:	429a      	cmp	r2, r3
 8001876:	d8f7      	bhi.n	8001868 <HAL_Delay+0x28>
  {
  }
}
 8001878:	bf00      	nop
 800187a:	bf00      	nop
 800187c:	3710      	adds	r7, #16
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	20000008 	.word	0x20000008

08001888 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b084      	sub	sp, #16
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001890:	2300      	movs	r3, #0
 8001892:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d101      	bne.n	800189e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800189a:	2301      	movs	r3, #1
 800189c:	e033      	b.n	8001906 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d109      	bne.n	80018ba <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80018a6:	6878      	ldr	r0, [r7, #4]
 80018a8:	f7ff fd7c 	bl	80013a4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2200      	movs	r2, #0
 80018b0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	2200      	movs	r2, #0
 80018b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018be:	f003 0310 	and.w	r3, r3, #16
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d118      	bne.n	80018f8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ca:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80018ce:	f023 0302 	bic.w	r3, r3, #2
 80018d2:	f043 0202 	orr.w	r2, r3, #2
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80018da:	6878      	ldr	r0, [r7, #4]
 80018dc:	f000 fbe2 	bl	80020a4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2200      	movs	r2, #0
 80018e4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ea:	f023 0303 	bic.w	r3, r3, #3
 80018ee:	f043 0201 	orr.w	r2, r3, #1
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	641a      	str	r2, [r3, #64]	; 0x40
 80018f6:	e001      	b.n	80018fc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80018f8:	2301      	movs	r3, #1
 80018fa:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2200      	movs	r2, #0
 8001900:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001904:	7bfb      	ldrb	r3, [r7, #15]
}
 8001906:	4618      	mov	r0, r3
 8001908:	3710      	adds	r7, #16
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
	...

08001910 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001910:	b480      	push	{r7}
 8001912:	b085      	sub	sp, #20
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001918:	2300      	movs	r3, #0
 800191a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001922:	2b01      	cmp	r3, #1
 8001924:	d101      	bne.n	800192a <HAL_ADC_Start+0x1a>
 8001926:	2302      	movs	r3, #2
 8001928:	e0b2      	b.n	8001a90 <HAL_ADC_Start+0x180>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2201      	movs	r2, #1
 800192e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	689b      	ldr	r3, [r3, #8]
 8001938:	f003 0301 	and.w	r3, r3, #1
 800193c:	2b01      	cmp	r3, #1
 800193e:	d018      	beq.n	8001972 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	689a      	ldr	r2, [r3, #8]
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f042 0201 	orr.w	r2, r2, #1
 800194e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001950:	4b52      	ldr	r3, [pc, #328]	; (8001a9c <HAL_ADC_Start+0x18c>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a52      	ldr	r2, [pc, #328]	; (8001aa0 <HAL_ADC_Start+0x190>)
 8001956:	fba2 2303 	umull	r2, r3, r2, r3
 800195a:	0c9a      	lsrs	r2, r3, #18
 800195c:	4613      	mov	r3, r2
 800195e:	005b      	lsls	r3, r3, #1
 8001960:	4413      	add	r3, r2
 8001962:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001964:	e002      	b.n	800196c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001966:	68bb      	ldr	r3, [r7, #8]
 8001968:	3b01      	subs	r3, #1
 800196a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800196c:	68bb      	ldr	r3, [r7, #8]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d1f9      	bne.n	8001966 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	689b      	ldr	r3, [r3, #8]
 8001978:	f003 0301 	and.w	r3, r3, #1
 800197c:	2b01      	cmp	r3, #1
 800197e:	d17a      	bne.n	8001a76 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001984:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001988:	f023 0301 	bic.w	r3, r3, #1
 800198c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d007      	beq.n	80019b2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80019aa:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019b6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80019ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80019be:	d106      	bne.n	80019ce <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019c4:	f023 0206 	bic.w	r2, r3, #6
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	645a      	str	r2, [r3, #68]	; 0x44
 80019cc:	e002      	b.n	80019d4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	2200      	movs	r2, #0
 80019d2:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2200      	movs	r2, #0
 80019d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80019dc:	4b31      	ldr	r3, [pc, #196]	; (8001aa4 <HAL_ADC_Start+0x194>)
 80019de:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80019e8:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	f003 031f 	and.w	r3, r3, #31
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d12a      	bne.n	8001a4c <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4a2b      	ldr	r2, [pc, #172]	; (8001aa8 <HAL_ADC_Start+0x198>)
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d015      	beq.n	8001a2c <HAL_ADC_Start+0x11c>
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a29      	ldr	r2, [pc, #164]	; (8001aac <HAL_ADC_Start+0x19c>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d105      	bne.n	8001a16 <HAL_ADC_Start+0x106>
 8001a0a:	4b26      	ldr	r3, [pc, #152]	; (8001aa4 <HAL_ADC_Start+0x194>)
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	f003 031f 	and.w	r3, r3, #31
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d00a      	beq.n	8001a2c <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4a25      	ldr	r2, [pc, #148]	; (8001ab0 <HAL_ADC_Start+0x1a0>)
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	d136      	bne.n	8001a8e <HAL_ADC_Start+0x17e>
 8001a20:	4b20      	ldr	r3, [pc, #128]	; (8001aa4 <HAL_ADC_Start+0x194>)
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	f003 0310 	and.w	r3, r3, #16
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d130      	bne.n	8001a8e <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	689b      	ldr	r3, [r3, #8]
 8001a32:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d129      	bne.n	8001a8e <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	689a      	ldr	r2, [r3, #8]
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001a48:	609a      	str	r2, [r3, #8]
 8001a4a:	e020      	b.n	8001a8e <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a15      	ldr	r2, [pc, #84]	; (8001aa8 <HAL_ADC_Start+0x198>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d11b      	bne.n	8001a8e <HAL_ADC_Start+0x17e>
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d114      	bne.n	8001a8e <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	689a      	ldr	r2, [r3, #8]
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001a72:	609a      	str	r2, [r3, #8]
 8001a74:	e00b      	b.n	8001a8e <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a7a:	f043 0210 	orr.w	r2, r3, #16
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a86:	f043 0201 	orr.w	r2, r3, #1
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001a8e:	2300      	movs	r3, #0
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3714      	adds	r7, #20
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr
 8001a9c:	20000000 	.word	0x20000000
 8001aa0:	431bde83 	.word	0x431bde83
 8001aa4:	40012300 	.word	0x40012300
 8001aa8:	40012000 	.word	0x40012000
 8001aac:	40012100 	.word	0x40012100
 8001ab0:	40012200 	.word	0x40012200

08001ab4 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b084      	sub	sp, #16
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
 8001abc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	689b      	ldr	r3, [r3, #8]
 8001ac8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001acc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ad0:	d113      	bne.n	8001afa <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001adc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ae0:	d10b      	bne.n	8001afa <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae6:	f043 0220 	orr.w	r2, r3, #32
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2200      	movs	r2, #0
 8001af2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8001af6:	2301      	movs	r3, #1
 8001af8:	e063      	b.n	8001bc2 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8001afa:	f7ff fe95 	bl	8001828 <HAL_GetTick>
 8001afe:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001b00:	e021      	b.n	8001b46 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b08:	d01d      	beq.n	8001b46 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d007      	beq.n	8001b20 <HAL_ADC_PollForConversion+0x6c>
 8001b10:	f7ff fe8a 	bl	8001828 <HAL_GetTick>
 8001b14:	4602      	mov	r2, r0
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	1ad3      	subs	r3, r2, r3
 8001b1a:	683a      	ldr	r2, [r7, #0]
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	d212      	bcs.n	8001b46 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f003 0302 	and.w	r3, r3, #2
 8001b2a:	2b02      	cmp	r3, #2
 8001b2c:	d00b      	beq.n	8001b46 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b32:	f043 0204 	orr.w	r2, r3, #4
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8001b42:	2303      	movs	r3, #3
 8001b44:	e03d      	b.n	8001bc2 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f003 0302 	and.w	r3, r3, #2
 8001b50:	2b02      	cmp	r3, #2
 8001b52:	d1d6      	bne.n	8001b02 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f06f 0212 	mvn.w	r2, #18
 8001b5c:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b62:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	689b      	ldr	r3, [r3, #8]
 8001b70:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d123      	bne.n	8001bc0 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d11f      	bne.n	8001bc0 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b86:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d006      	beq.n	8001b9c <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	689b      	ldr	r3, [r3, #8]
 8001b94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d111      	bne.n	8001bc0 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d105      	bne.n	8001bc0 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bb8:	f043 0201 	orr.w	r2, r3, #1
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001bc0:	2300      	movs	r3, #0
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3710      	adds	r7, #16
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}

08001bca <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001bca:	b580      	push	{r7, lr}
 8001bcc:	b086      	sub	sp, #24
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	617b      	str	r3, [r7, #20]
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	f003 0302 	and.w	r3, r3, #2
 8001bf0:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001bf2:	68bb      	ldr	r3, [r7, #8]
 8001bf4:	f003 0320 	and.w	r3, r3, #32
 8001bf8:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8001bfa:	697b      	ldr	r3, [r7, #20]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d049      	beq.n	8001c94 <HAL_ADC_IRQHandler+0xca>
 8001c00:	693b      	ldr	r3, [r7, #16]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d046      	beq.n	8001c94 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c0a:	f003 0310 	and.w	r3, r3, #16
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d105      	bne.n	8001c1e <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c16:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	689b      	ldr	r3, [r3, #8]
 8001c24:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d12b      	bne.n	8001c84 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d127      	bne.n	8001c84 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c3a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d006      	beq.n	8001c50 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d119      	bne.n	8001c84 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	685a      	ldr	r2, [r3, #4]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f022 0220 	bic.w	r2, r2, #32
 8001c5e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c64:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c70:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d105      	bne.n	8001c84 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c7c:	f043 0201 	orr.w	r2, r3, #1
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001c84:	6878      	ldr	r0, [r7, #4]
 8001c86:	f000 f8bd 	bl	8001e04 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f06f 0212 	mvn.w	r2, #18
 8001c92:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	f003 0304 	and.w	r3, r3, #4
 8001c9a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8001c9c:	68bb      	ldr	r3, [r7, #8]
 8001c9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ca2:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8001ca4:	697b      	ldr	r3, [r7, #20]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d057      	beq.n	8001d5a <HAL_ADC_IRQHandler+0x190>
 8001caa:	693b      	ldr	r3, [r7, #16]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d054      	beq.n	8001d5a <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb4:	f003 0310 	and.w	r3, r3, #16
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d105      	bne.n	8001cc8 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	689b      	ldr	r3, [r3, #8]
 8001cce:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d139      	bne.n	8001d4a <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cdc:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d006      	beq.n	8001cf2 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d12b      	bne.n	8001d4a <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d124      	bne.n	8001d4a <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	689b      	ldr	r3, [r3, #8]
 8001d06:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d11d      	bne.n	8001d4a <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d119      	bne.n	8001d4a <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	685a      	ldr	r2, [r3, #4]
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d24:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d2a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d105      	bne.n	8001d4a <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d42:	f043 0201 	orr.w	r2, r3, #1
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001d4a:	6878      	ldr	r0, [r7, #4]
 8001d4c:	f000 faa6 	bl	800229c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f06f 020c 	mvn.w	r2, #12
 8001d58:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	f003 0301 	and.w	r3, r3, #1
 8001d60:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8001d62:	68bb      	ldr	r3, [r7, #8]
 8001d64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d68:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d017      	beq.n	8001da0 <HAL_ADC_IRQHandler+0x1d6>
 8001d70:	693b      	ldr	r3, [r7, #16]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d014      	beq.n	8001da0 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f003 0301 	and.w	r3, r3, #1
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	d10d      	bne.n	8001da0 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d88:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001d90:	6878      	ldr	r0, [r7, #4]
 8001d92:	f000 f841 	bl	8001e18 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f06f 0201 	mvn.w	r2, #1
 8001d9e:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	f003 0320 	and.w	r3, r3, #32
 8001da6:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001dae:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d015      	beq.n	8001de2 <HAL_ADC_IRQHandler+0x218>
 8001db6:	693b      	ldr	r3, [r7, #16]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d012      	beq.n	8001de2 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dc0:	f043 0202 	orr.w	r2, r3, #2
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f06f 0220 	mvn.w	r2, #32
 8001dd0:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001dd2:	6878      	ldr	r0, [r7, #4]
 8001dd4:	f000 f82a 	bl	8001e2c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f06f 0220 	mvn.w	r2, #32
 8001de0:	601a      	str	r2, [r3, #0]
  }
}
 8001de2:	bf00      	nop
 8001de4:	3718      	adds	r7, #24
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}

08001dea <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001dea:	b480      	push	{r7}
 8001dec:	b083      	sub	sp, #12
 8001dee:	af00      	add	r7, sp, #0
 8001df0:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	370c      	adds	r7, #12
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr

08001e04 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b083      	sub	sp, #12
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001e0c:	bf00      	nop
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr

08001e18 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001e20:	bf00      	nop
 8001e22:	370c      	adds	r7, #12
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr

08001e2c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b083      	sub	sp, #12
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001e34:	bf00      	nop
 8001e36:	370c      	adds	r7, #12
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr

08001e40 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b085      	sub	sp, #20
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
 8001e48:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e54:	2b01      	cmp	r3, #1
 8001e56:	d101      	bne.n	8001e5c <HAL_ADC_ConfigChannel+0x1c>
 8001e58:	2302      	movs	r3, #2
 8001e5a:	e113      	b.n	8002084 <HAL_ADC_ConfigChannel+0x244>
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2201      	movs	r2, #1
 8001e60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	2b09      	cmp	r3, #9
 8001e6a:	d925      	bls.n	8001eb8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	68d9      	ldr	r1, [r3, #12]
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	b29b      	uxth	r3, r3
 8001e78:	461a      	mov	r2, r3
 8001e7a:	4613      	mov	r3, r2
 8001e7c:	005b      	lsls	r3, r3, #1
 8001e7e:	4413      	add	r3, r2
 8001e80:	3b1e      	subs	r3, #30
 8001e82:	2207      	movs	r2, #7
 8001e84:	fa02 f303 	lsl.w	r3, r2, r3
 8001e88:	43da      	mvns	r2, r3
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	400a      	ands	r2, r1
 8001e90:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	68d9      	ldr	r1, [r3, #12]
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	689a      	ldr	r2, [r3, #8]
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	b29b      	uxth	r3, r3
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	005b      	lsls	r3, r3, #1
 8001ea8:	4403      	add	r3, r0
 8001eaa:	3b1e      	subs	r3, #30
 8001eac:	409a      	lsls	r2, r3
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	430a      	orrs	r2, r1
 8001eb4:	60da      	str	r2, [r3, #12]
 8001eb6:	e022      	b.n	8001efe <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	6919      	ldr	r1, [r3, #16]
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	b29b      	uxth	r3, r3
 8001ec4:	461a      	mov	r2, r3
 8001ec6:	4613      	mov	r3, r2
 8001ec8:	005b      	lsls	r3, r3, #1
 8001eca:	4413      	add	r3, r2
 8001ecc:	2207      	movs	r2, #7
 8001ece:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed2:	43da      	mvns	r2, r3
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	400a      	ands	r2, r1
 8001eda:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	6919      	ldr	r1, [r3, #16]
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	689a      	ldr	r2, [r3, #8]
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	b29b      	uxth	r3, r3
 8001eec:	4618      	mov	r0, r3
 8001eee:	4603      	mov	r3, r0
 8001ef0:	005b      	lsls	r3, r3, #1
 8001ef2:	4403      	add	r3, r0
 8001ef4:	409a      	lsls	r2, r3
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	430a      	orrs	r2, r1
 8001efc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	2b06      	cmp	r3, #6
 8001f04:	d824      	bhi.n	8001f50 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	685a      	ldr	r2, [r3, #4]
 8001f10:	4613      	mov	r3, r2
 8001f12:	009b      	lsls	r3, r3, #2
 8001f14:	4413      	add	r3, r2
 8001f16:	3b05      	subs	r3, #5
 8001f18:	221f      	movs	r2, #31
 8001f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1e:	43da      	mvns	r2, r3
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	400a      	ands	r2, r1
 8001f26:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	b29b      	uxth	r3, r3
 8001f34:	4618      	mov	r0, r3
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	685a      	ldr	r2, [r3, #4]
 8001f3a:	4613      	mov	r3, r2
 8001f3c:	009b      	lsls	r3, r3, #2
 8001f3e:	4413      	add	r3, r2
 8001f40:	3b05      	subs	r3, #5
 8001f42:	fa00 f203 	lsl.w	r2, r0, r3
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	430a      	orrs	r2, r1
 8001f4c:	635a      	str	r2, [r3, #52]	; 0x34
 8001f4e:	e04c      	b.n	8001fea <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	2b0c      	cmp	r3, #12
 8001f56:	d824      	bhi.n	8001fa2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	685a      	ldr	r2, [r3, #4]
 8001f62:	4613      	mov	r3, r2
 8001f64:	009b      	lsls	r3, r3, #2
 8001f66:	4413      	add	r3, r2
 8001f68:	3b23      	subs	r3, #35	; 0x23
 8001f6a:	221f      	movs	r2, #31
 8001f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f70:	43da      	mvns	r2, r3
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	400a      	ands	r2, r1
 8001f78:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	b29b      	uxth	r3, r3
 8001f86:	4618      	mov	r0, r3
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	685a      	ldr	r2, [r3, #4]
 8001f8c:	4613      	mov	r3, r2
 8001f8e:	009b      	lsls	r3, r3, #2
 8001f90:	4413      	add	r3, r2
 8001f92:	3b23      	subs	r3, #35	; 0x23
 8001f94:	fa00 f203 	lsl.w	r2, r0, r3
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	430a      	orrs	r2, r1
 8001f9e:	631a      	str	r2, [r3, #48]	; 0x30
 8001fa0:	e023      	b.n	8001fea <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	685a      	ldr	r2, [r3, #4]
 8001fac:	4613      	mov	r3, r2
 8001fae:	009b      	lsls	r3, r3, #2
 8001fb0:	4413      	add	r3, r2
 8001fb2:	3b41      	subs	r3, #65	; 0x41
 8001fb4:	221f      	movs	r2, #31
 8001fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fba:	43da      	mvns	r2, r3
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	400a      	ands	r2, r1
 8001fc2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	b29b      	uxth	r3, r3
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	685a      	ldr	r2, [r3, #4]
 8001fd6:	4613      	mov	r3, r2
 8001fd8:	009b      	lsls	r3, r3, #2
 8001fda:	4413      	add	r3, r2
 8001fdc:	3b41      	subs	r3, #65	; 0x41
 8001fde:	fa00 f203 	lsl.w	r2, r0, r3
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	430a      	orrs	r2, r1
 8001fe8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001fea:	4b29      	ldr	r3, [pc, #164]	; (8002090 <HAL_ADC_ConfigChannel+0x250>)
 8001fec:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a28      	ldr	r2, [pc, #160]	; (8002094 <HAL_ADC_ConfigChannel+0x254>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d10f      	bne.n	8002018 <HAL_ADC_ConfigChannel+0x1d8>
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	2b12      	cmp	r3, #18
 8001ffe:	d10b      	bne.n	8002018 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a1d      	ldr	r2, [pc, #116]	; (8002094 <HAL_ADC_ConfigChannel+0x254>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d12b      	bne.n	800207a <HAL_ADC_ConfigChannel+0x23a>
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4a1c      	ldr	r2, [pc, #112]	; (8002098 <HAL_ADC_ConfigChannel+0x258>)
 8002028:	4293      	cmp	r3, r2
 800202a:	d003      	beq.n	8002034 <HAL_ADC_ConfigChannel+0x1f4>
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	2b11      	cmp	r3, #17
 8002032:	d122      	bne.n	800207a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a11      	ldr	r2, [pc, #68]	; (8002098 <HAL_ADC_ConfigChannel+0x258>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d111      	bne.n	800207a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002056:	4b11      	ldr	r3, [pc, #68]	; (800209c <HAL_ADC_ConfigChannel+0x25c>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a11      	ldr	r2, [pc, #68]	; (80020a0 <HAL_ADC_ConfigChannel+0x260>)
 800205c:	fba2 2303 	umull	r2, r3, r2, r3
 8002060:	0c9a      	lsrs	r2, r3, #18
 8002062:	4613      	mov	r3, r2
 8002064:	009b      	lsls	r3, r3, #2
 8002066:	4413      	add	r3, r2
 8002068:	005b      	lsls	r3, r3, #1
 800206a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800206c:	e002      	b.n	8002074 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800206e:	68bb      	ldr	r3, [r7, #8]
 8002070:	3b01      	subs	r3, #1
 8002072:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002074:	68bb      	ldr	r3, [r7, #8]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d1f9      	bne.n	800206e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2200      	movs	r2, #0
 800207e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002082:	2300      	movs	r3, #0
}
 8002084:	4618      	mov	r0, r3
 8002086:	3714      	adds	r7, #20
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr
 8002090:	40012300 	.word	0x40012300
 8002094:	40012000 	.word	0x40012000
 8002098:	10000012 	.word	0x10000012
 800209c:	20000000 	.word	0x20000000
 80020a0:	431bde83 	.word	0x431bde83

080020a4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b085      	sub	sp, #20
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80020ac:	4b79      	ldr	r3, [pc, #484]	; (8002294 <ADC_Init+0x1f0>)
 80020ae:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	685a      	ldr	r2, [r3, #4]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	431a      	orrs	r2, r3
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	685a      	ldr	r2, [r3, #4]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80020d8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	6859      	ldr	r1, [r3, #4]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	691b      	ldr	r3, [r3, #16]
 80020e4:	021a      	lsls	r2, r3, #8
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	430a      	orrs	r2, r1
 80020ec:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	685a      	ldr	r2, [r3, #4]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80020fc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	6859      	ldr	r1, [r3, #4]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	689a      	ldr	r2, [r3, #8]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	430a      	orrs	r2, r1
 800210e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	689a      	ldr	r2, [r3, #8]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800211e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	6899      	ldr	r1, [r3, #8]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	68da      	ldr	r2, [r3, #12]
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	430a      	orrs	r2, r1
 8002130:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002136:	4a58      	ldr	r2, [pc, #352]	; (8002298 <ADC_Init+0x1f4>)
 8002138:	4293      	cmp	r3, r2
 800213a:	d022      	beq.n	8002182 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	689a      	ldr	r2, [r3, #8]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800214a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	6899      	ldr	r1, [r3, #8]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	430a      	orrs	r2, r1
 800215c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	689a      	ldr	r2, [r3, #8]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800216c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	6899      	ldr	r1, [r3, #8]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	430a      	orrs	r2, r1
 800217e:	609a      	str	r2, [r3, #8]
 8002180:	e00f      	b.n	80021a2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	689a      	ldr	r2, [r3, #8]
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002190:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	689a      	ldr	r2, [r3, #8]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80021a0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	689a      	ldr	r2, [r3, #8]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f022 0202 	bic.w	r2, r2, #2
 80021b0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	6899      	ldr	r1, [r3, #8]
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	7e1b      	ldrb	r3, [r3, #24]
 80021bc:	005a      	lsls	r2, r3, #1
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	430a      	orrs	r2, r1
 80021c4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d01b      	beq.n	8002208 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	685a      	ldr	r2, [r3, #4]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80021de:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	685a      	ldr	r2, [r3, #4]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80021ee:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	6859      	ldr	r1, [r3, #4]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021fa:	3b01      	subs	r3, #1
 80021fc:	035a      	lsls	r2, r3, #13
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	430a      	orrs	r2, r1
 8002204:	605a      	str	r2, [r3, #4]
 8002206:	e007      	b.n	8002218 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	685a      	ldr	r2, [r3, #4]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002216:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002226:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	69db      	ldr	r3, [r3, #28]
 8002232:	3b01      	subs	r3, #1
 8002234:	051a      	lsls	r2, r3, #20
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	430a      	orrs	r2, r1
 800223c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	689a      	ldr	r2, [r3, #8]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800224c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	6899      	ldr	r1, [r3, #8]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800225a:	025a      	lsls	r2, r3, #9
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	430a      	orrs	r2, r1
 8002262:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	689a      	ldr	r2, [r3, #8]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002272:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	6899      	ldr	r1, [r3, #8]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	695b      	ldr	r3, [r3, #20]
 800227e:	029a      	lsls	r2, r3, #10
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	430a      	orrs	r2, r1
 8002286:	609a      	str	r2, [r3, #8]
}
 8002288:	bf00      	nop
 800228a:	3714      	adds	r7, #20
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr
 8002294:	40012300 	.word	0x40012300
 8002298:	0f000001 	.word	0x0f000001

0800229c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800229c:	b480      	push	{r7}
 800229e:	b083      	sub	sp, #12
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80022a4:	bf00      	nop
 80022a6:	370c      	adds	r7, #12
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr

080022b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b085      	sub	sp, #20
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	f003 0307 	and.w	r3, r3, #7
 80022be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022c0:	4b0c      	ldr	r3, [pc, #48]	; (80022f4 <__NVIC_SetPriorityGrouping+0x44>)
 80022c2:	68db      	ldr	r3, [r3, #12]
 80022c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022c6:	68ba      	ldr	r2, [r7, #8]
 80022c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80022cc:	4013      	ands	r3, r2
 80022ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80022dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022e2:	4a04      	ldr	r2, [pc, #16]	; (80022f4 <__NVIC_SetPriorityGrouping+0x44>)
 80022e4:	68bb      	ldr	r3, [r7, #8]
 80022e6:	60d3      	str	r3, [r2, #12]
}
 80022e8:	bf00      	nop
 80022ea:	3714      	adds	r7, #20
 80022ec:	46bd      	mov	sp, r7
 80022ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f2:	4770      	bx	lr
 80022f4:	e000ed00 	.word	0xe000ed00

080022f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022fc:	4b04      	ldr	r3, [pc, #16]	; (8002310 <__NVIC_GetPriorityGrouping+0x18>)
 80022fe:	68db      	ldr	r3, [r3, #12]
 8002300:	0a1b      	lsrs	r3, r3, #8
 8002302:	f003 0307 	and.w	r3, r3, #7
}
 8002306:	4618      	mov	r0, r3
 8002308:	46bd      	mov	sp, r7
 800230a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230e:	4770      	bx	lr
 8002310:	e000ed00 	.word	0xe000ed00

08002314 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002314:	b480      	push	{r7}
 8002316:	b083      	sub	sp, #12
 8002318:	af00      	add	r7, sp, #0
 800231a:	4603      	mov	r3, r0
 800231c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800231e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002322:	2b00      	cmp	r3, #0
 8002324:	db0b      	blt.n	800233e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002326:	79fb      	ldrb	r3, [r7, #7]
 8002328:	f003 021f 	and.w	r2, r3, #31
 800232c:	4907      	ldr	r1, [pc, #28]	; (800234c <__NVIC_EnableIRQ+0x38>)
 800232e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002332:	095b      	lsrs	r3, r3, #5
 8002334:	2001      	movs	r0, #1
 8002336:	fa00 f202 	lsl.w	r2, r0, r2
 800233a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800233e:	bf00      	nop
 8002340:	370c      	adds	r7, #12
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr
 800234a:	bf00      	nop
 800234c:	e000e100 	.word	0xe000e100

08002350 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002350:	b480      	push	{r7}
 8002352:	b083      	sub	sp, #12
 8002354:	af00      	add	r7, sp, #0
 8002356:	4603      	mov	r3, r0
 8002358:	6039      	str	r1, [r7, #0]
 800235a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800235c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002360:	2b00      	cmp	r3, #0
 8002362:	db0a      	blt.n	800237a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	b2da      	uxtb	r2, r3
 8002368:	490c      	ldr	r1, [pc, #48]	; (800239c <__NVIC_SetPriority+0x4c>)
 800236a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800236e:	0112      	lsls	r2, r2, #4
 8002370:	b2d2      	uxtb	r2, r2
 8002372:	440b      	add	r3, r1
 8002374:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002378:	e00a      	b.n	8002390 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	b2da      	uxtb	r2, r3
 800237e:	4908      	ldr	r1, [pc, #32]	; (80023a0 <__NVIC_SetPriority+0x50>)
 8002380:	79fb      	ldrb	r3, [r7, #7]
 8002382:	f003 030f 	and.w	r3, r3, #15
 8002386:	3b04      	subs	r3, #4
 8002388:	0112      	lsls	r2, r2, #4
 800238a:	b2d2      	uxtb	r2, r2
 800238c:	440b      	add	r3, r1
 800238e:	761a      	strb	r2, [r3, #24]
}
 8002390:	bf00      	nop
 8002392:	370c      	adds	r7, #12
 8002394:	46bd      	mov	sp, r7
 8002396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239a:	4770      	bx	lr
 800239c:	e000e100 	.word	0xe000e100
 80023a0:	e000ed00 	.word	0xe000ed00

080023a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b089      	sub	sp, #36	; 0x24
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	60f8      	str	r0, [r7, #12]
 80023ac:	60b9      	str	r1, [r7, #8]
 80023ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	f003 0307 	and.w	r3, r3, #7
 80023b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023b8:	69fb      	ldr	r3, [r7, #28]
 80023ba:	f1c3 0307 	rsb	r3, r3, #7
 80023be:	2b04      	cmp	r3, #4
 80023c0:	bf28      	it	cs
 80023c2:	2304      	movcs	r3, #4
 80023c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023c6:	69fb      	ldr	r3, [r7, #28]
 80023c8:	3304      	adds	r3, #4
 80023ca:	2b06      	cmp	r3, #6
 80023cc:	d902      	bls.n	80023d4 <NVIC_EncodePriority+0x30>
 80023ce:	69fb      	ldr	r3, [r7, #28]
 80023d0:	3b03      	subs	r3, #3
 80023d2:	e000      	b.n	80023d6 <NVIC_EncodePriority+0x32>
 80023d4:	2300      	movs	r3, #0
 80023d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023d8:	f04f 32ff 	mov.w	r2, #4294967295
 80023dc:	69bb      	ldr	r3, [r7, #24]
 80023de:	fa02 f303 	lsl.w	r3, r2, r3
 80023e2:	43da      	mvns	r2, r3
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	401a      	ands	r2, r3
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023ec:	f04f 31ff 	mov.w	r1, #4294967295
 80023f0:	697b      	ldr	r3, [r7, #20]
 80023f2:	fa01 f303 	lsl.w	r3, r1, r3
 80023f6:	43d9      	mvns	r1, r3
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023fc:	4313      	orrs	r3, r2
         );
}
 80023fe:	4618      	mov	r0, r3
 8002400:	3724      	adds	r7, #36	; 0x24
 8002402:	46bd      	mov	sp, r7
 8002404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002408:	4770      	bx	lr
	...

0800240c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b082      	sub	sp, #8
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	3b01      	subs	r3, #1
 8002418:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800241c:	d301      	bcc.n	8002422 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800241e:	2301      	movs	r3, #1
 8002420:	e00f      	b.n	8002442 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002422:	4a0a      	ldr	r2, [pc, #40]	; (800244c <SysTick_Config+0x40>)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	3b01      	subs	r3, #1
 8002428:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800242a:	210f      	movs	r1, #15
 800242c:	f04f 30ff 	mov.w	r0, #4294967295
 8002430:	f7ff ff8e 	bl	8002350 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002434:	4b05      	ldr	r3, [pc, #20]	; (800244c <SysTick_Config+0x40>)
 8002436:	2200      	movs	r2, #0
 8002438:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800243a:	4b04      	ldr	r3, [pc, #16]	; (800244c <SysTick_Config+0x40>)
 800243c:	2207      	movs	r2, #7
 800243e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002440:	2300      	movs	r3, #0
}
 8002442:	4618      	mov	r0, r3
 8002444:	3708      	adds	r7, #8
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	e000e010 	.word	0xe000e010

08002450 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b082      	sub	sp, #8
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002458:	6878      	ldr	r0, [r7, #4]
 800245a:	f7ff ff29 	bl	80022b0 <__NVIC_SetPriorityGrouping>
}
 800245e:	bf00      	nop
 8002460:	3708      	adds	r7, #8
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}

08002466 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002466:	b580      	push	{r7, lr}
 8002468:	b086      	sub	sp, #24
 800246a:	af00      	add	r7, sp, #0
 800246c:	4603      	mov	r3, r0
 800246e:	60b9      	str	r1, [r7, #8]
 8002470:	607a      	str	r2, [r7, #4]
 8002472:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002474:	2300      	movs	r3, #0
 8002476:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002478:	f7ff ff3e 	bl	80022f8 <__NVIC_GetPriorityGrouping>
 800247c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800247e:	687a      	ldr	r2, [r7, #4]
 8002480:	68b9      	ldr	r1, [r7, #8]
 8002482:	6978      	ldr	r0, [r7, #20]
 8002484:	f7ff ff8e 	bl	80023a4 <NVIC_EncodePriority>
 8002488:	4602      	mov	r2, r0
 800248a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800248e:	4611      	mov	r1, r2
 8002490:	4618      	mov	r0, r3
 8002492:	f7ff ff5d 	bl	8002350 <__NVIC_SetPriority>
}
 8002496:	bf00      	nop
 8002498:	3718      	adds	r7, #24
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}

0800249e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800249e:	b580      	push	{r7, lr}
 80024a0:	b082      	sub	sp, #8
 80024a2:	af00      	add	r7, sp, #0
 80024a4:	4603      	mov	r3, r0
 80024a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ac:	4618      	mov	r0, r3
 80024ae:	f7ff ff31 	bl	8002314 <__NVIC_EnableIRQ>
}
 80024b2:	bf00      	nop
 80024b4:	3708      	adds	r7, #8
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}

080024ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024ba:	b580      	push	{r7, lr}
 80024bc:	b082      	sub	sp, #8
 80024be:	af00      	add	r7, sp, #0
 80024c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024c2:	6878      	ldr	r0, [r7, #4]
 80024c4:	f7ff ffa2 	bl	800240c <SysTick_Config>
 80024c8:	4603      	mov	r3, r0
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	3708      	adds	r7, #8
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}

080024d2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80024d2:	b580      	push	{r7, lr}
 80024d4:	b084      	sub	sp, #16
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024de:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80024e0:	f7ff f9a2 	bl	8001828 <HAL_GetTick>
 80024e4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	2b02      	cmp	r3, #2
 80024f0:	d008      	beq.n	8002504 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2280      	movs	r2, #128	; 0x80
 80024f6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2200      	movs	r2, #0
 80024fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002500:	2301      	movs	r3, #1
 8002502:	e052      	b.n	80025aa <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f022 0216 	bic.w	r2, r2, #22
 8002512:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	695a      	ldr	r2, [r3, #20]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002522:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002528:	2b00      	cmp	r3, #0
 800252a:	d103      	bne.n	8002534 <HAL_DMA_Abort+0x62>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002530:	2b00      	cmp	r3, #0
 8002532:	d007      	beq.n	8002544 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	681a      	ldr	r2, [r3, #0]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f022 0208 	bic.w	r2, r2, #8
 8002542:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	681a      	ldr	r2, [r3, #0]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f022 0201 	bic.w	r2, r2, #1
 8002552:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002554:	e013      	b.n	800257e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002556:	f7ff f967 	bl	8001828 <HAL_GetTick>
 800255a:	4602      	mov	r2, r0
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	1ad3      	subs	r3, r2, r3
 8002560:	2b05      	cmp	r3, #5
 8002562:	d90c      	bls.n	800257e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2220      	movs	r2, #32
 8002568:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2203      	movs	r2, #3
 800256e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2200      	movs	r2, #0
 8002576:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800257a:	2303      	movs	r3, #3
 800257c:	e015      	b.n	80025aa <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f003 0301 	and.w	r3, r3, #1
 8002588:	2b00      	cmp	r3, #0
 800258a:	d1e4      	bne.n	8002556 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002590:	223f      	movs	r2, #63	; 0x3f
 8002592:	409a      	lsls	r2, r3
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2201      	movs	r2, #1
 800259c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2200      	movs	r2, #0
 80025a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80025a8:	2300      	movs	r3, #0
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	3710      	adds	r7, #16
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}

080025b2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80025b2:	b480      	push	{r7}
 80025b4:	b083      	sub	sp, #12
 80025b6:	af00      	add	r7, sp, #0
 80025b8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80025c0:	b2db      	uxtb	r3, r3
 80025c2:	2b02      	cmp	r3, #2
 80025c4:	d004      	beq.n	80025d0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2280      	movs	r2, #128	; 0x80
 80025ca:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80025cc:	2301      	movs	r3, #1
 80025ce:	e00c      	b.n	80025ea <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2205      	movs	r2, #5
 80025d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f022 0201 	bic.w	r2, r2, #1
 80025e6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80025e8:	2300      	movs	r3, #0
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	370c      	adds	r7, #12
 80025ee:	46bd      	mov	sp, r7
 80025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f4:	4770      	bx	lr
	...

080025f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b089      	sub	sp, #36	; 0x24
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
 8002600:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002602:	2300      	movs	r3, #0
 8002604:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002606:	2300      	movs	r3, #0
 8002608:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800260a:	2300      	movs	r3, #0
 800260c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800260e:	2300      	movs	r3, #0
 8002610:	61fb      	str	r3, [r7, #28]
 8002612:	e165      	b.n	80028e0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002614:	2201      	movs	r2, #1
 8002616:	69fb      	ldr	r3, [r7, #28]
 8002618:	fa02 f303 	lsl.w	r3, r2, r3
 800261c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	697a      	ldr	r2, [r7, #20]
 8002624:	4013      	ands	r3, r2
 8002626:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002628:	693a      	ldr	r2, [r7, #16]
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	429a      	cmp	r2, r3
 800262e:	f040 8154 	bne.w	80028da <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	f003 0303 	and.w	r3, r3, #3
 800263a:	2b01      	cmp	r3, #1
 800263c:	d005      	beq.n	800264a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002646:	2b02      	cmp	r3, #2
 8002648:	d130      	bne.n	80026ac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	689b      	ldr	r3, [r3, #8]
 800264e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002650:	69fb      	ldr	r3, [r7, #28]
 8002652:	005b      	lsls	r3, r3, #1
 8002654:	2203      	movs	r2, #3
 8002656:	fa02 f303 	lsl.w	r3, r2, r3
 800265a:	43db      	mvns	r3, r3
 800265c:	69ba      	ldr	r2, [r7, #24]
 800265e:	4013      	ands	r3, r2
 8002660:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	68da      	ldr	r2, [r3, #12]
 8002666:	69fb      	ldr	r3, [r7, #28]
 8002668:	005b      	lsls	r3, r3, #1
 800266a:	fa02 f303 	lsl.w	r3, r2, r3
 800266e:	69ba      	ldr	r2, [r7, #24]
 8002670:	4313      	orrs	r3, r2
 8002672:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	69ba      	ldr	r2, [r7, #24]
 8002678:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002680:	2201      	movs	r2, #1
 8002682:	69fb      	ldr	r3, [r7, #28]
 8002684:	fa02 f303 	lsl.w	r3, r2, r3
 8002688:	43db      	mvns	r3, r3
 800268a:	69ba      	ldr	r2, [r7, #24]
 800268c:	4013      	ands	r3, r2
 800268e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	091b      	lsrs	r3, r3, #4
 8002696:	f003 0201 	and.w	r2, r3, #1
 800269a:	69fb      	ldr	r3, [r7, #28]
 800269c:	fa02 f303 	lsl.w	r3, r2, r3
 80026a0:	69ba      	ldr	r2, [r7, #24]
 80026a2:	4313      	orrs	r3, r2
 80026a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	69ba      	ldr	r2, [r7, #24]
 80026aa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	f003 0303 	and.w	r3, r3, #3
 80026b4:	2b03      	cmp	r3, #3
 80026b6:	d017      	beq.n	80026e8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	68db      	ldr	r3, [r3, #12]
 80026bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	005b      	lsls	r3, r3, #1
 80026c2:	2203      	movs	r2, #3
 80026c4:	fa02 f303 	lsl.w	r3, r2, r3
 80026c8:	43db      	mvns	r3, r3
 80026ca:	69ba      	ldr	r2, [r7, #24]
 80026cc:	4013      	ands	r3, r2
 80026ce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	689a      	ldr	r2, [r3, #8]
 80026d4:	69fb      	ldr	r3, [r7, #28]
 80026d6:	005b      	lsls	r3, r3, #1
 80026d8:	fa02 f303 	lsl.w	r3, r2, r3
 80026dc:	69ba      	ldr	r2, [r7, #24]
 80026de:	4313      	orrs	r3, r2
 80026e0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	69ba      	ldr	r2, [r7, #24]
 80026e6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	f003 0303 	and.w	r3, r3, #3
 80026f0:	2b02      	cmp	r3, #2
 80026f2:	d123      	bne.n	800273c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80026f4:	69fb      	ldr	r3, [r7, #28]
 80026f6:	08da      	lsrs	r2, r3, #3
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	3208      	adds	r2, #8
 80026fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002700:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002702:	69fb      	ldr	r3, [r7, #28]
 8002704:	f003 0307 	and.w	r3, r3, #7
 8002708:	009b      	lsls	r3, r3, #2
 800270a:	220f      	movs	r2, #15
 800270c:	fa02 f303 	lsl.w	r3, r2, r3
 8002710:	43db      	mvns	r3, r3
 8002712:	69ba      	ldr	r2, [r7, #24]
 8002714:	4013      	ands	r3, r2
 8002716:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	691a      	ldr	r2, [r3, #16]
 800271c:	69fb      	ldr	r3, [r7, #28]
 800271e:	f003 0307 	and.w	r3, r3, #7
 8002722:	009b      	lsls	r3, r3, #2
 8002724:	fa02 f303 	lsl.w	r3, r2, r3
 8002728:	69ba      	ldr	r2, [r7, #24]
 800272a:	4313      	orrs	r3, r2
 800272c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800272e:	69fb      	ldr	r3, [r7, #28]
 8002730:	08da      	lsrs	r2, r3, #3
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	3208      	adds	r2, #8
 8002736:	69b9      	ldr	r1, [r7, #24]
 8002738:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	005b      	lsls	r3, r3, #1
 8002746:	2203      	movs	r2, #3
 8002748:	fa02 f303 	lsl.w	r3, r2, r3
 800274c:	43db      	mvns	r3, r3
 800274e:	69ba      	ldr	r2, [r7, #24]
 8002750:	4013      	ands	r3, r2
 8002752:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	f003 0203 	and.w	r2, r3, #3
 800275c:	69fb      	ldr	r3, [r7, #28]
 800275e:	005b      	lsls	r3, r3, #1
 8002760:	fa02 f303 	lsl.w	r3, r2, r3
 8002764:	69ba      	ldr	r2, [r7, #24]
 8002766:	4313      	orrs	r3, r2
 8002768:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	69ba      	ldr	r2, [r7, #24]
 800276e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002778:	2b00      	cmp	r3, #0
 800277a:	f000 80ae 	beq.w	80028da <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800277e:	2300      	movs	r3, #0
 8002780:	60fb      	str	r3, [r7, #12]
 8002782:	4b5d      	ldr	r3, [pc, #372]	; (80028f8 <HAL_GPIO_Init+0x300>)
 8002784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002786:	4a5c      	ldr	r2, [pc, #368]	; (80028f8 <HAL_GPIO_Init+0x300>)
 8002788:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800278c:	6453      	str	r3, [r2, #68]	; 0x44
 800278e:	4b5a      	ldr	r3, [pc, #360]	; (80028f8 <HAL_GPIO_Init+0x300>)
 8002790:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002792:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002796:	60fb      	str	r3, [r7, #12]
 8002798:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800279a:	4a58      	ldr	r2, [pc, #352]	; (80028fc <HAL_GPIO_Init+0x304>)
 800279c:	69fb      	ldr	r3, [r7, #28]
 800279e:	089b      	lsrs	r3, r3, #2
 80027a0:	3302      	adds	r3, #2
 80027a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80027a8:	69fb      	ldr	r3, [r7, #28]
 80027aa:	f003 0303 	and.w	r3, r3, #3
 80027ae:	009b      	lsls	r3, r3, #2
 80027b0:	220f      	movs	r2, #15
 80027b2:	fa02 f303 	lsl.w	r3, r2, r3
 80027b6:	43db      	mvns	r3, r3
 80027b8:	69ba      	ldr	r2, [r7, #24]
 80027ba:	4013      	ands	r3, r2
 80027bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	4a4f      	ldr	r2, [pc, #316]	; (8002900 <HAL_GPIO_Init+0x308>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d025      	beq.n	8002812 <HAL_GPIO_Init+0x21a>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	4a4e      	ldr	r2, [pc, #312]	; (8002904 <HAL_GPIO_Init+0x30c>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d01f      	beq.n	800280e <HAL_GPIO_Init+0x216>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	4a4d      	ldr	r2, [pc, #308]	; (8002908 <HAL_GPIO_Init+0x310>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d019      	beq.n	800280a <HAL_GPIO_Init+0x212>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	4a4c      	ldr	r2, [pc, #304]	; (800290c <HAL_GPIO_Init+0x314>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d013      	beq.n	8002806 <HAL_GPIO_Init+0x20e>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	4a4b      	ldr	r2, [pc, #300]	; (8002910 <HAL_GPIO_Init+0x318>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d00d      	beq.n	8002802 <HAL_GPIO_Init+0x20a>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	4a4a      	ldr	r2, [pc, #296]	; (8002914 <HAL_GPIO_Init+0x31c>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d007      	beq.n	80027fe <HAL_GPIO_Init+0x206>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	4a49      	ldr	r2, [pc, #292]	; (8002918 <HAL_GPIO_Init+0x320>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d101      	bne.n	80027fa <HAL_GPIO_Init+0x202>
 80027f6:	2306      	movs	r3, #6
 80027f8:	e00c      	b.n	8002814 <HAL_GPIO_Init+0x21c>
 80027fa:	2307      	movs	r3, #7
 80027fc:	e00a      	b.n	8002814 <HAL_GPIO_Init+0x21c>
 80027fe:	2305      	movs	r3, #5
 8002800:	e008      	b.n	8002814 <HAL_GPIO_Init+0x21c>
 8002802:	2304      	movs	r3, #4
 8002804:	e006      	b.n	8002814 <HAL_GPIO_Init+0x21c>
 8002806:	2303      	movs	r3, #3
 8002808:	e004      	b.n	8002814 <HAL_GPIO_Init+0x21c>
 800280a:	2302      	movs	r3, #2
 800280c:	e002      	b.n	8002814 <HAL_GPIO_Init+0x21c>
 800280e:	2301      	movs	r3, #1
 8002810:	e000      	b.n	8002814 <HAL_GPIO_Init+0x21c>
 8002812:	2300      	movs	r3, #0
 8002814:	69fa      	ldr	r2, [r7, #28]
 8002816:	f002 0203 	and.w	r2, r2, #3
 800281a:	0092      	lsls	r2, r2, #2
 800281c:	4093      	lsls	r3, r2
 800281e:	69ba      	ldr	r2, [r7, #24]
 8002820:	4313      	orrs	r3, r2
 8002822:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002824:	4935      	ldr	r1, [pc, #212]	; (80028fc <HAL_GPIO_Init+0x304>)
 8002826:	69fb      	ldr	r3, [r7, #28]
 8002828:	089b      	lsrs	r3, r3, #2
 800282a:	3302      	adds	r3, #2
 800282c:	69ba      	ldr	r2, [r7, #24]
 800282e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002832:	4b3a      	ldr	r3, [pc, #232]	; (800291c <HAL_GPIO_Init+0x324>)
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	43db      	mvns	r3, r3
 800283c:	69ba      	ldr	r2, [r7, #24]
 800283e:	4013      	ands	r3, r2
 8002840:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800284a:	2b00      	cmp	r3, #0
 800284c:	d003      	beq.n	8002856 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800284e:	69ba      	ldr	r2, [r7, #24]
 8002850:	693b      	ldr	r3, [r7, #16]
 8002852:	4313      	orrs	r3, r2
 8002854:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002856:	4a31      	ldr	r2, [pc, #196]	; (800291c <HAL_GPIO_Init+0x324>)
 8002858:	69bb      	ldr	r3, [r7, #24]
 800285a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800285c:	4b2f      	ldr	r3, [pc, #188]	; (800291c <HAL_GPIO_Init+0x324>)
 800285e:	68db      	ldr	r3, [r3, #12]
 8002860:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	43db      	mvns	r3, r3
 8002866:	69ba      	ldr	r2, [r7, #24]
 8002868:	4013      	ands	r3, r2
 800286a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002874:	2b00      	cmp	r3, #0
 8002876:	d003      	beq.n	8002880 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002878:	69ba      	ldr	r2, [r7, #24]
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	4313      	orrs	r3, r2
 800287e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002880:	4a26      	ldr	r2, [pc, #152]	; (800291c <HAL_GPIO_Init+0x324>)
 8002882:	69bb      	ldr	r3, [r7, #24]
 8002884:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002886:	4b25      	ldr	r3, [pc, #148]	; (800291c <HAL_GPIO_Init+0x324>)
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800288c:	693b      	ldr	r3, [r7, #16]
 800288e:	43db      	mvns	r3, r3
 8002890:	69ba      	ldr	r2, [r7, #24]
 8002892:	4013      	ands	r3, r2
 8002894:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d003      	beq.n	80028aa <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80028a2:	69ba      	ldr	r2, [r7, #24]
 80028a4:	693b      	ldr	r3, [r7, #16]
 80028a6:	4313      	orrs	r3, r2
 80028a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80028aa:	4a1c      	ldr	r2, [pc, #112]	; (800291c <HAL_GPIO_Init+0x324>)
 80028ac:	69bb      	ldr	r3, [r7, #24]
 80028ae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80028b0:	4b1a      	ldr	r3, [pc, #104]	; (800291c <HAL_GPIO_Init+0x324>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	43db      	mvns	r3, r3
 80028ba:	69ba      	ldr	r2, [r7, #24]
 80028bc:	4013      	ands	r3, r2
 80028be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d003      	beq.n	80028d4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80028cc:	69ba      	ldr	r2, [r7, #24]
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	4313      	orrs	r3, r2
 80028d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80028d4:	4a11      	ldr	r2, [pc, #68]	; (800291c <HAL_GPIO_Init+0x324>)
 80028d6:	69bb      	ldr	r3, [r7, #24]
 80028d8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028da:	69fb      	ldr	r3, [r7, #28]
 80028dc:	3301      	adds	r3, #1
 80028de:	61fb      	str	r3, [r7, #28]
 80028e0:	69fb      	ldr	r3, [r7, #28]
 80028e2:	2b0f      	cmp	r3, #15
 80028e4:	f67f ae96 	bls.w	8002614 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80028e8:	bf00      	nop
 80028ea:	bf00      	nop
 80028ec:	3724      	adds	r7, #36	; 0x24
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr
 80028f6:	bf00      	nop
 80028f8:	40023800 	.word	0x40023800
 80028fc:	40013800 	.word	0x40013800
 8002900:	40020000 	.word	0x40020000
 8002904:	40020400 	.word	0x40020400
 8002908:	40020800 	.word	0x40020800
 800290c:	40020c00 	.word	0x40020c00
 8002910:	40021000 	.word	0x40021000
 8002914:	40021400 	.word	0x40021400
 8002918:	40021800 	.word	0x40021800
 800291c:	40013c00 	.word	0x40013c00

08002920 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b084      	sub	sp, #16
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
 8002928:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d101      	bne.n	8002934 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	e0cc      	b.n	8002ace <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002934:	4b68      	ldr	r3, [pc, #416]	; (8002ad8 <HAL_RCC_ClockConfig+0x1b8>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f003 030f 	and.w	r3, r3, #15
 800293c:	683a      	ldr	r2, [r7, #0]
 800293e:	429a      	cmp	r2, r3
 8002940:	d90c      	bls.n	800295c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002942:	4b65      	ldr	r3, [pc, #404]	; (8002ad8 <HAL_RCC_ClockConfig+0x1b8>)
 8002944:	683a      	ldr	r2, [r7, #0]
 8002946:	b2d2      	uxtb	r2, r2
 8002948:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800294a:	4b63      	ldr	r3, [pc, #396]	; (8002ad8 <HAL_RCC_ClockConfig+0x1b8>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f003 030f 	and.w	r3, r3, #15
 8002952:	683a      	ldr	r2, [r7, #0]
 8002954:	429a      	cmp	r2, r3
 8002956:	d001      	beq.n	800295c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002958:	2301      	movs	r3, #1
 800295a:	e0b8      	b.n	8002ace <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f003 0302 	and.w	r3, r3, #2
 8002964:	2b00      	cmp	r3, #0
 8002966:	d020      	beq.n	80029aa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f003 0304 	and.w	r3, r3, #4
 8002970:	2b00      	cmp	r3, #0
 8002972:	d005      	beq.n	8002980 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002974:	4b59      	ldr	r3, [pc, #356]	; (8002adc <HAL_RCC_ClockConfig+0x1bc>)
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	4a58      	ldr	r2, [pc, #352]	; (8002adc <HAL_RCC_ClockConfig+0x1bc>)
 800297a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800297e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 0308 	and.w	r3, r3, #8
 8002988:	2b00      	cmp	r3, #0
 800298a:	d005      	beq.n	8002998 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800298c:	4b53      	ldr	r3, [pc, #332]	; (8002adc <HAL_RCC_ClockConfig+0x1bc>)
 800298e:	689b      	ldr	r3, [r3, #8]
 8002990:	4a52      	ldr	r2, [pc, #328]	; (8002adc <HAL_RCC_ClockConfig+0x1bc>)
 8002992:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002996:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002998:	4b50      	ldr	r3, [pc, #320]	; (8002adc <HAL_RCC_ClockConfig+0x1bc>)
 800299a:	689b      	ldr	r3, [r3, #8]
 800299c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	494d      	ldr	r1, [pc, #308]	; (8002adc <HAL_RCC_ClockConfig+0x1bc>)
 80029a6:	4313      	orrs	r3, r2
 80029a8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f003 0301 	and.w	r3, r3, #1
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d044      	beq.n	8002a40 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d107      	bne.n	80029ce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029be:	4b47      	ldr	r3, [pc, #284]	; (8002adc <HAL_RCC_ClockConfig+0x1bc>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d119      	bne.n	80029fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	e07f      	b.n	8002ace <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	2b02      	cmp	r3, #2
 80029d4:	d003      	beq.n	80029de <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029da:	2b03      	cmp	r3, #3
 80029dc:	d107      	bne.n	80029ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029de:	4b3f      	ldr	r3, [pc, #252]	; (8002adc <HAL_RCC_ClockConfig+0x1bc>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d109      	bne.n	80029fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	e06f      	b.n	8002ace <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029ee:	4b3b      	ldr	r3, [pc, #236]	; (8002adc <HAL_RCC_ClockConfig+0x1bc>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f003 0302 	and.w	r3, r3, #2
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d101      	bne.n	80029fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	e067      	b.n	8002ace <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029fe:	4b37      	ldr	r3, [pc, #220]	; (8002adc <HAL_RCC_ClockConfig+0x1bc>)
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	f023 0203 	bic.w	r2, r3, #3
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	4934      	ldr	r1, [pc, #208]	; (8002adc <HAL_RCC_ClockConfig+0x1bc>)
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a10:	f7fe ff0a 	bl	8001828 <HAL_GetTick>
 8002a14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a16:	e00a      	b.n	8002a2e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a18:	f7fe ff06 	bl	8001828 <HAL_GetTick>
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d901      	bls.n	8002a2e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a2a:	2303      	movs	r3, #3
 8002a2c:	e04f      	b.n	8002ace <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a2e:	4b2b      	ldr	r3, [pc, #172]	; (8002adc <HAL_RCC_ClockConfig+0x1bc>)
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	f003 020c 	and.w	r2, r3, #12
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	009b      	lsls	r3, r3, #2
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d1eb      	bne.n	8002a18 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a40:	4b25      	ldr	r3, [pc, #148]	; (8002ad8 <HAL_RCC_ClockConfig+0x1b8>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f003 030f 	and.w	r3, r3, #15
 8002a48:	683a      	ldr	r2, [r7, #0]
 8002a4a:	429a      	cmp	r2, r3
 8002a4c:	d20c      	bcs.n	8002a68 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a4e:	4b22      	ldr	r3, [pc, #136]	; (8002ad8 <HAL_RCC_ClockConfig+0x1b8>)
 8002a50:	683a      	ldr	r2, [r7, #0]
 8002a52:	b2d2      	uxtb	r2, r2
 8002a54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a56:	4b20      	ldr	r3, [pc, #128]	; (8002ad8 <HAL_RCC_ClockConfig+0x1b8>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 030f 	and.w	r3, r3, #15
 8002a5e:	683a      	ldr	r2, [r7, #0]
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d001      	beq.n	8002a68 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002a64:	2301      	movs	r3, #1
 8002a66:	e032      	b.n	8002ace <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f003 0304 	and.w	r3, r3, #4
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d008      	beq.n	8002a86 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a74:	4b19      	ldr	r3, [pc, #100]	; (8002adc <HAL_RCC_ClockConfig+0x1bc>)
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	68db      	ldr	r3, [r3, #12]
 8002a80:	4916      	ldr	r1, [pc, #88]	; (8002adc <HAL_RCC_ClockConfig+0x1bc>)
 8002a82:	4313      	orrs	r3, r2
 8002a84:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f003 0308 	and.w	r3, r3, #8
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d009      	beq.n	8002aa6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a92:	4b12      	ldr	r3, [pc, #72]	; (8002adc <HAL_RCC_ClockConfig+0x1bc>)
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	691b      	ldr	r3, [r3, #16]
 8002a9e:	00db      	lsls	r3, r3, #3
 8002aa0:	490e      	ldr	r1, [pc, #56]	; (8002adc <HAL_RCC_ClockConfig+0x1bc>)
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002aa6:	f000 f855 	bl	8002b54 <HAL_RCC_GetSysClockFreq>
 8002aaa:	4602      	mov	r2, r0
 8002aac:	4b0b      	ldr	r3, [pc, #44]	; (8002adc <HAL_RCC_ClockConfig+0x1bc>)
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	091b      	lsrs	r3, r3, #4
 8002ab2:	f003 030f 	and.w	r3, r3, #15
 8002ab6:	490a      	ldr	r1, [pc, #40]	; (8002ae0 <HAL_RCC_ClockConfig+0x1c0>)
 8002ab8:	5ccb      	ldrb	r3, [r1, r3]
 8002aba:	fa22 f303 	lsr.w	r3, r2, r3
 8002abe:	4a09      	ldr	r2, [pc, #36]	; (8002ae4 <HAL_RCC_ClockConfig+0x1c4>)
 8002ac0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002ac2:	4b09      	ldr	r3, [pc, #36]	; (8002ae8 <HAL_RCC_ClockConfig+0x1c8>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f7fe fe6a 	bl	80017a0 <HAL_InitTick>

  return HAL_OK;
 8002acc:	2300      	movs	r3, #0
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	3710      	adds	r7, #16
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	bf00      	nop
 8002ad8:	40023c00 	.word	0x40023c00
 8002adc:	40023800 	.word	0x40023800
 8002ae0:	08008c20 	.word	0x08008c20
 8002ae4:	20000000 	.word	0x20000000
 8002ae8:	20000004 	.word	0x20000004

08002aec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002aec:	b480      	push	{r7}
 8002aee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002af0:	4b03      	ldr	r3, [pc, #12]	; (8002b00 <HAL_RCC_GetHCLKFreq+0x14>)
 8002af2:	681b      	ldr	r3, [r3, #0]
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr
 8002afe:	bf00      	nop
 8002b00:	20000000 	.word	0x20000000

08002b04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002b08:	f7ff fff0 	bl	8002aec <HAL_RCC_GetHCLKFreq>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	4b05      	ldr	r3, [pc, #20]	; (8002b24 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	0a9b      	lsrs	r3, r3, #10
 8002b14:	f003 0307 	and.w	r3, r3, #7
 8002b18:	4903      	ldr	r1, [pc, #12]	; (8002b28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b1a:	5ccb      	ldrb	r3, [r1, r3]
 8002b1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	40023800 	.word	0x40023800
 8002b28:	08008c30 	.word	0x08008c30

08002b2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002b30:	f7ff ffdc 	bl	8002aec <HAL_RCC_GetHCLKFreq>
 8002b34:	4602      	mov	r2, r0
 8002b36:	4b05      	ldr	r3, [pc, #20]	; (8002b4c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b38:	689b      	ldr	r3, [r3, #8]
 8002b3a:	0b5b      	lsrs	r3, r3, #13
 8002b3c:	f003 0307 	and.w	r3, r3, #7
 8002b40:	4903      	ldr	r1, [pc, #12]	; (8002b50 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b42:	5ccb      	ldrb	r3, [r1, r3]
 8002b44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	bd80      	pop	{r7, pc}
 8002b4c:	40023800 	.word	0x40023800
 8002b50:	08008c30 	.word	0x08008c30

08002b54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b58:	b0a6      	sub	sp, #152	; 0x98
 8002b5a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t pllvco = 0U;
 8002b62:	2300      	movs	r3, #0
 8002b64:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t pllp = 0U;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t pllr = 0U;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t sysclockfreq = 0U;
 8002b74:	2300      	movs	r3, #0
 8002b76:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b7a:	4bc8      	ldr	r3, [pc, #800]	; (8002e9c <HAL_RCC_GetSysClockFreq+0x348>)
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	f003 030c 	and.w	r3, r3, #12
 8002b82:	2b0c      	cmp	r3, #12
 8002b84:	f200 817e 	bhi.w	8002e84 <HAL_RCC_GetSysClockFreq+0x330>
 8002b88:	a201      	add	r2, pc, #4	; (adr r2, 8002b90 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002b8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b8e:	bf00      	nop
 8002b90:	08002bc5 	.word	0x08002bc5
 8002b94:	08002e85 	.word	0x08002e85
 8002b98:	08002e85 	.word	0x08002e85
 8002b9c:	08002e85 	.word	0x08002e85
 8002ba0:	08002bcd 	.word	0x08002bcd
 8002ba4:	08002e85 	.word	0x08002e85
 8002ba8:	08002e85 	.word	0x08002e85
 8002bac:	08002e85 	.word	0x08002e85
 8002bb0:	08002bd5 	.word	0x08002bd5
 8002bb4:	08002e85 	.word	0x08002e85
 8002bb8:	08002e85 	.word	0x08002e85
 8002bbc:	08002e85 	.word	0x08002e85
 8002bc0:	08002d3f 	.word	0x08002d3f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002bc4:	4bb6      	ldr	r3, [pc, #728]	; (8002ea0 <HAL_RCC_GetSysClockFreq+0x34c>)
 8002bc6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
       break;
 8002bca:	e15f      	b.n	8002e8c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002bcc:	4bb5      	ldr	r3, [pc, #724]	; (8002ea4 <HAL_RCC_GetSysClockFreq+0x350>)
 8002bce:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8002bd2:	e15b      	b.n	8002e8c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002bd4:	4bb1      	ldr	r3, [pc, #708]	; (8002e9c <HAL_RCC_GetSysClockFreq+0x348>)
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002bdc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002be0:	4bae      	ldr	r3, [pc, #696]	; (8002e9c <HAL_RCC_GetSysClockFreq+0x348>)
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d031      	beq.n	8002c50 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bec:	4bab      	ldr	r3, [pc, #684]	; (8002e9c <HAL_RCC_GetSysClockFreq+0x348>)
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	099b      	lsrs	r3, r3, #6
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	66bb      	str	r3, [r7, #104]	; 0x68
 8002bf6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002bf8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002bfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bfe:	663b      	str	r3, [r7, #96]	; 0x60
 8002c00:	2300      	movs	r3, #0
 8002c02:	667b      	str	r3, [r7, #100]	; 0x64
 8002c04:	4ba7      	ldr	r3, [pc, #668]	; (8002ea4 <HAL_RCC_GetSysClockFreq+0x350>)
 8002c06:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8002c0a:	462a      	mov	r2, r5
 8002c0c:	fb03 f202 	mul.w	r2, r3, r2
 8002c10:	2300      	movs	r3, #0
 8002c12:	4621      	mov	r1, r4
 8002c14:	fb01 f303 	mul.w	r3, r1, r3
 8002c18:	4413      	add	r3, r2
 8002c1a:	4aa2      	ldr	r2, [pc, #648]	; (8002ea4 <HAL_RCC_GetSysClockFreq+0x350>)
 8002c1c:	4621      	mov	r1, r4
 8002c1e:	fba1 1202 	umull	r1, r2, r1, r2
 8002c22:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002c24:	460a      	mov	r2, r1
 8002c26:	67ba      	str	r2, [r7, #120]	; 0x78
 8002c28:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8002c2a:	4413      	add	r3, r2
 8002c2c:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002c2e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002c32:	2200      	movs	r2, #0
 8002c34:	65bb      	str	r3, [r7, #88]	; 0x58
 8002c36:	65fa      	str	r2, [r7, #92]	; 0x5c
 8002c38:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002c3c:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8002c40:	f7fe f842 	bl	8000cc8 <__aeabi_uldivmod>
 8002c44:	4602      	mov	r2, r0
 8002c46:	460b      	mov	r3, r1
 8002c48:	4613      	mov	r3, r2
 8002c4a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002c4e:	e064      	b.n	8002d1a <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c50:	4b92      	ldr	r3, [pc, #584]	; (8002e9c <HAL_RCC_GetSysClockFreq+0x348>)
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	099b      	lsrs	r3, r3, #6
 8002c56:	2200      	movs	r2, #0
 8002c58:	653b      	str	r3, [r7, #80]	; 0x50
 8002c5a:	657a      	str	r2, [r7, #84]	; 0x54
 8002c5c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002c5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c62:	64bb      	str	r3, [r7, #72]	; 0x48
 8002c64:	2300      	movs	r3, #0
 8002c66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002c68:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8002c6c:	4622      	mov	r2, r4
 8002c6e:	462b      	mov	r3, r5
 8002c70:	f04f 0000 	mov.w	r0, #0
 8002c74:	f04f 0100 	mov.w	r1, #0
 8002c78:	0159      	lsls	r1, r3, #5
 8002c7a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c7e:	0150      	lsls	r0, r2, #5
 8002c80:	4602      	mov	r2, r0
 8002c82:	460b      	mov	r3, r1
 8002c84:	4621      	mov	r1, r4
 8002c86:	1a51      	subs	r1, r2, r1
 8002c88:	6139      	str	r1, [r7, #16]
 8002c8a:	4629      	mov	r1, r5
 8002c8c:	eb63 0301 	sbc.w	r3, r3, r1
 8002c90:	617b      	str	r3, [r7, #20]
 8002c92:	f04f 0200 	mov.w	r2, #0
 8002c96:	f04f 0300 	mov.w	r3, #0
 8002c9a:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002c9e:	4659      	mov	r1, fp
 8002ca0:	018b      	lsls	r3, r1, #6
 8002ca2:	4651      	mov	r1, sl
 8002ca4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002ca8:	4651      	mov	r1, sl
 8002caa:	018a      	lsls	r2, r1, #6
 8002cac:	4651      	mov	r1, sl
 8002cae:	ebb2 0801 	subs.w	r8, r2, r1
 8002cb2:	4659      	mov	r1, fp
 8002cb4:	eb63 0901 	sbc.w	r9, r3, r1
 8002cb8:	f04f 0200 	mov.w	r2, #0
 8002cbc:	f04f 0300 	mov.w	r3, #0
 8002cc0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002cc4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002cc8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002ccc:	4690      	mov	r8, r2
 8002cce:	4699      	mov	r9, r3
 8002cd0:	4623      	mov	r3, r4
 8002cd2:	eb18 0303 	adds.w	r3, r8, r3
 8002cd6:	60bb      	str	r3, [r7, #8]
 8002cd8:	462b      	mov	r3, r5
 8002cda:	eb49 0303 	adc.w	r3, r9, r3
 8002cde:	60fb      	str	r3, [r7, #12]
 8002ce0:	f04f 0200 	mov.w	r2, #0
 8002ce4:	f04f 0300 	mov.w	r3, #0
 8002ce8:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002cec:	4629      	mov	r1, r5
 8002cee:	028b      	lsls	r3, r1, #10
 8002cf0:	4621      	mov	r1, r4
 8002cf2:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002cf6:	4621      	mov	r1, r4
 8002cf8:	028a      	lsls	r2, r1, #10
 8002cfa:	4610      	mov	r0, r2
 8002cfc:	4619      	mov	r1, r3
 8002cfe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002d02:	2200      	movs	r2, #0
 8002d04:	643b      	str	r3, [r7, #64]	; 0x40
 8002d06:	647a      	str	r2, [r7, #68]	; 0x44
 8002d08:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002d0c:	f7fd ffdc 	bl	8000cc8 <__aeabi_uldivmod>
 8002d10:	4602      	mov	r2, r0
 8002d12:	460b      	mov	r3, r1
 8002d14:	4613      	mov	r3, r2
 8002d16:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002d1a:	4b60      	ldr	r3, [pc, #384]	; (8002e9c <HAL_RCC_GetSysClockFreq+0x348>)
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	0c1b      	lsrs	r3, r3, #16
 8002d20:	f003 0303 	and.w	r3, r3, #3
 8002d24:	3301      	adds	r3, #1
 8002d26:	005b      	lsls	r3, r3, #1
 8002d28:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      sysclockfreq = pllvco/pllp;
 8002d2c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002d30:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002d34:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d38:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8002d3c:	e0a6      	b.n	8002e8c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d3e:	4b57      	ldr	r3, [pc, #348]	; (8002e9c <HAL_RCC_GetSysClockFreq+0x348>)
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002d46:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002d4a:	4b54      	ldr	r3, [pc, #336]	; (8002e9c <HAL_RCC_GetSysClockFreq+0x348>)
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d02a      	beq.n	8002dac <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d56:	4b51      	ldr	r3, [pc, #324]	; (8002e9c <HAL_RCC_GetSysClockFreq+0x348>)
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	099b      	lsrs	r3, r3, #6
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002d60:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002d62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d64:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002d68:	2100      	movs	r1, #0
 8002d6a:	4b4e      	ldr	r3, [pc, #312]	; (8002ea4 <HAL_RCC_GetSysClockFreq+0x350>)
 8002d6c:	fb03 f201 	mul.w	r2, r3, r1
 8002d70:	2300      	movs	r3, #0
 8002d72:	fb00 f303 	mul.w	r3, r0, r3
 8002d76:	4413      	add	r3, r2
 8002d78:	4a4a      	ldr	r2, [pc, #296]	; (8002ea4 <HAL_RCC_GetSysClockFreq+0x350>)
 8002d7a:	fba0 1202 	umull	r1, r2, r0, r2
 8002d7e:	677a      	str	r2, [r7, #116]	; 0x74
 8002d80:	460a      	mov	r2, r1
 8002d82:	673a      	str	r2, [r7, #112]	; 0x70
 8002d84:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8002d86:	4413      	add	r3, r2
 8002d88:	677b      	str	r3, [r7, #116]	; 0x74
 8002d8a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002d8e:	2200      	movs	r2, #0
 8002d90:	633b      	str	r3, [r7, #48]	; 0x30
 8002d92:	637a      	str	r2, [r7, #52]	; 0x34
 8002d94:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002d98:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8002d9c:	f7fd ff94 	bl	8000cc8 <__aeabi_uldivmod>
 8002da0:	4602      	mov	r2, r0
 8002da2:	460b      	mov	r3, r1
 8002da4:	4613      	mov	r3, r2
 8002da6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002daa:	e05b      	b.n	8002e64 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002dac:	4b3b      	ldr	r3, [pc, #236]	; (8002e9c <HAL_RCC_GetSysClockFreq+0x348>)
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	099b      	lsrs	r3, r3, #6
 8002db2:	2200      	movs	r2, #0
 8002db4:	62bb      	str	r3, [r7, #40]	; 0x28
 8002db6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002db8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002dbe:	623b      	str	r3, [r7, #32]
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	627b      	str	r3, [r7, #36]	; 0x24
 8002dc4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002dc8:	4642      	mov	r2, r8
 8002dca:	464b      	mov	r3, r9
 8002dcc:	f04f 0000 	mov.w	r0, #0
 8002dd0:	f04f 0100 	mov.w	r1, #0
 8002dd4:	0159      	lsls	r1, r3, #5
 8002dd6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002dda:	0150      	lsls	r0, r2, #5
 8002ddc:	4602      	mov	r2, r0
 8002dde:	460b      	mov	r3, r1
 8002de0:	4641      	mov	r1, r8
 8002de2:	ebb2 0a01 	subs.w	sl, r2, r1
 8002de6:	4649      	mov	r1, r9
 8002de8:	eb63 0b01 	sbc.w	fp, r3, r1
 8002dec:	f04f 0200 	mov.w	r2, #0
 8002df0:	f04f 0300 	mov.w	r3, #0
 8002df4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002df8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002dfc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002e00:	ebb2 040a 	subs.w	r4, r2, sl
 8002e04:	eb63 050b 	sbc.w	r5, r3, fp
 8002e08:	f04f 0200 	mov.w	r2, #0
 8002e0c:	f04f 0300 	mov.w	r3, #0
 8002e10:	00eb      	lsls	r3, r5, #3
 8002e12:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e16:	00e2      	lsls	r2, r4, #3
 8002e18:	4614      	mov	r4, r2
 8002e1a:	461d      	mov	r5, r3
 8002e1c:	4643      	mov	r3, r8
 8002e1e:	18e3      	adds	r3, r4, r3
 8002e20:	603b      	str	r3, [r7, #0]
 8002e22:	464b      	mov	r3, r9
 8002e24:	eb45 0303 	adc.w	r3, r5, r3
 8002e28:	607b      	str	r3, [r7, #4]
 8002e2a:	f04f 0200 	mov.w	r2, #0
 8002e2e:	f04f 0300 	mov.w	r3, #0
 8002e32:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002e36:	4629      	mov	r1, r5
 8002e38:	028b      	lsls	r3, r1, #10
 8002e3a:	4621      	mov	r1, r4
 8002e3c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e40:	4621      	mov	r1, r4
 8002e42:	028a      	lsls	r2, r1, #10
 8002e44:	4610      	mov	r0, r2
 8002e46:	4619      	mov	r1, r3
 8002e48:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	61bb      	str	r3, [r7, #24]
 8002e50:	61fa      	str	r2, [r7, #28]
 8002e52:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002e56:	f7fd ff37 	bl	8000cc8 <__aeabi_uldivmod>
 8002e5a:	4602      	mov	r2, r0
 8002e5c:	460b      	mov	r3, r1
 8002e5e:	4613      	mov	r3, r2
 8002e60:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002e64:	4b0d      	ldr	r3, [pc, #52]	; (8002e9c <HAL_RCC_GetSysClockFreq+0x348>)
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	0f1b      	lsrs	r3, r3, #28
 8002e6a:	f003 0307 	and.w	r3, r3, #7
 8002e6e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

      sysclockfreq = pllvco/pllr;
 8002e72:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002e76:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002e7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e7e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8002e82:	e003      	b.n	8002e8c <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002e84:	4b06      	ldr	r3, [pc, #24]	; (8002ea0 <HAL_RCC_GetSysClockFreq+0x34c>)
 8002e86:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8002e8a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e8c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3798      	adds	r7, #152	; 0x98
 8002e94:	46bd      	mov	sp, r7
 8002e96:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e9a:	bf00      	nop
 8002e9c:	40023800 	.word	0x40023800
 8002ea0:	00f42400 	.word	0x00f42400
 8002ea4:	017d7840 	.word	0x017d7840

08002ea8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b086      	sub	sp, #24
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d101      	bne.n	8002eba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e28d      	b.n	80033d6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 0301 	and.w	r3, r3, #1
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	f000 8083 	beq.w	8002fce <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002ec8:	4b94      	ldr	r3, [pc, #592]	; (800311c <HAL_RCC_OscConfig+0x274>)
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	f003 030c 	and.w	r3, r3, #12
 8002ed0:	2b04      	cmp	r3, #4
 8002ed2:	d019      	beq.n	8002f08 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002ed4:	4b91      	ldr	r3, [pc, #580]	; (800311c <HAL_RCC_OscConfig+0x274>)
 8002ed6:	689b      	ldr	r3, [r3, #8]
 8002ed8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002edc:	2b08      	cmp	r3, #8
 8002ede:	d106      	bne.n	8002eee <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002ee0:	4b8e      	ldr	r3, [pc, #568]	; (800311c <HAL_RCC_OscConfig+0x274>)
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ee8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002eec:	d00c      	beq.n	8002f08 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002eee:	4b8b      	ldr	r3, [pc, #556]	; (800311c <HAL_RCC_OscConfig+0x274>)
 8002ef0:	689b      	ldr	r3, [r3, #8]
 8002ef2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002ef6:	2b0c      	cmp	r3, #12
 8002ef8:	d112      	bne.n	8002f20 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002efa:	4b88      	ldr	r3, [pc, #544]	; (800311c <HAL_RCC_OscConfig+0x274>)
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f02:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002f06:	d10b      	bne.n	8002f20 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f08:	4b84      	ldr	r3, [pc, #528]	; (800311c <HAL_RCC_OscConfig+0x274>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d05b      	beq.n	8002fcc <HAL_RCC_OscConfig+0x124>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d157      	bne.n	8002fcc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	e25a      	b.n	80033d6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f28:	d106      	bne.n	8002f38 <HAL_RCC_OscConfig+0x90>
 8002f2a:	4b7c      	ldr	r3, [pc, #496]	; (800311c <HAL_RCC_OscConfig+0x274>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a7b      	ldr	r2, [pc, #492]	; (800311c <HAL_RCC_OscConfig+0x274>)
 8002f30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f34:	6013      	str	r3, [r2, #0]
 8002f36:	e01d      	b.n	8002f74 <HAL_RCC_OscConfig+0xcc>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f40:	d10c      	bne.n	8002f5c <HAL_RCC_OscConfig+0xb4>
 8002f42:	4b76      	ldr	r3, [pc, #472]	; (800311c <HAL_RCC_OscConfig+0x274>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a75      	ldr	r2, [pc, #468]	; (800311c <HAL_RCC_OscConfig+0x274>)
 8002f48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f4c:	6013      	str	r3, [r2, #0]
 8002f4e:	4b73      	ldr	r3, [pc, #460]	; (800311c <HAL_RCC_OscConfig+0x274>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a72      	ldr	r2, [pc, #456]	; (800311c <HAL_RCC_OscConfig+0x274>)
 8002f54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f58:	6013      	str	r3, [r2, #0]
 8002f5a:	e00b      	b.n	8002f74 <HAL_RCC_OscConfig+0xcc>
 8002f5c:	4b6f      	ldr	r3, [pc, #444]	; (800311c <HAL_RCC_OscConfig+0x274>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a6e      	ldr	r2, [pc, #440]	; (800311c <HAL_RCC_OscConfig+0x274>)
 8002f62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f66:	6013      	str	r3, [r2, #0]
 8002f68:	4b6c      	ldr	r3, [pc, #432]	; (800311c <HAL_RCC_OscConfig+0x274>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a6b      	ldr	r2, [pc, #428]	; (800311c <HAL_RCC_OscConfig+0x274>)
 8002f6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d013      	beq.n	8002fa4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f7c:	f7fe fc54 	bl	8001828 <HAL_GetTick>
 8002f80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f82:	e008      	b.n	8002f96 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f84:	f7fe fc50 	bl	8001828 <HAL_GetTick>
 8002f88:	4602      	mov	r2, r0
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	1ad3      	subs	r3, r2, r3
 8002f8e:	2b64      	cmp	r3, #100	; 0x64
 8002f90:	d901      	bls.n	8002f96 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002f92:	2303      	movs	r3, #3
 8002f94:	e21f      	b.n	80033d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f96:	4b61      	ldr	r3, [pc, #388]	; (800311c <HAL_RCC_OscConfig+0x274>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d0f0      	beq.n	8002f84 <HAL_RCC_OscConfig+0xdc>
 8002fa2:	e014      	b.n	8002fce <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fa4:	f7fe fc40 	bl	8001828 <HAL_GetTick>
 8002fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002faa:	e008      	b.n	8002fbe <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002fac:	f7fe fc3c 	bl	8001828 <HAL_GetTick>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	1ad3      	subs	r3, r2, r3
 8002fb6:	2b64      	cmp	r3, #100	; 0x64
 8002fb8:	d901      	bls.n	8002fbe <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002fba:	2303      	movs	r3, #3
 8002fbc:	e20b      	b.n	80033d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fbe:	4b57      	ldr	r3, [pc, #348]	; (800311c <HAL_RCC_OscConfig+0x274>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d1f0      	bne.n	8002fac <HAL_RCC_OscConfig+0x104>
 8002fca:	e000      	b.n	8002fce <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fcc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0302 	and.w	r3, r3, #2
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d06f      	beq.n	80030ba <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002fda:	4b50      	ldr	r3, [pc, #320]	; (800311c <HAL_RCC_OscConfig+0x274>)
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	f003 030c 	and.w	r3, r3, #12
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d017      	beq.n	8003016 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002fe6:	4b4d      	ldr	r3, [pc, #308]	; (800311c <HAL_RCC_OscConfig+0x274>)
 8002fe8:	689b      	ldr	r3, [r3, #8]
 8002fea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002fee:	2b08      	cmp	r3, #8
 8002ff0:	d105      	bne.n	8002ffe <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002ff2:	4b4a      	ldr	r3, [pc, #296]	; (800311c <HAL_RCC_OscConfig+0x274>)
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d00b      	beq.n	8003016 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ffe:	4b47      	ldr	r3, [pc, #284]	; (800311c <HAL_RCC_OscConfig+0x274>)
 8003000:	689b      	ldr	r3, [r3, #8]
 8003002:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003006:	2b0c      	cmp	r3, #12
 8003008:	d11c      	bne.n	8003044 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800300a:	4b44      	ldr	r3, [pc, #272]	; (800311c <HAL_RCC_OscConfig+0x274>)
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003012:	2b00      	cmp	r3, #0
 8003014:	d116      	bne.n	8003044 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003016:	4b41      	ldr	r3, [pc, #260]	; (800311c <HAL_RCC_OscConfig+0x274>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 0302 	and.w	r3, r3, #2
 800301e:	2b00      	cmp	r3, #0
 8003020:	d005      	beq.n	800302e <HAL_RCC_OscConfig+0x186>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	68db      	ldr	r3, [r3, #12]
 8003026:	2b01      	cmp	r3, #1
 8003028:	d001      	beq.n	800302e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800302a:	2301      	movs	r3, #1
 800302c:	e1d3      	b.n	80033d6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800302e:	4b3b      	ldr	r3, [pc, #236]	; (800311c <HAL_RCC_OscConfig+0x274>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	691b      	ldr	r3, [r3, #16]
 800303a:	00db      	lsls	r3, r3, #3
 800303c:	4937      	ldr	r1, [pc, #220]	; (800311c <HAL_RCC_OscConfig+0x274>)
 800303e:	4313      	orrs	r3, r2
 8003040:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003042:	e03a      	b.n	80030ba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	68db      	ldr	r3, [r3, #12]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d020      	beq.n	800308e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800304c:	4b34      	ldr	r3, [pc, #208]	; (8003120 <HAL_RCC_OscConfig+0x278>)
 800304e:	2201      	movs	r2, #1
 8003050:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003052:	f7fe fbe9 	bl	8001828 <HAL_GetTick>
 8003056:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003058:	e008      	b.n	800306c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800305a:	f7fe fbe5 	bl	8001828 <HAL_GetTick>
 800305e:	4602      	mov	r2, r0
 8003060:	693b      	ldr	r3, [r7, #16]
 8003062:	1ad3      	subs	r3, r2, r3
 8003064:	2b02      	cmp	r3, #2
 8003066:	d901      	bls.n	800306c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003068:	2303      	movs	r3, #3
 800306a:	e1b4      	b.n	80033d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800306c:	4b2b      	ldr	r3, [pc, #172]	; (800311c <HAL_RCC_OscConfig+0x274>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f003 0302 	and.w	r3, r3, #2
 8003074:	2b00      	cmp	r3, #0
 8003076:	d0f0      	beq.n	800305a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003078:	4b28      	ldr	r3, [pc, #160]	; (800311c <HAL_RCC_OscConfig+0x274>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	691b      	ldr	r3, [r3, #16]
 8003084:	00db      	lsls	r3, r3, #3
 8003086:	4925      	ldr	r1, [pc, #148]	; (800311c <HAL_RCC_OscConfig+0x274>)
 8003088:	4313      	orrs	r3, r2
 800308a:	600b      	str	r3, [r1, #0]
 800308c:	e015      	b.n	80030ba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800308e:	4b24      	ldr	r3, [pc, #144]	; (8003120 <HAL_RCC_OscConfig+0x278>)
 8003090:	2200      	movs	r2, #0
 8003092:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003094:	f7fe fbc8 	bl	8001828 <HAL_GetTick>
 8003098:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800309a:	e008      	b.n	80030ae <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800309c:	f7fe fbc4 	bl	8001828 <HAL_GetTick>
 80030a0:	4602      	mov	r2, r0
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	1ad3      	subs	r3, r2, r3
 80030a6:	2b02      	cmp	r3, #2
 80030a8:	d901      	bls.n	80030ae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80030aa:	2303      	movs	r3, #3
 80030ac:	e193      	b.n	80033d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030ae:	4b1b      	ldr	r3, [pc, #108]	; (800311c <HAL_RCC_OscConfig+0x274>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 0302 	and.w	r3, r3, #2
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d1f0      	bne.n	800309c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f003 0308 	and.w	r3, r3, #8
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d036      	beq.n	8003134 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	695b      	ldr	r3, [r3, #20]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d016      	beq.n	80030fc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030ce:	4b15      	ldr	r3, [pc, #84]	; (8003124 <HAL_RCC_OscConfig+0x27c>)
 80030d0:	2201      	movs	r2, #1
 80030d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030d4:	f7fe fba8 	bl	8001828 <HAL_GetTick>
 80030d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030da:	e008      	b.n	80030ee <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80030dc:	f7fe fba4 	bl	8001828 <HAL_GetTick>
 80030e0:	4602      	mov	r2, r0
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	1ad3      	subs	r3, r2, r3
 80030e6:	2b02      	cmp	r3, #2
 80030e8:	d901      	bls.n	80030ee <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80030ea:	2303      	movs	r3, #3
 80030ec:	e173      	b.n	80033d6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030ee:	4b0b      	ldr	r3, [pc, #44]	; (800311c <HAL_RCC_OscConfig+0x274>)
 80030f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030f2:	f003 0302 	and.w	r3, r3, #2
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d0f0      	beq.n	80030dc <HAL_RCC_OscConfig+0x234>
 80030fa:	e01b      	b.n	8003134 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030fc:	4b09      	ldr	r3, [pc, #36]	; (8003124 <HAL_RCC_OscConfig+0x27c>)
 80030fe:	2200      	movs	r2, #0
 8003100:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003102:	f7fe fb91 	bl	8001828 <HAL_GetTick>
 8003106:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003108:	e00e      	b.n	8003128 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800310a:	f7fe fb8d 	bl	8001828 <HAL_GetTick>
 800310e:	4602      	mov	r2, r0
 8003110:	693b      	ldr	r3, [r7, #16]
 8003112:	1ad3      	subs	r3, r2, r3
 8003114:	2b02      	cmp	r3, #2
 8003116:	d907      	bls.n	8003128 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003118:	2303      	movs	r3, #3
 800311a:	e15c      	b.n	80033d6 <HAL_RCC_OscConfig+0x52e>
 800311c:	40023800 	.word	0x40023800
 8003120:	42470000 	.word	0x42470000
 8003124:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003128:	4b8a      	ldr	r3, [pc, #552]	; (8003354 <HAL_RCC_OscConfig+0x4ac>)
 800312a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800312c:	f003 0302 	and.w	r3, r3, #2
 8003130:	2b00      	cmp	r3, #0
 8003132:	d1ea      	bne.n	800310a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f003 0304 	and.w	r3, r3, #4
 800313c:	2b00      	cmp	r3, #0
 800313e:	f000 8097 	beq.w	8003270 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003142:	2300      	movs	r3, #0
 8003144:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003146:	4b83      	ldr	r3, [pc, #524]	; (8003354 <HAL_RCC_OscConfig+0x4ac>)
 8003148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800314a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800314e:	2b00      	cmp	r3, #0
 8003150:	d10f      	bne.n	8003172 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003152:	2300      	movs	r3, #0
 8003154:	60bb      	str	r3, [r7, #8]
 8003156:	4b7f      	ldr	r3, [pc, #508]	; (8003354 <HAL_RCC_OscConfig+0x4ac>)
 8003158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800315a:	4a7e      	ldr	r2, [pc, #504]	; (8003354 <HAL_RCC_OscConfig+0x4ac>)
 800315c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003160:	6413      	str	r3, [r2, #64]	; 0x40
 8003162:	4b7c      	ldr	r3, [pc, #496]	; (8003354 <HAL_RCC_OscConfig+0x4ac>)
 8003164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003166:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800316a:	60bb      	str	r3, [r7, #8]
 800316c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800316e:	2301      	movs	r3, #1
 8003170:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003172:	4b79      	ldr	r3, [pc, #484]	; (8003358 <HAL_RCC_OscConfig+0x4b0>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800317a:	2b00      	cmp	r3, #0
 800317c:	d118      	bne.n	80031b0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800317e:	4b76      	ldr	r3, [pc, #472]	; (8003358 <HAL_RCC_OscConfig+0x4b0>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a75      	ldr	r2, [pc, #468]	; (8003358 <HAL_RCC_OscConfig+0x4b0>)
 8003184:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003188:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800318a:	f7fe fb4d 	bl	8001828 <HAL_GetTick>
 800318e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003190:	e008      	b.n	80031a4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003192:	f7fe fb49 	bl	8001828 <HAL_GetTick>
 8003196:	4602      	mov	r2, r0
 8003198:	693b      	ldr	r3, [r7, #16]
 800319a:	1ad3      	subs	r3, r2, r3
 800319c:	2b02      	cmp	r3, #2
 800319e:	d901      	bls.n	80031a4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80031a0:	2303      	movs	r3, #3
 80031a2:	e118      	b.n	80033d6 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031a4:	4b6c      	ldr	r3, [pc, #432]	; (8003358 <HAL_RCC_OscConfig+0x4b0>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d0f0      	beq.n	8003192 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	2b01      	cmp	r3, #1
 80031b6:	d106      	bne.n	80031c6 <HAL_RCC_OscConfig+0x31e>
 80031b8:	4b66      	ldr	r3, [pc, #408]	; (8003354 <HAL_RCC_OscConfig+0x4ac>)
 80031ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031bc:	4a65      	ldr	r2, [pc, #404]	; (8003354 <HAL_RCC_OscConfig+0x4ac>)
 80031be:	f043 0301 	orr.w	r3, r3, #1
 80031c2:	6713      	str	r3, [r2, #112]	; 0x70
 80031c4:	e01c      	b.n	8003200 <HAL_RCC_OscConfig+0x358>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	2b05      	cmp	r3, #5
 80031cc:	d10c      	bne.n	80031e8 <HAL_RCC_OscConfig+0x340>
 80031ce:	4b61      	ldr	r3, [pc, #388]	; (8003354 <HAL_RCC_OscConfig+0x4ac>)
 80031d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031d2:	4a60      	ldr	r2, [pc, #384]	; (8003354 <HAL_RCC_OscConfig+0x4ac>)
 80031d4:	f043 0304 	orr.w	r3, r3, #4
 80031d8:	6713      	str	r3, [r2, #112]	; 0x70
 80031da:	4b5e      	ldr	r3, [pc, #376]	; (8003354 <HAL_RCC_OscConfig+0x4ac>)
 80031dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031de:	4a5d      	ldr	r2, [pc, #372]	; (8003354 <HAL_RCC_OscConfig+0x4ac>)
 80031e0:	f043 0301 	orr.w	r3, r3, #1
 80031e4:	6713      	str	r3, [r2, #112]	; 0x70
 80031e6:	e00b      	b.n	8003200 <HAL_RCC_OscConfig+0x358>
 80031e8:	4b5a      	ldr	r3, [pc, #360]	; (8003354 <HAL_RCC_OscConfig+0x4ac>)
 80031ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031ec:	4a59      	ldr	r2, [pc, #356]	; (8003354 <HAL_RCC_OscConfig+0x4ac>)
 80031ee:	f023 0301 	bic.w	r3, r3, #1
 80031f2:	6713      	str	r3, [r2, #112]	; 0x70
 80031f4:	4b57      	ldr	r3, [pc, #348]	; (8003354 <HAL_RCC_OscConfig+0x4ac>)
 80031f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031f8:	4a56      	ldr	r2, [pc, #344]	; (8003354 <HAL_RCC_OscConfig+0x4ac>)
 80031fa:	f023 0304 	bic.w	r3, r3, #4
 80031fe:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d015      	beq.n	8003234 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003208:	f7fe fb0e 	bl	8001828 <HAL_GetTick>
 800320c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800320e:	e00a      	b.n	8003226 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003210:	f7fe fb0a 	bl	8001828 <HAL_GetTick>
 8003214:	4602      	mov	r2, r0
 8003216:	693b      	ldr	r3, [r7, #16]
 8003218:	1ad3      	subs	r3, r2, r3
 800321a:	f241 3288 	movw	r2, #5000	; 0x1388
 800321e:	4293      	cmp	r3, r2
 8003220:	d901      	bls.n	8003226 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003222:	2303      	movs	r3, #3
 8003224:	e0d7      	b.n	80033d6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003226:	4b4b      	ldr	r3, [pc, #300]	; (8003354 <HAL_RCC_OscConfig+0x4ac>)
 8003228:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800322a:	f003 0302 	and.w	r3, r3, #2
 800322e:	2b00      	cmp	r3, #0
 8003230:	d0ee      	beq.n	8003210 <HAL_RCC_OscConfig+0x368>
 8003232:	e014      	b.n	800325e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003234:	f7fe faf8 	bl	8001828 <HAL_GetTick>
 8003238:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800323a:	e00a      	b.n	8003252 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800323c:	f7fe faf4 	bl	8001828 <HAL_GetTick>
 8003240:	4602      	mov	r2, r0
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	1ad3      	subs	r3, r2, r3
 8003246:	f241 3288 	movw	r2, #5000	; 0x1388
 800324a:	4293      	cmp	r3, r2
 800324c:	d901      	bls.n	8003252 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800324e:	2303      	movs	r3, #3
 8003250:	e0c1      	b.n	80033d6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003252:	4b40      	ldr	r3, [pc, #256]	; (8003354 <HAL_RCC_OscConfig+0x4ac>)
 8003254:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003256:	f003 0302 	and.w	r3, r3, #2
 800325a:	2b00      	cmp	r3, #0
 800325c:	d1ee      	bne.n	800323c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800325e:	7dfb      	ldrb	r3, [r7, #23]
 8003260:	2b01      	cmp	r3, #1
 8003262:	d105      	bne.n	8003270 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003264:	4b3b      	ldr	r3, [pc, #236]	; (8003354 <HAL_RCC_OscConfig+0x4ac>)
 8003266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003268:	4a3a      	ldr	r2, [pc, #232]	; (8003354 <HAL_RCC_OscConfig+0x4ac>)
 800326a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800326e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	699b      	ldr	r3, [r3, #24]
 8003274:	2b00      	cmp	r3, #0
 8003276:	f000 80ad 	beq.w	80033d4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800327a:	4b36      	ldr	r3, [pc, #216]	; (8003354 <HAL_RCC_OscConfig+0x4ac>)
 800327c:	689b      	ldr	r3, [r3, #8]
 800327e:	f003 030c 	and.w	r3, r3, #12
 8003282:	2b08      	cmp	r3, #8
 8003284:	d060      	beq.n	8003348 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	699b      	ldr	r3, [r3, #24]
 800328a:	2b02      	cmp	r3, #2
 800328c:	d145      	bne.n	800331a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800328e:	4b33      	ldr	r3, [pc, #204]	; (800335c <HAL_RCC_OscConfig+0x4b4>)
 8003290:	2200      	movs	r2, #0
 8003292:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003294:	f7fe fac8 	bl	8001828 <HAL_GetTick>
 8003298:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800329a:	e008      	b.n	80032ae <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800329c:	f7fe fac4 	bl	8001828 <HAL_GetTick>
 80032a0:	4602      	mov	r2, r0
 80032a2:	693b      	ldr	r3, [r7, #16]
 80032a4:	1ad3      	subs	r3, r2, r3
 80032a6:	2b02      	cmp	r3, #2
 80032a8:	d901      	bls.n	80032ae <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80032aa:	2303      	movs	r3, #3
 80032ac:	e093      	b.n	80033d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032ae:	4b29      	ldr	r3, [pc, #164]	; (8003354 <HAL_RCC_OscConfig+0x4ac>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d1f0      	bne.n	800329c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	69da      	ldr	r2, [r3, #28]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6a1b      	ldr	r3, [r3, #32]
 80032c2:	431a      	orrs	r2, r3
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032c8:	019b      	lsls	r3, r3, #6
 80032ca:	431a      	orrs	r2, r3
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032d0:	085b      	lsrs	r3, r3, #1
 80032d2:	3b01      	subs	r3, #1
 80032d4:	041b      	lsls	r3, r3, #16
 80032d6:	431a      	orrs	r2, r3
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032dc:	061b      	lsls	r3, r3, #24
 80032de:	431a      	orrs	r2, r3
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032e4:	071b      	lsls	r3, r3, #28
 80032e6:	491b      	ldr	r1, [pc, #108]	; (8003354 <HAL_RCC_OscConfig+0x4ac>)
 80032e8:	4313      	orrs	r3, r2
 80032ea:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032ec:	4b1b      	ldr	r3, [pc, #108]	; (800335c <HAL_RCC_OscConfig+0x4b4>)
 80032ee:	2201      	movs	r2, #1
 80032f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032f2:	f7fe fa99 	bl	8001828 <HAL_GetTick>
 80032f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032f8:	e008      	b.n	800330c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032fa:	f7fe fa95 	bl	8001828 <HAL_GetTick>
 80032fe:	4602      	mov	r2, r0
 8003300:	693b      	ldr	r3, [r7, #16]
 8003302:	1ad3      	subs	r3, r2, r3
 8003304:	2b02      	cmp	r3, #2
 8003306:	d901      	bls.n	800330c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003308:	2303      	movs	r3, #3
 800330a:	e064      	b.n	80033d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800330c:	4b11      	ldr	r3, [pc, #68]	; (8003354 <HAL_RCC_OscConfig+0x4ac>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003314:	2b00      	cmp	r3, #0
 8003316:	d0f0      	beq.n	80032fa <HAL_RCC_OscConfig+0x452>
 8003318:	e05c      	b.n	80033d4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800331a:	4b10      	ldr	r3, [pc, #64]	; (800335c <HAL_RCC_OscConfig+0x4b4>)
 800331c:	2200      	movs	r2, #0
 800331e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003320:	f7fe fa82 	bl	8001828 <HAL_GetTick>
 8003324:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003326:	e008      	b.n	800333a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003328:	f7fe fa7e 	bl	8001828 <HAL_GetTick>
 800332c:	4602      	mov	r2, r0
 800332e:	693b      	ldr	r3, [r7, #16]
 8003330:	1ad3      	subs	r3, r2, r3
 8003332:	2b02      	cmp	r3, #2
 8003334:	d901      	bls.n	800333a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003336:	2303      	movs	r3, #3
 8003338:	e04d      	b.n	80033d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800333a:	4b06      	ldr	r3, [pc, #24]	; (8003354 <HAL_RCC_OscConfig+0x4ac>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003342:	2b00      	cmp	r3, #0
 8003344:	d1f0      	bne.n	8003328 <HAL_RCC_OscConfig+0x480>
 8003346:	e045      	b.n	80033d4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	699b      	ldr	r3, [r3, #24]
 800334c:	2b01      	cmp	r3, #1
 800334e:	d107      	bne.n	8003360 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003350:	2301      	movs	r3, #1
 8003352:	e040      	b.n	80033d6 <HAL_RCC_OscConfig+0x52e>
 8003354:	40023800 	.word	0x40023800
 8003358:	40007000 	.word	0x40007000
 800335c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003360:	4b1f      	ldr	r3, [pc, #124]	; (80033e0 <HAL_RCC_OscConfig+0x538>)
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	699b      	ldr	r3, [r3, #24]
 800336a:	2b01      	cmp	r3, #1
 800336c:	d030      	beq.n	80033d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003378:	429a      	cmp	r2, r3
 800337a:	d129      	bne.n	80033d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003386:	429a      	cmp	r2, r3
 8003388:	d122      	bne.n	80033d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800338a:	68fa      	ldr	r2, [r7, #12]
 800338c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003390:	4013      	ands	r3, r2
 8003392:	687a      	ldr	r2, [r7, #4]
 8003394:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003396:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003398:	4293      	cmp	r3, r2
 800339a:	d119      	bne.n	80033d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033a6:	085b      	lsrs	r3, r3, #1
 80033a8:	3b01      	subs	r3, #1
 80033aa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80033ac:	429a      	cmp	r2, r3
 80033ae:	d10f      	bne.n	80033d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033ba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80033bc:	429a      	cmp	r2, r3
 80033be:	d107      	bne.n	80033d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ca:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80033cc:	429a      	cmp	r2, r3
 80033ce:	d001      	beq.n	80033d4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	e000      	b.n	80033d6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80033d4:	2300      	movs	r3, #0
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	3718      	adds	r7, #24
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}
 80033de:	bf00      	nop
 80033e0:	40023800 	.word	0x40023800

080033e4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b082      	sub	sp, #8
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d101      	bne.n	80033f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	e03f      	b.n	8003476 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d106      	bne.n	8003410 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2200      	movs	r2, #0
 8003406:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800340a:	6878      	ldr	r0, [r7, #4]
 800340c:	f7fe f816 	bl	800143c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2224      	movs	r2, #36	; 0x24
 8003414:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	68da      	ldr	r2, [r3, #12]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003426:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003428:	6878      	ldr	r0, [r7, #4]
 800342a:	f000 fcbf 	bl	8003dac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	691a      	ldr	r2, [r3, #16]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800343c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	695a      	ldr	r2, [r3, #20]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800344c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	68da      	ldr	r2, [r3, #12]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800345c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2200      	movs	r2, #0
 8003462:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2220      	movs	r2, #32
 8003468:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2220      	movs	r2, #32
 8003470:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003474:	2300      	movs	r3, #0
}
 8003476:	4618      	mov	r0, r3
 8003478:	3708      	adds	r7, #8
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}

0800347e <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800347e:	b480      	push	{r7}
 8003480:	b085      	sub	sp, #20
 8003482:	af00      	add	r7, sp, #0
 8003484:	60f8      	str	r0, [r7, #12]
 8003486:	60b9      	str	r1, [r7, #8]
 8003488:	4613      	mov	r3, r2
 800348a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003492:	b2db      	uxtb	r3, r3
 8003494:	2b20      	cmp	r3, #32
 8003496:	d130      	bne.n	80034fa <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d002      	beq.n	80034a4 <HAL_UART_Transmit_IT+0x26>
 800349e:	88fb      	ldrh	r3, [r7, #6]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d101      	bne.n	80034a8 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	e029      	b.n	80034fc <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034ae:	2b01      	cmp	r3, #1
 80034b0:	d101      	bne.n	80034b6 <HAL_UART_Transmit_IT+0x38>
 80034b2:	2302      	movs	r3, #2
 80034b4:	e022      	b.n	80034fc <HAL_UART_Transmit_IT+0x7e>
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	2201      	movs	r2, #1
 80034ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	68ba      	ldr	r2, [r7, #8]
 80034c2:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	88fa      	ldrh	r2, [r7, #6]
 80034c8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	88fa      	ldrh	r2, [r7, #6]
 80034ce:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2200      	movs	r2, #0
 80034d4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	2221      	movs	r2, #33	; 0x21
 80034da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2200      	movs	r2, #0
 80034e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	68da      	ldr	r2, [r3, #12]
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80034f4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80034f6:	2300      	movs	r3, #0
 80034f8:	e000      	b.n	80034fc <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80034fa:	2302      	movs	r3, #2
  }
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	3714      	adds	r7, #20
 8003500:	46bd      	mov	sp, r7
 8003502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003506:	4770      	bx	lr

08003508 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b0ba      	sub	sp, #232	; 0xe8
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	68db      	ldr	r3, [r3, #12]
 8003520:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	695b      	ldr	r3, [r3, #20]
 800352a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800352e:	2300      	movs	r3, #0
 8003530:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003534:	2300      	movs	r3, #0
 8003536:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800353a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800353e:	f003 030f 	and.w	r3, r3, #15
 8003542:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003546:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800354a:	2b00      	cmp	r3, #0
 800354c:	d10f      	bne.n	800356e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800354e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003552:	f003 0320 	and.w	r3, r3, #32
 8003556:	2b00      	cmp	r3, #0
 8003558:	d009      	beq.n	800356e <HAL_UART_IRQHandler+0x66>
 800355a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800355e:	f003 0320 	and.w	r3, r3, #32
 8003562:	2b00      	cmp	r3, #0
 8003564:	d003      	beq.n	800356e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f000 fb65 	bl	8003c36 <UART_Receive_IT>
      return;
 800356c:	e256      	b.n	8003a1c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800356e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003572:	2b00      	cmp	r3, #0
 8003574:	f000 80de 	beq.w	8003734 <HAL_UART_IRQHandler+0x22c>
 8003578:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800357c:	f003 0301 	and.w	r3, r3, #1
 8003580:	2b00      	cmp	r3, #0
 8003582:	d106      	bne.n	8003592 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003584:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003588:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800358c:	2b00      	cmp	r3, #0
 800358e:	f000 80d1 	beq.w	8003734 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003592:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003596:	f003 0301 	and.w	r3, r3, #1
 800359a:	2b00      	cmp	r3, #0
 800359c:	d00b      	beq.n	80035b6 <HAL_UART_IRQHandler+0xae>
 800359e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80035a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d005      	beq.n	80035b6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ae:	f043 0201 	orr.w	r2, r3, #1
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80035b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80035ba:	f003 0304 	and.w	r3, r3, #4
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d00b      	beq.n	80035da <HAL_UART_IRQHandler+0xd2>
 80035c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80035c6:	f003 0301 	and.w	r3, r3, #1
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d005      	beq.n	80035da <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d2:	f043 0202 	orr.w	r2, r3, #2
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80035da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80035de:	f003 0302 	and.w	r3, r3, #2
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d00b      	beq.n	80035fe <HAL_UART_IRQHandler+0xf6>
 80035e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80035ea:	f003 0301 	and.w	r3, r3, #1
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d005      	beq.n	80035fe <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035f6:	f043 0204 	orr.w	r2, r3, #4
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80035fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003602:	f003 0308 	and.w	r3, r3, #8
 8003606:	2b00      	cmp	r3, #0
 8003608:	d011      	beq.n	800362e <HAL_UART_IRQHandler+0x126>
 800360a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800360e:	f003 0320 	and.w	r3, r3, #32
 8003612:	2b00      	cmp	r3, #0
 8003614:	d105      	bne.n	8003622 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003616:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800361a:	f003 0301 	and.w	r3, r3, #1
 800361e:	2b00      	cmp	r3, #0
 8003620:	d005      	beq.n	800362e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003626:	f043 0208 	orr.w	r2, r3, #8
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003632:	2b00      	cmp	r3, #0
 8003634:	f000 81ed 	beq.w	8003a12 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003638:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800363c:	f003 0320 	and.w	r3, r3, #32
 8003640:	2b00      	cmp	r3, #0
 8003642:	d008      	beq.n	8003656 <HAL_UART_IRQHandler+0x14e>
 8003644:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003648:	f003 0320 	and.w	r3, r3, #32
 800364c:	2b00      	cmp	r3, #0
 800364e:	d002      	beq.n	8003656 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	f000 faf0 	bl	8003c36 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	695b      	ldr	r3, [r3, #20]
 800365c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003660:	2b40      	cmp	r3, #64	; 0x40
 8003662:	bf0c      	ite	eq
 8003664:	2301      	moveq	r3, #1
 8003666:	2300      	movne	r3, #0
 8003668:	b2db      	uxtb	r3, r3
 800366a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003672:	f003 0308 	and.w	r3, r3, #8
 8003676:	2b00      	cmp	r3, #0
 8003678:	d103      	bne.n	8003682 <HAL_UART_IRQHandler+0x17a>
 800367a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800367e:	2b00      	cmp	r3, #0
 8003680:	d04f      	beq.n	8003722 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f000 f9f8 	bl	8003a78 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	695b      	ldr	r3, [r3, #20]
 800368e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003692:	2b40      	cmp	r3, #64	; 0x40
 8003694:	d141      	bne.n	800371a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	3314      	adds	r3, #20
 800369c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80036a4:	e853 3f00 	ldrex	r3, [r3]
 80036a8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80036ac:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80036b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80036b4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	3314      	adds	r3, #20
 80036be:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80036c2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80036c6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036ca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80036ce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80036d2:	e841 2300 	strex	r3, r2, [r1]
 80036d6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80036da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d1d9      	bne.n	8003696 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d013      	beq.n	8003712 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036ee:	4a7d      	ldr	r2, [pc, #500]	; (80038e4 <HAL_UART_IRQHandler+0x3dc>)
 80036f0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036f6:	4618      	mov	r0, r3
 80036f8:	f7fe ff5b 	bl	80025b2 <HAL_DMA_Abort_IT>
 80036fc:	4603      	mov	r3, r0
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d016      	beq.n	8003730 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003706:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003708:	687a      	ldr	r2, [r7, #4]
 800370a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800370c:	4610      	mov	r0, r2
 800370e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003710:	e00e      	b.n	8003730 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003712:	6878      	ldr	r0, [r7, #4]
 8003714:	f000 f99a 	bl	8003a4c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003718:	e00a      	b.n	8003730 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f000 f996 	bl	8003a4c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003720:	e006      	b.n	8003730 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003722:	6878      	ldr	r0, [r7, #4]
 8003724:	f000 f992 	bl	8003a4c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2200      	movs	r2, #0
 800372c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800372e:	e170      	b.n	8003a12 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003730:	bf00      	nop
    return;
 8003732:	e16e      	b.n	8003a12 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003738:	2b01      	cmp	r3, #1
 800373a:	f040 814a 	bne.w	80039d2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800373e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003742:	f003 0310 	and.w	r3, r3, #16
 8003746:	2b00      	cmp	r3, #0
 8003748:	f000 8143 	beq.w	80039d2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800374c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003750:	f003 0310 	and.w	r3, r3, #16
 8003754:	2b00      	cmp	r3, #0
 8003756:	f000 813c 	beq.w	80039d2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800375a:	2300      	movs	r3, #0
 800375c:	60bb      	str	r3, [r7, #8]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	60bb      	str	r3, [r7, #8]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	60bb      	str	r3, [r7, #8]
 800376e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	695b      	ldr	r3, [r3, #20]
 8003776:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800377a:	2b40      	cmp	r3, #64	; 0x40
 800377c:	f040 80b4 	bne.w	80038e8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800378c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003790:	2b00      	cmp	r3, #0
 8003792:	f000 8140 	beq.w	8003a16 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800379a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800379e:	429a      	cmp	r2, r3
 80037a0:	f080 8139 	bcs.w	8003a16 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80037aa:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037b0:	69db      	ldr	r3, [r3, #28]
 80037b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037b6:	f000 8088 	beq.w	80038ca <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	330c      	adds	r3, #12
 80037c0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037c4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80037c8:	e853 3f00 	ldrex	r3, [r3]
 80037cc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80037d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80037d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80037d8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	330c      	adds	r3, #12
 80037e2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80037e6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80037ea:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037ee:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80037f2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80037f6:	e841 2300 	strex	r3, r2, [r1]
 80037fa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80037fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003802:	2b00      	cmp	r3, #0
 8003804:	d1d9      	bne.n	80037ba <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	3314      	adds	r3, #20
 800380c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800380e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003810:	e853 3f00 	ldrex	r3, [r3]
 8003814:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003816:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003818:	f023 0301 	bic.w	r3, r3, #1
 800381c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	3314      	adds	r3, #20
 8003826:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800382a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800382e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003830:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003832:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003836:	e841 2300 	strex	r3, r2, [r1]
 800383a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800383c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800383e:	2b00      	cmp	r3, #0
 8003840:	d1e1      	bne.n	8003806 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	3314      	adds	r3, #20
 8003848:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800384a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800384c:	e853 3f00 	ldrex	r3, [r3]
 8003850:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003852:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003854:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003858:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	3314      	adds	r3, #20
 8003862:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003866:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003868:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800386a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800386c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800386e:	e841 2300 	strex	r3, r2, [r1]
 8003872:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003874:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003876:	2b00      	cmp	r3, #0
 8003878:	d1e3      	bne.n	8003842 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2220      	movs	r2, #32
 800387e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2200      	movs	r2, #0
 8003886:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	330c      	adds	r3, #12
 800388e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003890:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003892:	e853 3f00 	ldrex	r3, [r3]
 8003896:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003898:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800389a:	f023 0310 	bic.w	r3, r3, #16
 800389e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	330c      	adds	r3, #12
 80038a8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80038ac:	65ba      	str	r2, [r7, #88]	; 0x58
 80038ae:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038b0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80038b2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80038b4:	e841 2300 	strex	r3, r2, [r1]
 80038b8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80038ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d1e3      	bne.n	8003888 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038c4:	4618      	mov	r0, r3
 80038c6:	f7fe fe04 	bl	80024d2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80038d2:	b29b      	uxth	r3, r3
 80038d4:	1ad3      	subs	r3, r2, r3
 80038d6:	b29b      	uxth	r3, r3
 80038d8:	4619      	mov	r1, r3
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	f000 f8c0 	bl	8003a60 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80038e0:	e099      	b.n	8003a16 <HAL_UART_IRQHandler+0x50e>
 80038e2:	bf00      	nop
 80038e4:	08003b3f 	.word	0x08003b3f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80038f0:	b29b      	uxth	r3, r3
 80038f2:	1ad3      	subs	r3, r2, r3
 80038f4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80038fc:	b29b      	uxth	r3, r3
 80038fe:	2b00      	cmp	r3, #0
 8003900:	f000 808b 	beq.w	8003a1a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8003904:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003908:	2b00      	cmp	r3, #0
 800390a:	f000 8086 	beq.w	8003a1a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	330c      	adds	r3, #12
 8003914:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003916:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003918:	e853 3f00 	ldrex	r3, [r3]
 800391c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800391e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003920:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003924:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	330c      	adds	r3, #12
 800392e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003932:	647a      	str	r2, [r7, #68]	; 0x44
 8003934:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003936:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003938:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800393a:	e841 2300 	strex	r3, r2, [r1]
 800393e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003940:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003942:	2b00      	cmp	r3, #0
 8003944:	d1e3      	bne.n	800390e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	3314      	adds	r3, #20
 800394c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800394e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003950:	e853 3f00 	ldrex	r3, [r3]
 8003954:	623b      	str	r3, [r7, #32]
   return(result);
 8003956:	6a3b      	ldr	r3, [r7, #32]
 8003958:	f023 0301 	bic.w	r3, r3, #1
 800395c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	3314      	adds	r3, #20
 8003966:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800396a:	633a      	str	r2, [r7, #48]	; 0x30
 800396c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800396e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003970:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003972:	e841 2300 	strex	r3, r2, [r1]
 8003976:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003978:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800397a:	2b00      	cmp	r3, #0
 800397c:	d1e3      	bne.n	8003946 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2220      	movs	r2, #32
 8003982:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2200      	movs	r2, #0
 800398a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	330c      	adds	r3, #12
 8003992:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	e853 3f00 	ldrex	r3, [r3]
 800399a:	60fb      	str	r3, [r7, #12]
   return(result);
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	f023 0310 	bic.w	r3, r3, #16
 80039a2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	330c      	adds	r3, #12
 80039ac:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80039b0:	61fa      	str	r2, [r7, #28]
 80039b2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039b4:	69b9      	ldr	r1, [r7, #24]
 80039b6:	69fa      	ldr	r2, [r7, #28]
 80039b8:	e841 2300 	strex	r3, r2, [r1]
 80039bc:	617b      	str	r3, [r7, #20]
   return(result);
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d1e3      	bne.n	800398c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80039c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80039c8:	4619      	mov	r1, r3
 80039ca:	6878      	ldr	r0, [r7, #4]
 80039cc:	f000 f848 	bl	8003a60 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80039d0:	e023      	b.n	8003a1a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80039d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80039d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d009      	beq.n	80039f2 <HAL_UART_IRQHandler+0x4ea>
 80039de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80039e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d003      	beq.n	80039f2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80039ea:	6878      	ldr	r0, [r7, #4]
 80039ec:	f000 f8bb 	bl	8003b66 <UART_Transmit_IT>
    return;
 80039f0:	e014      	b.n	8003a1c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80039f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80039f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d00e      	beq.n	8003a1c <HAL_UART_IRQHandler+0x514>
 80039fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d008      	beq.n	8003a1c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8003a0a:	6878      	ldr	r0, [r7, #4]
 8003a0c:	f000 f8fb 	bl	8003c06 <UART_EndTransmit_IT>
    return;
 8003a10:	e004      	b.n	8003a1c <HAL_UART_IRQHandler+0x514>
    return;
 8003a12:	bf00      	nop
 8003a14:	e002      	b.n	8003a1c <HAL_UART_IRQHandler+0x514>
      return;
 8003a16:	bf00      	nop
 8003a18:	e000      	b.n	8003a1c <HAL_UART_IRQHandler+0x514>
      return;
 8003a1a:	bf00      	nop
  }
}
 8003a1c:	37e8      	adds	r7, #232	; 0xe8
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bd80      	pop	{r7, pc}
 8003a22:	bf00      	nop

08003a24 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b083      	sub	sp, #12
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003a2c:	bf00      	nop
 8003a2e:	370c      	adds	r7, #12
 8003a30:	46bd      	mov	sp, r7
 8003a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a36:	4770      	bx	lr

08003a38 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b083      	sub	sp, #12
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003a40:	bf00      	nop
 8003a42:	370c      	adds	r7, #12
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr

08003a4c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b083      	sub	sp, #12
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003a54:	bf00      	nop
 8003a56:	370c      	adds	r7, #12
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5e:	4770      	bx	lr

08003a60 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b083      	sub	sp, #12
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
 8003a68:	460b      	mov	r3, r1
 8003a6a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003a6c:	bf00      	nop
 8003a6e:	370c      	adds	r7, #12
 8003a70:	46bd      	mov	sp, r7
 8003a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a76:	4770      	bx	lr

08003a78 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b095      	sub	sp, #84	; 0x54
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	330c      	adds	r3, #12
 8003a86:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a8a:	e853 3f00 	ldrex	r3, [r3]
 8003a8e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003a90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a92:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003a96:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	330c      	adds	r3, #12
 8003a9e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003aa0:	643a      	str	r2, [r7, #64]	; 0x40
 8003aa2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aa4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003aa6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003aa8:	e841 2300 	strex	r3, r2, [r1]
 8003aac:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003aae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d1e5      	bne.n	8003a80 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	3314      	adds	r3, #20
 8003aba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003abc:	6a3b      	ldr	r3, [r7, #32]
 8003abe:	e853 3f00 	ldrex	r3, [r3]
 8003ac2:	61fb      	str	r3, [r7, #28]
   return(result);
 8003ac4:	69fb      	ldr	r3, [r7, #28]
 8003ac6:	f023 0301 	bic.w	r3, r3, #1
 8003aca:	64bb      	str	r3, [r7, #72]	; 0x48
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	3314      	adds	r3, #20
 8003ad2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003ad4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003ad6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ad8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003ada:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003adc:	e841 2300 	strex	r3, r2, [r1]
 8003ae0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d1e5      	bne.n	8003ab4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aec:	2b01      	cmp	r3, #1
 8003aee:	d119      	bne.n	8003b24 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	330c      	adds	r3, #12
 8003af6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	e853 3f00 	ldrex	r3, [r3]
 8003afe:	60bb      	str	r3, [r7, #8]
   return(result);
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	f023 0310 	bic.w	r3, r3, #16
 8003b06:	647b      	str	r3, [r7, #68]	; 0x44
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	330c      	adds	r3, #12
 8003b0e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003b10:	61ba      	str	r2, [r7, #24]
 8003b12:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b14:	6979      	ldr	r1, [r7, #20]
 8003b16:	69ba      	ldr	r2, [r7, #24]
 8003b18:	e841 2300 	strex	r3, r2, [r1]
 8003b1c:	613b      	str	r3, [r7, #16]
   return(result);
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d1e5      	bne.n	8003af0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2220      	movs	r2, #32
 8003b28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2200      	movs	r2, #0
 8003b30:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003b32:	bf00      	nop
 8003b34:	3754      	adds	r7, #84	; 0x54
 8003b36:	46bd      	mov	sp, r7
 8003b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3c:	4770      	bx	lr

08003b3e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003b3e:	b580      	push	{r7, lr}
 8003b40:	b084      	sub	sp, #16
 8003b42:	af00      	add	r7, sp, #0
 8003b44:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b4a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2200      	movs	r2, #0
 8003b56:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003b58:	68f8      	ldr	r0, [r7, #12]
 8003b5a:	f7ff ff77 	bl	8003a4c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003b5e:	bf00      	nop
 8003b60:	3710      	adds	r7, #16
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bd80      	pop	{r7, pc}

08003b66 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003b66:	b480      	push	{r7}
 8003b68:	b085      	sub	sp, #20
 8003b6a:	af00      	add	r7, sp, #0
 8003b6c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	2b21      	cmp	r3, #33	; 0x21
 8003b78:	d13e      	bne.n	8003bf8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b82:	d114      	bne.n	8003bae <UART_Transmit_IT+0x48>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	691b      	ldr	r3, [r3, #16]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d110      	bne.n	8003bae <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6a1b      	ldr	r3, [r3, #32]
 8003b90:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	881b      	ldrh	r3, [r3, #0]
 8003b96:	461a      	mov	r2, r3
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ba0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6a1b      	ldr	r3, [r3, #32]
 8003ba6:	1c9a      	adds	r2, r3, #2
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	621a      	str	r2, [r3, #32]
 8003bac:	e008      	b.n	8003bc0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6a1b      	ldr	r3, [r3, #32]
 8003bb2:	1c59      	adds	r1, r3, #1
 8003bb4:	687a      	ldr	r2, [r7, #4]
 8003bb6:	6211      	str	r1, [r2, #32]
 8003bb8:	781a      	ldrb	r2, [r3, #0]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003bc4:	b29b      	uxth	r3, r3
 8003bc6:	3b01      	subs	r3, #1
 8003bc8:	b29b      	uxth	r3, r3
 8003bca:	687a      	ldr	r2, [r7, #4]
 8003bcc:	4619      	mov	r1, r3
 8003bce:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d10f      	bne.n	8003bf4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	68da      	ldr	r2, [r3, #12]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003be2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	68da      	ldr	r2, [r3, #12]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003bf2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	e000      	b.n	8003bfa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003bf8:	2302      	movs	r3, #2
  }
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	3714      	adds	r7, #20
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c04:	4770      	bx	lr

08003c06 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003c06:	b580      	push	{r7, lr}
 8003c08:	b082      	sub	sp, #8
 8003c0a:	af00      	add	r7, sp, #0
 8003c0c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	68da      	ldr	r2, [r3, #12]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c1c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2220      	movs	r2, #32
 8003c22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	f7ff fefc 	bl	8003a24 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003c2c:	2300      	movs	r3, #0
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3708      	adds	r7, #8
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}

08003c36 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003c36:	b580      	push	{r7, lr}
 8003c38:	b08c      	sub	sp, #48	; 0x30
 8003c3a:	af00      	add	r7, sp, #0
 8003c3c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	2b22      	cmp	r3, #34	; 0x22
 8003c48:	f040 80ab 	bne.w	8003da2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c54:	d117      	bne.n	8003c86 <UART_Receive_IT+0x50>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	691b      	ldr	r3, [r3, #16]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d113      	bne.n	8003c86 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c66:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	b29b      	uxth	r3, r3
 8003c70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c74:	b29a      	uxth	r2, r3
 8003c76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c78:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c7e:	1c9a      	adds	r2, r3, #2
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	629a      	str	r2, [r3, #40]	; 0x28
 8003c84:	e026      	b.n	8003cd4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c8a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c98:	d007      	beq.n	8003caa <UART_Receive_IT+0x74>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	689b      	ldr	r3, [r3, #8]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d10a      	bne.n	8003cb8 <UART_Receive_IT+0x82>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	691b      	ldr	r3, [r3, #16]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d106      	bne.n	8003cb8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	b2da      	uxtb	r2, r3
 8003cb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cb4:	701a      	strb	r2, [r3, #0]
 8003cb6:	e008      	b.n	8003cca <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	b2db      	uxtb	r3, r3
 8003cc0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003cc4:	b2da      	uxtb	r2, r3
 8003cc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cc8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cce:	1c5a      	adds	r2, r3, #1
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003cd8:	b29b      	uxth	r3, r3
 8003cda:	3b01      	subs	r3, #1
 8003cdc:	b29b      	uxth	r3, r3
 8003cde:	687a      	ldr	r2, [r7, #4]
 8003ce0:	4619      	mov	r1, r3
 8003ce2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d15a      	bne.n	8003d9e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	68da      	ldr	r2, [r3, #12]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f022 0220 	bic.w	r2, r2, #32
 8003cf6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	68da      	ldr	r2, [r3, #12]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003d06:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	695a      	ldr	r2, [r3, #20]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f022 0201 	bic.w	r2, r2, #1
 8003d16:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2220      	movs	r2, #32
 8003d1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d24:	2b01      	cmp	r3, #1
 8003d26:	d135      	bne.n	8003d94 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	330c      	adds	r3, #12
 8003d34:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d36:	697b      	ldr	r3, [r7, #20]
 8003d38:	e853 3f00 	ldrex	r3, [r3]
 8003d3c:	613b      	str	r3, [r7, #16]
   return(result);
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	f023 0310 	bic.w	r3, r3, #16
 8003d44:	627b      	str	r3, [r7, #36]	; 0x24
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	330c      	adds	r3, #12
 8003d4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d4e:	623a      	str	r2, [r7, #32]
 8003d50:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d52:	69f9      	ldr	r1, [r7, #28]
 8003d54:	6a3a      	ldr	r2, [r7, #32]
 8003d56:	e841 2300 	strex	r3, r2, [r1]
 8003d5a:	61bb      	str	r3, [r7, #24]
   return(result);
 8003d5c:	69bb      	ldr	r3, [r7, #24]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d1e5      	bne.n	8003d2e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f003 0310 	and.w	r3, r3, #16
 8003d6c:	2b10      	cmp	r3, #16
 8003d6e:	d10a      	bne.n	8003d86 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003d70:	2300      	movs	r3, #0
 8003d72:	60fb      	str	r3, [r7, #12]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	60fb      	str	r3, [r7, #12]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	60fb      	str	r3, [r7, #12]
 8003d84:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003d8a:	4619      	mov	r1, r3
 8003d8c:	6878      	ldr	r0, [r7, #4]
 8003d8e:	f7ff fe67 	bl	8003a60 <HAL_UARTEx_RxEventCallback>
 8003d92:	e002      	b.n	8003d9a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003d94:	6878      	ldr	r0, [r7, #4]
 8003d96:	f7ff fe4f 	bl	8003a38 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	e002      	b.n	8003da4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	e000      	b.n	8003da4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8003da2:	2302      	movs	r3, #2
  }
}
 8003da4:	4618      	mov	r0, r3
 8003da6:	3730      	adds	r7, #48	; 0x30
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bd80      	pop	{r7, pc}

08003dac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003dac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003db0:	b0c0      	sub	sp, #256	; 0x100
 8003db2:	af00      	add	r7, sp, #0
 8003db4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003db8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	691b      	ldr	r3, [r3, #16]
 8003dc0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003dc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003dc8:	68d9      	ldr	r1, [r3, #12]
 8003dca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003dce:	681a      	ldr	r2, [r3, #0]
 8003dd0:	ea40 0301 	orr.w	r3, r0, r1
 8003dd4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003dd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003dda:	689a      	ldr	r2, [r3, #8]
 8003ddc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003de0:	691b      	ldr	r3, [r3, #16]
 8003de2:	431a      	orrs	r2, r3
 8003de4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003de8:	695b      	ldr	r3, [r3, #20]
 8003dea:	431a      	orrs	r2, r3
 8003dec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003df0:	69db      	ldr	r3, [r3, #28]
 8003df2:	4313      	orrs	r3, r2
 8003df4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003df8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	68db      	ldr	r3, [r3, #12]
 8003e00:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003e04:	f021 010c 	bic.w	r1, r1, #12
 8003e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e0c:	681a      	ldr	r2, [r3, #0]
 8003e0e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003e12:	430b      	orrs	r3, r1
 8003e14:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	695b      	ldr	r3, [r3, #20]
 8003e1e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003e22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e26:	6999      	ldr	r1, [r3, #24]
 8003e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e2c:	681a      	ldr	r2, [r3, #0]
 8003e2e:	ea40 0301 	orr.w	r3, r0, r1
 8003e32:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003e34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e38:	681a      	ldr	r2, [r3, #0]
 8003e3a:	4b8f      	ldr	r3, [pc, #572]	; (8004078 <UART_SetConfig+0x2cc>)
 8003e3c:	429a      	cmp	r2, r3
 8003e3e:	d005      	beq.n	8003e4c <UART_SetConfig+0xa0>
 8003e40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e44:	681a      	ldr	r2, [r3, #0]
 8003e46:	4b8d      	ldr	r3, [pc, #564]	; (800407c <UART_SetConfig+0x2d0>)
 8003e48:	429a      	cmp	r2, r3
 8003e4a:	d104      	bne.n	8003e56 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003e4c:	f7fe fe6e 	bl	8002b2c <HAL_RCC_GetPCLK2Freq>
 8003e50:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003e54:	e003      	b.n	8003e5e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003e56:	f7fe fe55 	bl	8002b04 <HAL_RCC_GetPCLK1Freq>
 8003e5a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e62:	69db      	ldr	r3, [r3, #28]
 8003e64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e68:	f040 810c 	bne.w	8004084 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003e6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003e70:	2200      	movs	r2, #0
 8003e72:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003e76:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003e7a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003e7e:	4622      	mov	r2, r4
 8003e80:	462b      	mov	r3, r5
 8003e82:	1891      	adds	r1, r2, r2
 8003e84:	65b9      	str	r1, [r7, #88]	; 0x58
 8003e86:	415b      	adcs	r3, r3
 8003e88:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003e8a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003e8e:	4621      	mov	r1, r4
 8003e90:	eb12 0801 	adds.w	r8, r2, r1
 8003e94:	4629      	mov	r1, r5
 8003e96:	eb43 0901 	adc.w	r9, r3, r1
 8003e9a:	f04f 0200 	mov.w	r2, #0
 8003e9e:	f04f 0300 	mov.w	r3, #0
 8003ea2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003ea6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003eaa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003eae:	4690      	mov	r8, r2
 8003eb0:	4699      	mov	r9, r3
 8003eb2:	4623      	mov	r3, r4
 8003eb4:	eb18 0303 	adds.w	r3, r8, r3
 8003eb8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003ebc:	462b      	mov	r3, r5
 8003ebe:	eb49 0303 	adc.w	r3, r9, r3
 8003ec2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003ec6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003ed2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003ed6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003eda:	460b      	mov	r3, r1
 8003edc:	18db      	adds	r3, r3, r3
 8003ede:	653b      	str	r3, [r7, #80]	; 0x50
 8003ee0:	4613      	mov	r3, r2
 8003ee2:	eb42 0303 	adc.w	r3, r2, r3
 8003ee6:	657b      	str	r3, [r7, #84]	; 0x54
 8003ee8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003eec:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003ef0:	f7fc feea 	bl	8000cc8 <__aeabi_uldivmod>
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	460b      	mov	r3, r1
 8003ef8:	4b61      	ldr	r3, [pc, #388]	; (8004080 <UART_SetConfig+0x2d4>)
 8003efa:	fba3 2302 	umull	r2, r3, r3, r2
 8003efe:	095b      	lsrs	r3, r3, #5
 8003f00:	011c      	lsls	r4, r3, #4
 8003f02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f06:	2200      	movs	r2, #0
 8003f08:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003f0c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003f10:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003f14:	4642      	mov	r2, r8
 8003f16:	464b      	mov	r3, r9
 8003f18:	1891      	adds	r1, r2, r2
 8003f1a:	64b9      	str	r1, [r7, #72]	; 0x48
 8003f1c:	415b      	adcs	r3, r3
 8003f1e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f20:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003f24:	4641      	mov	r1, r8
 8003f26:	eb12 0a01 	adds.w	sl, r2, r1
 8003f2a:	4649      	mov	r1, r9
 8003f2c:	eb43 0b01 	adc.w	fp, r3, r1
 8003f30:	f04f 0200 	mov.w	r2, #0
 8003f34:	f04f 0300 	mov.w	r3, #0
 8003f38:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003f3c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003f40:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003f44:	4692      	mov	sl, r2
 8003f46:	469b      	mov	fp, r3
 8003f48:	4643      	mov	r3, r8
 8003f4a:	eb1a 0303 	adds.w	r3, sl, r3
 8003f4e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003f52:	464b      	mov	r3, r9
 8003f54:	eb4b 0303 	adc.w	r3, fp, r3
 8003f58:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003f5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	2200      	movs	r2, #0
 8003f64:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003f68:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003f6c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003f70:	460b      	mov	r3, r1
 8003f72:	18db      	adds	r3, r3, r3
 8003f74:	643b      	str	r3, [r7, #64]	; 0x40
 8003f76:	4613      	mov	r3, r2
 8003f78:	eb42 0303 	adc.w	r3, r2, r3
 8003f7c:	647b      	str	r3, [r7, #68]	; 0x44
 8003f7e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003f82:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003f86:	f7fc fe9f 	bl	8000cc8 <__aeabi_uldivmod>
 8003f8a:	4602      	mov	r2, r0
 8003f8c:	460b      	mov	r3, r1
 8003f8e:	4611      	mov	r1, r2
 8003f90:	4b3b      	ldr	r3, [pc, #236]	; (8004080 <UART_SetConfig+0x2d4>)
 8003f92:	fba3 2301 	umull	r2, r3, r3, r1
 8003f96:	095b      	lsrs	r3, r3, #5
 8003f98:	2264      	movs	r2, #100	; 0x64
 8003f9a:	fb02 f303 	mul.w	r3, r2, r3
 8003f9e:	1acb      	subs	r3, r1, r3
 8003fa0:	00db      	lsls	r3, r3, #3
 8003fa2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003fa6:	4b36      	ldr	r3, [pc, #216]	; (8004080 <UART_SetConfig+0x2d4>)
 8003fa8:	fba3 2302 	umull	r2, r3, r3, r2
 8003fac:	095b      	lsrs	r3, r3, #5
 8003fae:	005b      	lsls	r3, r3, #1
 8003fb0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003fb4:	441c      	add	r4, r3
 8003fb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003fba:	2200      	movs	r2, #0
 8003fbc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003fc0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003fc4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003fc8:	4642      	mov	r2, r8
 8003fca:	464b      	mov	r3, r9
 8003fcc:	1891      	adds	r1, r2, r2
 8003fce:	63b9      	str	r1, [r7, #56]	; 0x38
 8003fd0:	415b      	adcs	r3, r3
 8003fd2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003fd4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003fd8:	4641      	mov	r1, r8
 8003fda:	1851      	adds	r1, r2, r1
 8003fdc:	6339      	str	r1, [r7, #48]	; 0x30
 8003fde:	4649      	mov	r1, r9
 8003fe0:	414b      	adcs	r3, r1
 8003fe2:	637b      	str	r3, [r7, #52]	; 0x34
 8003fe4:	f04f 0200 	mov.w	r2, #0
 8003fe8:	f04f 0300 	mov.w	r3, #0
 8003fec:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003ff0:	4659      	mov	r1, fp
 8003ff2:	00cb      	lsls	r3, r1, #3
 8003ff4:	4651      	mov	r1, sl
 8003ff6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ffa:	4651      	mov	r1, sl
 8003ffc:	00ca      	lsls	r2, r1, #3
 8003ffe:	4610      	mov	r0, r2
 8004000:	4619      	mov	r1, r3
 8004002:	4603      	mov	r3, r0
 8004004:	4642      	mov	r2, r8
 8004006:	189b      	adds	r3, r3, r2
 8004008:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800400c:	464b      	mov	r3, r9
 800400e:	460a      	mov	r2, r1
 8004010:	eb42 0303 	adc.w	r3, r2, r3
 8004014:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004018:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	2200      	movs	r2, #0
 8004020:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004024:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004028:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800402c:	460b      	mov	r3, r1
 800402e:	18db      	adds	r3, r3, r3
 8004030:	62bb      	str	r3, [r7, #40]	; 0x28
 8004032:	4613      	mov	r3, r2
 8004034:	eb42 0303 	adc.w	r3, r2, r3
 8004038:	62fb      	str	r3, [r7, #44]	; 0x2c
 800403a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800403e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004042:	f7fc fe41 	bl	8000cc8 <__aeabi_uldivmod>
 8004046:	4602      	mov	r2, r0
 8004048:	460b      	mov	r3, r1
 800404a:	4b0d      	ldr	r3, [pc, #52]	; (8004080 <UART_SetConfig+0x2d4>)
 800404c:	fba3 1302 	umull	r1, r3, r3, r2
 8004050:	095b      	lsrs	r3, r3, #5
 8004052:	2164      	movs	r1, #100	; 0x64
 8004054:	fb01 f303 	mul.w	r3, r1, r3
 8004058:	1ad3      	subs	r3, r2, r3
 800405a:	00db      	lsls	r3, r3, #3
 800405c:	3332      	adds	r3, #50	; 0x32
 800405e:	4a08      	ldr	r2, [pc, #32]	; (8004080 <UART_SetConfig+0x2d4>)
 8004060:	fba2 2303 	umull	r2, r3, r2, r3
 8004064:	095b      	lsrs	r3, r3, #5
 8004066:	f003 0207 	and.w	r2, r3, #7
 800406a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4422      	add	r2, r4
 8004072:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004074:	e105      	b.n	8004282 <UART_SetConfig+0x4d6>
 8004076:	bf00      	nop
 8004078:	40011000 	.word	0x40011000
 800407c:	40011400 	.word	0x40011400
 8004080:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004084:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004088:	2200      	movs	r2, #0
 800408a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800408e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004092:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004096:	4642      	mov	r2, r8
 8004098:	464b      	mov	r3, r9
 800409a:	1891      	adds	r1, r2, r2
 800409c:	6239      	str	r1, [r7, #32]
 800409e:	415b      	adcs	r3, r3
 80040a0:	627b      	str	r3, [r7, #36]	; 0x24
 80040a2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80040a6:	4641      	mov	r1, r8
 80040a8:	1854      	adds	r4, r2, r1
 80040aa:	4649      	mov	r1, r9
 80040ac:	eb43 0501 	adc.w	r5, r3, r1
 80040b0:	f04f 0200 	mov.w	r2, #0
 80040b4:	f04f 0300 	mov.w	r3, #0
 80040b8:	00eb      	lsls	r3, r5, #3
 80040ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80040be:	00e2      	lsls	r2, r4, #3
 80040c0:	4614      	mov	r4, r2
 80040c2:	461d      	mov	r5, r3
 80040c4:	4643      	mov	r3, r8
 80040c6:	18e3      	adds	r3, r4, r3
 80040c8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80040cc:	464b      	mov	r3, r9
 80040ce:	eb45 0303 	adc.w	r3, r5, r3
 80040d2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80040d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	2200      	movs	r2, #0
 80040de:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80040e2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80040e6:	f04f 0200 	mov.w	r2, #0
 80040ea:	f04f 0300 	mov.w	r3, #0
 80040ee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80040f2:	4629      	mov	r1, r5
 80040f4:	008b      	lsls	r3, r1, #2
 80040f6:	4621      	mov	r1, r4
 80040f8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80040fc:	4621      	mov	r1, r4
 80040fe:	008a      	lsls	r2, r1, #2
 8004100:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004104:	f7fc fde0 	bl	8000cc8 <__aeabi_uldivmod>
 8004108:	4602      	mov	r2, r0
 800410a:	460b      	mov	r3, r1
 800410c:	4b60      	ldr	r3, [pc, #384]	; (8004290 <UART_SetConfig+0x4e4>)
 800410e:	fba3 2302 	umull	r2, r3, r3, r2
 8004112:	095b      	lsrs	r3, r3, #5
 8004114:	011c      	lsls	r4, r3, #4
 8004116:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800411a:	2200      	movs	r2, #0
 800411c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004120:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004124:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004128:	4642      	mov	r2, r8
 800412a:	464b      	mov	r3, r9
 800412c:	1891      	adds	r1, r2, r2
 800412e:	61b9      	str	r1, [r7, #24]
 8004130:	415b      	adcs	r3, r3
 8004132:	61fb      	str	r3, [r7, #28]
 8004134:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004138:	4641      	mov	r1, r8
 800413a:	1851      	adds	r1, r2, r1
 800413c:	6139      	str	r1, [r7, #16]
 800413e:	4649      	mov	r1, r9
 8004140:	414b      	adcs	r3, r1
 8004142:	617b      	str	r3, [r7, #20]
 8004144:	f04f 0200 	mov.w	r2, #0
 8004148:	f04f 0300 	mov.w	r3, #0
 800414c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004150:	4659      	mov	r1, fp
 8004152:	00cb      	lsls	r3, r1, #3
 8004154:	4651      	mov	r1, sl
 8004156:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800415a:	4651      	mov	r1, sl
 800415c:	00ca      	lsls	r2, r1, #3
 800415e:	4610      	mov	r0, r2
 8004160:	4619      	mov	r1, r3
 8004162:	4603      	mov	r3, r0
 8004164:	4642      	mov	r2, r8
 8004166:	189b      	adds	r3, r3, r2
 8004168:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800416c:	464b      	mov	r3, r9
 800416e:	460a      	mov	r2, r1
 8004170:	eb42 0303 	adc.w	r3, r2, r3
 8004174:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	2200      	movs	r2, #0
 8004180:	67bb      	str	r3, [r7, #120]	; 0x78
 8004182:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004184:	f04f 0200 	mov.w	r2, #0
 8004188:	f04f 0300 	mov.w	r3, #0
 800418c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004190:	4649      	mov	r1, r9
 8004192:	008b      	lsls	r3, r1, #2
 8004194:	4641      	mov	r1, r8
 8004196:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800419a:	4641      	mov	r1, r8
 800419c:	008a      	lsls	r2, r1, #2
 800419e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80041a2:	f7fc fd91 	bl	8000cc8 <__aeabi_uldivmod>
 80041a6:	4602      	mov	r2, r0
 80041a8:	460b      	mov	r3, r1
 80041aa:	4b39      	ldr	r3, [pc, #228]	; (8004290 <UART_SetConfig+0x4e4>)
 80041ac:	fba3 1302 	umull	r1, r3, r3, r2
 80041b0:	095b      	lsrs	r3, r3, #5
 80041b2:	2164      	movs	r1, #100	; 0x64
 80041b4:	fb01 f303 	mul.w	r3, r1, r3
 80041b8:	1ad3      	subs	r3, r2, r3
 80041ba:	011b      	lsls	r3, r3, #4
 80041bc:	3332      	adds	r3, #50	; 0x32
 80041be:	4a34      	ldr	r2, [pc, #208]	; (8004290 <UART_SetConfig+0x4e4>)
 80041c0:	fba2 2303 	umull	r2, r3, r2, r3
 80041c4:	095b      	lsrs	r3, r3, #5
 80041c6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80041ca:	441c      	add	r4, r3
 80041cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80041d0:	2200      	movs	r2, #0
 80041d2:	673b      	str	r3, [r7, #112]	; 0x70
 80041d4:	677a      	str	r2, [r7, #116]	; 0x74
 80041d6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80041da:	4642      	mov	r2, r8
 80041dc:	464b      	mov	r3, r9
 80041de:	1891      	adds	r1, r2, r2
 80041e0:	60b9      	str	r1, [r7, #8]
 80041e2:	415b      	adcs	r3, r3
 80041e4:	60fb      	str	r3, [r7, #12]
 80041e6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80041ea:	4641      	mov	r1, r8
 80041ec:	1851      	adds	r1, r2, r1
 80041ee:	6039      	str	r1, [r7, #0]
 80041f0:	4649      	mov	r1, r9
 80041f2:	414b      	adcs	r3, r1
 80041f4:	607b      	str	r3, [r7, #4]
 80041f6:	f04f 0200 	mov.w	r2, #0
 80041fa:	f04f 0300 	mov.w	r3, #0
 80041fe:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004202:	4659      	mov	r1, fp
 8004204:	00cb      	lsls	r3, r1, #3
 8004206:	4651      	mov	r1, sl
 8004208:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800420c:	4651      	mov	r1, sl
 800420e:	00ca      	lsls	r2, r1, #3
 8004210:	4610      	mov	r0, r2
 8004212:	4619      	mov	r1, r3
 8004214:	4603      	mov	r3, r0
 8004216:	4642      	mov	r2, r8
 8004218:	189b      	adds	r3, r3, r2
 800421a:	66bb      	str	r3, [r7, #104]	; 0x68
 800421c:	464b      	mov	r3, r9
 800421e:	460a      	mov	r2, r1
 8004220:	eb42 0303 	adc.w	r3, r2, r3
 8004224:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004226:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	2200      	movs	r2, #0
 800422e:	663b      	str	r3, [r7, #96]	; 0x60
 8004230:	667a      	str	r2, [r7, #100]	; 0x64
 8004232:	f04f 0200 	mov.w	r2, #0
 8004236:	f04f 0300 	mov.w	r3, #0
 800423a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800423e:	4649      	mov	r1, r9
 8004240:	008b      	lsls	r3, r1, #2
 8004242:	4641      	mov	r1, r8
 8004244:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004248:	4641      	mov	r1, r8
 800424a:	008a      	lsls	r2, r1, #2
 800424c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004250:	f7fc fd3a 	bl	8000cc8 <__aeabi_uldivmod>
 8004254:	4602      	mov	r2, r0
 8004256:	460b      	mov	r3, r1
 8004258:	4b0d      	ldr	r3, [pc, #52]	; (8004290 <UART_SetConfig+0x4e4>)
 800425a:	fba3 1302 	umull	r1, r3, r3, r2
 800425e:	095b      	lsrs	r3, r3, #5
 8004260:	2164      	movs	r1, #100	; 0x64
 8004262:	fb01 f303 	mul.w	r3, r1, r3
 8004266:	1ad3      	subs	r3, r2, r3
 8004268:	011b      	lsls	r3, r3, #4
 800426a:	3332      	adds	r3, #50	; 0x32
 800426c:	4a08      	ldr	r2, [pc, #32]	; (8004290 <UART_SetConfig+0x4e4>)
 800426e:	fba2 2303 	umull	r2, r3, r2, r3
 8004272:	095b      	lsrs	r3, r3, #5
 8004274:	f003 020f 	and.w	r2, r3, #15
 8004278:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4422      	add	r2, r4
 8004280:	609a      	str	r2, [r3, #8]
}
 8004282:	bf00      	nop
 8004284:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004288:	46bd      	mov	sp, r7
 800428a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800428e:	bf00      	nop
 8004290:	51eb851f 	.word	0x51eb851f

08004294 <__errno>:
 8004294:	4b01      	ldr	r3, [pc, #4]	; (800429c <__errno+0x8>)
 8004296:	6818      	ldr	r0, [r3, #0]
 8004298:	4770      	bx	lr
 800429a:	bf00      	nop
 800429c:	2000000c 	.word	0x2000000c

080042a0 <__libc_init_array>:
 80042a0:	b570      	push	{r4, r5, r6, lr}
 80042a2:	4d0d      	ldr	r5, [pc, #52]	; (80042d8 <__libc_init_array+0x38>)
 80042a4:	4c0d      	ldr	r4, [pc, #52]	; (80042dc <__libc_init_array+0x3c>)
 80042a6:	1b64      	subs	r4, r4, r5
 80042a8:	10a4      	asrs	r4, r4, #2
 80042aa:	2600      	movs	r6, #0
 80042ac:	42a6      	cmp	r6, r4
 80042ae:	d109      	bne.n	80042c4 <__libc_init_array+0x24>
 80042b0:	4d0b      	ldr	r5, [pc, #44]	; (80042e0 <__libc_init_array+0x40>)
 80042b2:	4c0c      	ldr	r4, [pc, #48]	; (80042e4 <__libc_init_array+0x44>)
 80042b4:	f004 fc90 	bl	8008bd8 <_init>
 80042b8:	1b64      	subs	r4, r4, r5
 80042ba:	10a4      	asrs	r4, r4, #2
 80042bc:	2600      	movs	r6, #0
 80042be:	42a6      	cmp	r6, r4
 80042c0:	d105      	bne.n	80042ce <__libc_init_array+0x2e>
 80042c2:	bd70      	pop	{r4, r5, r6, pc}
 80042c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80042c8:	4798      	blx	r3
 80042ca:	3601      	adds	r6, #1
 80042cc:	e7ee      	b.n	80042ac <__libc_init_array+0xc>
 80042ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80042d2:	4798      	blx	r3
 80042d4:	3601      	adds	r6, #1
 80042d6:	e7f2      	b.n	80042be <__libc_init_array+0x1e>
 80042d8:	080090e4 	.word	0x080090e4
 80042dc:	080090e4 	.word	0x080090e4
 80042e0:	080090e4 	.word	0x080090e4
 80042e4:	080090e8 	.word	0x080090e8

080042e8 <memset>:
 80042e8:	4402      	add	r2, r0
 80042ea:	4603      	mov	r3, r0
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d100      	bne.n	80042f2 <memset+0xa>
 80042f0:	4770      	bx	lr
 80042f2:	f803 1b01 	strb.w	r1, [r3], #1
 80042f6:	e7f9      	b.n	80042ec <memset+0x4>

080042f8 <__cvt>:
 80042f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80042fc:	ec55 4b10 	vmov	r4, r5, d0
 8004300:	2d00      	cmp	r5, #0
 8004302:	460e      	mov	r6, r1
 8004304:	4619      	mov	r1, r3
 8004306:	462b      	mov	r3, r5
 8004308:	bfbb      	ittet	lt
 800430a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800430e:	461d      	movlt	r5, r3
 8004310:	2300      	movge	r3, #0
 8004312:	232d      	movlt	r3, #45	; 0x2d
 8004314:	700b      	strb	r3, [r1, #0]
 8004316:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004318:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800431c:	4691      	mov	r9, r2
 800431e:	f023 0820 	bic.w	r8, r3, #32
 8004322:	bfbc      	itt	lt
 8004324:	4622      	movlt	r2, r4
 8004326:	4614      	movlt	r4, r2
 8004328:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800432c:	d005      	beq.n	800433a <__cvt+0x42>
 800432e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004332:	d100      	bne.n	8004336 <__cvt+0x3e>
 8004334:	3601      	adds	r6, #1
 8004336:	2102      	movs	r1, #2
 8004338:	e000      	b.n	800433c <__cvt+0x44>
 800433a:	2103      	movs	r1, #3
 800433c:	ab03      	add	r3, sp, #12
 800433e:	9301      	str	r3, [sp, #4]
 8004340:	ab02      	add	r3, sp, #8
 8004342:	9300      	str	r3, [sp, #0]
 8004344:	ec45 4b10 	vmov	d0, r4, r5
 8004348:	4653      	mov	r3, sl
 800434a:	4632      	mov	r2, r6
 800434c:	f001 fdac 	bl	8005ea8 <_dtoa_r>
 8004350:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004354:	4607      	mov	r7, r0
 8004356:	d102      	bne.n	800435e <__cvt+0x66>
 8004358:	f019 0f01 	tst.w	r9, #1
 800435c:	d022      	beq.n	80043a4 <__cvt+0xac>
 800435e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004362:	eb07 0906 	add.w	r9, r7, r6
 8004366:	d110      	bne.n	800438a <__cvt+0x92>
 8004368:	783b      	ldrb	r3, [r7, #0]
 800436a:	2b30      	cmp	r3, #48	; 0x30
 800436c:	d10a      	bne.n	8004384 <__cvt+0x8c>
 800436e:	2200      	movs	r2, #0
 8004370:	2300      	movs	r3, #0
 8004372:	4620      	mov	r0, r4
 8004374:	4629      	mov	r1, r5
 8004376:	f7fc fbc7 	bl	8000b08 <__aeabi_dcmpeq>
 800437a:	b918      	cbnz	r0, 8004384 <__cvt+0x8c>
 800437c:	f1c6 0601 	rsb	r6, r6, #1
 8004380:	f8ca 6000 	str.w	r6, [sl]
 8004384:	f8da 3000 	ldr.w	r3, [sl]
 8004388:	4499      	add	r9, r3
 800438a:	2200      	movs	r2, #0
 800438c:	2300      	movs	r3, #0
 800438e:	4620      	mov	r0, r4
 8004390:	4629      	mov	r1, r5
 8004392:	f7fc fbb9 	bl	8000b08 <__aeabi_dcmpeq>
 8004396:	b108      	cbz	r0, 800439c <__cvt+0xa4>
 8004398:	f8cd 900c 	str.w	r9, [sp, #12]
 800439c:	2230      	movs	r2, #48	; 0x30
 800439e:	9b03      	ldr	r3, [sp, #12]
 80043a0:	454b      	cmp	r3, r9
 80043a2:	d307      	bcc.n	80043b4 <__cvt+0xbc>
 80043a4:	9b03      	ldr	r3, [sp, #12]
 80043a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80043a8:	1bdb      	subs	r3, r3, r7
 80043aa:	4638      	mov	r0, r7
 80043ac:	6013      	str	r3, [r2, #0]
 80043ae:	b004      	add	sp, #16
 80043b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043b4:	1c59      	adds	r1, r3, #1
 80043b6:	9103      	str	r1, [sp, #12]
 80043b8:	701a      	strb	r2, [r3, #0]
 80043ba:	e7f0      	b.n	800439e <__cvt+0xa6>

080043bc <__exponent>:
 80043bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80043be:	4603      	mov	r3, r0
 80043c0:	2900      	cmp	r1, #0
 80043c2:	bfb8      	it	lt
 80043c4:	4249      	neglt	r1, r1
 80043c6:	f803 2b02 	strb.w	r2, [r3], #2
 80043ca:	bfb4      	ite	lt
 80043cc:	222d      	movlt	r2, #45	; 0x2d
 80043ce:	222b      	movge	r2, #43	; 0x2b
 80043d0:	2909      	cmp	r1, #9
 80043d2:	7042      	strb	r2, [r0, #1]
 80043d4:	dd2a      	ble.n	800442c <__exponent+0x70>
 80043d6:	f10d 0407 	add.w	r4, sp, #7
 80043da:	46a4      	mov	ip, r4
 80043dc:	270a      	movs	r7, #10
 80043de:	46a6      	mov	lr, r4
 80043e0:	460a      	mov	r2, r1
 80043e2:	fb91 f6f7 	sdiv	r6, r1, r7
 80043e6:	fb07 1516 	mls	r5, r7, r6, r1
 80043ea:	3530      	adds	r5, #48	; 0x30
 80043ec:	2a63      	cmp	r2, #99	; 0x63
 80043ee:	f104 34ff 	add.w	r4, r4, #4294967295
 80043f2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80043f6:	4631      	mov	r1, r6
 80043f8:	dcf1      	bgt.n	80043de <__exponent+0x22>
 80043fa:	3130      	adds	r1, #48	; 0x30
 80043fc:	f1ae 0502 	sub.w	r5, lr, #2
 8004400:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004404:	1c44      	adds	r4, r0, #1
 8004406:	4629      	mov	r1, r5
 8004408:	4561      	cmp	r1, ip
 800440a:	d30a      	bcc.n	8004422 <__exponent+0x66>
 800440c:	f10d 0209 	add.w	r2, sp, #9
 8004410:	eba2 020e 	sub.w	r2, r2, lr
 8004414:	4565      	cmp	r5, ip
 8004416:	bf88      	it	hi
 8004418:	2200      	movhi	r2, #0
 800441a:	4413      	add	r3, r2
 800441c:	1a18      	subs	r0, r3, r0
 800441e:	b003      	add	sp, #12
 8004420:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004422:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004426:	f804 2f01 	strb.w	r2, [r4, #1]!
 800442a:	e7ed      	b.n	8004408 <__exponent+0x4c>
 800442c:	2330      	movs	r3, #48	; 0x30
 800442e:	3130      	adds	r1, #48	; 0x30
 8004430:	7083      	strb	r3, [r0, #2]
 8004432:	70c1      	strb	r1, [r0, #3]
 8004434:	1d03      	adds	r3, r0, #4
 8004436:	e7f1      	b.n	800441c <__exponent+0x60>

08004438 <_printf_float>:
 8004438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800443c:	ed2d 8b02 	vpush	{d8}
 8004440:	b08d      	sub	sp, #52	; 0x34
 8004442:	460c      	mov	r4, r1
 8004444:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004448:	4616      	mov	r6, r2
 800444a:	461f      	mov	r7, r3
 800444c:	4605      	mov	r5, r0
 800444e:	f002 fe89 	bl	8007164 <_localeconv_r>
 8004452:	f8d0 a000 	ldr.w	sl, [r0]
 8004456:	4650      	mov	r0, sl
 8004458:	f7fb feda 	bl	8000210 <strlen>
 800445c:	2300      	movs	r3, #0
 800445e:	930a      	str	r3, [sp, #40]	; 0x28
 8004460:	6823      	ldr	r3, [r4, #0]
 8004462:	9305      	str	r3, [sp, #20]
 8004464:	f8d8 3000 	ldr.w	r3, [r8]
 8004468:	f894 b018 	ldrb.w	fp, [r4, #24]
 800446c:	3307      	adds	r3, #7
 800446e:	f023 0307 	bic.w	r3, r3, #7
 8004472:	f103 0208 	add.w	r2, r3, #8
 8004476:	f8c8 2000 	str.w	r2, [r8]
 800447a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800447e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004482:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004486:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800448a:	9307      	str	r3, [sp, #28]
 800448c:	f8cd 8018 	str.w	r8, [sp, #24]
 8004490:	ee08 0a10 	vmov	s16, r0
 8004494:	4b9f      	ldr	r3, [pc, #636]	; (8004714 <_printf_float+0x2dc>)
 8004496:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800449a:	f04f 32ff 	mov.w	r2, #4294967295
 800449e:	f7fc fb65 	bl	8000b6c <__aeabi_dcmpun>
 80044a2:	bb88      	cbnz	r0, 8004508 <_printf_float+0xd0>
 80044a4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80044a8:	4b9a      	ldr	r3, [pc, #616]	; (8004714 <_printf_float+0x2dc>)
 80044aa:	f04f 32ff 	mov.w	r2, #4294967295
 80044ae:	f7fc fb3f 	bl	8000b30 <__aeabi_dcmple>
 80044b2:	bb48      	cbnz	r0, 8004508 <_printf_float+0xd0>
 80044b4:	2200      	movs	r2, #0
 80044b6:	2300      	movs	r3, #0
 80044b8:	4640      	mov	r0, r8
 80044ba:	4649      	mov	r1, r9
 80044bc:	f7fc fb2e 	bl	8000b1c <__aeabi_dcmplt>
 80044c0:	b110      	cbz	r0, 80044c8 <_printf_float+0x90>
 80044c2:	232d      	movs	r3, #45	; 0x2d
 80044c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80044c8:	4b93      	ldr	r3, [pc, #588]	; (8004718 <_printf_float+0x2e0>)
 80044ca:	4894      	ldr	r0, [pc, #592]	; (800471c <_printf_float+0x2e4>)
 80044cc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80044d0:	bf94      	ite	ls
 80044d2:	4698      	movls	r8, r3
 80044d4:	4680      	movhi	r8, r0
 80044d6:	2303      	movs	r3, #3
 80044d8:	6123      	str	r3, [r4, #16]
 80044da:	9b05      	ldr	r3, [sp, #20]
 80044dc:	f023 0204 	bic.w	r2, r3, #4
 80044e0:	6022      	str	r2, [r4, #0]
 80044e2:	f04f 0900 	mov.w	r9, #0
 80044e6:	9700      	str	r7, [sp, #0]
 80044e8:	4633      	mov	r3, r6
 80044ea:	aa0b      	add	r2, sp, #44	; 0x2c
 80044ec:	4621      	mov	r1, r4
 80044ee:	4628      	mov	r0, r5
 80044f0:	f000 f9d8 	bl	80048a4 <_printf_common>
 80044f4:	3001      	adds	r0, #1
 80044f6:	f040 8090 	bne.w	800461a <_printf_float+0x1e2>
 80044fa:	f04f 30ff 	mov.w	r0, #4294967295
 80044fe:	b00d      	add	sp, #52	; 0x34
 8004500:	ecbd 8b02 	vpop	{d8}
 8004504:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004508:	4642      	mov	r2, r8
 800450a:	464b      	mov	r3, r9
 800450c:	4640      	mov	r0, r8
 800450e:	4649      	mov	r1, r9
 8004510:	f7fc fb2c 	bl	8000b6c <__aeabi_dcmpun>
 8004514:	b140      	cbz	r0, 8004528 <_printf_float+0xf0>
 8004516:	464b      	mov	r3, r9
 8004518:	2b00      	cmp	r3, #0
 800451a:	bfbc      	itt	lt
 800451c:	232d      	movlt	r3, #45	; 0x2d
 800451e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004522:	487f      	ldr	r0, [pc, #508]	; (8004720 <_printf_float+0x2e8>)
 8004524:	4b7f      	ldr	r3, [pc, #508]	; (8004724 <_printf_float+0x2ec>)
 8004526:	e7d1      	b.n	80044cc <_printf_float+0x94>
 8004528:	6863      	ldr	r3, [r4, #4]
 800452a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800452e:	9206      	str	r2, [sp, #24]
 8004530:	1c5a      	adds	r2, r3, #1
 8004532:	d13f      	bne.n	80045b4 <_printf_float+0x17c>
 8004534:	2306      	movs	r3, #6
 8004536:	6063      	str	r3, [r4, #4]
 8004538:	9b05      	ldr	r3, [sp, #20]
 800453a:	6861      	ldr	r1, [r4, #4]
 800453c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004540:	2300      	movs	r3, #0
 8004542:	9303      	str	r3, [sp, #12]
 8004544:	ab0a      	add	r3, sp, #40	; 0x28
 8004546:	e9cd b301 	strd	fp, r3, [sp, #4]
 800454a:	ab09      	add	r3, sp, #36	; 0x24
 800454c:	ec49 8b10 	vmov	d0, r8, r9
 8004550:	9300      	str	r3, [sp, #0]
 8004552:	6022      	str	r2, [r4, #0]
 8004554:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004558:	4628      	mov	r0, r5
 800455a:	f7ff fecd 	bl	80042f8 <__cvt>
 800455e:	9b06      	ldr	r3, [sp, #24]
 8004560:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004562:	2b47      	cmp	r3, #71	; 0x47
 8004564:	4680      	mov	r8, r0
 8004566:	d108      	bne.n	800457a <_printf_float+0x142>
 8004568:	1cc8      	adds	r0, r1, #3
 800456a:	db02      	blt.n	8004572 <_printf_float+0x13a>
 800456c:	6863      	ldr	r3, [r4, #4]
 800456e:	4299      	cmp	r1, r3
 8004570:	dd41      	ble.n	80045f6 <_printf_float+0x1be>
 8004572:	f1ab 0b02 	sub.w	fp, fp, #2
 8004576:	fa5f fb8b 	uxtb.w	fp, fp
 800457a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800457e:	d820      	bhi.n	80045c2 <_printf_float+0x18a>
 8004580:	3901      	subs	r1, #1
 8004582:	465a      	mov	r2, fp
 8004584:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004588:	9109      	str	r1, [sp, #36]	; 0x24
 800458a:	f7ff ff17 	bl	80043bc <__exponent>
 800458e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004590:	1813      	adds	r3, r2, r0
 8004592:	2a01      	cmp	r2, #1
 8004594:	4681      	mov	r9, r0
 8004596:	6123      	str	r3, [r4, #16]
 8004598:	dc02      	bgt.n	80045a0 <_printf_float+0x168>
 800459a:	6822      	ldr	r2, [r4, #0]
 800459c:	07d2      	lsls	r2, r2, #31
 800459e:	d501      	bpl.n	80045a4 <_printf_float+0x16c>
 80045a0:	3301      	adds	r3, #1
 80045a2:	6123      	str	r3, [r4, #16]
 80045a4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d09c      	beq.n	80044e6 <_printf_float+0xae>
 80045ac:	232d      	movs	r3, #45	; 0x2d
 80045ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80045b2:	e798      	b.n	80044e6 <_printf_float+0xae>
 80045b4:	9a06      	ldr	r2, [sp, #24]
 80045b6:	2a47      	cmp	r2, #71	; 0x47
 80045b8:	d1be      	bne.n	8004538 <_printf_float+0x100>
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d1bc      	bne.n	8004538 <_printf_float+0x100>
 80045be:	2301      	movs	r3, #1
 80045c0:	e7b9      	b.n	8004536 <_printf_float+0xfe>
 80045c2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80045c6:	d118      	bne.n	80045fa <_printf_float+0x1c2>
 80045c8:	2900      	cmp	r1, #0
 80045ca:	6863      	ldr	r3, [r4, #4]
 80045cc:	dd0b      	ble.n	80045e6 <_printf_float+0x1ae>
 80045ce:	6121      	str	r1, [r4, #16]
 80045d0:	b913      	cbnz	r3, 80045d8 <_printf_float+0x1a0>
 80045d2:	6822      	ldr	r2, [r4, #0]
 80045d4:	07d0      	lsls	r0, r2, #31
 80045d6:	d502      	bpl.n	80045de <_printf_float+0x1a6>
 80045d8:	3301      	adds	r3, #1
 80045da:	440b      	add	r3, r1
 80045dc:	6123      	str	r3, [r4, #16]
 80045de:	65a1      	str	r1, [r4, #88]	; 0x58
 80045e0:	f04f 0900 	mov.w	r9, #0
 80045e4:	e7de      	b.n	80045a4 <_printf_float+0x16c>
 80045e6:	b913      	cbnz	r3, 80045ee <_printf_float+0x1b6>
 80045e8:	6822      	ldr	r2, [r4, #0]
 80045ea:	07d2      	lsls	r2, r2, #31
 80045ec:	d501      	bpl.n	80045f2 <_printf_float+0x1ba>
 80045ee:	3302      	adds	r3, #2
 80045f0:	e7f4      	b.n	80045dc <_printf_float+0x1a4>
 80045f2:	2301      	movs	r3, #1
 80045f4:	e7f2      	b.n	80045dc <_printf_float+0x1a4>
 80045f6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80045fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80045fc:	4299      	cmp	r1, r3
 80045fe:	db05      	blt.n	800460c <_printf_float+0x1d4>
 8004600:	6823      	ldr	r3, [r4, #0]
 8004602:	6121      	str	r1, [r4, #16]
 8004604:	07d8      	lsls	r0, r3, #31
 8004606:	d5ea      	bpl.n	80045de <_printf_float+0x1a6>
 8004608:	1c4b      	adds	r3, r1, #1
 800460a:	e7e7      	b.n	80045dc <_printf_float+0x1a4>
 800460c:	2900      	cmp	r1, #0
 800460e:	bfd4      	ite	le
 8004610:	f1c1 0202 	rsble	r2, r1, #2
 8004614:	2201      	movgt	r2, #1
 8004616:	4413      	add	r3, r2
 8004618:	e7e0      	b.n	80045dc <_printf_float+0x1a4>
 800461a:	6823      	ldr	r3, [r4, #0]
 800461c:	055a      	lsls	r2, r3, #21
 800461e:	d407      	bmi.n	8004630 <_printf_float+0x1f8>
 8004620:	6923      	ldr	r3, [r4, #16]
 8004622:	4642      	mov	r2, r8
 8004624:	4631      	mov	r1, r6
 8004626:	4628      	mov	r0, r5
 8004628:	47b8      	blx	r7
 800462a:	3001      	adds	r0, #1
 800462c:	d12c      	bne.n	8004688 <_printf_float+0x250>
 800462e:	e764      	b.n	80044fa <_printf_float+0xc2>
 8004630:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004634:	f240 80e0 	bls.w	80047f8 <_printf_float+0x3c0>
 8004638:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800463c:	2200      	movs	r2, #0
 800463e:	2300      	movs	r3, #0
 8004640:	f7fc fa62 	bl	8000b08 <__aeabi_dcmpeq>
 8004644:	2800      	cmp	r0, #0
 8004646:	d034      	beq.n	80046b2 <_printf_float+0x27a>
 8004648:	4a37      	ldr	r2, [pc, #220]	; (8004728 <_printf_float+0x2f0>)
 800464a:	2301      	movs	r3, #1
 800464c:	4631      	mov	r1, r6
 800464e:	4628      	mov	r0, r5
 8004650:	47b8      	blx	r7
 8004652:	3001      	adds	r0, #1
 8004654:	f43f af51 	beq.w	80044fa <_printf_float+0xc2>
 8004658:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800465c:	429a      	cmp	r2, r3
 800465e:	db02      	blt.n	8004666 <_printf_float+0x22e>
 8004660:	6823      	ldr	r3, [r4, #0]
 8004662:	07d8      	lsls	r0, r3, #31
 8004664:	d510      	bpl.n	8004688 <_printf_float+0x250>
 8004666:	ee18 3a10 	vmov	r3, s16
 800466a:	4652      	mov	r2, sl
 800466c:	4631      	mov	r1, r6
 800466e:	4628      	mov	r0, r5
 8004670:	47b8      	blx	r7
 8004672:	3001      	adds	r0, #1
 8004674:	f43f af41 	beq.w	80044fa <_printf_float+0xc2>
 8004678:	f04f 0800 	mov.w	r8, #0
 800467c:	f104 091a 	add.w	r9, r4, #26
 8004680:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004682:	3b01      	subs	r3, #1
 8004684:	4543      	cmp	r3, r8
 8004686:	dc09      	bgt.n	800469c <_printf_float+0x264>
 8004688:	6823      	ldr	r3, [r4, #0]
 800468a:	079b      	lsls	r3, r3, #30
 800468c:	f100 8105 	bmi.w	800489a <_printf_float+0x462>
 8004690:	68e0      	ldr	r0, [r4, #12]
 8004692:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004694:	4298      	cmp	r0, r3
 8004696:	bfb8      	it	lt
 8004698:	4618      	movlt	r0, r3
 800469a:	e730      	b.n	80044fe <_printf_float+0xc6>
 800469c:	2301      	movs	r3, #1
 800469e:	464a      	mov	r2, r9
 80046a0:	4631      	mov	r1, r6
 80046a2:	4628      	mov	r0, r5
 80046a4:	47b8      	blx	r7
 80046a6:	3001      	adds	r0, #1
 80046a8:	f43f af27 	beq.w	80044fa <_printf_float+0xc2>
 80046ac:	f108 0801 	add.w	r8, r8, #1
 80046b0:	e7e6      	b.n	8004680 <_printf_float+0x248>
 80046b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	dc39      	bgt.n	800472c <_printf_float+0x2f4>
 80046b8:	4a1b      	ldr	r2, [pc, #108]	; (8004728 <_printf_float+0x2f0>)
 80046ba:	2301      	movs	r3, #1
 80046bc:	4631      	mov	r1, r6
 80046be:	4628      	mov	r0, r5
 80046c0:	47b8      	blx	r7
 80046c2:	3001      	adds	r0, #1
 80046c4:	f43f af19 	beq.w	80044fa <_printf_float+0xc2>
 80046c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80046cc:	4313      	orrs	r3, r2
 80046ce:	d102      	bne.n	80046d6 <_printf_float+0x29e>
 80046d0:	6823      	ldr	r3, [r4, #0]
 80046d2:	07d9      	lsls	r1, r3, #31
 80046d4:	d5d8      	bpl.n	8004688 <_printf_float+0x250>
 80046d6:	ee18 3a10 	vmov	r3, s16
 80046da:	4652      	mov	r2, sl
 80046dc:	4631      	mov	r1, r6
 80046de:	4628      	mov	r0, r5
 80046e0:	47b8      	blx	r7
 80046e2:	3001      	adds	r0, #1
 80046e4:	f43f af09 	beq.w	80044fa <_printf_float+0xc2>
 80046e8:	f04f 0900 	mov.w	r9, #0
 80046ec:	f104 0a1a 	add.w	sl, r4, #26
 80046f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80046f2:	425b      	negs	r3, r3
 80046f4:	454b      	cmp	r3, r9
 80046f6:	dc01      	bgt.n	80046fc <_printf_float+0x2c4>
 80046f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80046fa:	e792      	b.n	8004622 <_printf_float+0x1ea>
 80046fc:	2301      	movs	r3, #1
 80046fe:	4652      	mov	r2, sl
 8004700:	4631      	mov	r1, r6
 8004702:	4628      	mov	r0, r5
 8004704:	47b8      	blx	r7
 8004706:	3001      	adds	r0, #1
 8004708:	f43f aef7 	beq.w	80044fa <_printf_float+0xc2>
 800470c:	f109 0901 	add.w	r9, r9, #1
 8004710:	e7ee      	b.n	80046f0 <_printf_float+0x2b8>
 8004712:	bf00      	nop
 8004714:	7fefffff 	.word	0x7fefffff
 8004718:	08008c3c 	.word	0x08008c3c
 800471c:	08008c40 	.word	0x08008c40
 8004720:	08008c48 	.word	0x08008c48
 8004724:	08008c44 	.word	0x08008c44
 8004728:	08008c4c 	.word	0x08008c4c
 800472c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800472e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004730:	429a      	cmp	r2, r3
 8004732:	bfa8      	it	ge
 8004734:	461a      	movge	r2, r3
 8004736:	2a00      	cmp	r2, #0
 8004738:	4691      	mov	r9, r2
 800473a:	dc37      	bgt.n	80047ac <_printf_float+0x374>
 800473c:	f04f 0b00 	mov.w	fp, #0
 8004740:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004744:	f104 021a 	add.w	r2, r4, #26
 8004748:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800474a:	9305      	str	r3, [sp, #20]
 800474c:	eba3 0309 	sub.w	r3, r3, r9
 8004750:	455b      	cmp	r3, fp
 8004752:	dc33      	bgt.n	80047bc <_printf_float+0x384>
 8004754:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004758:	429a      	cmp	r2, r3
 800475a:	db3b      	blt.n	80047d4 <_printf_float+0x39c>
 800475c:	6823      	ldr	r3, [r4, #0]
 800475e:	07da      	lsls	r2, r3, #31
 8004760:	d438      	bmi.n	80047d4 <_printf_float+0x39c>
 8004762:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004764:	9a05      	ldr	r2, [sp, #20]
 8004766:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004768:	1a9a      	subs	r2, r3, r2
 800476a:	eba3 0901 	sub.w	r9, r3, r1
 800476e:	4591      	cmp	r9, r2
 8004770:	bfa8      	it	ge
 8004772:	4691      	movge	r9, r2
 8004774:	f1b9 0f00 	cmp.w	r9, #0
 8004778:	dc35      	bgt.n	80047e6 <_printf_float+0x3ae>
 800477a:	f04f 0800 	mov.w	r8, #0
 800477e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004782:	f104 0a1a 	add.w	sl, r4, #26
 8004786:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800478a:	1a9b      	subs	r3, r3, r2
 800478c:	eba3 0309 	sub.w	r3, r3, r9
 8004790:	4543      	cmp	r3, r8
 8004792:	f77f af79 	ble.w	8004688 <_printf_float+0x250>
 8004796:	2301      	movs	r3, #1
 8004798:	4652      	mov	r2, sl
 800479a:	4631      	mov	r1, r6
 800479c:	4628      	mov	r0, r5
 800479e:	47b8      	blx	r7
 80047a0:	3001      	adds	r0, #1
 80047a2:	f43f aeaa 	beq.w	80044fa <_printf_float+0xc2>
 80047a6:	f108 0801 	add.w	r8, r8, #1
 80047aa:	e7ec      	b.n	8004786 <_printf_float+0x34e>
 80047ac:	4613      	mov	r3, r2
 80047ae:	4631      	mov	r1, r6
 80047b0:	4642      	mov	r2, r8
 80047b2:	4628      	mov	r0, r5
 80047b4:	47b8      	blx	r7
 80047b6:	3001      	adds	r0, #1
 80047b8:	d1c0      	bne.n	800473c <_printf_float+0x304>
 80047ba:	e69e      	b.n	80044fa <_printf_float+0xc2>
 80047bc:	2301      	movs	r3, #1
 80047be:	4631      	mov	r1, r6
 80047c0:	4628      	mov	r0, r5
 80047c2:	9205      	str	r2, [sp, #20]
 80047c4:	47b8      	blx	r7
 80047c6:	3001      	adds	r0, #1
 80047c8:	f43f ae97 	beq.w	80044fa <_printf_float+0xc2>
 80047cc:	9a05      	ldr	r2, [sp, #20]
 80047ce:	f10b 0b01 	add.w	fp, fp, #1
 80047d2:	e7b9      	b.n	8004748 <_printf_float+0x310>
 80047d4:	ee18 3a10 	vmov	r3, s16
 80047d8:	4652      	mov	r2, sl
 80047da:	4631      	mov	r1, r6
 80047dc:	4628      	mov	r0, r5
 80047de:	47b8      	blx	r7
 80047e0:	3001      	adds	r0, #1
 80047e2:	d1be      	bne.n	8004762 <_printf_float+0x32a>
 80047e4:	e689      	b.n	80044fa <_printf_float+0xc2>
 80047e6:	9a05      	ldr	r2, [sp, #20]
 80047e8:	464b      	mov	r3, r9
 80047ea:	4442      	add	r2, r8
 80047ec:	4631      	mov	r1, r6
 80047ee:	4628      	mov	r0, r5
 80047f0:	47b8      	blx	r7
 80047f2:	3001      	adds	r0, #1
 80047f4:	d1c1      	bne.n	800477a <_printf_float+0x342>
 80047f6:	e680      	b.n	80044fa <_printf_float+0xc2>
 80047f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80047fa:	2a01      	cmp	r2, #1
 80047fc:	dc01      	bgt.n	8004802 <_printf_float+0x3ca>
 80047fe:	07db      	lsls	r3, r3, #31
 8004800:	d538      	bpl.n	8004874 <_printf_float+0x43c>
 8004802:	2301      	movs	r3, #1
 8004804:	4642      	mov	r2, r8
 8004806:	4631      	mov	r1, r6
 8004808:	4628      	mov	r0, r5
 800480a:	47b8      	blx	r7
 800480c:	3001      	adds	r0, #1
 800480e:	f43f ae74 	beq.w	80044fa <_printf_float+0xc2>
 8004812:	ee18 3a10 	vmov	r3, s16
 8004816:	4652      	mov	r2, sl
 8004818:	4631      	mov	r1, r6
 800481a:	4628      	mov	r0, r5
 800481c:	47b8      	blx	r7
 800481e:	3001      	adds	r0, #1
 8004820:	f43f ae6b 	beq.w	80044fa <_printf_float+0xc2>
 8004824:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004828:	2200      	movs	r2, #0
 800482a:	2300      	movs	r3, #0
 800482c:	f7fc f96c 	bl	8000b08 <__aeabi_dcmpeq>
 8004830:	b9d8      	cbnz	r0, 800486a <_printf_float+0x432>
 8004832:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004834:	f108 0201 	add.w	r2, r8, #1
 8004838:	3b01      	subs	r3, #1
 800483a:	4631      	mov	r1, r6
 800483c:	4628      	mov	r0, r5
 800483e:	47b8      	blx	r7
 8004840:	3001      	adds	r0, #1
 8004842:	d10e      	bne.n	8004862 <_printf_float+0x42a>
 8004844:	e659      	b.n	80044fa <_printf_float+0xc2>
 8004846:	2301      	movs	r3, #1
 8004848:	4652      	mov	r2, sl
 800484a:	4631      	mov	r1, r6
 800484c:	4628      	mov	r0, r5
 800484e:	47b8      	blx	r7
 8004850:	3001      	adds	r0, #1
 8004852:	f43f ae52 	beq.w	80044fa <_printf_float+0xc2>
 8004856:	f108 0801 	add.w	r8, r8, #1
 800485a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800485c:	3b01      	subs	r3, #1
 800485e:	4543      	cmp	r3, r8
 8004860:	dcf1      	bgt.n	8004846 <_printf_float+0x40e>
 8004862:	464b      	mov	r3, r9
 8004864:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004868:	e6dc      	b.n	8004624 <_printf_float+0x1ec>
 800486a:	f04f 0800 	mov.w	r8, #0
 800486e:	f104 0a1a 	add.w	sl, r4, #26
 8004872:	e7f2      	b.n	800485a <_printf_float+0x422>
 8004874:	2301      	movs	r3, #1
 8004876:	4642      	mov	r2, r8
 8004878:	e7df      	b.n	800483a <_printf_float+0x402>
 800487a:	2301      	movs	r3, #1
 800487c:	464a      	mov	r2, r9
 800487e:	4631      	mov	r1, r6
 8004880:	4628      	mov	r0, r5
 8004882:	47b8      	blx	r7
 8004884:	3001      	adds	r0, #1
 8004886:	f43f ae38 	beq.w	80044fa <_printf_float+0xc2>
 800488a:	f108 0801 	add.w	r8, r8, #1
 800488e:	68e3      	ldr	r3, [r4, #12]
 8004890:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004892:	1a5b      	subs	r3, r3, r1
 8004894:	4543      	cmp	r3, r8
 8004896:	dcf0      	bgt.n	800487a <_printf_float+0x442>
 8004898:	e6fa      	b.n	8004690 <_printf_float+0x258>
 800489a:	f04f 0800 	mov.w	r8, #0
 800489e:	f104 0919 	add.w	r9, r4, #25
 80048a2:	e7f4      	b.n	800488e <_printf_float+0x456>

080048a4 <_printf_common>:
 80048a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048a8:	4616      	mov	r6, r2
 80048aa:	4699      	mov	r9, r3
 80048ac:	688a      	ldr	r2, [r1, #8]
 80048ae:	690b      	ldr	r3, [r1, #16]
 80048b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80048b4:	4293      	cmp	r3, r2
 80048b6:	bfb8      	it	lt
 80048b8:	4613      	movlt	r3, r2
 80048ba:	6033      	str	r3, [r6, #0]
 80048bc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80048c0:	4607      	mov	r7, r0
 80048c2:	460c      	mov	r4, r1
 80048c4:	b10a      	cbz	r2, 80048ca <_printf_common+0x26>
 80048c6:	3301      	adds	r3, #1
 80048c8:	6033      	str	r3, [r6, #0]
 80048ca:	6823      	ldr	r3, [r4, #0]
 80048cc:	0699      	lsls	r1, r3, #26
 80048ce:	bf42      	ittt	mi
 80048d0:	6833      	ldrmi	r3, [r6, #0]
 80048d2:	3302      	addmi	r3, #2
 80048d4:	6033      	strmi	r3, [r6, #0]
 80048d6:	6825      	ldr	r5, [r4, #0]
 80048d8:	f015 0506 	ands.w	r5, r5, #6
 80048dc:	d106      	bne.n	80048ec <_printf_common+0x48>
 80048de:	f104 0a19 	add.w	sl, r4, #25
 80048e2:	68e3      	ldr	r3, [r4, #12]
 80048e4:	6832      	ldr	r2, [r6, #0]
 80048e6:	1a9b      	subs	r3, r3, r2
 80048e8:	42ab      	cmp	r3, r5
 80048ea:	dc26      	bgt.n	800493a <_printf_common+0x96>
 80048ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80048f0:	1e13      	subs	r3, r2, #0
 80048f2:	6822      	ldr	r2, [r4, #0]
 80048f4:	bf18      	it	ne
 80048f6:	2301      	movne	r3, #1
 80048f8:	0692      	lsls	r2, r2, #26
 80048fa:	d42b      	bmi.n	8004954 <_printf_common+0xb0>
 80048fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004900:	4649      	mov	r1, r9
 8004902:	4638      	mov	r0, r7
 8004904:	47c0      	blx	r8
 8004906:	3001      	adds	r0, #1
 8004908:	d01e      	beq.n	8004948 <_printf_common+0xa4>
 800490a:	6823      	ldr	r3, [r4, #0]
 800490c:	68e5      	ldr	r5, [r4, #12]
 800490e:	6832      	ldr	r2, [r6, #0]
 8004910:	f003 0306 	and.w	r3, r3, #6
 8004914:	2b04      	cmp	r3, #4
 8004916:	bf08      	it	eq
 8004918:	1aad      	subeq	r5, r5, r2
 800491a:	68a3      	ldr	r3, [r4, #8]
 800491c:	6922      	ldr	r2, [r4, #16]
 800491e:	bf0c      	ite	eq
 8004920:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004924:	2500      	movne	r5, #0
 8004926:	4293      	cmp	r3, r2
 8004928:	bfc4      	itt	gt
 800492a:	1a9b      	subgt	r3, r3, r2
 800492c:	18ed      	addgt	r5, r5, r3
 800492e:	2600      	movs	r6, #0
 8004930:	341a      	adds	r4, #26
 8004932:	42b5      	cmp	r5, r6
 8004934:	d11a      	bne.n	800496c <_printf_common+0xc8>
 8004936:	2000      	movs	r0, #0
 8004938:	e008      	b.n	800494c <_printf_common+0xa8>
 800493a:	2301      	movs	r3, #1
 800493c:	4652      	mov	r2, sl
 800493e:	4649      	mov	r1, r9
 8004940:	4638      	mov	r0, r7
 8004942:	47c0      	blx	r8
 8004944:	3001      	adds	r0, #1
 8004946:	d103      	bne.n	8004950 <_printf_common+0xac>
 8004948:	f04f 30ff 	mov.w	r0, #4294967295
 800494c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004950:	3501      	adds	r5, #1
 8004952:	e7c6      	b.n	80048e2 <_printf_common+0x3e>
 8004954:	18e1      	adds	r1, r4, r3
 8004956:	1c5a      	adds	r2, r3, #1
 8004958:	2030      	movs	r0, #48	; 0x30
 800495a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800495e:	4422      	add	r2, r4
 8004960:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004964:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004968:	3302      	adds	r3, #2
 800496a:	e7c7      	b.n	80048fc <_printf_common+0x58>
 800496c:	2301      	movs	r3, #1
 800496e:	4622      	mov	r2, r4
 8004970:	4649      	mov	r1, r9
 8004972:	4638      	mov	r0, r7
 8004974:	47c0      	blx	r8
 8004976:	3001      	adds	r0, #1
 8004978:	d0e6      	beq.n	8004948 <_printf_common+0xa4>
 800497a:	3601      	adds	r6, #1
 800497c:	e7d9      	b.n	8004932 <_printf_common+0x8e>
	...

08004980 <_printf_i>:
 8004980:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004984:	7e0f      	ldrb	r7, [r1, #24]
 8004986:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004988:	2f78      	cmp	r7, #120	; 0x78
 800498a:	4691      	mov	r9, r2
 800498c:	4680      	mov	r8, r0
 800498e:	460c      	mov	r4, r1
 8004990:	469a      	mov	sl, r3
 8004992:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004996:	d807      	bhi.n	80049a8 <_printf_i+0x28>
 8004998:	2f62      	cmp	r7, #98	; 0x62
 800499a:	d80a      	bhi.n	80049b2 <_printf_i+0x32>
 800499c:	2f00      	cmp	r7, #0
 800499e:	f000 80d8 	beq.w	8004b52 <_printf_i+0x1d2>
 80049a2:	2f58      	cmp	r7, #88	; 0x58
 80049a4:	f000 80a3 	beq.w	8004aee <_printf_i+0x16e>
 80049a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80049ac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80049b0:	e03a      	b.n	8004a28 <_printf_i+0xa8>
 80049b2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80049b6:	2b15      	cmp	r3, #21
 80049b8:	d8f6      	bhi.n	80049a8 <_printf_i+0x28>
 80049ba:	a101      	add	r1, pc, #4	; (adr r1, 80049c0 <_printf_i+0x40>)
 80049bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80049c0:	08004a19 	.word	0x08004a19
 80049c4:	08004a2d 	.word	0x08004a2d
 80049c8:	080049a9 	.word	0x080049a9
 80049cc:	080049a9 	.word	0x080049a9
 80049d0:	080049a9 	.word	0x080049a9
 80049d4:	080049a9 	.word	0x080049a9
 80049d8:	08004a2d 	.word	0x08004a2d
 80049dc:	080049a9 	.word	0x080049a9
 80049e0:	080049a9 	.word	0x080049a9
 80049e4:	080049a9 	.word	0x080049a9
 80049e8:	080049a9 	.word	0x080049a9
 80049ec:	08004b39 	.word	0x08004b39
 80049f0:	08004a5d 	.word	0x08004a5d
 80049f4:	08004b1b 	.word	0x08004b1b
 80049f8:	080049a9 	.word	0x080049a9
 80049fc:	080049a9 	.word	0x080049a9
 8004a00:	08004b5b 	.word	0x08004b5b
 8004a04:	080049a9 	.word	0x080049a9
 8004a08:	08004a5d 	.word	0x08004a5d
 8004a0c:	080049a9 	.word	0x080049a9
 8004a10:	080049a9 	.word	0x080049a9
 8004a14:	08004b23 	.word	0x08004b23
 8004a18:	682b      	ldr	r3, [r5, #0]
 8004a1a:	1d1a      	adds	r2, r3, #4
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	602a      	str	r2, [r5, #0]
 8004a20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004a24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004a28:	2301      	movs	r3, #1
 8004a2a:	e0a3      	b.n	8004b74 <_printf_i+0x1f4>
 8004a2c:	6820      	ldr	r0, [r4, #0]
 8004a2e:	6829      	ldr	r1, [r5, #0]
 8004a30:	0606      	lsls	r6, r0, #24
 8004a32:	f101 0304 	add.w	r3, r1, #4
 8004a36:	d50a      	bpl.n	8004a4e <_printf_i+0xce>
 8004a38:	680e      	ldr	r6, [r1, #0]
 8004a3a:	602b      	str	r3, [r5, #0]
 8004a3c:	2e00      	cmp	r6, #0
 8004a3e:	da03      	bge.n	8004a48 <_printf_i+0xc8>
 8004a40:	232d      	movs	r3, #45	; 0x2d
 8004a42:	4276      	negs	r6, r6
 8004a44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a48:	485e      	ldr	r0, [pc, #376]	; (8004bc4 <_printf_i+0x244>)
 8004a4a:	230a      	movs	r3, #10
 8004a4c:	e019      	b.n	8004a82 <_printf_i+0x102>
 8004a4e:	680e      	ldr	r6, [r1, #0]
 8004a50:	602b      	str	r3, [r5, #0]
 8004a52:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004a56:	bf18      	it	ne
 8004a58:	b236      	sxthne	r6, r6
 8004a5a:	e7ef      	b.n	8004a3c <_printf_i+0xbc>
 8004a5c:	682b      	ldr	r3, [r5, #0]
 8004a5e:	6820      	ldr	r0, [r4, #0]
 8004a60:	1d19      	adds	r1, r3, #4
 8004a62:	6029      	str	r1, [r5, #0]
 8004a64:	0601      	lsls	r1, r0, #24
 8004a66:	d501      	bpl.n	8004a6c <_printf_i+0xec>
 8004a68:	681e      	ldr	r6, [r3, #0]
 8004a6a:	e002      	b.n	8004a72 <_printf_i+0xf2>
 8004a6c:	0646      	lsls	r6, r0, #25
 8004a6e:	d5fb      	bpl.n	8004a68 <_printf_i+0xe8>
 8004a70:	881e      	ldrh	r6, [r3, #0]
 8004a72:	4854      	ldr	r0, [pc, #336]	; (8004bc4 <_printf_i+0x244>)
 8004a74:	2f6f      	cmp	r7, #111	; 0x6f
 8004a76:	bf0c      	ite	eq
 8004a78:	2308      	moveq	r3, #8
 8004a7a:	230a      	movne	r3, #10
 8004a7c:	2100      	movs	r1, #0
 8004a7e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004a82:	6865      	ldr	r5, [r4, #4]
 8004a84:	60a5      	str	r5, [r4, #8]
 8004a86:	2d00      	cmp	r5, #0
 8004a88:	bfa2      	ittt	ge
 8004a8a:	6821      	ldrge	r1, [r4, #0]
 8004a8c:	f021 0104 	bicge.w	r1, r1, #4
 8004a90:	6021      	strge	r1, [r4, #0]
 8004a92:	b90e      	cbnz	r6, 8004a98 <_printf_i+0x118>
 8004a94:	2d00      	cmp	r5, #0
 8004a96:	d04d      	beq.n	8004b34 <_printf_i+0x1b4>
 8004a98:	4615      	mov	r5, r2
 8004a9a:	fbb6 f1f3 	udiv	r1, r6, r3
 8004a9e:	fb03 6711 	mls	r7, r3, r1, r6
 8004aa2:	5dc7      	ldrb	r7, [r0, r7]
 8004aa4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004aa8:	4637      	mov	r7, r6
 8004aaa:	42bb      	cmp	r3, r7
 8004aac:	460e      	mov	r6, r1
 8004aae:	d9f4      	bls.n	8004a9a <_printf_i+0x11a>
 8004ab0:	2b08      	cmp	r3, #8
 8004ab2:	d10b      	bne.n	8004acc <_printf_i+0x14c>
 8004ab4:	6823      	ldr	r3, [r4, #0]
 8004ab6:	07de      	lsls	r6, r3, #31
 8004ab8:	d508      	bpl.n	8004acc <_printf_i+0x14c>
 8004aba:	6923      	ldr	r3, [r4, #16]
 8004abc:	6861      	ldr	r1, [r4, #4]
 8004abe:	4299      	cmp	r1, r3
 8004ac0:	bfde      	ittt	le
 8004ac2:	2330      	movle	r3, #48	; 0x30
 8004ac4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004ac8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004acc:	1b52      	subs	r2, r2, r5
 8004ace:	6122      	str	r2, [r4, #16]
 8004ad0:	f8cd a000 	str.w	sl, [sp]
 8004ad4:	464b      	mov	r3, r9
 8004ad6:	aa03      	add	r2, sp, #12
 8004ad8:	4621      	mov	r1, r4
 8004ada:	4640      	mov	r0, r8
 8004adc:	f7ff fee2 	bl	80048a4 <_printf_common>
 8004ae0:	3001      	adds	r0, #1
 8004ae2:	d14c      	bne.n	8004b7e <_printf_i+0x1fe>
 8004ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8004ae8:	b004      	add	sp, #16
 8004aea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004aee:	4835      	ldr	r0, [pc, #212]	; (8004bc4 <_printf_i+0x244>)
 8004af0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004af4:	6829      	ldr	r1, [r5, #0]
 8004af6:	6823      	ldr	r3, [r4, #0]
 8004af8:	f851 6b04 	ldr.w	r6, [r1], #4
 8004afc:	6029      	str	r1, [r5, #0]
 8004afe:	061d      	lsls	r5, r3, #24
 8004b00:	d514      	bpl.n	8004b2c <_printf_i+0x1ac>
 8004b02:	07df      	lsls	r7, r3, #31
 8004b04:	bf44      	itt	mi
 8004b06:	f043 0320 	orrmi.w	r3, r3, #32
 8004b0a:	6023      	strmi	r3, [r4, #0]
 8004b0c:	b91e      	cbnz	r6, 8004b16 <_printf_i+0x196>
 8004b0e:	6823      	ldr	r3, [r4, #0]
 8004b10:	f023 0320 	bic.w	r3, r3, #32
 8004b14:	6023      	str	r3, [r4, #0]
 8004b16:	2310      	movs	r3, #16
 8004b18:	e7b0      	b.n	8004a7c <_printf_i+0xfc>
 8004b1a:	6823      	ldr	r3, [r4, #0]
 8004b1c:	f043 0320 	orr.w	r3, r3, #32
 8004b20:	6023      	str	r3, [r4, #0]
 8004b22:	2378      	movs	r3, #120	; 0x78
 8004b24:	4828      	ldr	r0, [pc, #160]	; (8004bc8 <_printf_i+0x248>)
 8004b26:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004b2a:	e7e3      	b.n	8004af4 <_printf_i+0x174>
 8004b2c:	0659      	lsls	r1, r3, #25
 8004b2e:	bf48      	it	mi
 8004b30:	b2b6      	uxthmi	r6, r6
 8004b32:	e7e6      	b.n	8004b02 <_printf_i+0x182>
 8004b34:	4615      	mov	r5, r2
 8004b36:	e7bb      	b.n	8004ab0 <_printf_i+0x130>
 8004b38:	682b      	ldr	r3, [r5, #0]
 8004b3a:	6826      	ldr	r6, [r4, #0]
 8004b3c:	6961      	ldr	r1, [r4, #20]
 8004b3e:	1d18      	adds	r0, r3, #4
 8004b40:	6028      	str	r0, [r5, #0]
 8004b42:	0635      	lsls	r5, r6, #24
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	d501      	bpl.n	8004b4c <_printf_i+0x1cc>
 8004b48:	6019      	str	r1, [r3, #0]
 8004b4a:	e002      	b.n	8004b52 <_printf_i+0x1d2>
 8004b4c:	0670      	lsls	r0, r6, #25
 8004b4e:	d5fb      	bpl.n	8004b48 <_printf_i+0x1c8>
 8004b50:	8019      	strh	r1, [r3, #0]
 8004b52:	2300      	movs	r3, #0
 8004b54:	6123      	str	r3, [r4, #16]
 8004b56:	4615      	mov	r5, r2
 8004b58:	e7ba      	b.n	8004ad0 <_printf_i+0x150>
 8004b5a:	682b      	ldr	r3, [r5, #0]
 8004b5c:	1d1a      	adds	r2, r3, #4
 8004b5e:	602a      	str	r2, [r5, #0]
 8004b60:	681d      	ldr	r5, [r3, #0]
 8004b62:	6862      	ldr	r2, [r4, #4]
 8004b64:	2100      	movs	r1, #0
 8004b66:	4628      	mov	r0, r5
 8004b68:	f7fb fb5a 	bl	8000220 <memchr>
 8004b6c:	b108      	cbz	r0, 8004b72 <_printf_i+0x1f2>
 8004b6e:	1b40      	subs	r0, r0, r5
 8004b70:	6060      	str	r0, [r4, #4]
 8004b72:	6863      	ldr	r3, [r4, #4]
 8004b74:	6123      	str	r3, [r4, #16]
 8004b76:	2300      	movs	r3, #0
 8004b78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b7c:	e7a8      	b.n	8004ad0 <_printf_i+0x150>
 8004b7e:	6923      	ldr	r3, [r4, #16]
 8004b80:	462a      	mov	r2, r5
 8004b82:	4649      	mov	r1, r9
 8004b84:	4640      	mov	r0, r8
 8004b86:	47d0      	blx	sl
 8004b88:	3001      	adds	r0, #1
 8004b8a:	d0ab      	beq.n	8004ae4 <_printf_i+0x164>
 8004b8c:	6823      	ldr	r3, [r4, #0]
 8004b8e:	079b      	lsls	r3, r3, #30
 8004b90:	d413      	bmi.n	8004bba <_printf_i+0x23a>
 8004b92:	68e0      	ldr	r0, [r4, #12]
 8004b94:	9b03      	ldr	r3, [sp, #12]
 8004b96:	4298      	cmp	r0, r3
 8004b98:	bfb8      	it	lt
 8004b9a:	4618      	movlt	r0, r3
 8004b9c:	e7a4      	b.n	8004ae8 <_printf_i+0x168>
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	4632      	mov	r2, r6
 8004ba2:	4649      	mov	r1, r9
 8004ba4:	4640      	mov	r0, r8
 8004ba6:	47d0      	blx	sl
 8004ba8:	3001      	adds	r0, #1
 8004baa:	d09b      	beq.n	8004ae4 <_printf_i+0x164>
 8004bac:	3501      	adds	r5, #1
 8004bae:	68e3      	ldr	r3, [r4, #12]
 8004bb0:	9903      	ldr	r1, [sp, #12]
 8004bb2:	1a5b      	subs	r3, r3, r1
 8004bb4:	42ab      	cmp	r3, r5
 8004bb6:	dcf2      	bgt.n	8004b9e <_printf_i+0x21e>
 8004bb8:	e7eb      	b.n	8004b92 <_printf_i+0x212>
 8004bba:	2500      	movs	r5, #0
 8004bbc:	f104 0619 	add.w	r6, r4, #25
 8004bc0:	e7f5      	b.n	8004bae <_printf_i+0x22e>
 8004bc2:	bf00      	nop
 8004bc4:	08008c4e 	.word	0x08008c4e
 8004bc8:	08008c5f 	.word	0x08008c5f

08004bcc <_scanf_float>:
 8004bcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bd0:	b087      	sub	sp, #28
 8004bd2:	4617      	mov	r7, r2
 8004bd4:	9303      	str	r3, [sp, #12]
 8004bd6:	688b      	ldr	r3, [r1, #8]
 8004bd8:	1e5a      	subs	r2, r3, #1
 8004bda:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004bde:	bf83      	ittte	hi
 8004be0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8004be4:	195b      	addhi	r3, r3, r5
 8004be6:	9302      	strhi	r3, [sp, #8]
 8004be8:	2300      	movls	r3, #0
 8004bea:	bf86      	itte	hi
 8004bec:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004bf0:	608b      	strhi	r3, [r1, #8]
 8004bf2:	9302      	strls	r3, [sp, #8]
 8004bf4:	680b      	ldr	r3, [r1, #0]
 8004bf6:	468b      	mov	fp, r1
 8004bf8:	2500      	movs	r5, #0
 8004bfa:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8004bfe:	f84b 3b1c 	str.w	r3, [fp], #28
 8004c02:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004c06:	4680      	mov	r8, r0
 8004c08:	460c      	mov	r4, r1
 8004c0a:	465e      	mov	r6, fp
 8004c0c:	46aa      	mov	sl, r5
 8004c0e:	46a9      	mov	r9, r5
 8004c10:	9501      	str	r5, [sp, #4]
 8004c12:	68a2      	ldr	r2, [r4, #8]
 8004c14:	b152      	cbz	r2, 8004c2c <_scanf_float+0x60>
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	781b      	ldrb	r3, [r3, #0]
 8004c1a:	2b4e      	cmp	r3, #78	; 0x4e
 8004c1c:	d864      	bhi.n	8004ce8 <_scanf_float+0x11c>
 8004c1e:	2b40      	cmp	r3, #64	; 0x40
 8004c20:	d83c      	bhi.n	8004c9c <_scanf_float+0xd0>
 8004c22:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8004c26:	b2c8      	uxtb	r0, r1
 8004c28:	280e      	cmp	r0, #14
 8004c2a:	d93a      	bls.n	8004ca2 <_scanf_float+0xd6>
 8004c2c:	f1b9 0f00 	cmp.w	r9, #0
 8004c30:	d003      	beq.n	8004c3a <_scanf_float+0x6e>
 8004c32:	6823      	ldr	r3, [r4, #0]
 8004c34:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c38:	6023      	str	r3, [r4, #0]
 8004c3a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004c3e:	f1ba 0f01 	cmp.w	sl, #1
 8004c42:	f200 8113 	bhi.w	8004e6c <_scanf_float+0x2a0>
 8004c46:	455e      	cmp	r6, fp
 8004c48:	f200 8105 	bhi.w	8004e56 <_scanf_float+0x28a>
 8004c4c:	2501      	movs	r5, #1
 8004c4e:	4628      	mov	r0, r5
 8004c50:	b007      	add	sp, #28
 8004c52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c56:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8004c5a:	2a0d      	cmp	r2, #13
 8004c5c:	d8e6      	bhi.n	8004c2c <_scanf_float+0x60>
 8004c5e:	a101      	add	r1, pc, #4	; (adr r1, 8004c64 <_scanf_float+0x98>)
 8004c60:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004c64:	08004da3 	.word	0x08004da3
 8004c68:	08004c2d 	.word	0x08004c2d
 8004c6c:	08004c2d 	.word	0x08004c2d
 8004c70:	08004c2d 	.word	0x08004c2d
 8004c74:	08004e03 	.word	0x08004e03
 8004c78:	08004ddb 	.word	0x08004ddb
 8004c7c:	08004c2d 	.word	0x08004c2d
 8004c80:	08004c2d 	.word	0x08004c2d
 8004c84:	08004db1 	.word	0x08004db1
 8004c88:	08004c2d 	.word	0x08004c2d
 8004c8c:	08004c2d 	.word	0x08004c2d
 8004c90:	08004c2d 	.word	0x08004c2d
 8004c94:	08004c2d 	.word	0x08004c2d
 8004c98:	08004d69 	.word	0x08004d69
 8004c9c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8004ca0:	e7db      	b.n	8004c5a <_scanf_float+0x8e>
 8004ca2:	290e      	cmp	r1, #14
 8004ca4:	d8c2      	bhi.n	8004c2c <_scanf_float+0x60>
 8004ca6:	a001      	add	r0, pc, #4	; (adr r0, 8004cac <_scanf_float+0xe0>)
 8004ca8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004cac:	08004d5b 	.word	0x08004d5b
 8004cb0:	08004c2d 	.word	0x08004c2d
 8004cb4:	08004d5b 	.word	0x08004d5b
 8004cb8:	08004def 	.word	0x08004def
 8004cbc:	08004c2d 	.word	0x08004c2d
 8004cc0:	08004d09 	.word	0x08004d09
 8004cc4:	08004d45 	.word	0x08004d45
 8004cc8:	08004d45 	.word	0x08004d45
 8004ccc:	08004d45 	.word	0x08004d45
 8004cd0:	08004d45 	.word	0x08004d45
 8004cd4:	08004d45 	.word	0x08004d45
 8004cd8:	08004d45 	.word	0x08004d45
 8004cdc:	08004d45 	.word	0x08004d45
 8004ce0:	08004d45 	.word	0x08004d45
 8004ce4:	08004d45 	.word	0x08004d45
 8004ce8:	2b6e      	cmp	r3, #110	; 0x6e
 8004cea:	d809      	bhi.n	8004d00 <_scanf_float+0x134>
 8004cec:	2b60      	cmp	r3, #96	; 0x60
 8004cee:	d8b2      	bhi.n	8004c56 <_scanf_float+0x8a>
 8004cf0:	2b54      	cmp	r3, #84	; 0x54
 8004cf2:	d077      	beq.n	8004de4 <_scanf_float+0x218>
 8004cf4:	2b59      	cmp	r3, #89	; 0x59
 8004cf6:	d199      	bne.n	8004c2c <_scanf_float+0x60>
 8004cf8:	2d07      	cmp	r5, #7
 8004cfa:	d197      	bne.n	8004c2c <_scanf_float+0x60>
 8004cfc:	2508      	movs	r5, #8
 8004cfe:	e029      	b.n	8004d54 <_scanf_float+0x188>
 8004d00:	2b74      	cmp	r3, #116	; 0x74
 8004d02:	d06f      	beq.n	8004de4 <_scanf_float+0x218>
 8004d04:	2b79      	cmp	r3, #121	; 0x79
 8004d06:	e7f6      	b.n	8004cf6 <_scanf_float+0x12a>
 8004d08:	6821      	ldr	r1, [r4, #0]
 8004d0a:	05c8      	lsls	r0, r1, #23
 8004d0c:	d51a      	bpl.n	8004d44 <_scanf_float+0x178>
 8004d0e:	9b02      	ldr	r3, [sp, #8]
 8004d10:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004d14:	6021      	str	r1, [r4, #0]
 8004d16:	f109 0901 	add.w	r9, r9, #1
 8004d1a:	b11b      	cbz	r3, 8004d24 <_scanf_float+0x158>
 8004d1c:	3b01      	subs	r3, #1
 8004d1e:	3201      	adds	r2, #1
 8004d20:	9302      	str	r3, [sp, #8]
 8004d22:	60a2      	str	r2, [r4, #8]
 8004d24:	68a3      	ldr	r3, [r4, #8]
 8004d26:	3b01      	subs	r3, #1
 8004d28:	60a3      	str	r3, [r4, #8]
 8004d2a:	6923      	ldr	r3, [r4, #16]
 8004d2c:	3301      	adds	r3, #1
 8004d2e:	6123      	str	r3, [r4, #16]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	3b01      	subs	r3, #1
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	607b      	str	r3, [r7, #4]
 8004d38:	f340 8084 	ble.w	8004e44 <_scanf_float+0x278>
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	3301      	adds	r3, #1
 8004d40:	603b      	str	r3, [r7, #0]
 8004d42:	e766      	b.n	8004c12 <_scanf_float+0x46>
 8004d44:	eb1a 0f05 	cmn.w	sl, r5
 8004d48:	f47f af70 	bne.w	8004c2c <_scanf_float+0x60>
 8004d4c:	6822      	ldr	r2, [r4, #0]
 8004d4e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8004d52:	6022      	str	r2, [r4, #0]
 8004d54:	f806 3b01 	strb.w	r3, [r6], #1
 8004d58:	e7e4      	b.n	8004d24 <_scanf_float+0x158>
 8004d5a:	6822      	ldr	r2, [r4, #0]
 8004d5c:	0610      	lsls	r0, r2, #24
 8004d5e:	f57f af65 	bpl.w	8004c2c <_scanf_float+0x60>
 8004d62:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d66:	e7f4      	b.n	8004d52 <_scanf_float+0x186>
 8004d68:	f1ba 0f00 	cmp.w	sl, #0
 8004d6c:	d10e      	bne.n	8004d8c <_scanf_float+0x1c0>
 8004d6e:	f1b9 0f00 	cmp.w	r9, #0
 8004d72:	d10e      	bne.n	8004d92 <_scanf_float+0x1c6>
 8004d74:	6822      	ldr	r2, [r4, #0]
 8004d76:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004d7a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004d7e:	d108      	bne.n	8004d92 <_scanf_float+0x1c6>
 8004d80:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004d84:	6022      	str	r2, [r4, #0]
 8004d86:	f04f 0a01 	mov.w	sl, #1
 8004d8a:	e7e3      	b.n	8004d54 <_scanf_float+0x188>
 8004d8c:	f1ba 0f02 	cmp.w	sl, #2
 8004d90:	d055      	beq.n	8004e3e <_scanf_float+0x272>
 8004d92:	2d01      	cmp	r5, #1
 8004d94:	d002      	beq.n	8004d9c <_scanf_float+0x1d0>
 8004d96:	2d04      	cmp	r5, #4
 8004d98:	f47f af48 	bne.w	8004c2c <_scanf_float+0x60>
 8004d9c:	3501      	adds	r5, #1
 8004d9e:	b2ed      	uxtb	r5, r5
 8004da0:	e7d8      	b.n	8004d54 <_scanf_float+0x188>
 8004da2:	f1ba 0f01 	cmp.w	sl, #1
 8004da6:	f47f af41 	bne.w	8004c2c <_scanf_float+0x60>
 8004daa:	f04f 0a02 	mov.w	sl, #2
 8004dae:	e7d1      	b.n	8004d54 <_scanf_float+0x188>
 8004db0:	b97d      	cbnz	r5, 8004dd2 <_scanf_float+0x206>
 8004db2:	f1b9 0f00 	cmp.w	r9, #0
 8004db6:	f47f af3c 	bne.w	8004c32 <_scanf_float+0x66>
 8004dba:	6822      	ldr	r2, [r4, #0]
 8004dbc:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004dc0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004dc4:	f47f af39 	bne.w	8004c3a <_scanf_float+0x6e>
 8004dc8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004dcc:	6022      	str	r2, [r4, #0]
 8004dce:	2501      	movs	r5, #1
 8004dd0:	e7c0      	b.n	8004d54 <_scanf_float+0x188>
 8004dd2:	2d03      	cmp	r5, #3
 8004dd4:	d0e2      	beq.n	8004d9c <_scanf_float+0x1d0>
 8004dd6:	2d05      	cmp	r5, #5
 8004dd8:	e7de      	b.n	8004d98 <_scanf_float+0x1cc>
 8004dda:	2d02      	cmp	r5, #2
 8004ddc:	f47f af26 	bne.w	8004c2c <_scanf_float+0x60>
 8004de0:	2503      	movs	r5, #3
 8004de2:	e7b7      	b.n	8004d54 <_scanf_float+0x188>
 8004de4:	2d06      	cmp	r5, #6
 8004de6:	f47f af21 	bne.w	8004c2c <_scanf_float+0x60>
 8004dea:	2507      	movs	r5, #7
 8004dec:	e7b2      	b.n	8004d54 <_scanf_float+0x188>
 8004dee:	6822      	ldr	r2, [r4, #0]
 8004df0:	0591      	lsls	r1, r2, #22
 8004df2:	f57f af1b 	bpl.w	8004c2c <_scanf_float+0x60>
 8004df6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8004dfa:	6022      	str	r2, [r4, #0]
 8004dfc:	f8cd 9004 	str.w	r9, [sp, #4]
 8004e00:	e7a8      	b.n	8004d54 <_scanf_float+0x188>
 8004e02:	6822      	ldr	r2, [r4, #0]
 8004e04:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8004e08:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004e0c:	d006      	beq.n	8004e1c <_scanf_float+0x250>
 8004e0e:	0550      	lsls	r0, r2, #21
 8004e10:	f57f af0c 	bpl.w	8004c2c <_scanf_float+0x60>
 8004e14:	f1b9 0f00 	cmp.w	r9, #0
 8004e18:	f43f af0f 	beq.w	8004c3a <_scanf_float+0x6e>
 8004e1c:	0591      	lsls	r1, r2, #22
 8004e1e:	bf58      	it	pl
 8004e20:	9901      	ldrpl	r1, [sp, #4]
 8004e22:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004e26:	bf58      	it	pl
 8004e28:	eba9 0101 	subpl.w	r1, r9, r1
 8004e2c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8004e30:	bf58      	it	pl
 8004e32:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004e36:	6022      	str	r2, [r4, #0]
 8004e38:	f04f 0900 	mov.w	r9, #0
 8004e3c:	e78a      	b.n	8004d54 <_scanf_float+0x188>
 8004e3e:	f04f 0a03 	mov.w	sl, #3
 8004e42:	e787      	b.n	8004d54 <_scanf_float+0x188>
 8004e44:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004e48:	4639      	mov	r1, r7
 8004e4a:	4640      	mov	r0, r8
 8004e4c:	4798      	blx	r3
 8004e4e:	2800      	cmp	r0, #0
 8004e50:	f43f aedf 	beq.w	8004c12 <_scanf_float+0x46>
 8004e54:	e6ea      	b.n	8004c2c <_scanf_float+0x60>
 8004e56:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004e5a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004e5e:	463a      	mov	r2, r7
 8004e60:	4640      	mov	r0, r8
 8004e62:	4798      	blx	r3
 8004e64:	6923      	ldr	r3, [r4, #16]
 8004e66:	3b01      	subs	r3, #1
 8004e68:	6123      	str	r3, [r4, #16]
 8004e6a:	e6ec      	b.n	8004c46 <_scanf_float+0x7a>
 8004e6c:	1e6b      	subs	r3, r5, #1
 8004e6e:	2b06      	cmp	r3, #6
 8004e70:	d825      	bhi.n	8004ebe <_scanf_float+0x2f2>
 8004e72:	2d02      	cmp	r5, #2
 8004e74:	d836      	bhi.n	8004ee4 <_scanf_float+0x318>
 8004e76:	455e      	cmp	r6, fp
 8004e78:	f67f aee8 	bls.w	8004c4c <_scanf_float+0x80>
 8004e7c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004e80:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004e84:	463a      	mov	r2, r7
 8004e86:	4640      	mov	r0, r8
 8004e88:	4798      	blx	r3
 8004e8a:	6923      	ldr	r3, [r4, #16]
 8004e8c:	3b01      	subs	r3, #1
 8004e8e:	6123      	str	r3, [r4, #16]
 8004e90:	e7f1      	b.n	8004e76 <_scanf_float+0x2aa>
 8004e92:	9802      	ldr	r0, [sp, #8]
 8004e94:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004e98:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8004e9c:	9002      	str	r0, [sp, #8]
 8004e9e:	463a      	mov	r2, r7
 8004ea0:	4640      	mov	r0, r8
 8004ea2:	4798      	blx	r3
 8004ea4:	6923      	ldr	r3, [r4, #16]
 8004ea6:	3b01      	subs	r3, #1
 8004ea8:	6123      	str	r3, [r4, #16]
 8004eaa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004eae:	fa5f fa8a 	uxtb.w	sl, sl
 8004eb2:	f1ba 0f02 	cmp.w	sl, #2
 8004eb6:	d1ec      	bne.n	8004e92 <_scanf_float+0x2c6>
 8004eb8:	3d03      	subs	r5, #3
 8004eba:	b2ed      	uxtb	r5, r5
 8004ebc:	1b76      	subs	r6, r6, r5
 8004ebe:	6823      	ldr	r3, [r4, #0]
 8004ec0:	05da      	lsls	r2, r3, #23
 8004ec2:	d52f      	bpl.n	8004f24 <_scanf_float+0x358>
 8004ec4:	055b      	lsls	r3, r3, #21
 8004ec6:	d510      	bpl.n	8004eea <_scanf_float+0x31e>
 8004ec8:	455e      	cmp	r6, fp
 8004eca:	f67f aebf 	bls.w	8004c4c <_scanf_float+0x80>
 8004ece:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004ed2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004ed6:	463a      	mov	r2, r7
 8004ed8:	4640      	mov	r0, r8
 8004eda:	4798      	blx	r3
 8004edc:	6923      	ldr	r3, [r4, #16]
 8004ede:	3b01      	subs	r3, #1
 8004ee0:	6123      	str	r3, [r4, #16]
 8004ee2:	e7f1      	b.n	8004ec8 <_scanf_float+0x2fc>
 8004ee4:	46aa      	mov	sl, r5
 8004ee6:	9602      	str	r6, [sp, #8]
 8004ee8:	e7df      	b.n	8004eaa <_scanf_float+0x2de>
 8004eea:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004eee:	6923      	ldr	r3, [r4, #16]
 8004ef0:	2965      	cmp	r1, #101	; 0x65
 8004ef2:	f103 33ff 	add.w	r3, r3, #4294967295
 8004ef6:	f106 35ff 	add.w	r5, r6, #4294967295
 8004efa:	6123      	str	r3, [r4, #16]
 8004efc:	d00c      	beq.n	8004f18 <_scanf_float+0x34c>
 8004efe:	2945      	cmp	r1, #69	; 0x45
 8004f00:	d00a      	beq.n	8004f18 <_scanf_float+0x34c>
 8004f02:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004f06:	463a      	mov	r2, r7
 8004f08:	4640      	mov	r0, r8
 8004f0a:	4798      	blx	r3
 8004f0c:	6923      	ldr	r3, [r4, #16]
 8004f0e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004f12:	3b01      	subs	r3, #1
 8004f14:	1eb5      	subs	r5, r6, #2
 8004f16:	6123      	str	r3, [r4, #16]
 8004f18:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004f1c:	463a      	mov	r2, r7
 8004f1e:	4640      	mov	r0, r8
 8004f20:	4798      	blx	r3
 8004f22:	462e      	mov	r6, r5
 8004f24:	6825      	ldr	r5, [r4, #0]
 8004f26:	f015 0510 	ands.w	r5, r5, #16
 8004f2a:	d159      	bne.n	8004fe0 <_scanf_float+0x414>
 8004f2c:	7035      	strb	r5, [r6, #0]
 8004f2e:	6823      	ldr	r3, [r4, #0]
 8004f30:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004f34:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f38:	d11b      	bne.n	8004f72 <_scanf_float+0x3a6>
 8004f3a:	9b01      	ldr	r3, [sp, #4]
 8004f3c:	454b      	cmp	r3, r9
 8004f3e:	eba3 0209 	sub.w	r2, r3, r9
 8004f42:	d123      	bne.n	8004f8c <_scanf_float+0x3c0>
 8004f44:	2200      	movs	r2, #0
 8004f46:	4659      	mov	r1, fp
 8004f48:	4640      	mov	r0, r8
 8004f4a:	f000 fe97 	bl	8005c7c <_strtod_r>
 8004f4e:	6822      	ldr	r2, [r4, #0]
 8004f50:	9b03      	ldr	r3, [sp, #12]
 8004f52:	f012 0f02 	tst.w	r2, #2
 8004f56:	ec57 6b10 	vmov	r6, r7, d0
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	d021      	beq.n	8004fa2 <_scanf_float+0x3d6>
 8004f5e:	9903      	ldr	r1, [sp, #12]
 8004f60:	1d1a      	adds	r2, r3, #4
 8004f62:	600a      	str	r2, [r1, #0]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	e9c3 6700 	strd	r6, r7, [r3]
 8004f6a:	68e3      	ldr	r3, [r4, #12]
 8004f6c:	3301      	adds	r3, #1
 8004f6e:	60e3      	str	r3, [r4, #12]
 8004f70:	e66d      	b.n	8004c4e <_scanf_float+0x82>
 8004f72:	9b04      	ldr	r3, [sp, #16]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d0e5      	beq.n	8004f44 <_scanf_float+0x378>
 8004f78:	9905      	ldr	r1, [sp, #20]
 8004f7a:	230a      	movs	r3, #10
 8004f7c:	462a      	mov	r2, r5
 8004f7e:	3101      	adds	r1, #1
 8004f80:	4640      	mov	r0, r8
 8004f82:	f000 ff03 	bl	8005d8c <_strtol_r>
 8004f86:	9b04      	ldr	r3, [sp, #16]
 8004f88:	9e05      	ldr	r6, [sp, #20]
 8004f8a:	1ac2      	subs	r2, r0, r3
 8004f8c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8004f90:	429e      	cmp	r6, r3
 8004f92:	bf28      	it	cs
 8004f94:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8004f98:	4912      	ldr	r1, [pc, #72]	; (8004fe4 <_scanf_float+0x418>)
 8004f9a:	4630      	mov	r0, r6
 8004f9c:	f000 f82c 	bl	8004ff8 <siprintf>
 8004fa0:	e7d0      	b.n	8004f44 <_scanf_float+0x378>
 8004fa2:	9903      	ldr	r1, [sp, #12]
 8004fa4:	f012 0f04 	tst.w	r2, #4
 8004fa8:	f103 0204 	add.w	r2, r3, #4
 8004fac:	600a      	str	r2, [r1, #0]
 8004fae:	d1d9      	bne.n	8004f64 <_scanf_float+0x398>
 8004fb0:	f8d3 8000 	ldr.w	r8, [r3]
 8004fb4:	ee10 2a10 	vmov	r2, s0
 8004fb8:	ee10 0a10 	vmov	r0, s0
 8004fbc:	463b      	mov	r3, r7
 8004fbe:	4639      	mov	r1, r7
 8004fc0:	f7fb fdd4 	bl	8000b6c <__aeabi_dcmpun>
 8004fc4:	b128      	cbz	r0, 8004fd2 <_scanf_float+0x406>
 8004fc6:	4808      	ldr	r0, [pc, #32]	; (8004fe8 <_scanf_float+0x41c>)
 8004fc8:	f000 f810 	bl	8004fec <nanf>
 8004fcc:	ed88 0a00 	vstr	s0, [r8]
 8004fd0:	e7cb      	b.n	8004f6a <_scanf_float+0x39e>
 8004fd2:	4630      	mov	r0, r6
 8004fd4:	4639      	mov	r1, r7
 8004fd6:	f7fb fe27 	bl	8000c28 <__aeabi_d2f>
 8004fda:	f8c8 0000 	str.w	r0, [r8]
 8004fde:	e7c4      	b.n	8004f6a <_scanf_float+0x39e>
 8004fe0:	2500      	movs	r5, #0
 8004fe2:	e634      	b.n	8004c4e <_scanf_float+0x82>
 8004fe4:	08008c70 	.word	0x08008c70
 8004fe8:	08009078 	.word	0x08009078

08004fec <nanf>:
 8004fec:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8004ff4 <nanf+0x8>
 8004ff0:	4770      	bx	lr
 8004ff2:	bf00      	nop
 8004ff4:	7fc00000 	.word	0x7fc00000

08004ff8 <siprintf>:
 8004ff8:	b40e      	push	{r1, r2, r3}
 8004ffa:	b500      	push	{lr}
 8004ffc:	b09c      	sub	sp, #112	; 0x70
 8004ffe:	ab1d      	add	r3, sp, #116	; 0x74
 8005000:	9002      	str	r0, [sp, #8]
 8005002:	9006      	str	r0, [sp, #24]
 8005004:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005008:	4809      	ldr	r0, [pc, #36]	; (8005030 <siprintf+0x38>)
 800500a:	9107      	str	r1, [sp, #28]
 800500c:	9104      	str	r1, [sp, #16]
 800500e:	4909      	ldr	r1, [pc, #36]	; (8005034 <siprintf+0x3c>)
 8005010:	f853 2b04 	ldr.w	r2, [r3], #4
 8005014:	9105      	str	r1, [sp, #20]
 8005016:	6800      	ldr	r0, [r0, #0]
 8005018:	9301      	str	r3, [sp, #4]
 800501a:	a902      	add	r1, sp, #8
 800501c:	f002 fee2 	bl	8007de4 <_svfiprintf_r>
 8005020:	9b02      	ldr	r3, [sp, #8]
 8005022:	2200      	movs	r2, #0
 8005024:	701a      	strb	r2, [r3, #0]
 8005026:	b01c      	add	sp, #112	; 0x70
 8005028:	f85d eb04 	ldr.w	lr, [sp], #4
 800502c:	b003      	add	sp, #12
 800502e:	4770      	bx	lr
 8005030:	2000000c 	.word	0x2000000c
 8005034:	ffff0208 	.word	0xffff0208

08005038 <sulp>:
 8005038:	b570      	push	{r4, r5, r6, lr}
 800503a:	4604      	mov	r4, r0
 800503c:	460d      	mov	r5, r1
 800503e:	ec45 4b10 	vmov	d0, r4, r5
 8005042:	4616      	mov	r6, r2
 8005044:	f002 fc2c 	bl	80078a0 <__ulp>
 8005048:	ec51 0b10 	vmov	r0, r1, d0
 800504c:	b17e      	cbz	r6, 800506e <sulp+0x36>
 800504e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8005052:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005056:	2b00      	cmp	r3, #0
 8005058:	dd09      	ble.n	800506e <sulp+0x36>
 800505a:	051b      	lsls	r3, r3, #20
 800505c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8005060:	2400      	movs	r4, #0
 8005062:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8005066:	4622      	mov	r2, r4
 8005068:	462b      	mov	r3, r5
 800506a:	f7fb fae5 	bl	8000638 <__aeabi_dmul>
 800506e:	bd70      	pop	{r4, r5, r6, pc}

08005070 <_strtod_l>:
 8005070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005074:	ed2d 8b02 	vpush	{d8}
 8005078:	b09d      	sub	sp, #116	; 0x74
 800507a:	461f      	mov	r7, r3
 800507c:	2300      	movs	r3, #0
 800507e:	9318      	str	r3, [sp, #96]	; 0x60
 8005080:	4ba2      	ldr	r3, [pc, #648]	; (800530c <_strtod_l+0x29c>)
 8005082:	9213      	str	r2, [sp, #76]	; 0x4c
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	9305      	str	r3, [sp, #20]
 8005088:	4604      	mov	r4, r0
 800508a:	4618      	mov	r0, r3
 800508c:	4688      	mov	r8, r1
 800508e:	f7fb f8bf 	bl	8000210 <strlen>
 8005092:	f04f 0a00 	mov.w	sl, #0
 8005096:	4605      	mov	r5, r0
 8005098:	f04f 0b00 	mov.w	fp, #0
 800509c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80050a0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80050a2:	781a      	ldrb	r2, [r3, #0]
 80050a4:	2a2b      	cmp	r2, #43	; 0x2b
 80050a6:	d04e      	beq.n	8005146 <_strtod_l+0xd6>
 80050a8:	d83b      	bhi.n	8005122 <_strtod_l+0xb2>
 80050aa:	2a0d      	cmp	r2, #13
 80050ac:	d834      	bhi.n	8005118 <_strtod_l+0xa8>
 80050ae:	2a08      	cmp	r2, #8
 80050b0:	d834      	bhi.n	800511c <_strtod_l+0xac>
 80050b2:	2a00      	cmp	r2, #0
 80050b4:	d03e      	beq.n	8005134 <_strtod_l+0xc4>
 80050b6:	2300      	movs	r3, #0
 80050b8:	930a      	str	r3, [sp, #40]	; 0x28
 80050ba:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80050bc:	7833      	ldrb	r3, [r6, #0]
 80050be:	2b30      	cmp	r3, #48	; 0x30
 80050c0:	f040 80b0 	bne.w	8005224 <_strtod_l+0x1b4>
 80050c4:	7873      	ldrb	r3, [r6, #1]
 80050c6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80050ca:	2b58      	cmp	r3, #88	; 0x58
 80050cc:	d168      	bne.n	80051a0 <_strtod_l+0x130>
 80050ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050d0:	9301      	str	r3, [sp, #4]
 80050d2:	ab18      	add	r3, sp, #96	; 0x60
 80050d4:	9702      	str	r7, [sp, #8]
 80050d6:	9300      	str	r3, [sp, #0]
 80050d8:	4a8d      	ldr	r2, [pc, #564]	; (8005310 <_strtod_l+0x2a0>)
 80050da:	ab19      	add	r3, sp, #100	; 0x64
 80050dc:	a917      	add	r1, sp, #92	; 0x5c
 80050de:	4620      	mov	r0, r4
 80050e0:	f001 fd38 	bl	8006b54 <__gethex>
 80050e4:	f010 0707 	ands.w	r7, r0, #7
 80050e8:	4605      	mov	r5, r0
 80050ea:	d005      	beq.n	80050f8 <_strtod_l+0x88>
 80050ec:	2f06      	cmp	r7, #6
 80050ee:	d12c      	bne.n	800514a <_strtod_l+0xda>
 80050f0:	3601      	adds	r6, #1
 80050f2:	2300      	movs	r3, #0
 80050f4:	9617      	str	r6, [sp, #92]	; 0x5c
 80050f6:	930a      	str	r3, [sp, #40]	; 0x28
 80050f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	f040 8590 	bne.w	8005c20 <_strtod_l+0xbb0>
 8005100:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005102:	b1eb      	cbz	r3, 8005140 <_strtod_l+0xd0>
 8005104:	4652      	mov	r2, sl
 8005106:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800510a:	ec43 2b10 	vmov	d0, r2, r3
 800510e:	b01d      	add	sp, #116	; 0x74
 8005110:	ecbd 8b02 	vpop	{d8}
 8005114:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005118:	2a20      	cmp	r2, #32
 800511a:	d1cc      	bne.n	80050b6 <_strtod_l+0x46>
 800511c:	3301      	adds	r3, #1
 800511e:	9317      	str	r3, [sp, #92]	; 0x5c
 8005120:	e7be      	b.n	80050a0 <_strtod_l+0x30>
 8005122:	2a2d      	cmp	r2, #45	; 0x2d
 8005124:	d1c7      	bne.n	80050b6 <_strtod_l+0x46>
 8005126:	2201      	movs	r2, #1
 8005128:	920a      	str	r2, [sp, #40]	; 0x28
 800512a:	1c5a      	adds	r2, r3, #1
 800512c:	9217      	str	r2, [sp, #92]	; 0x5c
 800512e:	785b      	ldrb	r3, [r3, #1]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d1c2      	bne.n	80050ba <_strtod_l+0x4a>
 8005134:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005136:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800513a:	2b00      	cmp	r3, #0
 800513c:	f040 856e 	bne.w	8005c1c <_strtod_l+0xbac>
 8005140:	4652      	mov	r2, sl
 8005142:	465b      	mov	r3, fp
 8005144:	e7e1      	b.n	800510a <_strtod_l+0x9a>
 8005146:	2200      	movs	r2, #0
 8005148:	e7ee      	b.n	8005128 <_strtod_l+0xb8>
 800514a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800514c:	b13a      	cbz	r2, 800515e <_strtod_l+0xee>
 800514e:	2135      	movs	r1, #53	; 0x35
 8005150:	a81a      	add	r0, sp, #104	; 0x68
 8005152:	f002 fcb0 	bl	8007ab6 <__copybits>
 8005156:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005158:	4620      	mov	r0, r4
 800515a:	f002 f86f 	bl	800723c <_Bfree>
 800515e:	3f01      	subs	r7, #1
 8005160:	2f04      	cmp	r7, #4
 8005162:	d806      	bhi.n	8005172 <_strtod_l+0x102>
 8005164:	e8df f007 	tbb	[pc, r7]
 8005168:	1714030a 	.word	0x1714030a
 800516c:	0a          	.byte	0x0a
 800516d:	00          	.byte	0x00
 800516e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8005172:	0728      	lsls	r0, r5, #28
 8005174:	d5c0      	bpl.n	80050f8 <_strtod_l+0x88>
 8005176:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800517a:	e7bd      	b.n	80050f8 <_strtod_l+0x88>
 800517c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8005180:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005182:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005186:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800518a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800518e:	e7f0      	b.n	8005172 <_strtod_l+0x102>
 8005190:	f8df b180 	ldr.w	fp, [pc, #384]	; 8005314 <_strtod_l+0x2a4>
 8005194:	e7ed      	b.n	8005172 <_strtod_l+0x102>
 8005196:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800519a:	f04f 3aff 	mov.w	sl, #4294967295
 800519e:	e7e8      	b.n	8005172 <_strtod_l+0x102>
 80051a0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80051a2:	1c5a      	adds	r2, r3, #1
 80051a4:	9217      	str	r2, [sp, #92]	; 0x5c
 80051a6:	785b      	ldrb	r3, [r3, #1]
 80051a8:	2b30      	cmp	r3, #48	; 0x30
 80051aa:	d0f9      	beq.n	80051a0 <_strtod_l+0x130>
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d0a3      	beq.n	80050f8 <_strtod_l+0x88>
 80051b0:	2301      	movs	r3, #1
 80051b2:	f04f 0900 	mov.w	r9, #0
 80051b6:	9304      	str	r3, [sp, #16]
 80051b8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80051ba:	9308      	str	r3, [sp, #32]
 80051bc:	f8cd 901c 	str.w	r9, [sp, #28]
 80051c0:	464f      	mov	r7, r9
 80051c2:	220a      	movs	r2, #10
 80051c4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80051c6:	7806      	ldrb	r6, [r0, #0]
 80051c8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80051cc:	b2d9      	uxtb	r1, r3
 80051ce:	2909      	cmp	r1, #9
 80051d0:	d92a      	bls.n	8005228 <_strtod_l+0x1b8>
 80051d2:	9905      	ldr	r1, [sp, #20]
 80051d4:	462a      	mov	r2, r5
 80051d6:	f002 ff1f 	bl	8008018 <strncmp>
 80051da:	b398      	cbz	r0, 8005244 <_strtod_l+0x1d4>
 80051dc:	2000      	movs	r0, #0
 80051de:	4632      	mov	r2, r6
 80051e0:	463d      	mov	r5, r7
 80051e2:	9005      	str	r0, [sp, #20]
 80051e4:	4603      	mov	r3, r0
 80051e6:	2a65      	cmp	r2, #101	; 0x65
 80051e8:	d001      	beq.n	80051ee <_strtod_l+0x17e>
 80051ea:	2a45      	cmp	r2, #69	; 0x45
 80051ec:	d118      	bne.n	8005220 <_strtod_l+0x1b0>
 80051ee:	b91d      	cbnz	r5, 80051f8 <_strtod_l+0x188>
 80051f0:	9a04      	ldr	r2, [sp, #16]
 80051f2:	4302      	orrs	r2, r0
 80051f4:	d09e      	beq.n	8005134 <_strtod_l+0xc4>
 80051f6:	2500      	movs	r5, #0
 80051f8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 80051fc:	f108 0201 	add.w	r2, r8, #1
 8005200:	9217      	str	r2, [sp, #92]	; 0x5c
 8005202:	f898 2001 	ldrb.w	r2, [r8, #1]
 8005206:	2a2b      	cmp	r2, #43	; 0x2b
 8005208:	d075      	beq.n	80052f6 <_strtod_l+0x286>
 800520a:	2a2d      	cmp	r2, #45	; 0x2d
 800520c:	d07b      	beq.n	8005306 <_strtod_l+0x296>
 800520e:	f04f 0c00 	mov.w	ip, #0
 8005212:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8005216:	2909      	cmp	r1, #9
 8005218:	f240 8082 	bls.w	8005320 <_strtod_l+0x2b0>
 800521c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8005220:	2600      	movs	r6, #0
 8005222:	e09d      	b.n	8005360 <_strtod_l+0x2f0>
 8005224:	2300      	movs	r3, #0
 8005226:	e7c4      	b.n	80051b2 <_strtod_l+0x142>
 8005228:	2f08      	cmp	r7, #8
 800522a:	bfd8      	it	le
 800522c:	9907      	ldrle	r1, [sp, #28]
 800522e:	f100 0001 	add.w	r0, r0, #1
 8005232:	bfda      	itte	le
 8005234:	fb02 3301 	mlale	r3, r2, r1, r3
 8005238:	9307      	strle	r3, [sp, #28]
 800523a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800523e:	3701      	adds	r7, #1
 8005240:	9017      	str	r0, [sp, #92]	; 0x5c
 8005242:	e7bf      	b.n	80051c4 <_strtod_l+0x154>
 8005244:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005246:	195a      	adds	r2, r3, r5
 8005248:	9217      	str	r2, [sp, #92]	; 0x5c
 800524a:	5d5a      	ldrb	r2, [r3, r5]
 800524c:	2f00      	cmp	r7, #0
 800524e:	d037      	beq.n	80052c0 <_strtod_l+0x250>
 8005250:	9005      	str	r0, [sp, #20]
 8005252:	463d      	mov	r5, r7
 8005254:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8005258:	2b09      	cmp	r3, #9
 800525a:	d912      	bls.n	8005282 <_strtod_l+0x212>
 800525c:	2301      	movs	r3, #1
 800525e:	e7c2      	b.n	80051e6 <_strtod_l+0x176>
 8005260:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005262:	1c5a      	adds	r2, r3, #1
 8005264:	9217      	str	r2, [sp, #92]	; 0x5c
 8005266:	785a      	ldrb	r2, [r3, #1]
 8005268:	3001      	adds	r0, #1
 800526a:	2a30      	cmp	r2, #48	; 0x30
 800526c:	d0f8      	beq.n	8005260 <_strtod_l+0x1f0>
 800526e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8005272:	2b08      	cmp	r3, #8
 8005274:	f200 84d9 	bhi.w	8005c2a <_strtod_l+0xbba>
 8005278:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800527a:	9005      	str	r0, [sp, #20]
 800527c:	2000      	movs	r0, #0
 800527e:	9308      	str	r3, [sp, #32]
 8005280:	4605      	mov	r5, r0
 8005282:	3a30      	subs	r2, #48	; 0x30
 8005284:	f100 0301 	add.w	r3, r0, #1
 8005288:	d014      	beq.n	80052b4 <_strtod_l+0x244>
 800528a:	9905      	ldr	r1, [sp, #20]
 800528c:	4419      	add	r1, r3
 800528e:	9105      	str	r1, [sp, #20]
 8005290:	462b      	mov	r3, r5
 8005292:	eb00 0e05 	add.w	lr, r0, r5
 8005296:	210a      	movs	r1, #10
 8005298:	4573      	cmp	r3, lr
 800529a:	d113      	bne.n	80052c4 <_strtod_l+0x254>
 800529c:	182b      	adds	r3, r5, r0
 800529e:	2b08      	cmp	r3, #8
 80052a0:	f105 0501 	add.w	r5, r5, #1
 80052a4:	4405      	add	r5, r0
 80052a6:	dc1c      	bgt.n	80052e2 <_strtod_l+0x272>
 80052a8:	9907      	ldr	r1, [sp, #28]
 80052aa:	230a      	movs	r3, #10
 80052ac:	fb03 2301 	mla	r3, r3, r1, r2
 80052b0:	9307      	str	r3, [sp, #28]
 80052b2:	2300      	movs	r3, #0
 80052b4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80052b6:	1c51      	adds	r1, r2, #1
 80052b8:	9117      	str	r1, [sp, #92]	; 0x5c
 80052ba:	7852      	ldrb	r2, [r2, #1]
 80052bc:	4618      	mov	r0, r3
 80052be:	e7c9      	b.n	8005254 <_strtod_l+0x1e4>
 80052c0:	4638      	mov	r0, r7
 80052c2:	e7d2      	b.n	800526a <_strtod_l+0x1fa>
 80052c4:	2b08      	cmp	r3, #8
 80052c6:	dc04      	bgt.n	80052d2 <_strtod_l+0x262>
 80052c8:	9e07      	ldr	r6, [sp, #28]
 80052ca:	434e      	muls	r6, r1
 80052cc:	9607      	str	r6, [sp, #28]
 80052ce:	3301      	adds	r3, #1
 80052d0:	e7e2      	b.n	8005298 <_strtod_l+0x228>
 80052d2:	f103 0c01 	add.w	ip, r3, #1
 80052d6:	f1bc 0f10 	cmp.w	ip, #16
 80052da:	bfd8      	it	le
 80052dc:	fb01 f909 	mulle.w	r9, r1, r9
 80052e0:	e7f5      	b.n	80052ce <_strtod_l+0x25e>
 80052e2:	2d10      	cmp	r5, #16
 80052e4:	bfdc      	itt	le
 80052e6:	230a      	movle	r3, #10
 80052e8:	fb03 2909 	mlale	r9, r3, r9, r2
 80052ec:	e7e1      	b.n	80052b2 <_strtod_l+0x242>
 80052ee:	2300      	movs	r3, #0
 80052f0:	9305      	str	r3, [sp, #20]
 80052f2:	2301      	movs	r3, #1
 80052f4:	e77c      	b.n	80051f0 <_strtod_l+0x180>
 80052f6:	f04f 0c00 	mov.w	ip, #0
 80052fa:	f108 0202 	add.w	r2, r8, #2
 80052fe:	9217      	str	r2, [sp, #92]	; 0x5c
 8005300:	f898 2002 	ldrb.w	r2, [r8, #2]
 8005304:	e785      	b.n	8005212 <_strtod_l+0x1a2>
 8005306:	f04f 0c01 	mov.w	ip, #1
 800530a:	e7f6      	b.n	80052fa <_strtod_l+0x28a>
 800530c:	08008ec0 	.word	0x08008ec0
 8005310:	08008c78 	.word	0x08008c78
 8005314:	7ff00000 	.word	0x7ff00000
 8005318:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800531a:	1c51      	adds	r1, r2, #1
 800531c:	9117      	str	r1, [sp, #92]	; 0x5c
 800531e:	7852      	ldrb	r2, [r2, #1]
 8005320:	2a30      	cmp	r2, #48	; 0x30
 8005322:	d0f9      	beq.n	8005318 <_strtod_l+0x2a8>
 8005324:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8005328:	2908      	cmp	r1, #8
 800532a:	f63f af79 	bhi.w	8005220 <_strtod_l+0x1b0>
 800532e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8005332:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005334:	9206      	str	r2, [sp, #24]
 8005336:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005338:	1c51      	adds	r1, r2, #1
 800533a:	9117      	str	r1, [sp, #92]	; 0x5c
 800533c:	7852      	ldrb	r2, [r2, #1]
 800533e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8005342:	2e09      	cmp	r6, #9
 8005344:	d937      	bls.n	80053b6 <_strtod_l+0x346>
 8005346:	9e06      	ldr	r6, [sp, #24]
 8005348:	1b89      	subs	r1, r1, r6
 800534a:	2908      	cmp	r1, #8
 800534c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8005350:	dc02      	bgt.n	8005358 <_strtod_l+0x2e8>
 8005352:	4576      	cmp	r6, lr
 8005354:	bfa8      	it	ge
 8005356:	4676      	movge	r6, lr
 8005358:	f1bc 0f00 	cmp.w	ip, #0
 800535c:	d000      	beq.n	8005360 <_strtod_l+0x2f0>
 800535e:	4276      	negs	r6, r6
 8005360:	2d00      	cmp	r5, #0
 8005362:	d14d      	bne.n	8005400 <_strtod_l+0x390>
 8005364:	9904      	ldr	r1, [sp, #16]
 8005366:	4301      	orrs	r1, r0
 8005368:	f47f aec6 	bne.w	80050f8 <_strtod_l+0x88>
 800536c:	2b00      	cmp	r3, #0
 800536e:	f47f aee1 	bne.w	8005134 <_strtod_l+0xc4>
 8005372:	2a69      	cmp	r2, #105	; 0x69
 8005374:	d027      	beq.n	80053c6 <_strtod_l+0x356>
 8005376:	dc24      	bgt.n	80053c2 <_strtod_l+0x352>
 8005378:	2a49      	cmp	r2, #73	; 0x49
 800537a:	d024      	beq.n	80053c6 <_strtod_l+0x356>
 800537c:	2a4e      	cmp	r2, #78	; 0x4e
 800537e:	f47f aed9 	bne.w	8005134 <_strtod_l+0xc4>
 8005382:	499f      	ldr	r1, [pc, #636]	; (8005600 <_strtod_l+0x590>)
 8005384:	a817      	add	r0, sp, #92	; 0x5c
 8005386:	f001 fe3d 	bl	8007004 <__match>
 800538a:	2800      	cmp	r0, #0
 800538c:	f43f aed2 	beq.w	8005134 <_strtod_l+0xc4>
 8005390:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005392:	781b      	ldrb	r3, [r3, #0]
 8005394:	2b28      	cmp	r3, #40	; 0x28
 8005396:	d12d      	bne.n	80053f4 <_strtod_l+0x384>
 8005398:	499a      	ldr	r1, [pc, #616]	; (8005604 <_strtod_l+0x594>)
 800539a:	aa1a      	add	r2, sp, #104	; 0x68
 800539c:	a817      	add	r0, sp, #92	; 0x5c
 800539e:	f001 fe45 	bl	800702c <__hexnan>
 80053a2:	2805      	cmp	r0, #5
 80053a4:	d126      	bne.n	80053f4 <_strtod_l+0x384>
 80053a6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80053a8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 80053ac:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80053b0:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80053b4:	e6a0      	b.n	80050f8 <_strtod_l+0x88>
 80053b6:	210a      	movs	r1, #10
 80053b8:	fb01 2e0e 	mla	lr, r1, lr, r2
 80053bc:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80053c0:	e7b9      	b.n	8005336 <_strtod_l+0x2c6>
 80053c2:	2a6e      	cmp	r2, #110	; 0x6e
 80053c4:	e7db      	b.n	800537e <_strtod_l+0x30e>
 80053c6:	4990      	ldr	r1, [pc, #576]	; (8005608 <_strtod_l+0x598>)
 80053c8:	a817      	add	r0, sp, #92	; 0x5c
 80053ca:	f001 fe1b 	bl	8007004 <__match>
 80053ce:	2800      	cmp	r0, #0
 80053d0:	f43f aeb0 	beq.w	8005134 <_strtod_l+0xc4>
 80053d4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80053d6:	498d      	ldr	r1, [pc, #564]	; (800560c <_strtod_l+0x59c>)
 80053d8:	3b01      	subs	r3, #1
 80053da:	a817      	add	r0, sp, #92	; 0x5c
 80053dc:	9317      	str	r3, [sp, #92]	; 0x5c
 80053de:	f001 fe11 	bl	8007004 <__match>
 80053e2:	b910      	cbnz	r0, 80053ea <_strtod_l+0x37a>
 80053e4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80053e6:	3301      	adds	r3, #1
 80053e8:	9317      	str	r3, [sp, #92]	; 0x5c
 80053ea:	f8df b230 	ldr.w	fp, [pc, #560]	; 800561c <_strtod_l+0x5ac>
 80053ee:	f04f 0a00 	mov.w	sl, #0
 80053f2:	e681      	b.n	80050f8 <_strtod_l+0x88>
 80053f4:	4886      	ldr	r0, [pc, #536]	; (8005610 <_strtod_l+0x5a0>)
 80053f6:	f002 fdf7 	bl	8007fe8 <nan>
 80053fa:	ec5b ab10 	vmov	sl, fp, d0
 80053fe:	e67b      	b.n	80050f8 <_strtod_l+0x88>
 8005400:	9b05      	ldr	r3, [sp, #20]
 8005402:	9807      	ldr	r0, [sp, #28]
 8005404:	1af3      	subs	r3, r6, r3
 8005406:	2f00      	cmp	r7, #0
 8005408:	bf08      	it	eq
 800540a:	462f      	moveq	r7, r5
 800540c:	2d10      	cmp	r5, #16
 800540e:	9306      	str	r3, [sp, #24]
 8005410:	46a8      	mov	r8, r5
 8005412:	bfa8      	it	ge
 8005414:	f04f 0810 	movge.w	r8, #16
 8005418:	f7fb f894 	bl	8000544 <__aeabi_ui2d>
 800541c:	2d09      	cmp	r5, #9
 800541e:	4682      	mov	sl, r0
 8005420:	468b      	mov	fp, r1
 8005422:	dd13      	ble.n	800544c <_strtod_l+0x3dc>
 8005424:	4b7b      	ldr	r3, [pc, #492]	; (8005614 <_strtod_l+0x5a4>)
 8005426:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800542a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800542e:	f7fb f903 	bl	8000638 <__aeabi_dmul>
 8005432:	4682      	mov	sl, r0
 8005434:	4648      	mov	r0, r9
 8005436:	468b      	mov	fp, r1
 8005438:	f7fb f884 	bl	8000544 <__aeabi_ui2d>
 800543c:	4602      	mov	r2, r0
 800543e:	460b      	mov	r3, r1
 8005440:	4650      	mov	r0, sl
 8005442:	4659      	mov	r1, fp
 8005444:	f7fa ff42 	bl	80002cc <__adddf3>
 8005448:	4682      	mov	sl, r0
 800544a:	468b      	mov	fp, r1
 800544c:	2d0f      	cmp	r5, #15
 800544e:	dc38      	bgt.n	80054c2 <_strtod_l+0x452>
 8005450:	9b06      	ldr	r3, [sp, #24]
 8005452:	2b00      	cmp	r3, #0
 8005454:	f43f ae50 	beq.w	80050f8 <_strtod_l+0x88>
 8005458:	dd24      	ble.n	80054a4 <_strtod_l+0x434>
 800545a:	2b16      	cmp	r3, #22
 800545c:	dc0b      	bgt.n	8005476 <_strtod_l+0x406>
 800545e:	496d      	ldr	r1, [pc, #436]	; (8005614 <_strtod_l+0x5a4>)
 8005460:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005464:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005468:	4652      	mov	r2, sl
 800546a:	465b      	mov	r3, fp
 800546c:	f7fb f8e4 	bl	8000638 <__aeabi_dmul>
 8005470:	4682      	mov	sl, r0
 8005472:	468b      	mov	fp, r1
 8005474:	e640      	b.n	80050f8 <_strtod_l+0x88>
 8005476:	9a06      	ldr	r2, [sp, #24]
 8005478:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800547c:	4293      	cmp	r3, r2
 800547e:	db20      	blt.n	80054c2 <_strtod_l+0x452>
 8005480:	4c64      	ldr	r4, [pc, #400]	; (8005614 <_strtod_l+0x5a4>)
 8005482:	f1c5 050f 	rsb	r5, r5, #15
 8005486:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800548a:	4652      	mov	r2, sl
 800548c:	465b      	mov	r3, fp
 800548e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005492:	f7fb f8d1 	bl	8000638 <__aeabi_dmul>
 8005496:	9b06      	ldr	r3, [sp, #24]
 8005498:	1b5d      	subs	r5, r3, r5
 800549a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800549e:	e9d4 2300 	ldrd	r2, r3, [r4]
 80054a2:	e7e3      	b.n	800546c <_strtod_l+0x3fc>
 80054a4:	9b06      	ldr	r3, [sp, #24]
 80054a6:	3316      	adds	r3, #22
 80054a8:	db0b      	blt.n	80054c2 <_strtod_l+0x452>
 80054aa:	9b05      	ldr	r3, [sp, #20]
 80054ac:	1b9e      	subs	r6, r3, r6
 80054ae:	4b59      	ldr	r3, [pc, #356]	; (8005614 <_strtod_l+0x5a4>)
 80054b0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 80054b4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80054b8:	4650      	mov	r0, sl
 80054ba:	4659      	mov	r1, fp
 80054bc:	f7fb f9e6 	bl	800088c <__aeabi_ddiv>
 80054c0:	e7d6      	b.n	8005470 <_strtod_l+0x400>
 80054c2:	9b06      	ldr	r3, [sp, #24]
 80054c4:	eba5 0808 	sub.w	r8, r5, r8
 80054c8:	4498      	add	r8, r3
 80054ca:	f1b8 0f00 	cmp.w	r8, #0
 80054ce:	dd74      	ble.n	80055ba <_strtod_l+0x54a>
 80054d0:	f018 030f 	ands.w	r3, r8, #15
 80054d4:	d00a      	beq.n	80054ec <_strtod_l+0x47c>
 80054d6:	494f      	ldr	r1, [pc, #316]	; (8005614 <_strtod_l+0x5a4>)
 80054d8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80054dc:	4652      	mov	r2, sl
 80054de:	465b      	mov	r3, fp
 80054e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80054e4:	f7fb f8a8 	bl	8000638 <__aeabi_dmul>
 80054e8:	4682      	mov	sl, r0
 80054ea:	468b      	mov	fp, r1
 80054ec:	f038 080f 	bics.w	r8, r8, #15
 80054f0:	d04f      	beq.n	8005592 <_strtod_l+0x522>
 80054f2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80054f6:	dd22      	ble.n	800553e <_strtod_l+0x4ce>
 80054f8:	2500      	movs	r5, #0
 80054fa:	462e      	mov	r6, r5
 80054fc:	9507      	str	r5, [sp, #28]
 80054fe:	9505      	str	r5, [sp, #20]
 8005500:	2322      	movs	r3, #34	; 0x22
 8005502:	f8df b118 	ldr.w	fp, [pc, #280]	; 800561c <_strtod_l+0x5ac>
 8005506:	6023      	str	r3, [r4, #0]
 8005508:	f04f 0a00 	mov.w	sl, #0
 800550c:	9b07      	ldr	r3, [sp, #28]
 800550e:	2b00      	cmp	r3, #0
 8005510:	f43f adf2 	beq.w	80050f8 <_strtod_l+0x88>
 8005514:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005516:	4620      	mov	r0, r4
 8005518:	f001 fe90 	bl	800723c <_Bfree>
 800551c:	9905      	ldr	r1, [sp, #20]
 800551e:	4620      	mov	r0, r4
 8005520:	f001 fe8c 	bl	800723c <_Bfree>
 8005524:	4631      	mov	r1, r6
 8005526:	4620      	mov	r0, r4
 8005528:	f001 fe88 	bl	800723c <_Bfree>
 800552c:	9907      	ldr	r1, [sp, #28]
 800552e:	4620      	mov	r0, r4
 8005530:	f001 fe84 	bl	800723c <_Bfree>
 8005534:	4629      	mov	r1, r5
 8005536:	4620      	mov	r0, r4
 8005538:	f001 fe80 	bl	800723c <_Bfree>
 800553c:	e5dc      	b.n	80050f8 <_strtod_l+0x88>
 800553e:	4b36      	ldr	r3, [pc, #216]	; (8005618 <_strtod_l+0x5a8>)
 8005540:	9304      	str	r3, [sp, #16]
 8005542:	2300      	movs	r3, #0
 8005544:	ea4f 1828 	mov.w	r8, r8, asr #4
 8005548:	4650      	mov	r0, sl
 800554a:	4659      	mov	r1, fp
 800554c:	4699      	mov	r9, r3
 800554e:	f1b8 0f01 	cmp.w	r8, #1
 8005552:	dc21      	bgt.n	8005598 <_strtod_l+0x528>
 8005554:	b10b      	cbz	r3, 800555a <_strtod_l+0x4ea>
 8005556:	4682      	mov	sl, r0
 8005558:	468b      	mov	fp, r1
 800555a:	4b2f      	ldr	r3, [pc, #188]	; (8005618 <_strtod_l+0x5a8>)
 800555c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8005560:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8005564:	4652      	mov	r2, sl
 8005566:	465b      	mov	r3, fp
 8005568:	e9d9 0100 	ldrd	r0, r1, [r9]
 800556c:	f7fb f864 	bl	8000638 <__aeabi_dmul>
 8005570:	4b2a      	ldr	r3, [pc, #168]	; (800561c <_strtod_l+0x5ac>)
 8005572:	460a      	mov	r2, r1
 8005574:	400b      	ands	r3, r1
 8005576:	492a      	ldr	r1, [pc, #168]	; (8005620 <_strtod_l+0x5b0>)
 8005578:	428b      	cmp	r3, r1
 800557a:	4682      	mov	sl, r0
 800557c:	d8bc      	bhi.n	80054f8 <_strtod_l+0x488>
 800557e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8005582:	428b      	cmp	r3, r1
 8005584:	bf86      	itte	hi
 8005586:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8005624 <_strtod_l+0x5b4>
 800558a:	f04f 3aff 	movhi.w	sl, #4294967295
 800558e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8005592:	2300      	movs	r3, #0
 8005594:	9304      	str	r3, [sp, #16]
 8005596:	e084      	b.n	80056a2 <_strtod_l+0x632>
 8005598:	f018 0f01 	tst.w	r8, #1
 800559c:	d005      	beq.n	80055aa <_strtod_l+0x53a>
 800559e:	9b04      	ldr	r3, [sp, #16]
 80055a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055a4:	f7fb f848 	bl	8000638 <__aeabi_dmul>
 80055a8:	2301      	movs	r3, #1
 80055aa:	9a04      	ldr	r2, [sp, #16]
 80055ac:	3208      	adds	r2, #8
 80055ae:	f109 0901 	add.w	r9, r9, #1
 80055b2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80055b6:	9204      	str	r2, [sp, #16]
 80055b8:	e7c9      	b.n	800554e <_strtod_l+0x4de>
 80055ba:	d0ea      	beq.n	8005592 <_strtod_l+0x522>
 80055bc:	f1c8 0800 	rsb	r8, r8, #0
 80055c0:	f018 020f 	ands.w	r2, r8, #15
 80055c4:	d00a      	beq.n	80055dc <_strtod_l+0x56c>
 80055c6:	4b13      	ldr	r3, [pc, #76]	; (8005614 <_strtod_l+0x5a4>)
 80055c8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80055cc:	4650      	mov	r0, sl
 80055ce:	4659      	mov	r1, fp
 80055d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055d4:	f7fb f95a 	bl	800088c <__aeabi_ddiv>
 80055d8:	4682      	mov	sl, r0
 80055da:	468b      	mov	fp, r1
 80055dc:	ea5f 1828 	movs.w	r8, r8, asr #4
 80055e0:	d0d7      	beq.n	8005592 <_strtod_l+0x522>
 80055e2:	f1b8 0f1f 	cmp.w	r8, #31
 80055e6:	dd1f      	ble.n	8005628 <_strtod_l+0x5b8>
 80055e8:	2500      	movs	r5, #0
 80055ea:	462e      	mov	r6, r5
 80055ec:	9507      	str	r5, [sp, #28]
 80055ee:	9505      	str	r5, [sp, #20]
 80055f0:	2322      	movs	r3, #34	; 0x22
 80055f2:	f04f 0a00 	mov.w	sl, #0
 80055f6:	f04f 0b00 	mov.w	fp, #0
 80055fa:	6023      	str	r3, [r4, #0]
 80055fc:	e786      	b.n	800550c <_strtod_l+0x49c>
 80055fe:	bf00      	nop
 8005600:	08008c49 	.word	0x08008c49
 8005604:	08008c8c 	.word	0x08008c8c
 8005608:	08008c41 	.word	0x08008c41
 800560c:	08008dcc 	.word	0x08008dcc
 8005610:	08009078 	.word	0x08009078
 8005614:	08008f58 	.word	0x08008f58
 8005618:	08008f30 	.word	0x08008f30
 800561c:	7ff00000 	.word	0x7ff00000
 8005620:	7ca00000 	.word	0x7ca00000
 8005624:	7fefffff 	.word	0x7fefffff
 8005628:	f018 0310 	ands.w	r3, r8, #16
 800562c:	bf18      	it	ne
 800562e:	236a      	movne	r3, #106	; 0x6a
 8005630:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 80059e0 <_strtod_l+0x970>
 8005634:	9304      	str	r3, [sp, #16]
 8005636:	4650      	mov	r0, sl
 8005638:	4659      	mov	r1, fp
 800563a:	2300      	movs	r3, #0
 800563c:	f018 0f01 	tst.w	r8, #1
 8005640:	d004      	beq.n	800564c <_strtod_l+0x5dc>
 8005642:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005646:	f7fa fff7 	bl	8000638 <__aeabi_dmul>
 800564a:	2301      	movs	r3, #1
 800564c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8005650:	f109 0908 	add.w	r9, r9, #8
 8005654:	d1f2      	bne.n	800563c <_strtod_l+0x5cc>
 8005656:	b10b      	cbz	r3, 800565c <_strtod_l+0x5ec>
 8005658:	4682      	mov	sl, r0
 800565a:	468b      	mov	fp, r1
 800565c:	9b04      	ldr	r3, [sp, #16]
 800565e:	b1c3      	cbz	r3, 8005692 <_strtod_l+0x622>
 8005660:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8005664:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8005668:	2b00      	cmp	r3, #0
 800566a:	4659      	mov	r1, fp
 800566c:	dd11      	ble.n	8005692 <_strtod_l+0x622>
 800566e:	2b1f      	cmp	r3, #31
 8005670:	f340 8124 	ble.w	80058bc <_strtod_l+0x84c>
 8005674:	2b34      	cmp	r3, #52	; 0x34
 8005676:	bfde      	ittt	le
 8005678:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800567c:	f04f 33ff 	movle.w	r3, #4294967295
 8005680:	fa03 f202 	lslle.w	r2, r3, r2
 8005684:	f04f 0a00 	mov.w	sl, #0
 8005688:	bfcc      	ite	gt
 800568a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800568e:	ea02 0b01 	andle.w	fp, r2, r1
 8005692:	2200      	movs	r2, #0
 8005694:	2300      	movs	r3, #0
 8005696:	4650      	mov	r0, sl
 8005698:	4659      	mov	r1, fp
 800569a:	f7fb fa35 	bl	8000b08 <__aeabi_dcmpeq>
 800569e:	2800      	cmp	r0, #0
 80056a0:	d1a2      	bne.n	80055e8 <_strtod_l+0x578>
 80056a2:	9b07      	ldr	r3, [sp, #28]
 80056a4:	9300      	str	r3, [sp, #0]
 80056a6:	9908      	ldr	r1, [sp, #32]
 80056a8:	462b      	mov	r3, r5
 80056aa:	463a      	mov	r2, r7
 80056ac:	4620      	mov	r0, r4
 80056ae:	f001 fe2d 	bl	800730c <__s2b>
 80056b2:	9007      	str	r0, [sp, #28]
 80056b4:	2800      	cmp	r0, #0
 80056b6:	f43f af1f 	beq.w	80054f8 <_strtod_l+0x488>
 80056ba:	9b05      	ldr	r3, [sp, #20]
 80056bc:	1b9e      	subs	r6, r3, r6
 80056be:	9b06      	ldr	r3, [sp, #24]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	bfb4      	ite	lt
 80056c4:	4633      	movlt	r3, r6
 80056c6:	2300      	movge	r3, #0
 80056c8:	930c      	str	r3, [sp, #48]	; 0x30
 80056ca:	9b06      	ldr	r3, [sp, #24]
 80056cc:	2500      	movs	r5, #0
 80056ce:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80056d2:	9312      	str	r3, [sp, #72]	; 0x48
 80056d4:	462e      	mov	r6, r5
 80056d6:	9b07      	ldr	r3, [sp, #28]
 80056d8:	4620      	mov	r0, r4
 80056da:	6859      	ldr	r1, [r3, #4]
 80056dc:	f001 fd6e 	bl	80071bc <_Balloc>
 80056e0:	9005      	str	r0, [sp, #20]
 80056e2:	2800      	cmp	r0, #0
 80056e4:	f43f af0c 	beq.w	8005500 <_strtod_l+0x490>
 80056e8:	9b07      	ldr	r3, [sp, #28]
 80056ea:	691a      	ldr	r2, [r3, #16]
 80056ec:	3202      	adds	r2, #2
 80056ee:	f103 010c 	add.w	r1, r3, #12
 80056f2:	0092      	lsls	r2, r2, #2
 80056f4:	300c      	adds	r0, #12
 80056f6:	f001 fd53 	bl	80071a0 <memcpy>
 80056fa:	ec4b ab10 	vmov	d0, sl, fp
 80056fe:	aa1a      	add	r2, sp, #104	; 0x68
 8005700:	a919      	add	r1, sp, #100	; 0x64
 8005702:	4620      	mov	r0, r4
 8005704:	f002 f948 	bl	8007998 <__d2b>
 8005708:	ec4b ab18 	vmov	d8, sl, fp
 800570c:	9018      	str	r0, [sp, #96]	; 0x60
 800570e:	2800      	cmp	r0, #0
 8005710:	f43f aef6 	beq.w	8005500 <_strtod_l+0x490>
 8005714:	2101      	movs	r1, #1
 8005716:	4620      	mov	r0, r4
 8005718:	f001 fe92 	bl	8007440 <__i2b>
 800571c:	4606      	mov	r6, r0
 800571e:	2800      	cmp	r0, #0
 8005720:	f43f aeee 	beq.w	8005500 <_strtod_l+0x490>
 8005724:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005726:	9904      	ldr	r1, [sp, #16]
 8005728:	2b00      	cmp	r3, #0
 800572a:	bfab      	itete	ge
 800572c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800572e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8005730:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8005732:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8005736:	bfac      	ite	ge
 8005738:	eb03 0902 	addge.w	r9, r3, r2
 800573c:	1ad7      	sublt	r7, r2, r3
 800573e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8005740:	eba3 0801 	sub.w	r8, r3, r1
 8005744:	4490      	add	r8, r2
 8005746:	4ba1      	ldr	r3, [pc, #644]	; (80059cc <_strtod_l+0x95c>)
 8005748:	f108 38ff 	add.w	r8, r8, #4294967295
 800574c:	4598      	cmp	r8, r3
 800574e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005752:	f280 80c7 	bge.w	80058e4 <_strtod_l+0x874>
 8005756:	eba3 0308 	sub.w	r3, r3, r8
 800575a:	2b1f      	cmp	r3, #31
 800575c:	eba2 0203 	sub.w	r2, r2, r3
 8005760:	f04f 0101 	mov.w	r1, #1
 8005764:	f300 80b1 	bgt.w	80058ca <_strtod_l+0x85a>
 8005768:	fa01 f303 	lsl.w	r3, r1, r3
 800576c:	930d      	str	r3, [sp, #52]	; 0x34
 800576e:	2300      	movs	r3, #0
 8005770:	9308      	str	r3, [sp, #32]
 8005772:	eb09 0802 	add.w	r8, r9, r2
 8005776:	9b04      	ldr	r3, [sp, #16]
 8005778:	45c1      	cmp	r9, r8
 800577a:	4417      	add	r7, r2
 800577c:	441f      	add	r7, r3
 800577e:	464b      	mov	r3, r9
 8005780:	bfa8      	it	ge
 8005782:	4643      	movge	r3, r8
 8005784:	42bb      	cmp	r3, r7
 8005786:	bfa8      	it	ge
 8005788:	463b      	movge	r3, r7
 800578a:	2b00      	cmp	r3, #0
 800578c:	bfc2      	ittt	gt
 800578e:	eba8 0803 	subgt.w	r8, r8, r3
 8005792:	1aff      	subgt	r7, r7, r3
 8005794:	eba9 0903 	subgt.w	r9, r9, r3
 8005798:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800579a:	2b00      	cmp	r3, #0
 800579c:	dd17      	ble.n	80057ce <_strtod_l+0x75e>
 800579e:	4631      	mov	r1, r6
 80057a0:	461a      	mov	r2, r3
 80057a2:	4620      	mov	r0, r4
 80057a4:	f001 ff0c 	bl	80075c0 <__pow5mult>
 80057a8:	4606      	mov	r6, r0
 80057aa:	2800      	cmp	r0, #0
 80057ac:	f43f aea8 	beq.w	8005500 <_strtod_l+0x490>
 80057b0:	4601      	mov	r1, r0
 80057b2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80057b4:	4620      	mov	r0, r4
 80057b6:	f001 fe59 	bl	800746c <__multiply>
 80057ba:	900b      	str	r0, [sp, #44]	; 0x2c
 80057bc:	2800      	cmp	r0, #0
 80057be:	f43f ae9f 	beq.w	8005500 <_strtod_l+0x490>
 80057c2:	9918      	ldr	r1, [sp, #96]	; 0x60
 80057c4:	4620      	mov	r0, r4
 80057c6:	f001 fd39 	bl	800723c <_Bfree>
 80057ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80057cc:	9318      	str	r3, [sp, #96]	; 0x60
 80057ce:	f1b8 0f00 	cmp.w	r8, #0
 80057d2:	f300 808c 	bgt.w	80058ee <_strtod_l+0x87e>
 80057d6:	9b06      	ldr	r3, [sp, #24]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	dd08      	ble.n	80057ee <_strtod_l+0x77e>
 80057dc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80057de:	9905      	ldr	r1, [sp, #20]
 80057e0:	4620      	mov	r0, r4
 80057e2:	f001 feed 	bl	80075c0 <__pow5mult>
 80057e6:	9005      	str	r0, [sp, #20]
 80057e8:	2800      	cmp	r0, #0
 80057ea:	f43f ae89 	beq.w	8005500 <_strtod_l+0x490>
 80057ee:	2f00      	cmp	r7, #0
 80057f0:	dd08      	ble.n	8005804 <_strtod_l+0x794>
 80057f2:	9905      	ldr	r1, [sp, #20]
 80057f4:	463a      	mov	r2, r7
 80057f6:	4620      	mov	r0, r4
 80057f8:	f001 ff3c 	bl	8007674 <__lshift>
 80057fc:	9005      	str	r0, [sp, #20]
 80057fe:	2800      	cmp	r0, #0
 8005800:	f43f ae7e 	beq.w	8005500 <_strtod_l+0x490>
 8005804:	f1b9 0f00 	cmp.w	r9, #0
 8005808:	dd08      	ble.n	800581c <_strtod_l+0x7ac>
 800580a:	4631      	mov	r1, r6
 800580c:	464a      	mov	r2, r9
 800580e:	4620      	mov	r0, r4
 8005810:	f001 ff30 	bl	8007674 <__lshift>
 8005814:	4606      	mov	r6, r0
 8005816:	2800      	cmp	r0, #0
 8005818:	f43f ae72 	beq.w	8005500 <_strtod_l+0x490>
 800581c:	9a05      	ldr	r2, [sp, #20]
 800581e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005820:	4620      	mov	r0, r4
 8005822:	f001 ffb3 	bl	800778c <__mdiff>
 8005826:	4605      	mov	r5, r0
 8005828:	2800      	cmp	r0, #0
 800582a:	f43f ae69 	beq.w	8005500 <_strtod_l+0x490>
 800582e:	68c3      	ldr	r3, [r0, #12]
 8005830:	930b      	str	r3, [sp, #44]	; 0x2c
 8005832:	2300      	movs	r3, #0
 8005834:	60c3      	str	r3, [r0, #12]
 8005836:	4631      	mov	r1, r6
 8005838:	f001 ff8c 	bl	8007754 <__mcmp>
 800583c:	2800      	cmp	r0, #0
 800583e:	da60      	bge.n	8005902 <_strtod_l+0x892>
 8005840:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005842:	ea53 030a 	orrs.w	r3, r3, sl
 8005846:	f040 8082 	bne.w	800594e <_strtod_l+0x8de>
 800584a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800584e:	2b00      	cmp	r3, #0
 8005850:	d17d      	bne.n	800594e <_strtod_l+0x8de>
 8005852:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005856:	0d1b      	lsrs	r3, r3, #20
 8005858:	051b      	lsls	r3, r3, #20
 800585a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800585e:	d976      	bls.n	800594e <_strtod_l+0x8de>
 8005860:	696b      	ldr	r3, [r5, #20]
 8005862:	b913      	cbnz	r3, 800586a <_strtod_l+0x7fa>
 8005864:	692b      	ldr	r3, [r5, #16]
 8005866:	2b01      	cmp	r3, #1
 8005868:	dd71      	ble.n	800594e <_strtod_l+0x8de>
 800586a:	4629      	mov	r1, r5
 800586c:	2201      	movs	r2, #1
 800586e:	4620      	mov	r0, r4
 8005870:	f001 ff00 	bl	8007674 <__lshift>
 8005874:	4631      	mov	r1, r6
 8005876:	4605      	mov	r5, r0
 8005878:	f001 ff6c 	bl	8007754 <__mcmp>
 800587c:	2800      	cmp	r0, #0
 800587e:	dd66      	ble.n	800594e <_strtod_l+0x8de>
 8005880:	9904      	ldr	r1, [sp, #16]
 8005882:	4a53      	ldr	r2, [pc, #332]	; (80059d0 <_strtod_l+0x960>)
 8005884:	465b      	mov	r3, fp
 8005886:	2900      	cmp	r1, #0
 8005888:	f000 8081 	beq.w	800598e <_strtod_l+0x91e>
 800588c:	ea02 010b 	and.w	r1, r2, fp
 8005890:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8005894:	dc7b      	bgt.n	800598e <_strtod_l+0x91e>
 8005896:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800589a:	f77f aea9 	ble.w	80055f0 <_strtod_l+0x580>
 800589e:	4b4d      	ldr	r3, [pc, #308]	; (80059d4 <_strtod_l+0x964>)
 80058a0:	4650      	mov	r0, sl
 80058a2:	4659      	mov	r1, fp
 80058a4:	2200      	movs	r2, #0
 80058a6:	f7fa fec7 	bl	8000638 <__aeabi_dmul>
 80058aa:	460b      	mov	r3, r1
 80058ac:	4303      	orrs	r3, r0
 80058ae:	bf08      	it	eq
 80058b0:	2322      	moveq	r3, #34	; 0x22
 80058b2:	4682      	mov	sl, r0
 80058b4:	468b      	mov	fp, r1
 80058b6:	bf08      	it	eq
 80058b8:	6023      	streq	r3, [r4, #0]
 80058ba:	e62b      	b.n	8005514 <_strtod_l+0x4a4>
 80058bc:	f04f 32ff 	mov.w	r2, #4294967295
 80058c0:	fa02 f303 	lsl.w	r3, r2, r3
 80058c4:	ea03 0a0a 	and.w	sl, r3, sl
 80058c8:	e6e3      	b.n	8005692 <_strtod_l+0x622>
 80058ca:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80058ce:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80058d2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80058d6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80058da:	fa01 f308 	lsl.w	r3, r1, r8
 80058de:	9308      	str	r3, [sp, #32]
 80058e0:	910d      	str	r1, [sp, #52]	; 0x34
 80058e2:	e746      	b.n	8005772 <_strtod_l+0x702>
 80058e4:	2300      	movs	r3, #0
 80058e6:	9308      	str	r3, [sp, #32]
 80058e8:	2301      	movs	r3, #1
 80058ea:	930d      	str	r3, [sp, #52]	; 0x34
 80058ec:	e741      	b.n	8005772 <_strtod_l+0x702>
 80058ee:	9918      	ldr	r1, [sp, #96]	; 0x60
 80058f0:	4642      	mov	r2, r8
 80058f2:	4620      	mov	r0, r4
 80058f4:	f001 febe 	bl	8007674 <__lshift>
 80058f8:	9018      	str	r0, [sp, #96]	; 0x60
 80058fa:	2800      	cmp	r0, #0
 80058fc:	f47f af6b 	bne.w	80057d6 <_strtod_l+0x766>
 8005900:	e5fe      	b.n	8005500 <_strtod_l+0x490>
 8005902:	465f      	mov	r7, fp
 8005904:	d16e      	bne.n	80059e4 <_strtod_l+0x974>
 8005906:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005908:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800590c:	b342      	cbz	r2, 8005960 <_strtod_l+0x8f0>
 800590e:	4a32      	ldr	r2, [pc, #200]	; (80059d8 <_strtod_l+0x968>)
 8005910:	4293      	cmp	r3, r2
 8005912:	d128      	bne.n	8005966 <_strtod_l+0x8f6>
 8005914:	9b04      	ldr	r3, [sp, #16]
 8005916:	4651      	mov	r1, sl
 8005918:	b1eb      	cbz	r3, 8005956 <_strtod_l+0x8e6>
 800591a:	4b2d      	ldr	r3, [pc, #180]	; (80059d0 <_strtod_l+0x960>)
 800591c:	403b      	ands	r3, r7
 800591e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005922:	f04f 32ff 	mov.w	r2, #4294967295
 8005926:	d819      	bhi.n	800595c <_strtod_l+0x8ec>
 8005928:	0d1b      	lsrs	r3, r3, #20
 800592a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800592e:	fa02 f303 	lsl.w	r3, r2, r3
 8005932:	4299      	cmp	r1, r3
 8005934:	d117      	bne.n	8005966 <_strtod_l+0x8f6>
 8005936:	4b29      	ldr	r3, [pc, #164]	; (80059dc <_strtod_l+0x96c>)
 8005938:	429f      	cmp	r7, r3
 800593a:	d102      	bne.n	8005942 <_strtod_l+0x8d2>
 800593c:	3101      	adds	r1, #1
 800593e:	f43f addf 	beq.w	8005500 <_strtod_l+0x490>
 8005942:	4b23      	ldr	r3, [pc, #140]	; (80059d0 <_strtod_l+0x960>)
 8005944:	403b      	ands	r3, r7
 8005946:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800594a:	f04f 0a00 	mov.w	sl, #0
 800594e:	9b04      	ldr	r3, [sp, #16]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d1a4      	bne.n	800589e <_strtod_l+0x82e>
 8005954:	e5de      	b.n	8005514 <_strtod_l+0x4a4>
 8005956:	f04f 33ff 	mov.w	r3, #4294967295
 800595a:	e7ea      	b.n	8005932 <_strtod_l+0x8c2>
 800595c:	4613      	mov	r3, r2
 800595e:	e7e8      	b.n	8005932 <_strtod_l+0x8c2>
 8005960:	ea53 030a 	orrs.w	r3, r3, sl
 8005964:	d08c      	beq.n	8005880 <_strtod_l+0x810>
 8005966:	9b08      	ldr	r3, [sp, #32]
 8005968:	b1db      	cbz	r3, 80059a2 <_strtod_l+0x932>
 800596a:	423b      	tst	r3, r7
 800596c:	d0ef      	beq.n	800594e <_strtod_l+0x8de>
 800596e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005970:	9a04      	ldr	r2, [sp, #16]
 8005972:	4650      	mov	r0, sl
 8005974:	4659      	mov	r1, fp
 8005976:	b1c3      	cbz	r3, 80059aa <_strtod_l+0x93a>
 8005978:	f7ff fb5e 	bl	8005038 <sulp>
 800597c:	4602      	mov	r2, r0
 800597e:	460b      	mov	r3, r1
 8005980:	ec51 0b18 	vmov	r0, r1, d8
 8005984:	f7fa fca2 	bl	80002cc <__adddf3>
 8005988:	4682      	mov	sl, r0
 800598a:	468b      	mov	fp, r1
 800598c:	e7df      	b.n	800594e <_strtod_l+0x8de>
 800598e:	4013      	ands	r3, r2
 8005990:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005994:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8005998:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800599c:	f04f 3aff 	mov.w	sl, #4294967295
 80059a0:	e7d5      	b.n	800594e <_strtod_l+0x8de>
 80059a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80059a4:	ea13 0f0a 	tst.w	r3, sl
 80059a8:	e7e0      	b.n	800596c <_strtod_l+0x8fc>
 80059aa:	f7ff fb45 	bl	8005038 <sulp>
 80059ae:	4602      	mov	r2, r0
 80059b0:	460b      	mov	r3, r1
 80059b2:	ec51 0b18 	vmov	r0, r1, d8
 80059b6:	f7fa fc87 	bl	80002c8 <__aeabi_dsub>
 80059ba:	2200      	movs	r2, #0
 80059bc:	2300      	movs	r3, #0
 80059be:	4682      	mov	sl, r0
 80059c0:	468b      	mov	fp, r1
 80059c2:	f7fb f8a1 	bl	8000b08 <__aeabi_dcmpeq>
 80059c6:	2800      	cmp	r0, #0
 80059c8:	d0c1      	beq.n	800594e <_strtod_l+0x8de>
 80059ca:	e611      	b.n	80055f0 <_strtod_l+0x580>
 80059cc:	fffffc02 	.word	0xfffffc02
 80059d0:	7ff00000 	.word	0x7ff00000
 80059d4:	39500000 	.word	0x39500000
 80059d8:	000fffff 	.word	0x000fffff
 80059dc:	7fefffff 	.word	0x7fefffff
 80059e0:	08008ca0 	.word	0x08008ca0
 80059e4:	4631      	mov	r1, r6
 80059e6:	4628      	mov	r0, r5
 80059e8:	f002 f832 	bl	8007a50 <__ratio>
 80059ec:	ec59 8b10 	vmov	r8, r9, d0
 80059f0:	ee10 0a10 	vmov	r0, s0
 80059f4:	2200      	movs	r2, #0
 80059f6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80059fa:	4649      	mov	r1, r9
 80059fc:	f7fb f898 	bl	8000b30 <__aeabi_dcmple>
 8005a00:	2800      	cmp	r0, #0
 8005a02:	d07a      	beq.n	8005afa <_strtod_l+0xa8a>
 8005a04:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d04a      	beq.n	8005aa0 <_strtod_l+0xa30>
 8005a0a:	4b95      	ldr	r3, [pc, #596]	; (8005c60 <_strtod_l+0xbf0>)
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005a12:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8005c60 <_strtod_l+0xbf0>
 8005a16:	f04f 0800 	mov.w	r8, #0
 8005a1a:	4b92      	ldr	r3, [pc, #584]	; (8005c64 <_strtod_l+0xbf4>)
 8005a1c:	403b      	ands	r3, r7
 8005a1e:	930d      	str	r3, [sp, #52]	; 0x34
 8005a20:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005a22:	4b91      	ldr	r3, [pc, #580]	; (8005c68 <_strtod_l+0xbf8>)
 8005a24:	429a      	cmp	r2, r3
 8005a26:	f040 80b0 	bne.w	8005b8a <_strtod_l+0xb1a>
 8005a2a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005a2e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8005a32:	ec4b ab10 	vmov	d0, sl, fp
 8005a36:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005a3a:	f001 ff31 	bl	80078a0 <__ulp>
 8005a3e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005a42:	ec53 2b10 	vmov	r2, r3, d0
 8005a46:	f7fa fdf7 	bl	8000638 <__aeabi_dmul>
 8005a4a:	4652      	mov	r2, sl
 8005a4c:	465b      	mov	r3, fp
 8005a4e:	f7fa fc3d 	bl	80002cc <__adddf3>
 8005a52:	460b      	mov	r3, r1
 8005a54:	4983      	ldr	r1, [pc, #524]	; (8005c64 <_strtod_l+0xbf4>)
 8005a56:	4a85      	ldr	r2, [pc, #532]	; (8005c6c <_strtod_l+0xbfc>)
 8005a58:	4019      	ands	r1, r3
 8005a5a:	4291      	cmp	r1, r2
 8005a5c:	4682      	mov	sl, r0
 8005a5e:	d960      	bls.n	8005b22 <_strtod_l+0xab2>
 8005a60:	ee18 3a90 	vmov	r3, s17
 8005a64:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d104      	bne.n	8005a76 <_strtod_l+0xa06>
 8005a6c:	ee18 3a10 	vmov	r3, s16
 8005a70:	3301      	adds	r3, #1
 8005a72:	f43f ad45 	beq.w	8005500 <_strtod_l+0x490>
 8005a76:	f8df b200 	ldr.w	fp, [pc, #512]	; 8005c78 <_strtod_l+0xc08>
 8005a7a:	f04f 3aff 	mov.w	sl, #4294967295
 8005a7e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005a80:	4620      	mov	r0, r4
 8005a82:	f001 fbdb 	bl	800723c <_Bfree>
 8005a86:	9905      	ldr	r1, [sp, #20]
 8005a88:	4620      	mov	r0, r4
 8005a8a:	f001 fbd7 	bl	800723c <_Bfree>
 8005a8e:	4631      	mov	r1, r6
 8005a90:	4620      	mov	r0, r4
 8005a92:	f001 fbd3 	bl	800723c <_Bfree>
 8005a96:	4629      	mov	r1, r5
 8005a98:	4620      	mov	r0, r4
 8005a9a:	f001 fbcf 	bl	800723c <_Bfree>
 8005a9e:	e61a      	b.n	80056d6 <_strtod_l+0x666>
 8005aa0:	f1ba 0f00 	cmp.w	sl, #0
 8005aa4:	d11b      	bne.n	8005ade <_strtod_l+0xa6e>
 8005aa6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005aaa:	b9f3      	cbnz	r3, 8005aea <_strtod_l+0xa7a>
 8005aac:	4b6c      	ldr	r3, [pc, #432]	; (8005c60 <_strtod_l+0xbf0>)
 8005aae:	2200      	movs	r2, #0
 8005ab0:	4640      	mov	r0, r8
 8005ab2:	4649      	mov	r1, r9
 8005ab4:	f7fb f832 	bl	8000b1c <__aeabi_dcmplt>
 8005ab8:	b9d0      	cbnz	r0, 8005af0 <_strtod_l+0xa80>
 8005aba:	4640      	mov	r0, r8
 8005abc:	4649      	mov	r1, r9
 8005abe:	4b6c      	ldr	r3, [pc, #432]	; (8005c70 <_strtod_l+0xc00>)
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	f7fa fdb9 	bl	8000638 <__aeabi_dmul>
 8005ac6:	4680      	mov	r8, r0
 8005ac8:	4689      	mov	r9, r1
 8005aca:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8005ace:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8005ad2:	9315      	str	r3, [sp, #84]	; 0x54
 8005ad4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8005ad8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005adc:	e79d      	b.n	8005a1a <_strtod_l+0x9aa>
 8005ade:	f1ba 0f01 	cmp.w	sl, #1
 8005ae2:	d102      	bne.n	8005aea <_strtod_l+0xa7a>
 8005ae4:	2f00      	cmp	r7, #0
 8005ae6:	f43f ad83 	beq.w	80055f0 <_strtod_l+0x580>
 8005aea:	4b62      	ldr	r3, [pc, #392]	; (8005c74 <_strtod_l+0xc04>)
 8005aec:	2200      	movs	r2, #0
 8005aee:	e78e      	b.n	8005a0e <_strtod_l+0x99e>
 8005af0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8005c70 <_strtod_l+0xc00>
 8005af4:	f04f 0800 	mov.w	r8, #0
 8005af8:	e7e7      	b.n	8005aca <_strtod_l+0xa5a>
 8005afa:	4b5d      	ldr	r3, [pc, #372]	; (8005c70 <_strtod_l+0xc00>)
 8005afc:	4640      	mov	r0, r8
 8005afe:	4649      	mov	r1, r9
 8005b00:	2200      	movs	r2, #0
 8005b02:	f7fa fd99 	bl	8000638 <__aeabi_dmul>
 8005b06:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b08:	4680      	mov	r8, r0
 8005b0a:	4689      	mov	r9, r1
 8005b0c:	b933      	cbnz	r3, 8005b1c <_strtod_l+0xaac>
 8005b0e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005b12:	900e      	str	r0, [sp, #56]	; 0x38
 8005b14:	930f      	str	r3, [sp, #60]	; 0x3c
 8005b16:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8005b1a:	e7dd      	b.n	8005ad8 <_strtod_l+0xa68>
 8005b1c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8005b20:	e7f9      	b.n	8005b16 <_strtod_l+0xaa6>
 8005b22:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8005b26:	9b04      	ldr	r3, [sp, #16]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d1a8      	bne.n	8005a7e <_strtod_l+0xa0e>
 8005b2c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005b30:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005b32:	0d1b      	lsrs	r3, r3, #20
 8005b34:	051b      	lsls	r3, r3, #20
 8005b36:	429a      	cmp	r2, r3
 8005b38:	d1a1      	bne.n	8005a7e <_strtod_l+0xa0e>
 8005b3a:	4640      	mov	r0, r8
 8005b3c:	4649      	mov	r1, r9
 8005b3e:	f7fb f8db 	bl	8000cf8 <__aeabi_d2lz>
 8005b42:	f7fa fd4b 	bl	80005dc <__aeabi_l2d>
 8005b46:	4602      	mov	r2, r0
 8005b48:	460b      	mov	r3, r1
 8005b4a:	4640      	mov	r0, r8
 8005b4c:	4649      	mov	r1, r9
 8005b4e:	f7fa fbbb 	bl	80002c8 <__aeabi_dsub>
 8005b52:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005b54:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005b58:	ea43 030a 	orr.w	r3, r3, sl
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	4680      	mov	r8, r0
 8005b60:	4689      	mov	r9, r1
 8005b62:	d055      	beq.n	8005c10 <_strtod_l+0xba0>
 8005b64:	a336      	add	r3, pc, #216	; (adr r3, 8005c40 <_strtod_l+0xbd0>)
 8005b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b6a:	f7fa ffd7 	bl	8000b1c <__aeabi_dcmplt>
 8005b6e:	2800      	cmp	r0, #0
 8005b70:	f47f acd0 	bne.w	8005514 <_strtod_l+0x4a4>
 8005b74:	a334      	add	r3, pc, #208	; (adr r3, 8005c48 <_strtod_l+0xbd8>)
 8005b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b7a:	4640      	mov	r0, r8
 8005b7c:	4649      	mov	r1, r9
 8005b7e:	f7fa ffeb 	bl	8000b58 <__aeabi_dcmpgt>
 8005b82:	2800      	cmp	r0, #0
 8005b84:	f43f af7b 	beq.w	8005a7e <_strtod_l+0xa0e>
 8005b88:	e4c4      	b.n	8005514 <_strtod_l+0x4a4>
 8005b8a:	9b04      	ldr	r3, [sp, #16]
 8005b8c:	b333      	cbz	r3, 8005bdc <_strtod_l+0xb6c>
 8005b8e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b90:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005b94:	d822      	bhi.n	8005bdc <_strtod_l+0xb6c>
 8005b96:	a32e      	add	r3, pc, #184	; (adr r3, 8005c50 <_strtod_l+0xbe0>)
 8005b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b9c:	4640      	mov	r0, r8
 8005b9e:	4649      	mov	r1, r9
 8005ba0:	f7fa ffc6 	bl	8000b30 <__aeabi_dcmple>
 8005ba4:	b1a0      	cbz	r0, 8005bd0 <_strtod_l+0xb60>
 8005ba6:	4649      	mov	r1, r9
 8005ba8:	4640      	mov	r0, r8
 8005baa:	f7fb f81d 	bl	8000be8 <__aeabi_d2uiz>
 8005bae:	2801      	cmp	r0, #1
 8005bb0:	bf38      	it	cc
 8005bb2:	2001      	movcc	r0, #1
 8005bb4:	f7fa fcc6 	bl	8000544 <__aeabi_ui2d>
 8005bb8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005bba:	4680      	mov	r8, r0
 8005bbc:	4689      	mov	r9, r1
 8005bbe:	bb23      	cbnz	r3, 8005c0a <_strtod_l+0xb9a>
 8005bc0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005bc4:	9010      	str	r0, [sp, #64]	; 0x40
 8005bc6:	9311      	str	r3, [sp, #68]	; 0x44
 8005bc8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005bcc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005bd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bd2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005bd4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8005bd8:	1a9b      	subs	r3, r3, r2
 8005bda:	9309      	str	r3, [sp, #36]	; 0x24
 8005bdc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005be0:	eeb0 0a48 	vmov.f32	s0, s16
 8005be4:	eef0 0a68 	vmov.f32	s1, s17
 8005be8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005bec:	f001 fe58 	bl	80078a0 <__ulp>
 8005bf0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005bf4:	ec53 2b10 	vmov	r2, r3, d0
 8005bf8:	f7fa fd1e 	bl	8000638 <__aeabi_dmul>
 8005bfc:	ec53 2b18 	vmov	r2, r3, d8
 8005c00:	f7fa fb64 	bl	80002cc <__adddf3>
 8005c04:	4682      	mov	sl, r0
 8005c06:	468b      	mov	fp, r1
 8005c08:	e78d      	b.n	8005b26 <_strtod_l+0xab6>
 8005c0a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8005c0e:	e7db      	b.n	8005bc8 <_strtod_l+0xb58>
 8005c10:	a311      	add	r3, pc, #68	; (adr r3, 8005c58 <_strtod_l+0xbe8>)
 8005c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c16:	f7fa ff81 	bl	8000b1c <__aeabi_dcmplt>
 8005c1a:	e7b2      	b.n	8005b82 <_strtod_l+0xb12>
 8005c1c:	2300      	movs	r3, #0
 8005c1e:	930a      	str	r3, [sp, #40]	; 0x28
 8005c20:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005c22:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005c24:	6013      	str	r3, [r2, #0]
 8005c26:	f7ff ba6b 	b.w	8005100 <_strtod_l+0x90>
 8005c2a:	2a65      	cmp	r2, #101	; 0x65
 8005c2c:	f43f ab5f 	beq.w	80052ee <_strtod_l+0x27e>
 8005c30:	2a45      	cmp	r2, #69	; 0x45
 8005c32:	f43f ab5c 	beq.w	80052ee <_strtod_l+0x27e>
 8005c36:	2301      	movs	r3, #1
 8005c38:	f7ff bb94 	b.w	8005364 <_strtod_l+0x2f4>
 8005c3c:	f3af 8000 	nop.w
 8005c40:	94a03595 	.word	0x94a03595
 8005c44:	3fdfffff 	.word	0x3fdfffff
 8005c48:	35afe535 	.word	0x35afe535
 8005c4c:	3fe00000 	.word	0x3fe00000
 8005c50:	ffc00000 	.word	0xffc00000
 8005c54:	41dfffff 	.word	0x41dfffff
 8005c58:	94a03595 	.word	0x94a03595
 8005c5c:	3fcfffff 	.word	0x3fcfffff
 8005c60:	3ff00000 	.word	0x3ff00000
 8005c64:	7ff00000 	.word	0x7ff00000
 8005c68:	7fe00000 	.word	0x7fe00000
 8005c6c:	7c9fffff 	.word	0x7c9fffff
 8005c70:	3fe00000 	.word	0x3fe00000
 8005c74:	bff00000 	.word	0xbff00000
 8005c78:	7fefffff 	.word	0x7fefffff

08005c7c <_strtod_r>:
 8005c7c:	4b01      	ldr	r3, [pc, #4]	; (8005c84 <_strtod_r+0x8>)
 8005c7e:	f7ff b9f7 	b.w	8005070 <_strtod_l>
 8005c82:	bf00      	nop
 8005c84:	20000074 	.word	0x20000074

08005c88 <_strtol_l.constprop.0>:
 8005c88:	2b01      	cmp	r3, #1
 8005c8a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c8e:	d001      	beq.n	8005c94 <_strtol_l.constprop.0+0xc>
 8005c90:	2b24      	cmp	r3, #36	; 0x24
 8005c92:	d906      	bls.n	8005ca2 <_strtol_l.constprop.0+0x1a>
 8005c94:	f7fe fafe 	bl	8004294 <__errno>
 8005c98:	2316      	movs	r3, #22
 8005c9a:	6003      	str	r3, [r0, #0]
 8005c9c:	2000      	movs	r0, #0
 8005c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ca2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8005d88 <_strtol_l.constprop.0+0x100>
 8005ca6:	460d      	mov	r5, r1
 8005ca8:	462e      	mov	r6, r5
 8005caa:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005cae:	f814 700c 	ldrb.w	r7, [r4, ip]
 8005cb2:	f017 0708 	ands.w	r7, r7, #8
 8005cb6:	d1f7      	bne.n	8005ca8 <_strtol_l.constprop.0+0x20>
 8005cb8:	2c2d      	cmp	r4, #45	; 0x2d
 8005cba:	d132      	bne.n	8005d22 <_strtol_l.constprop.0+0x9a>
 8005cbc:	782c      	ldrb	r4, [r5, #0]
 8005cbe:	2701      	movs	r7, #1
 8005cc0:	1cb5      	adds	r5, r6, #2
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d05b      	beq.n	8005d7e <_strtol_l.constprop.0+0xf6>
 8005cc6:	2b10      	cmp	r3, #16
 8005cc8:	d109      	bne.n	8005cde <_strtol_l.constprop.0+0x56>
 8005cca:	2c30      	cmp	r4, #48	; 0x30
 8005ccc:	d107      	bne.n	8005cde <_strtol_l.constprop.0+0x56>
 8005cce:	782c      	ldrb	r4, [r5, #0]
 8005cd0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8005cd4:	2c58      	cmp	r4, #88	; 0x58
 8005cd6:	d14d      	bne.n	8005d74 <_strtol_l.constprop.0+0xec>
 8005cd8:	786c      	ldrb	r4, [r5, #1]
 8005cda:	2310      	movs	r3, #16
 8005cdc:	3502      	adds	r5, #2
 8005cde:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8005ce2:	f108 38ff 	add.w	r8, r8, #4294967295
 8005ce6:	f04f 0c00 	mov.w	ip, #0
 8005cea:	fbb8 f9f3 	udiv	r9, r8, r3
 8005cee:	4666      	mov	r6, ip
 8005cf0:	fb03 8a19 	mls	sl, r3, r9, r8
 8005cf4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8005cf8:	f1be 0f09 	cmp.w	lr, #9
 8005cfc:	d816      	bhi.n	8005d2c <_strtol_l.constprop.0+0xa4>
 8005cfe:	4674      	mov	r4, lr
 8005d00:	42a3      	cmp	r3, r4
 8005d02:	dd24      	ble.n	8005d4e <_strtol_l.constprop.0+0xc6>
 8005d04:	f1bc 0f00 	cmp.w	ip, #0
 8005d08:	db1e      	blt.n	8005d48 <_strtol_l.constprop.0+0xc0>
 8005d0a:	45b1      	cmp	r9, r6
 8005d0c:	d31c      	bcc.n	8005d48 <_strtol_l.constprop.0+0xc0>
 8005d0e:	d101      	bne.n	8005d14 <_strtol_l.constprop.0+0x8c>
 8005d10:	45a2      	cmp	sl, r4
 8005d12:	db19      	blt.n	8005d48 <_strtol_l.constprop.0+0xc0>
 8005d14:	fb06 4603 	mla	r6, r6, r3, r4
 8005d18:	f04f 0c01 	mov.w	ip, #1
 8005d1c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005d20:	e7e8      	b.n	8005cf4 <_strtol_l.constprop.0+0x6c>
 8005d22:	2c2b      	cmp	r4, #43	; 0x2b
 8005d24:	bf04      	itt	eq
 8005d26:	782c      	ldrbeq	r4, [r5, #0]
 8005d28:	1cb5      	addeq	r5, r6, #2
 8005d2a:	e7ca      	b.n	8005cc2 <_strtol_l.constprop.0+0x3a>
 8005d2c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8005d30:	f1be 0f19 	cmp.w	lr, #25
 8005d34:	d801      	bhi.n	8005d3a <_strtol_l.constprop.0+0xb2>
 8005d36:	3c37      	subs	r4, #55	; 0x37
 8005d38:	e7e2      	b.n	8005d00 <_strtol_l.constprop.0+0x78>
 8005d3a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8005d3e:	f1be 0f19 	cmp.w	lr, #25
 8005d42:	d804      	bhi.n	8005d4e <_strtol_l.constprop.0+0xc6>
 8005d44:	3c57      	subs	r4, #87	; 0x57
 8005d46:	e7db      	b.n	8005d00 <_strtol_l.constprop.0+0x78>
 8005d48:	f04f 3cff 	mov.w	ip, #4294967295
 8005d4c:	e7e6      	b.n	8005d1c <_strtol_l.constprop.0+0x94>
 8005d4e:	f1bc 0f00 	cmp.w	ip, #0
 8005d52:	da05      	bge.n	8005d60 <_strtol_l.constprop.0+0xd8>
 8005d54:	2322      	movs	r3, #34	; 0x22
 8005d56:	6003      	str	r3, [r0, #0]
 8005d58:	4646      	mov	r6, r8
 8005d5a:	b942      	cbnz	r2, 8005d6e <_strtol_l.constprop.0+0xe6>
 8005d5c:	4630      	mov	r0, r6
 8005d5e:	e79e      	b.n	8005c9e <_strtol_l.constprop.0+0x16>
 8005d60:	b107      	cbz	r7, 8005d64 <_strtol_l.constprop.0+0xdc>
 8005d62:	4276      	negs	r6, r6
 8005d64:	2a00      	cmp	r2, #0
 8005d66:	d0f9      	beq.n	8005d5c <_strtol_l.constprop.0+0xd4>
 8005d68:	f1bc 0f00 	cmp.w	ip, #0
 8005d6c:	d000      	beq.n	8005d70 <_strtol_l.constprop.0+0xe8>
 8005d6e:	1e69      	subs	r1, r5, #1
 8005d70:	6011      	str	r1, [r2, #0]
 8005d72:	e7f3      	b.n	8005d5c <_strtol_l.constprop.0+0xd4>
 8005d74:	2430      	movs	r4, #48	; 0x30
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d1b1      	bne.n	8005cde <_strtol_l.constprop.0+0x56>
 8005d7a:	2308      	movs	r3, #8
 8005d7c:	e7af      	b.n	8005cde <_strtol_l.constprop.0+0x56>
 8005d7e:	2c30      	cmp	r4, #48	; 0x30
 8005d80:	d0a5      	beq.n	8005cce <_strtol_l.constprop.0+0x46>
 8005d82:	230a      	movs	r3, #10
 8005d84:	e7ab      	b.n	8005cde <_strtol_l.constprop.0+0x56>
 8005d86:	bf00      	nop
 8005d88:	08008cc9 	.word	0x08008cc9

08005d8c <_strtol_r>:
 8005d8c:	f7ff bf7c 	b.w	8005c88 <_strtol_l.constprop.0>

08005d90 <quorem>:
 8005d90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d94:	6903      	ldr	r3, [r0, #16]
 8005d96:	690c      	ldr	r4, [r1, #16]
 8005d98:	42a3      	cmp	r3, r4
 8005d9a:	4607      	mov	r7, r0
 8005d9c:	f2c0 8081 	blt.w	8005ea2 <quorem+0x112>
 8005da0:	3c01      	subs	r4, #1
 8005da2:	f101 0814 	add.w	r8, r1, #20
 8005da6:	f100 0514 	add.w	r5, r0, #20
 8005daa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005dae:	9301      	str	r3, [sp, #4]
 8005db0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005db4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005db8:	3301      	adds	r3, #1
 8005dba:	429a      	cmp	r2, r3
 8005dbc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005dc0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005dc4:	fbb2 f6f3 	udiv	r6, r2, r3
 8005dc8:	d331      	bcc.n	8005e2e <quorem+0x9e>
 8005dca:	f04f 0e00 	mov.w	lr, #0
 8005dce:	4640      	mov	r0, r8
 8005dd0:	46ac      	mov	ip, r5
 8005dd2:	46f2      	mov	sl, lr
 8005dd4:	f850 2b04 	ldr.w	r2, [r0], #4
 8005dd8:	b293      	uxth	r3, r2
 8005dda:	fb06 e303 	mla	r3, r6, r3, lr
 8005dde:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005de2:	b29b      	uxth	r3, r3
 8005de4:	ebaa 0303 	sub.w	r3, sl, r3
 8005de8:	f8dc a000 	ldr.w	sl, [ip]
 8005dec:	0c12      	lsrs	r2, r2, #16
 8005dee:	fa13 f38a 	uxtah	r3, r3, sl
 8005df2:	fb06 e202 	mla	r2, r6, r2, lr
 8005df6:	9300      	str	r3, [sp, #0]
 8005df8:	9b00      	ldr	r3, [sp, #0]
 8005dfa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005dfe:	b292      	uxth	r2, r2
 8005e00:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005e04:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005e08:	f8bd 3000 	ldrh.w	r3, [sp]
 8005e0c:	4581      	cmp	r9, r0
 8005e0e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e12:	f84c 3b04 	str.w	r3, [ip], #4
 8005e16:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005e1a:	d2db      	bcs.n	8005dd4 <quorem+0x44>
 8005e1c:	f855 300b 	ldr.w	r3, [r5, fp]
 8005e20:	b92b      	cbnz	r3, 8005e2e <quorem+0x9e>
 8005e22:	9b01      	ldr	r3, [sp, #4]
 8005e24:	3b04      	subs	r3, #4
 8005e26:	429d      	cmp	r5, r3
 8005e28:	461a      	mov	r2, r3
 8005e2a:	d32e      	bcc.n	8005e8a <quorem+0xfa>
 8005e2c:	613c      	str	r4, [r7, #16]
 8005e2e:	4638      	mov	r0, r7
 8005e30:	f001 fc90 	bl	8007754 <__mcmp>
 8005e34:	2800      	cmp	r0, #0
 8005e36:	db24      	blt.n	8005e82 <quorem+0xf2>
 8005e38:	3601      	adds	r6, #1
 8005e3a:	4628      	mov	r0, r5
 8005e3c:	f04f 0c00 	mov.w	ip, #0
 8005e40:	f858 2b04 	ldr.w	r2, [r8], #4
 8005e44:	f8d0 e000 	ldr.w	lr, [r0]
 8005e48:	b293      	uxth	r3, r2
 8005e4a:	ebac 0303 	sub.w	r3, ip, r3
 8005e4e:	0c12      	lsrs	r2, r2, #16
 8005e50:	fa13 f38e 	uxtah	r3, r3, lr
 8005e54:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005e58:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005e5c:	b29b      	uxth	r3, r3
 8005e5e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e62:	45c1      	cmp	r9, r8
 8005e64:	f840 3b04 	str.w	r3, [r0], #4
 8005e68:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005e6c:	d2e8      	bcs.n	8005e40 <quorem+0xb0>
 8005e6e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005e72:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005e76:	b922      	cbnz	r2, 8005e82 <quorem+0xf2>
 8005e78:	3b04      	subs	r3, #4
 8005e7a:	429d      	cmp	r5, r3
 8005e7c:	461a      	mov	r2, r3
 8005e7e:	d30a      	bcc.n	8005e96 <quorem+0x106>
 8005e80:	613c      	str	r4, [r7, #16]
 8005e82:	4630      	mov	r0, r6
 8005e84:	b003      	add	sp, #12
 8005e86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e8a:	6812      	ldr	r2, [r2, #0]
 8005e8c:	3b04      	subs	r3, #4
 8005e8e:	2a00      	cmp	r2, #0
 8005e90:	d1cc      	bne.n	8005e2c <quorem+0x9c>
 8005e92:	3c01      	subs	r4, #1
 8005e94:	e7c7      	b.n	8005e26 <quorem+0x96>
 8005e96:	6812      	ldr	r2, [r2, #0]
 8005e98:	3b04      	subs	r3, #4
 8005e9a:	2a00      	cmp	r2, #0
 8005e9c:	d1f0      	bne.n	8005e80 <quorem+0xf0>
 8005e9e:	3c01      	subs	r4, #1
 8005ea0:	e7eb      	b.n	8005e7a <quorem+0xea>
 8005ea2:	2000      	movs	r0, #0
 8005ea4:	e7ee      	b.n	8005e84 <quorem+0xf4>
	...

08005ea8 <_dtoa_r>:
 8005ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005eac:	ed2d 8b04 	vpush	{d8-d9}
 8005eb0:	ec57 6b10 	vmov	r6, r7, d0
 8005eb4:	b093      	sub	sp, #76	; 0x4c
 8005eb6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005eb8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005ebc:	9106      	str	r1, [sp, #24]
 8005ebe:	ee10 aa10 	vmov	sl, s0
 8005ec2:	4604      	mov	r4, r0
 8005ec4:	9209      	str	r2, [sp, #36]	; 0x24
 8005ec6:	930c      	str	r3, [sp, #48]	; 0x30
 8005ec8:	46bb      	mov	fp, r7
 8005eca:	b975      	cbnz	r5, 8005eea <_dtoa_r+0x42>
 8005ecc:	2010      	movs	r0, #16
 8005ece:	f001 f94d 	bl	800716c <malloc>
 8005ed2:	4602      	mov	r2, r0
 8005ed4:	6260      	str	r0, [r4, #36]	; 0x24
 8005ed6:	b920      	cbnz	r0, 8005ee2 <_dtoa_r+0x3a>
 8005ed8:	4ba7      	ldr	r3, [pc, #668]	; (8006178 <_dtoa_r+0x2d0>)
 8005eda:	21ea      	movs	r1, #234	; 0xea
 8005edc:	48a7      	ldr	r0, [pc, #668]	; (800617c <_dtoa_r+0x2d4>)
 8005ede:	f002 f8bd 	bl	800805c <__assert_func>
 8005ee2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005ee6:	6005      	str	r5, [r0, #0]
 8005ee8:	60c5      	str	r5, [r0, #12]
 8005eea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005eec:	6819      	ldr	r1, [r3, #0]
 8005eee:	b151      	cbz	r1, 8005f06 <_dtoa_r+0x5e>
 8005ef0:	685a      	ldr	r2, [r3, #4]
 8005ef2:	604a      	str	r2, [r1, #4]
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	4093      	lsls	r3, r2
 8005ef8:	608b      	str	r3, [r1, #8]
 8005efa:	4620      	mov	r0, r4
 8005efc:	f001 f99e 	bl	800723c <_Bfree>
 8005f00:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005f02:	2200      	movs	r2, #0
 8005f04:	601a      	str	r2, [r3, #0]
 8005f06:	1e3b      	subs	r3, r7, #0
 8005f08:	bfaa      	itet	ge
 8005f0a:	2300      	movge	r3, #0
 8005f0c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005f10:	f8c8 3000 	strge.w	r3, [r8]
 8005f14:	4b9a      	ldr	r3, [pc, #616]	; (8006180 <_dtoa_r+0x2d8>)
 8005f16:	bfbc      	itt	lt
 8005f18:	2201      	movlt	r2, #1
 8005f1a:	f8c8 2000 	strlt.w	r2, [r8]
 8005f1e:	ea33 030b 	bics.w	r3, r3, fp
 8005f22:	d11b      	bne.n	8005f5c <_dtoa_r+0xb4>
 8005f24:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005f26:	f242 730f 	movw	r3, #9999	; 0x270f
 8005f2a:	6013      	str	r3, [r2, #0]
 8005f2c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005f30:	4333      	orrs	r3, r6
 8005f32:	f000 8592 	beq.w	8006a5a <_dtoa_r+0xbb2>
 8005f36:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005f38:	b963      	cbnz	r3, 8005f54 <_dtoa_r+0xac>
 8005f3a:	4b92      	ldr	r3, [pc, #584]	; (8006184 <_dtoa_r+0x2dc>)
 8005f3c:	e022      	b.n	8005f84 <_dtoa_r+0xdc>
 8005f3e:	4b92      	ldr	r3, [pc, #584]	; (8006188 <_dtoa_r+0x2e0>)
 8005f40:	9301      	str	r3, [sp, #4]
 8005f42:	3308      	adds	r3, #8
 8005f44:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005f46:	6013      	str	r3, [r2, #0]
 8005f48:	9801      	ldr	r0, [sp, #4]
 8005f4a:	b013      	add	sp, #76	; 0x4c
 8005f4c:	ecbd 8b04 	vpop	{d8-d9}
 8005f50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f54:	4b8b      	ldr	r3, [pc, #556]	; (8006184 <_dtoa_r+0x2dc>)
 8005f56:	9301      	str	r3, [sp, #4]
 8005f58:	3303      	adds	r3, #3
 8005f5a:	e7f3      	b.n	8005f44 <_dtoa_r+0x9c>
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	2300      	movs	r3, #0
 8005f60:	4650      	mov	r0, sl
 8005f62:	4659      	mov	r1, fp
 8005f64:	f7fa fdd0 	bl	8000b08 <__aeabi_dcmpeq>
 8005f68:	ec4b ab19 	vmov	d9, sl, fp
 8005f6c:	4680      	mov	r8, r0
 8005f6e:	b158      	cbz	r0, 8005f88 <_dtoa_r+0xe0>
 8005f70:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005f72:	2301      	movs	r3, #1
 8005f74:	6013      	str	r3, [r2, #0]
 8005f76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	f000 856b 	beq.w	8006a54 <_dtoa_r+0xbac>
 8005f7e:	4883      	ldr	r0, [pc, #524]	; (800618c <_dtoa_r+0x2e4>)
 8005f80:	6018      	str	r0, [r3, #0]
 8005f82:	1e43      	subs	r3, r0, #1
 8005f84:	9301      	str	r3, [sp, #4]
 8005f86:	e7df      	b.n	8005f48 <_dtoa_r+0xa0>
 8005f88:	ec4b ab10 	vmov	d0, sl, fp
 8005f8c:	aa10      	add	r2, sp, #64	; 0x40
 8005f8e:	a911      	add	r1, sp, #68	; 0x44
 8005f90:	4620      	mov	r0, r4
 8005f92:	f001 fd01 	bl	8007998 <__d2b>
 8005f96:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8005f9a:	ee08 0a10 	vmov	s16, r0
 8005f9e:	2d00      	cmp	r5, #0
 8005fa0:	f000 8084 	beq.w	80060ac <_dtoa_r+0x204>
 8005fa4:	ee19 3a90 	vmov	r3, s19
 8005fa8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005fac:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005fb0:	4656      	mov	r6, sl
 8005fb2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005fb6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005fba:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8005fbe:	4b74      	ldr	r3, [pc, #464]	; (8006190 <_dtoa_r+0x2e8>)
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	4630      	mov	r0, r6
 8005fc4:	4639      	mov	r1, r7
 8005fc6:	f7fa f97f 	bl	80002c8 <__aeabi_dsub>
 8005fca:	a365      	add	r3, pc, #404	; (adr r3, 8006160 <_dtoa_r+0x2b8>)
 8005fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fd0:	f7fa fb32 	bl	8000638 <__aeabi_dmul>
 8005fd4:	a364      	add	r3, pc, #400	; (adr r3, 8006168 <_dtoa_r+0x2c0>)
 8005fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fda:	f7fa f977 	bl	80002cc <__adddf3>
 8005fde:	4606      	mov	r6, r0
 8005fe0:	4628      	mov	r0, r5
 8005fe2:	460f      	mov	r7, r1
 8005fe4:	f7fa fabe 	bl	8000564 <__aeabi_i2d>
 8005fe8:	a361      	add	r3, pc, #388	; (adr r3, 8006170 <_dtoa_r+0x2c8>)
 8005fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fee:	f7fa fb23 	bl	8000638 <__aeabi_dmul>
 8005ff2:	4602      	mov	r2, r0
 8005ff4:	460b      	mov	r3, r1
 8005ff6:	4630      	mov	r0, r6
 8005ff8:	4639      	mov	r1, r7
 8005ffa:	f7fa f967 	bl	80002cc <__adddf3>
 8005ffe:	4606      	mov	r6, r0
 8006000:	460f      	mov	r7, r1
 8006002:	f7fa fdc9 	bl	8000b98 <__aeabi_d2iz>
 8006006:	2200      	movs	r2, #0
 8006008:	9000      	str	r0, [sp, #0]
 800600a:	2300      	movs	r3, #0
 800600c:	4630      	mov	r0, r6
 800600e:	4639      	mov	r1, r7
 8006010:	f7fa fd84 	bl	8000b1c <__aeabi_dcmplt>
 8006014:	b150      	cbz	r0, 800602c <_dtoa_r+0x184>
 8006016:	9800      	ldr	r0, [sp, #0]
 8006018:	f7fa faa4 	bl	8000564 <__aeabi_i2d>
 800601c:	4632      	mov	r2, r6
 800601e:	463b      	mov	r3, r7
 8006020:	f7fa fd72 	bl	8000b08 <__aeabi_dcmpeq>
 8006024:	b910      	cbnz	r0, 800602c <_dtoa_r+0x184>
 8006026:	9b00      	ldr	r3, [sp, #0]
 8006028:	3b01      	subs	r3, #1
 800602a:	9300      	str	r3, [sp, #0]
 800602c:	9b00      	ldr	r3, [sp, #0]
 800602e:	2b16      	cmp	r3, #22
 8006030:	d85a      	bhi.n	80060e8 <_dtoa_r+0x240>
 8006032:	9a00      	ldr	r2, [sp, #0]
 8006034:	4b57      	ldr	r3, [pc, #348]	; (8006194 <_dtoa_r+0x2ec>)
 8006036:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800603a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800603e:	ec51 0b19 	vmov	r0, r1, d9
 8006042:	f7fa fd6b 	bl	8000b1c <__aeabi_dcmplt>
 8006046:	2800      	cmp	r0, #0
 8006048:	d050      	beq.n	80060ec <_dtoa_r+0x244>
 800604a:	9b00      	ldr	r3, [sp, #0]
 800604c:	3b01      	subs	r3, #1
 800604e:	9300      	str	r3, [sp, #0]
 8006050:	2300      	movs	r3, #0
 8006052:	930b      	str	r3, [sp, #44]	; 0x2c
 8006054:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006056:	1b5d      	subs	r5, r3, r5
 8006058:	1e6b      	subs	r3, r5, #1
 800605a:	9305      	str	r3, [sp, #20]
 800605c:	bf45      	ittet	mi
 800605e:	f1c5 0301 	rsbmi	r3, r5, #1
 8006062:	9304      	strmi	r3, [sp, #16]
 8006064:	2300      	movpl	r3, #0
 8006066:	2300      	movmi	r3, #0
 8006068:	bf4c      	ite	mi
 800606a:	9305      	strmi	r3, [sp, #20]
 800606c:	9304      	strpl	r3, [sp, #16]
 800606e:	9b00      	ldr	r3, [sp, #0]
 8006070:	2b00      	cmp	r3, #0
 8006072:	db3d      	blt.n	80060f0 <_dtoa_r+0x248>
 8006074:	9b05      	ldr	r3, [sp, #20]
 8006076:	9a00      	ldr	r2, [sp, #0]
 8006078:	920a      	str	r2, [sp, #40]	; 0x28
 800607a:	4413      	add	r3, r2
 800607c:	9305      	str	r3, [sp, #20]
 800607e:	2300      	movs	r3, #0
 8006080:	9307      	str	r3, [sp, #28]
 8006082:	9b06      	ldr	r3, [sp, #24]
 8006084:	2b09      	cmp	r3, #9
 8006086:	f200 8089 	bhi.w	800619c <_dtoa_r+0x2f4>
 800608a:	2b05      	cmp	r3, #5
 800608c:	bfc4      	itt	gt
 800608e:	3b04      	subgt	r3, #4
 8006090:	9306      	strgt	r3, [sp, #24]
 8006092:	9b06      	ldr	r3, [sp, #24]
 8006094:	f1a3 0302 	sub.w	r3, r3, #2
 8006098:	bfcc      	ite	gt
 800609a:	2500      	movgt	r5, #0
 800609c:	2501      	movle	r5, #1
 800609e:	2b03      	cmp	r3, #3
 80060a0:	f200 8087 	bhi.w	80061b2 <_dtoa_r+0x30a>
 80060a4:	e8df f003 	tbb	[pc, r3]
 80060a8:	59383a2d 	.word	0x59383a2d
 80060ac:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80060b0:	441d      	add	r5, r3
 80060b2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80060b6:	2b20      	cmp	r3, #32
 80060b8:	bfc1      	itttt	gt
 80060ba:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80060be:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80060c2:	fa0b f303 	lslgt.w	r3, fp, r3
 80060c6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80060ca:	bfda      	itte	le
 80060cc:	f1c3 0320 	rsble	r3, r3, #32
 80060d0:	fa06 f003 	lslle.w	r0, r6, r3
 80060d4:	4318      	orrgt	r0, r3
 80060d6:	f7fa fa35 	bl	8000544 <__aeabi_ui2d>
 80060da:	2301      	movs	r3, #1
 80060dc:	4606      	mov	r6, r0
 80060de:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80060e2:	3d01      	subs	r5, #1
 80060e4:	930e      	str	r3, [sp, #56]	; 0x38
 80060e6:	e76a      	b.n	8005fbe <_dtoa_r+0x116>
 80060e8:	2301      	movs	r3, #1
 80060ea:	e7b2      	b.n	8006052 <_dtoa_r+0x1aa>
 80060ec:	900b      	str	r0, [sp, #44]	; 0x2c
 80060ee:	e7b1      	b.n	8006054 <_dtoa_r+0x1ac>
 80060f0:	9b04      	ldr	r3, [sp, #16]
 80060f2:	9a00      	ldr	r2, [sp, #0]
 80060f4:	1a9b      	subs	r3, r3, r2
 80060f6:	9304      	str	r3, [sp, #16]
 80060f8:	4253      	negs	r3, r2
 80060fa:	9307      	str	r3, [sp, #28]
 80060fc:	2300      	movs	r3, #0
 80060fe:	930a      	str	r3, [sp, #40]	; 0x28
 8006100:	e7bf      	b.n	8006082 <_dtoa_r+0x1da>
 8006102:	2300      	movs	r3, #0
 8006104:	9308      	str	r3, [sp, #32]
 8006106:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006108:	2b00      	cmp	r3, #0
 800610a:	dc55      	bgt.n	80061b8 <_dtoa_r+0x310>
 800610c:	2301      	movs	r3, #1
 800610e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006112:	461a      	mov	r2, r3
 8006114:	9209      	str	r2, [sp, #36]	; 0x24
 8006116:	e00c      	b.n	8006132 <_dtoa_r+0x28a>
 8006118:	2301      	movs	r3, #1
 800611a:	e7f3      	b.n	8006104 <_dtoa_r+0x25c>
 800611c:	2300      	movs	r3, #0
 800611e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006120:	9308      	str	r3, [sp, #32]
 8006122:	9b00      	ldr	r3, [sp, #0]
 8006124:	4413      	add	r3, r2
 8006126:	9302      	str	r3, [sp, #8]
 8006128:	3301      	adds	r3, #1
 800612a:	2b01      	cmp	r3, #1
 800612c:	9303      	str	r3, [sp, #12]
 800612e:	bfb8      	it	lt
 8006130:	2301      	movlt	r3, #1
 8006132:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006134:	2200      	movs	r2, #0
 8006136:	6042      	str	r2, [r0, #4]
 8006138:	2204      	movs	r2, #4
 800613a:	f102 0614 	add.w	r6, r2, #20
 800613e:	429e      	cmp	r6, r3
 8006140:	6841      	ldr	r1, [r0, #4]
 8006142:	d93d      	bls.n	80061c0 <_dtoa_r+0x318>
 8006144:	4620      	mov	r0, r4
 8006146:	f001 f839 	bl	80071bc <_Balloc>
 800614a:	9001      	str	r0, [sp, #4]
 800614c:	2800      	cmp	r0, #0
 800614e:	d13b      	bne.n	80061c8 <_dtoa_r+0x320>
 8006150:	4b11      	ldr	r3, [pc, #68]	; (8006198 <_dtoa_r+0x2f0>)
 8006152:	4602      	mov	r2, r0
 8006154:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006158:	e6c0      	b.n	8005edc <_dtoa_r+0x34>
 800615a:	2301      	movs	r3, #1
 800615c:	e7df      	b.n	800611e <_dtoa_r+0x276>
 800615e:	bf00      	nop
 8006160:	636f4361 	.word	0x636f4361
 8006164:	3fd287a7 	.word	0x3fd287a7
 8006168:	8b60c8b3 	.word	0x8b60c8b3
 800616c:	3fc68a28 	.word	0x3fc68a28
 8006170:	509f79fb 	.word	0x509f79fb
 8006174:	3fd34413 	.word	0x3fd34413
 8006178:	08008dd6 	.word	0x08008dd6
 800617c:	08008ded 	.word	0x08008ded
 8006180:	7ff00000 	.word	0x7ff00000
 8006184:	08008dd2 	.word	0x08008dd2
 8006188:	08008dc9 	.word	0x08008dc9
 800618c:	08008c4d 	.word	0x08008c4d
 8006190:	3ff80000 	.word	0x3ff80000
 8006194:	08008f58 	.word	0x08008f58
 8006198:	08008e48 	.word	0x08008e48
 800619c:	2501      	movs	r5, #1
 800619e:	2300      	movs	r3, #0
 80061a0:	9306      	str	r3, [sp, #24]
 80061a2:	9508      	str	r5, [sp, #32]
 80061a4:	f04f 33ff 	mov.w	r3, #4294967295
 80061a8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80061ac:	2200      	movs	r2, #0
 80061ae:	2312      	movs	r3, #18
 80061b0:	e7b0      	b.n	8006114 <_dtoa_r+0x26c>
 80061b2:	2301      	movs	r3, #1
 80061b4:	9308      	str	r3, [sp, #32]
 80061b6:	e7f5      	b.n	80061a4 <_dtoa_r+0x2fc>
 80061b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061ba:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80061be:	e7b8      	b.n	8006132 <_dtoa_r+0x28a>
 80061c0:	3101      	adds	r1, #1
 80061c2:	6041      	str	r1, [r0, #4]
 80061c4:	0052      	lsls	r2, r2, #1
 80061c6:	e7b8      	b.n	800613a <_dtoa_r+0x292>
 80061c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80061ca:	9a01      	ldr	r2, [sp, #4]
 80061cc:	601a      	str	r2, [r3, #0]
 80061ce:	9b03      	ldr	r3, [sp, #12]
 80061d0:	2b0e      	cmp	r3, #14
 80061d2:	f200 809d 	bhi.w	8006310 <_dtoa_r+0x468>
 80061d6:	2d00      	cmp	r5, #0
 80061d8:	f000 809a 	beq.w	8006310 <_dtoa_r+0x468>
 80061dc:	9b00      	ldr	r3, [sp, #0]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	dd32      	ble.n	8006248 <_dtoa_r+0x3a0>
 80061e2:	4ab7      	ldr	r2, [pc, #732]	; (80064c0 <_dtoa_r+0x618>)
 80061e4:	f003 030f 	and.w	r3, r3, #15
 80061e8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80061ec:	e9d3 8900 	ldrd	r8, r9, [r3]
 80061f0:	9b00      	ldr	r3, [sp, #0]
 80061f2:	05d8      	lsls	r0, r3, #23
 80061f4:	ea4f 1723 	mov.w	r7, r3, asr #4
 80061f8:	d516      	bpl.n	8006228 <_dtoa_r+0x380>
 80061fa:	4bb2      	ldr	r3, [pc, #712]	; (80064c4 <_dtoa_r+0x61c>)
 80061fc:	ec51 0b19 	vmov	r0, r1, d9
 8006200:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006204:	f7fa fb42 	bl	800088c <__aeabi_ddiv>
 8006208:	f007 070f 	and.w	r7, r7, #15
 800620c:	4682      	mov	sl, r0
 800620e:	468b      	mov	fp, r1
 8006210:	2503      	movs	r5, #3
 8006212:	4eac      	ldr	r6, [pc, #688]	; (80064c4 <_dtoa_r+0x61c>)
 8006214:	b957      	cbnz	r7, 800622c <_dtoa_r+0x384>
 8006216:	4642      	mov	r2, r8
 8006218:	464b      	mov	r3, r9
 800621a:	4650      	mov	r0, sl
 800621c:	4659      	mov	r1, fp
 800621e:	f7fa fb35 	bl	800088c <__aeabi_ddiv>
 8006222:	4682      	mov	sl, r0
 8006224:	468b      	mov	fp, r1
 8006226:	e028      	b.n	800627a <_dtoa_r+0x3d2>
 8006228:	2502      	movs	r5, #2
 800622a:	e7f2      	b.n	8006212 <_dtoa_r+0x36a>
 800622c:	07f9      	lsls	r1, r7, #31
 800622e:	d508      	bpl.n	8006242 <_dtoa_r+0x39a>
 8006230:	4640      	mov	r0, r8
 8006232:	4649      	mov	r1, r9
 8006234:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006238:	f7fa f9fe 	bl	8000638 <__aeabi_dmul>
 800623c:	3501      	adds	r5, #1
 800623e:	4680      	mov	r8, r0
 8006240:	4689      	mov	r9, r1
 8006242:	107f      	asrs	r7, r7, #1
 8006244:	3608      	adds	r6, #8
 8006246:	e7e5      	b.n	8006214 <_dtoa_r+0x36c>
 8006248:	f000 809b 	beq.w	8006382 <_dtoa_r+0x4da>
 800624c:	9b00      	ldr	r3, [sp, #0]
 800624e:	4f9d      	ldr	r7, [pc, #628]	; (80064c4 <_dtoa_r+0x61c>)
 8006250:	425e      	negs	r6, r3
 8006252:	4b9b      	ldr	r3, [pc, #620]	; (80064c0 <_dtoa_r+0x618>)
 8006254:	f006 020f 	and.w	r2, r6, #15
 8006258:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800625c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006260:	ec51 0b19 	vmov	r0, r1, d9
 8006264:	f7fa f9e8 	bl	8000638 <__aeabi_dmul>
 8006268:	1136      	asrs	r6, r6, #4
 800626a:	4682      	mov	sl, r0
 800626c:	468b      	mov	fp, r1
 800626e:	2300      	movs	r3, #0
 8006270:	2502      	movs	r5, #2
 8006272:	2e00      	cmp	r6, #0
 8006274:	d17a      	bne.n	800636c <_dtoa_r+0x4c4>
 8006276:	2b00      	cmp	r3, #0
 8006278:	d1d3      	bne.n	8006222 <_dtoa_r+0x37a>
 800627a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800627c:	2b00      	cmp	r3, #0
 800627e:	f000 8082 	beq.w	8006386 <_dtoa_r+0x4de>
 8006282:	4b91      	ldr	r3, [pc, #580]	; (80064c8 <_dtoa_r+0x620>)
 8006284:	2200      	movs	r2, #0
 8006286:	4650      	mov	r0, sl
 8006288:	4659      	mov	r1, fp
 800628a:	f7fa fc47 	bl	8000b1c <__aeabi_dcmplt>
 800628e:	2800      	cmp	r0, #0
 8006290:	d079      	beq.n	8006386 <_dtoa_r+0x4de>
 8006292:	9b03      	ldr	r3, [sp, #12]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d076      	beq.n	8006386 <_dtoa_r+0x4de>
 8006298:	9b02      	ldr	r3, [sp, #8]
 800629a:	2b00      	cmp	r3, #0
 800629c:	dd36      	ble.n	800630c <_dtoa_r+0x464>
 800629e:	9b00      	ldr	r3, [sp, #0]
 80062a0:	4650      	mov	r0, sl
 80062a2:	4659      	mov	r1, fp
 80062a4:	1e5f      	subs	r7, r3, #1
 80062a6:	2200      	movs	r2, #0
 80062a8:	4b88      	ldr	r3, [pc, #544]	; (80064cc <_dtoa_r+0x624>)
 80062aa:	f7fa f9c5 	bl	8000638 <__aeabi_dmul>
 80062ae:	9e02      	ldr	r6, [sp, #8]
 80062b0:	4682      	mov	sl, r0
 80062b2:	468b      	mov	fp, r1
 80062b4:	3501      	adds	r5, #1
 80062b6:	4628      	mov	r0, r5
 80062b8:	f7fa f954 	bl	8000564 <__aeabi_i2d>
 80062bc:	4652      	mov	r2, sl
 80062be:	465b      	mov	r3, fp
 80062c0:	f7fa f9ba 	bl	8000638 <__aeabi_dmul>
 80062c4:	4b82      	ldr	r3, [pc, #520]	; (80064d0 <_dtoa_r+0x628>)
 80062c6:	2200      	movs	r2, #0
 80062c8:	f7fa f800 	bl	80002cc <__adddf3>
 80062cc:	46d0      	mov	r8, sl
 80062ce:	46d9      	mov	r9, fp
 80062d0:	4682      	mov	sl, r0
 80062d2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80062d6:	2e00      	cmp	r6, #0
 80062d8:	d158      	bne.n	800638c <_dtoa_r+0x4e4>
 80062da:	4b7e      	ldr	r3, [pc, #504]	; (80064d4 <_dtoa_r+0x62c>)
 80062dc:	2200      	movs	r2, #0
 80062de:	4640      	mov	r0, r8
 80062e0:	4649      	mov	r1, r9
 80062e2:	f7f9 fff1 	bl	80002c8 <__aeabi_dsub>
 80062e6:	4652      	mov	r2, sl
 80062e8:	465b      	mov	r3, fp
 80062ea:	4680      	mov	r8, r0
 80062ec:	4689      	mov	r9, r1
 80062ee:	f7fa fc33 	bl	8000b58 <__aeabi_dcmpgt>
 80062f2:	2800      	cmp	r0, #0
 80062f4:	f040 8295 	bne.w	8006822 <_dtoa_r+0x97a>
 80062f8:	4652      	mov	r2, sl
 80062fa:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80062fe:	4640      	mov	r0, r8
 8006300:	4649      	mov	r1, r9
 8006302:	f7fa fc0b 	bl	8000b1c <__aeabi_dcmplt>
 8006306:	2800      	cmp	r0, #0
 8006308:	f040 8289 	bne.w	800681e <_dtoa_r+0x976>
 800630c:	ec5b ab19 	vmov	sl, fp, d9
 8006310:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006312:	2b00      	cmp	r3, #0
 8006314:	f2c0 8148 	blt.w	80065a8 <_dtoa_r+0x700>
 8006318:	9a00      	ldr	r2, [sp, #0]
 800631a:	2a0e      	cmp	r2, #14
 800631c:	f300 8144 	bgt.w	80065a8 <_dtoa_r+0x700>
 8006320:	4b67      	ldr	r3, [pc, #412]	; (80064c0 <_dtoa_r+0x618>)
 8006322:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006326:	e9d3 8900 	ldrd	r8, r9, [r3]
 800632a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800632c:	2b00      	cmp	r3, #0
 800632e:	f280 80d5 	bge.w	80064dc <_dtoa_r+0x634>
 8006332:	9b03      	ldr	r3, [sp, #12]
 8006334:	2b00      	cmp	r3, #0
 8006336:	f300 80d1 	bgt.w	80064dc <_dtoa_r+0x634>
 800633a:	f040 826f 	bne.w	800681c <_dtoa_r+0x974>
 800633e:	4b65      	ldr	r3, [pc, #404]	; (80064d4 <_dtoa_r+0x62c>)
 8006340:	2200      	movs	r2, #0
 8006342:	4640      	mov	r0, r8
 8006344:	4649      	mov	r1, r9
 8006346:	f7fa f977 	bl	8000638 <__aeabi_dmul>
 800634a:	4652      	mov	r2, sl
 800634c:	465b      	mov	r3, fp
 800634e:	f7fa fbf9 	bl	8000b44 <__aeabi_dcmpge>
 8006352:	9e03      	ldr	r6, [sp, #12]
 8006354:	4637      	mov	r7, r6
 8006356:	2800      	cmp	r0, #0
 8006358:	f040 8245 	bne.w	80067e6 <_dtoa_r+0x93e>
 800635c:	9d01      	ldr	r5, [sp, #4]
 800635e:	2331      	movs	r3, #49	; 0x31
 8006360:	f805 3b01 	strb.w	r3, [r5], #1
 8006364:	9b00      	ldr	r3, [sp, #0]
 8006366:	3301      	adds	r3, #1
 8006368:	9300      	str	r3, [sp, #0]
 800636a:	e240      	b.n	80067ee <_dtoa_r+0x946>
 800636c:	07f2      	lsls	r2, r6, #31
 800636e:	d505      	bpl.n	800637c <_dtoa_r+0x4d4>
 8006370:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006374:	f7fa f960 	bl	8000638 <__aeabi_dmul>
 8006378:	3501      	adds	r5, #1
 800637a:	2301      	movs	r3, #1
 800637c:	1076      	asrs	r6, r6, #1
 800637e:	3708      	adds	r7, #8
 8006380:	e777      	b.n	8006272 <_dtoa_r+0x3ca>
 8006382:	2502      	movs	r5, #2
 8006384:	e779      	b.n	800627a <_dtoa_r+0x3d2>
 8006386:	9f00      	ldr	r7, [sp, #0]
 8006388:	9e03      	ldr	r6, [sp, #12]
 800638a:	e794      	b.n	80062b6 <_dtoa_r+0x40e>
 800638c:	9901      	ldr	r1, [sp, #4]
 800638e:	4b4c      	ldr	r3, [pc, #304]	; (80064c0 <_dtoa_r+0x618>)
 8006390:	4431      	add	r1, r6
 8006392:	910d      	str	r1, [sp, #52]	; 0x34
 8006394:	9908      	ldr	r1, [sp, #32]
 8006396:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800639a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800639e:	2900      	cmp	r1, #0
 80063a0:	d043      	beq.n	800642a <_dtoa_r+0x582>
 80063a2:	494d      	ldr	r1, [pc, #308]	; (80064d8 <_dtoa_r+0x630>)
 80063a4:	2000      	movs	r0, #0
 80063a6:	f7fa fa71 	bl	800088c <__aeabi_ddiv>
 80063aa:	4652      	mov	r2, sl
 80063ac:	465b      	mov	r3, fp
 80063ae:	f7f9 ff8b 	bl	80002c8 <__aeabi_dsub>
 80063b2:	9d01      	ldr	r5, [sp, #4]
 80063b4:	4682      	mov	sl, r0
 80063b6:	468b      	mov	fp, r1
 80063b8:	4649      	mov	r1, r9
 80063ba:	4640      	mov	r0, r8
 80063bc:	f7fa fbec 	bl	8000b98 <__aeabi_d2iz>
 80063c0:	4606      	mov	r6, r0
 80063c2:	f7fa f8cf 	bl	8000564 <__aeabi_i2d>
 80063c6:	4602      	mov	r2, r0
 80063c8:	460b      	mov	r3, r1
 80063ca:	4640      	mov	r0, r8
 80063cc:	4649      	mov	r1, r9
 80063ce:	f7f9 ff7b 	bl	80002c8 <__aeabi_dsub>
 80063d2:	3630      	adds	r6, #48	; 0x30
 80063d4:	f805 6b01 	strb.w	r6, [r5], #1
 80063d8:	4652      	mov	r2, sl
 80063da:	465b      	mov	r3, fp
 80063dc:	4680      	mov	r8, r0
 80063de:	4689      	mov	r9, r1
 80063e0:	f7fa fb9c 	bl	8000b1c <__aeabi_dcmplt>
 80063e4:	2800      	cmp	r0, #0
 80063e6:	d163      	bne.n	80064b0 <_dtoa_r+0x608>
 80063e8:	4642      	mov	r2, r8
 80063ea:	464b      	mov	r3, r9
 80063ec:	4936      	ldr	r1, [pc, #216]	; (80064c8 <_dtoa_r+0x620>)
 80063ee:	2000      	movs	r0, #0
 80063f0:	f7f9 ff6a 	bl	80002c8 <__aeabi_dsub>
 80063f4:	4652      	mov	r2, sl
 80063f6:	465b      	mov	r3, fp
 80063f8:	f7fa fb90 	bl	8000b1c <__aeabi_dcmplt>
 80063fc:	2800      	cmp	r0, #0
 80063fe:	f040 80b5 	bne.w	800656c <_dtoa_r+0x6c4>
 8006402:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006404:	429d      	cmp	r5, r3
 8006406:	d081      	beq.n	800630c <_dtoa_r+0x464>
 8006408:	4b30      	ldr	r3, [pc, #192]	; (80064cc <_dtoa_r+0x624>)
 800640a:	2200      	movs	r2, #0
 800640c:	4650      	mov	r0, sl
 800640e:	4659      	mov	r1, fp
 8006410:	f7fa f912 	bl	8000638 <__aeabi_dmul>
 8006414:	4b2d      	ldr	r3, [pc, #180]	; (80064cc <_dtoa_r+0x624>)
 8006416:	4682      	mov	sl, r0
 8006418:	468b      	mov	fp, r1
 800641a:	4640      	mov	r0, r8
 800641c:	4649      	mov	r1, r9
 800641e:	2200      	movs	r2, #0
 8006420:	f7fa f90a 	bl	8000638 <__aeabi_dmul>
 8006424:	4680      	mov	r8, r0
 8006426:	4689      	mov	r9, r1
 8006428:	e7c6      	b.n	80063b8 <_dtoa_r+0x510>
 800642a:	4650      	mov	r0, sl
 800642c:	4659      	mov	r1, fp
 800642e:	f7fa f903 	bl	8000638 <__aeabi_dmul>
 8006432:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006434:	9d01      	ldr	r5, [sp, #4]
 8006436:	930f      	str	r3, [sp, #60]	; 0x3c
 8006438:	4682      	mov	sl, r0
 800643a:	468b      	mov	fp, r1
 800643c:	4649      	mov	r1, r9
 800643e:	4640      	mov	r0, r8
 8006440:	f7fa fbaa 	bl	8000b98 <__aeabi_d2iz>
 8006444:	4606      	mov	r6, r0
 8006446:	f7fa f88d 	bl	8000564 <__aeabi_i2d>
 800644a:	3630      	adds	r6, #48	; 0x30
 800644c:	4602      	mov	r2, r0
 800644e:	460b      	mov	r3, r1
 8006450:	4640      	mov	r0, r8
 8006452:	4649      	mov	r1, r9
 8006454:	f7f9 ff38 	bl	80002c8 <__aeabi_dsub>
 8006458:	f805 6b01 	strb.w	r6, [r5], #1
 800645c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800645e:	429d      	cmp	r5, r3
 8006460:	4680      	mov	r8, r0
 8006462:	4689      	mov	r9, r1
 8006464:	f04f 0200 	mov.w	r2, #0
 8006468:	d124      	bne.n	80064b4 <_dtoa_r+0x60c>
 800646a:	4b1b      	ldr	r3, [pc, #108]	; (80064d8 <_dtoa_r+0x630>)
 800646c:	4650      	mov	r0, sl
 800646e:	4659      	mov	r1, fp
 8006470:	f7f9 ff2c 	bl	80002cc <__adddf3>
 8006474:	4602      	mov	r2, r0
 8006476:	460b      	mov	r3, r1
 8006478:	4640      	mov	r0, r8
 800647a:	4649      	mov	r1, r9
 800647c:	f7fa fb6c 	bl	8000b58 <__aeabi_dcmpgt>
 8006480:	2800      	cmp	r0, #0
 8006482:	d173      	bne.n	800656c <_dtoa_r+0x6c4>
 8006484:	4652      	mov	r2, sl
 8006486:	465b      	mov	r3, fp
 8006488:	4913      	ldr	r1, [pc, #76]	; (80064d8 <_dtoa_r+0x630>)
 800648a:	2000      	movs	r0, #0
 800648c:	f7f9 ff1c 	bl	80002c8 <__aeabi_dsub>
 8006490:	4602      	mov	r2, r0
 8006492:	460b      	mov	r3, r1
 8006494:	4640      	mov	r0, r8
 8006496:	4649      	mov	r1, r9
 8006498:	f7fa fb40 	bl	8000b1c <__aeabi_dcmplt>
 800649c:	2800      	cmp	r0, #0
 800649e:	f43f af35 	beq.w	800630c <_dtoa_r+0x464>
 80064a2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80064a4:	1e6b      	subs	r3, r5, #1
 80064a6:	930f      	str	r3, [sp, #60]	; 0x3c
 80064a8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80064ac:	2b30      	cmp	r3, #48	; 0x30
 80064ae:	d0f8      	beq.n	80064a2 <_dtoa_r+0x5fa>
 80064b0:	9700      	str	r7, [sp, #0]
 80064b2:	e049      	b.n	8006548 <_dtoa_r+0x6a0>
 80064b4:	4b05      	ldr	r3, [pc, #20]	; (80064cc <_dtoa_r+0x624>)
 80064b6:	f7fa f8bf 	bl	8000638 <__aeabi_dmul>
 80064ba:	4680      	mov	r8, r0
 80064bc:	4689      	mov	r9, r1
 80064be:	e7bd      	b.n	800643c <_dtoa_r+0x594>
 80064c0:	08008f58 	.word	0x08008f58
 80064c4:	08008f30 	.word	0x08008f30
 80064c8:	3ff00000 	.word	0x3ff00000
 80064cc:	40240000 	.word	0x40240000
 80064d0:	401c0000 	.word	0x401c0000
 80064d4:	40140000 	.word	0x40140000
 80064d8:	3fe00000 	.word	0x3fe00000
 80064dc:	9d01      	ldr	r5, [sp, #4]
 80064de:	4656      	mov	r6, sl
 80064e0:	465f      	mov	r7, fp
 80064e2:	4642      	mov	r2, r8
 80064e4:	464b      	mov	r3, r9
 80064e6:	4630      	mov	r0, r6
 80064e8:	4639      	mov	r1, r7
 80064ea:	f7fa f9cf 	bl	800088c <__aeabi_ddiv>
 80064ee:	f7fa fb53 	bl	8000b98 <__aeabi_d2iz>
 80064f2:	4682      	mov	sl, r0
 80064f4:	f7fa f836 	bl	8000564 <__aeabi_i2d>
 80064f8:	4642      	mov	r2, r8
 80064fa:	464b      	mov	r3, r9
 80064fc:	f7fa f89c 	bl	8000638 <__aeabi_dmul>
 8006500:	4602      	mov	r2, r0
 8006502:	460b      	mov	r3, r1
 8006504:	4630      	mov	r0, r6
 8006506:	4639      	mov	r1, r7
 8006508:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800650c:	f7f9 fedc 	bl	80002c8 <__aeabi_dsub>
 8006510:	f805 6b01 	strb.w	r6, [r5], #1
 8006514:	9e01      	ldr	r6, [sp, #4]
 8006516:	9f03      	ldr	r7, [sp, #12]
 8006518:	1bae      	subs	r6, r5, r6
 800651a:	42b7      	cmp	r7, r6
 800651c:	4602      	mov	r2, r0
 800651e:	460b      	mov	r3, r1
 8006520:	d135      	bne.n	800658e <_dtoa_r+0x6e6>
 8006522:	f7f9 fed3 	bl	80002cc <__adddf3>
 8006526:	4642      	mov	r2, r8
 8006528:	464b      	mov	r3, r9
 800652a:	4606      	mov	r6, r0
 800652c:	460f      	mov	r7, r1
 800652e:	f7fa fb13 	bl	8000b58 <__aeabi_dcmpgt>
 8006532:	b9d0      	cbnz	r0, 800656a <_dtoa_r+0x6c2>
 8006534:	4642      	mov	r2, r8
 8006536:	464b      	mov	r3, r9
 8006538:	4630      	mov	r0, r6
 800653a:	4639      	mov	r1, r7
 800653c:	f7fa fae4 	bl	8000b08 <__aeabi_dcmpeq>
 8006540:	b110      	cbz	r0, 8006548 <_dtoa_r+0x6a0>
 8006542:	f01a 0f01 	tst.w	sl, #1
 8006546:	d110      	bne.n	800656a <_dtoa_r+0x6c2>
 8006548:	4620      	mov	r0, r4
 800654a:	ee18 1a10 	vmov	r1, s16
 800654e:	f000 fe75 	bl	800723c <_Bfree>
 8006552:	2300      	movs	r3, #0
 8006554:	9800      	ldr	r0, [sp, #0]
 8006556:	702b      	strb	r3, [r5, #0]
 8006558:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800655a:	3001      	adds	r0, #1
 800655c:	6018      	str	r0, [r3, #0]
 800655e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006560:	2b00      	cmp	r3, #0
 8006562:	f43f acf1 	beq.w	8005f48 <_dtoa_r+0xa0>
 8006566:	601d      	str	r5, [r3, #0]
 8006568:	e4ee      	b.n	8005f48 <_dtoa_r+0xa0>
 800656a:	9f00      	ldr	r7, [sp, #0]
 800656c:	462b      	mov	r3, r5
 800656e:	461d      	mov	r5, r3
 8006570:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006574:	2a39      	cmp	r2, #57	; 0x39
 8006576:	d106      	bne.n	8006586 <_dtoa_r+0x6de>
 8006578:	9a01      	ldr	r2, [sp, #4]
 800657a:	429a      	cmp	r2, r3
 800657c:	d1f7      	bne.n	800656e <_dtoa_r+0x6c6>
 800657e:	9901      	ldr	r1, [sp, #4]
 8006580:	2230      	movs	r2, #48	; 0x30
 8006582:	3701      	adds	r7, #1
 8006584:	700a      	strb	r2, [r1, #0]
 8006586:	781a      	ldrb	r2, [r3, #0]
 8006588:	3201      	adds	r2, #1
 800658a:	701a      	strb	r2, [r3, #0]
 800658c:	e790      	b.n	80064b0 <_dtoa_r+0x608>
 800658e:	4ba6      	ldr	r3, [pc, #664]	; (8006828 <_dtoa_r+0x980>)
 8006590:	2200      	movs	r2, #0
 8006592:	f7fa f851 	bl	8000638 <__aeabi_dmul>
 8006596:	2200      	movs	r2, #0
 8006598:	2300      	movs	r3, #0
 800659a:	4606      	mov	r6, r0
 800659c:	460f      	mov	r7, r1
 800659e:	f7fa fab3 	bl	8000b08 <__aeabi_dcmpeq>
 80065a2:	2800      	cmp	r0, #0
 80065a4:	d09d      	beq.n	80064e2 <_dtoa_r+0x63a>
 80065a6:	e7cf      	b.n	8006548 <_dtoa_r+0x6a0>
 80065a8:	9a08      	ldr	r2, [sp, #32]
 80065aa:	2a00      	cmp	r2, #0
 80065ac:	f000 80d7 	beq.w	800675e <_dtoa_r+0x8b6>
 80065b0:	9a06      	ldr	r2, [sp, #24]
 80065b2:	2a01      	cmp	r2, #1
 80065b4:	f300 80ba 	bgt.w	800672c <_dtoa_r+0x884>
 80065b8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80065ba:	2a00      	cmp	r2, #0
 80065bc:	f000 80b2 	beq.w	8006724 <_dtoa_r+0x87c>
 80065c0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80065c4:	9e07      	ldr	r6, [sp, #28]
 80065c6:	9d04      	ldr	r5, [sp, #16]
 80065c8:	9a04      	ldr	r2, [sp, #16]
 80065ca:	441a      	add	r2, r3
 80065cc:	9204      	str	r2, [sp, #16]
 80065ce:	9a05      	ldr	r2, [sp, #20]
 80065d0:	2101      	movs	r1, #1
 80065d2:	441a      	add	r2, r3
 80065d4:	4620      	mov	r0, r4
 80065d6:	9205      	str	r2, [sp, #20]
 80065d8:	f000 ff32 	bl	8007440 <__i2b>
 80065dc:	4607      	mov	r7, r0
 80065de:	2d00      	cmp	r5, #0
 80065e0:	dd0c      	ble.n	80065fc <_dtoa_r+0x754>
 80065e2:	9b05      	ldr	r3, [sp, #20]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	dd09      	ble.n	80065fc <_dtoa_r+0x754>
 80065e8:	42ab      	cmp	r3, r5
 80065ea:	9a04      	ldr	r2, [sp, #16]
 80065ec:	bfa8      	it	ge
 80065ee:	462b      	movge	r3, r5
 80065f0:	1ad2      	subs	r2, r2, r3
 80065f2:	9204      	str	r2, [sp, #16]
 80065f4:	9a05      	ldr	r2, [sp, #20]
 80065f6:	1aed      	subs	r5, r5, r3
 80065f8:	1ad3      	subs	r3, r2, r3
 80065fa:	9305      	str	r3, [sp, #20]
 80065fc:	9b07      	ldr	r3, [sp, #28]
 80065fe:	b31b      	cbz	r3, 8006648 <_dtoa_r+0x7a0>
 8006600:	9b08      	ldr	r3, [sp, #32]
 8006602:	2b00      	cmp	r3, #0
 8006604:	f000 80af 	beq.w	8006766 <_dtoa_r+0x8be>
 8006608:	2e00      	cmp	r6, #0
 800660a:	dd13      	ble.n	8006634 <_dtoa_r+0x78c>
 800660c:	4639      	mov	r1, r7
 800660e:	4632      	mov	r2, r6
 8006610:	4620      	mov	r0, r4
 8006612:	f000 ffd5 	bl	80075c0 <__pow5mult>
 8006616:	ee18 2a10 	vmov	r2, s16
 800661a:	4601      	mov	r1, r0
 800661c:	4607      	mov	r7, r0
 800661e:	4620      	mov	r0, r4
 8006620:	f000 ff24 	bl	800746c <__multiply>
 8006624:	ee18 1a10 	vmov	r1, s16
 8006628:	4680      	mov	r8, r0
 800662a:	4620      	mov	r0, r4
 800662c:	f000 fe06 	bl	800723c <_Bfree>
 8006630:	ee08 8a10 	vmov	s16, r8
 8006634:	9b07      	ldr	r3, [sp, #28]
 8006636:	1b9a      	subs	r2, r3, r6
 8006638:	d006      	beq.n	8006648 <_dtoa_r+0x7a0>
 800663a:	ee18 1a10 	vmov	r1, s16
 800663e:	4620      	mov	r0, r4
 8006640:	f000 ffbe 	bl	80075c0 <__pow5mult>
 8006644:	ee08 0a10 	vmov	s16, r0
 8006648:	2101      	movs	r1, #1
 800664a:	4620      	mov	r0, r4
 800664c:	f000 fef8 	bl	8007440 <__i2b>
 8006650:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006652:	2b00      	cmp	r3, #0
 8006654:	4606      	mov	r6, r0
 8006656:	f340 8088 	ble.w	800676a <_dtoa_r+0x8c2>
 800665a:	461a      	mov	r2, r3
 800665c:	4601      	mov	r1, r0
 800665e:	4620      	mov	r0, r4
 8006660:	f000 ffae 	bl	80075c0 <__pow5mult>
 8006664:	9b06      	ldr	r3, [sp, #24]
 8006666:	2b01      	cmp	r3, #1
 8006668:	4606      	mov	r6, r0
 800666a:	f340 8081 	ble.w	8006770 <_dtoa_r+0x8c8>
 800666e:	f04f 0800 	mov.w	r8, #0
 8006672:	6933      	ldr	r3, [r6, #16]
 8006674:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006678:	6918      	ldr	r0, [r3, #16]
 800667a:	f000 fe91 	bl	80073a0 <__hi0bits>
 800667e:	f1c0 0020 	rsb	r0, r0, #32
 8006682:	9b05      	ldr	r3, [sp, #20]
 8006684:	4418      	add	r0, r3
 8006686:	f010 001f 	ands.w	r0, r0, #31
 800668a:	f000 8092 	beq.w	80067b2 <_dtoa_r+0x90a>
 800668e:	f1c0 0320 	rsb	r3, r0, #32
 8006692:	2b04      	cmp	r3, #4
 8006694:	f340 808a 	ble.w	80067ac <_dtoa_r+0x904>
 8006698:	f1c0 001c 	rsb	r0, r0, #28
 800669c:	9b04      	ldr	r3, [sp, #16]
 800669e:	4403      	add	r3, r0
 80066a0:	9304      	str	r3, [sp, #16]
 80066a2:	9b05      	ldr	r3, [sp, #20]
 80066a4:	4403      	add	r3, r0
 80066a6:	4405      	add	r5, r0
 80066a8:	9305      	str	r3, [sp, #20]
 80066aa:	9b04      	ldr	r3, [sp, #16]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	dd07      	ble.n	80066c0 <_dtoa_r+0x818>
 80066b0:	ee18 1a10 	vmov	r1, s16
 80066b4:	461a      	mov	r2, r3
 80066b6:	4620      	mov	r0, r4
 80066b8:	f000 ffdc 	bl	8007674 <__lshift>
 80066bc:	ee08 0a10 	vmov	s16, r0
 80066c0:	9b05      	ldr	r3, [sp, #20]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	dd05      	ble.n	80066d2 <_dtoa_r+0x82a>
 80066c6:	4631      	mov	r1, r6
 80066c8:	461a      	mov	r2, r3
 80066ca:	4620      	mov	r0, r4
 80066cc:	f000 ffd2 	bl	8007674 <__lshift>
 80066d0:	4606      	mov	r6, r0
 80066d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d06e      	beq.n	80067b6 <_dtoa_r+0x90e>
 80066d8:	ee18 0a10 	vmov	r0, s16
 80066dc:	4631      	mov	r1, r6
 80066de:	f001 f839 	bl	8007754 <__mcmp>
 80066e2:	2800      	cmp	r0, #0
 80066e4:	da67      	bge.n	80067b6 <_dtoa_r+0x90e>
 80066e6:	9b00      	ldr	r3, [sp, #0]
 80066e8:	3b01      	subs	r3, #1
 80066ea:	ee18 1a10 	vmov	r1, s16
 80066ee:	9300      	str	r3, [sp, #0]
 80066f0:	220a      	movs	r2, #10
 80066f2:	2300      	movs	r3, #0
 80066f4:	4620      	mov	r0, r4
 80066f6:	f000 fdc3 	bl	8007280 <__multadd>
 80066fa:	9b08      	ldr	r3, [sp, #32]
 80066fc:	ee08 0a10 	vmov	s16, r0
 8006700:	2b00      	cmp	r3, #0
 8006702:	f000 81b1 	beq.w	8006a68 <_dtoa_r+0xbc0>
 8006706:	2300      	movs	r3, #0
 8006708:	4639      	mov	r1, r7
 800670a:	220a      	movs	r2, #10
 800670c:	4620      	mov	r0, r4
 800670e:	f000 fdb7 	bl	8007280 <__multadd>
 8006712:	9b02      	ldr	r3, [sp, #8]
 8006714:	2b00      	cmp	r3, #0
 8006716:	4607      	mov	r7, r0
 8006718:	f300 808e 	bgt.w	8006838 <_dtoa_r+0x990>
 800671c:	9b06      	ldr	r3, [sp, #24]
 800671e:	2b02      	cmp	r3, #2
 8006720:	dc51      	bgt.n	80067c6 <_dtoa_r+0x91e>
 8006722:	e089      	b.n	8006838 <_dtoa_r+0x990>
 8006724:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006726:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800672a:	e74b      	b.n	80065c4 <_dtoa_r+0x71c>
 800672c:	9b03      	ldr	r3, [sp, #12]
 800672e:	1e5e      	subs	r6, r3, #1
 8006730:	9b07      	ldr	r3, [sp, #28]
 8006732:	42b3      	cmp	r3, r6
 8006734:	bfbf      	itttt	lt
 8006736:	9b07      	ldrlt	r3, [sp, #28]
 8006738:	9607      	strlt	r6, [sp, #28]
 800673a:	1af2      	sublt	r2, r6, r3
 800673c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800673e:	bfb6      	itet	lt
 8006740:	189b      	addlt	r3, r3, r2
 8006742:	1b9e      	subge	r6, r3, r6
 8006744:	930a      	strlt	r3, [sp, #40]	; 0x28
 8006746:	9b03      	ldr	r3, [sp, #12]
 8006748:	bfb8      	it	lt
 800674a:	2600      	movlt	r6, #0
 800674c:	2b00      	cmp	r3, #0
 800674e:	bfb7      	itett	lt
 8006750:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8006754:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006758:	1a9d      	sublt	r5, r3, r2
 800675a:	2300      	movlt	r3, #0
 800675c:	e734      	b.n	80065c8 <_dtoa_r+0x720>
 800675e:	9e07      	ldr	r6, [sp, #28]
 8006760:	9d04      	ldr	r5, [sp, #16]
 8006762:	9f08      	ldr	r7, [sp, #32]
 8006764:	e73b      	b.n	80065de <_dtoa_r+0x736>
 8006766:	9a07      	ldr	r2, [sp, #28]
 8006768:	e767      	b.n	800663a <_dtoa_r+0x792>
 800676a:	9b06      	ldr	r3, [sp, #24]
 800676c:	2b01      	cmp	r3, #1
 800676e:	dc18      	bgt.n	80067a2 <_dtoa_r+0x8fa>
 8006770:	f1ba 0f00 	cmp.w	sl, #0
 8006774:	d115      	bne.n	80067a2 <_dtoa_r+0x8fa>
 8006776:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800677a:	b993      	cbnz	r3, 80067a2 <_dtoa_r+0x8fa>
 800677c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006780:	0d1b      	lsrs	r3, r3, #20
 8006782:	051b      	lsls	r3, r3, #20
 8006784:	b183      	cbz	r3, 80067a8 <_dtoa_r+0x900>
 8006786:	9b04      	ldr	r3, [sp, #16]
 8006788:	3301      	adds	r3, #1
 800678a:	9304      	str	r3, [sp, #16]
 800678c:	9b05      	ldr	r3, [sp, #20]
 800678e:	3301      	adds	r3, #1
 8006790:	9305      	str	r3, [sp, #20]
 8006792:	f04f 0801 	mov.w	r8, #1
 8006796:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006798:	2b00      	cmp	r3, #0
 800679a:	f47f af6a 	bne.w	8006672 <_dtoa_r+0x7ca>
 800679e:	2001      	movs	r0, #1
 80067a0:	e76f      	b.n	8006682 <_dtoa_r+0x7da>
 80067a2:	f04f 0800 	mov.w	r8, #0
 80067a6:	e7f6      	b.n	8006796 <_dtoa_r+0x8ee>
 80067a8:	4698      	mov	r8, r3
 80067aa:	e7f4      	b.n	8006796 <_dtoa_r+0x8ee>
 80067ac:	f43f af7d 	beq.w	80066aa <_dtoa_r+0x802>
 80067b0:	4618      	mov	r0, r3
 80067b2:	301c      	adds	r0, #28
 80067b4:	e772      	b.n	800669c <_dtoa_r+0x7f4>
 80067b6:	9b03      	ldr	r3, [sp, #12]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	dc37      	bgt.n	800682c <_dtoa_r+0x984>
 80067bc:	9b06      	ldr	r3, [sp, #24]
 80067be:	2b02      	cmp	r3, #2
 80067c0:	dd34      	ble.n	800682c <_dtoa_r+0x984>
 80067c2:	9b03      	ldr	r3, [sp, #12]
 80067c4:	9302      	str	r3, [sp, #8]
 80067c6:	9b02      	ldr	r3, [sp, #8]
 80067c8:	b96b      	cbnz	r3, 80067e6 <_dtoa_r+0x93e>
 80067ca:	4631      	mov	r1, r6
 80067cc:	2205      	movs	r2, #5
 80067ce:	4620      	mov	r0, r4
 80067d0:	f000 fd56 	bl	8007280 <__multadd>
 80067d4:	4601      	mov	r1, r0
 80067d6:	4606      	mov	r6, r0
 80067d8:	ee18 0a10 	vmov	r0, s16
 80067dc:	f000 ffba 	bl	8007754 <__mcmp>
 80067e0:	2800      	cmp	r0, #0
 80067e2:	f73f adbb 	bgt.w	800635c <_dtoa_r+0x4b4>
 80067e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067e8:	9d01      	ldr	r5, [sp, #4]
 80067ea:	43db      	mvns	r3, r3
 80067ec:	9300      	str	r3, [sp, #0]
 80067ee:	f04f 0800 	mov.w	r8, #0
 80067f2:	4631      	mov	r1, r6
 80067f4:	4620      	mov	r0, r4
 80067f6:	f000 fd21 	bl	800723c <_Bfree>
 80067fa:	2f00      	cmp	r7, #0
 80067fc:	f43f aea4 	beq.w	8006548 <_dtoa_r+0x6a0>
 8006800:	f1b8 0f00 	cmp.w	r8, #0
 8006804:	d005      	beq.n	8006812 <_dtoa_r+0x96a>
 8006806:	45b8      	cmp	r8, r7
 8006808:	d003      	beq.n	8006812 <_dtoa_r+0x96a>
 800680a:	4641      	mov	r1, r8
 800680c:	4620      	mov	r0, r4
 800680e:	f000 fd15 	bl	800723c <_Bfree>
 8006812:	4639      	mov	r1, r7
 8006814:	4620      	mov	r0, r4
 8006816:	f000 fd11 	bl	800723c <_Bfree>
 800681a:	e695      	b.n	8006548 <_dtoa_r+0x6a0>
 800681c:	2600      	movs	r6, #0
 800681e:	4637      	mov	r7, r6
 8006820:	e7e1      	b.n	80067e6 <_dtoa_r+0x93e>
 8006822:	9700      	str	r7, [sp, #0]
 8006824:	4637      	mov	r7, r6
 8006826:	e599      	b.n	800635c <_dtoa_r+0x4b4>
 8006828:	40240000 	.word	0x40240000
 800682c:	9b08      	ldr	r3, [sp, #32]
 800682e:	2b00      	cmp	r3, #0
 8006830:	f000 80ca 	beq.w	80069c8 <_dtoa_r+0xb20>
 8006834:	9b03      	ldr	r3, [sp, #12]
 8006836:	9302      	str	r3, [sp, #8]
 8006838:	2d00      	cmp	r5, #0
 800683a:	dd05      	ble.n	8006848 <_dtoa_r+0x9a0>
 800683c:	4639      	mov	r1, r7
 800683e:	462a      	mov	r2, r5
 8006840:	4620      	mov	r0, r4
 8006842:	f000 ff17 	bl	8007674 <__lshift>
 8006846:	4607      	mov	r7, r0
 8006848:	f1b8 0f00 	cmp.w	r8, #0
 800684c:	d05b      	beq.n	8006906 <_dtoa_r+0xa5e>
 800684e:	6879      	ldr	r1, [r7, #4]
 8006850:	4620      	mov	r0, r4
 8006852:	f000 fcb3 	bl	80071bc <_Balloc>
 8006856:	4605      	mov	r5, r0
 8006858:	b928      	cbnz	r0, 8006866 <_dtoa_r+0x9be>
 800685a:	4b87      	ldr	r3, [pc, #540]	; (8006a78 <_dtoa_r+0xbd0>)
 800685c:	4602      	mov	r2, r0
 800685e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006862:	f7ff bb3b 	b.w	8005edc <_dtoa_r+0x34>
 8006866:	693a      	ldr	r2, [r7, #16]
 8006868:	3202      	adds	r2, #2
 800686a:	0092      	lsls	r2, r2, #2
 800686c:	f107 010c 	add.w	r1, r7, #12
 8006870:	300c      	adds	r0, #12
 8006872:	f000 fc95 	bl	80071a0 <memcpy>
 8006876:	2201      	movs	r2, #1
 8006878:	4629      	mov	r1, r5
 800687a:	4620      	mov	r0, r4
 800687c:	f000 fefa 	bl	8007674 <__lshift>
 8006880:	9b01      	ldr	r3, [sp, #4]
 8006882:	f103 0901 	add.w	r9, r3, #1
 8006886:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800688a:	4413      	add	r3, r2
 800688c:	9305      	str	r3, [sp, #20]
 800688e:	f00a 0301 	and.w	r3, sl, #1
 8006892:	46b8      	mov	r8, r7
 8006894:	9304      	str	r3, [sp, #16]
 8006896:	4607      	mov	r7, r0
 8006898:	4631      	mov	r1, r6
 800689a:	ee18 0a10 	vmov	r0, s16
 800689e:	f7ff fa77 	bl	8005d90 <quorem>
 80068a2:	4641      	mov	r1, r8
 80068a4:	9002      	str	r0, [sp, #8]
 80068a6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80068aa:	ee18 0a10 	vmov	r0, s16
 80068ae:	f000 ff51 	bl	8007754 <__mcmp>
 80068b2:	463a      	mov	r2, r7
 80068b4:	9003      	str	r0, [sp, #12]
 80068b6:	4631      	mov	r1, r6
 80068b8:	4620      	mov	r0, r4
 80068ba:	f000 ff67 	bl	800778c <__mdiff>
 80068be:	68c2      	ldr	r2, [r0, #12]
 80068c0:	f109 3bff 	add.w	fp, r9, #4294967295
 80068c4:	4605      	mov	r5, r0
 80068c6:	bb02      	cbnz	r2, 800690a <_dtoa_r+0xa62>
 80068c8:	4601      	mov	r1, r0
 80068ca:	ee18 0a10 	vmov	r0, s16
 80068ce:	f000 ff41 	bl	8007754 <__mcmp>
 80068d2:	4602      	mov	r2, r0
 80068d4:	4629      	mov	r1, r5
 80068d6:	4620      	mov	r0, r4
 80068d8:	9207      	str	r2, [sp, #28]
 80068da:	f000 fcaf 	bl	800723c <_Bfree>
 80068de:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80068e2:	ea43 0102 	orr.w	r1, r3, r2
 80068e6:	9b04      	ldr	r3, [sp, #16]
 80068e8:	430b      	orrs	r3, r1
 80068ea:	464d      	mov	r5, r9
 80068ec:	d10f      	bne.n	800690e <_dtoa_r+0xa66>
 80068ee:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80068f2:	d02a      	beq.n	800694a <_dtoa_r+0xaa2>
 80068f4:	9b03      	ldr	r3, [sp, #12]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	dd02      	ble.n	8006900 <_dtoa_r+0xa58>
 80068fa:	9b02      	ldr	r3, [sp, #8]
 80068fc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006900:	f88b a000 	strb.w	sl, [fp]
 8006904:	e775      	b.n	80067f2 <_dtoa_r+0x94a>
 8006906:	4638      	mov	r0, r7
 8006908:	e7ba      	b.n	8006880 <_dtoa_r+0x9d8>
 800690a:	2201      	movs	r2, #1
 800690c:	e7e2      	b.n	80068d4 <_dtoa_r+0xa2c>
 800690e:	9b03      	ldr	r3, [sp, #12]
 8006910:	2b00      	cmp	r3, #0
 8006912:	db04      	blt.n	800691e <_dtoa_r+0xa76>
 8006914:	9906      	ldr	r1, [sp, #24]
 8006916:	430b      	orrs	r3, r1
 8006918:	9904      	ldr	r1, [sp, #16]
 800691a:	430b      	orrs	r3, r1
 800691c:	d122      	bne.n	8006964 <_dtoa_r+0xabc>
 800691e:	2a00      	cmp	r2, #0
 8006920:	ddee      	ble.n	8006900 <_dtoa_r+0xa58>
 8006922:	ee18 1a10 	vmov	r1, s16
 8006926:	2201      	movs	r2, #1
 8006928:	4620      	mov	r0, r4
 800692a:	f000 fea3 	bl	8007674 <__lshift>
 800692e:	4631      	mov	r1, r6
 8006930:	ee08 0a10 	vmov	s16, r0
 8006934:	f000 ff0e 	bl	8007754 <__mcmp>
 8006938:	2800      	cmp	r0, #0
 800693a:	dc03      	bgt.n	8006944 <_dtoa_r+0xa9c>
 800693c:	d1e0      	bne.n	8006900 <_dtoa_r+0xa58>
 800693e:	f01a 0f01 	tst.w	sl, #1
 8006942:	d0dd      	beq.n	8006900 <_dtoa_r+0xa58>
 8006944:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006948:	d1d7      	bne.n	80068fa <_dtoa_r+0xa52>
 800694a:	2339      	movs	r3, #57	; 0x39
 800694c:	f88b 3000 	strb.w	r3, [fp]
 8006950:	462b      	mov	r3, r5
 8006952:	461d      	mov	r5, r3
 8006954:	3b01      	subs	r3, #1
 8006956:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800695a:	2a39      	cmp	r2, #57	; 0x39
 800695c:	d071      	beq.n	8006a42 <_dtoa_r+0xb9a>
 800695e:	3201      	adds	r2, #1
 8006960:	701a      	strb	r2, [r3, #0]
 8006962:	e746      	b.n	80067f2 <_dtoa_r+0x94a>
 8006964:	2a00      	cmp	r2, #0
 8006966:	dd07      	ble.n	8006978 <_dtoa_r+0xad0>
 8006968:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800696c:	d0ed      	beq.n	800694a <_dtoa_r+0xaa2>
 800696e:	f10a 0301 	add.w	r3, sl, #1
 8006972:	f88b 3000 	strb.w	r3, [fp]
 8006976:	e73c      	b.n	80067f2 <_dtoa_r+0x94a>
 8006978:	9b05      	ldr	r3, [sp, #20]
 800697a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800697e:	4599      	cmp	r9, r3
 8006980:	d047      	beq.n	8006a12 <_dtoa_r+0xb6a>
 8006982:	ee18 1a10 	vmov	r1, s16
 8006986:	2300      	movs	r3, #0
 8006988:	220a      	movs	r2, #10
 800698a:	4620      	mov	r0, r4
 800698c:	f000 fc78 	bl	8007280 <__multadd>
 8006990:	45b8      	cmp	r8, r7
 8006992:	ee08 0a10 	vmov	s16, r0
 8006996:	f04f 0300 	mov.w	r3, #0
 800699a:	f04f 020a 	mov.w	r2, #10
 800699e:	4641      	mov	r1, r8
 80069a0:	4620      	mov	r0, r4
 80069a2:	d106      	bne.n	80069b2 <_dtoa_r+0xb0a>
 80069a4:	f000 fc6c 	bl	8007280 <__multadd>
 80069a8:	4680      	mov	r8, r0
 80069aa:	4607      	mov	r7, r0
 80069ac:	f109 0901 	add.w	r9, r9, #1
 80069b0:	e772      	b.n	8006898 <_dtoa_r+0x9f0>
 80069b2:	f000 fc65 	bl	8007280 <__multadd>
 80069b6:	4639      	mov	r1, r7
 80069b8:	4680      	mov	r8, r0
 80069ba:	2300      	movs	r3, #0
 80069bc:	220a      	movs	r2, #10
 80069be:	4620      	mov	r0, r4
 80069c0:	f000 fc5e 	bl	8007280 <__multadd>
 80069c4:	4607      	mov	r7, r0
 80069c6:	e7f1      	b.n	80069ac <_dtoa_r+0xb04>
 80069c8:	9b03      	ldr	r3, [sp, #12]
 80069ca:	9302      	str	r3, [sp, #8]
 80069cc:	9d01      	ldr	r5, [sp, #4]
 80069ce:	ee18 0a10 	vmov	r0, s16
 80069d2:	4631      	mov	r1, r6
 80069d4:	f7ff f9dc 	bl	8005d90 <quorem>
 80069d8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80069dc:	9b01      	ldr	r3, [sp, #4]
 80069de:	f805 ab01 	strb.w	sl, [r5], #1
 80069e2:	1aea      	subs	r2, r5, r3
 80069e4:	9b02      	ldr	r3, [sp, #8]
 80069e6:	4293      	cmp	r3, r2
 80069e8:	dd09      	ble.n	80069fe <_dtoa_r+0xb56>
 80069ea:	ee18 1a10 	vmov	r1, s16
 80069ee:	2300      	movs	r3, #0
 80069f0:	220a      	movs	r2, #10
 80069f2:	4620      	mov	r0, r4
 80069f4:	f000 fc44 	bl	8007280 <__multadd>
 80069f8:	ee08 0a10 	vmov	s16, r0
 80069fc:	e7e7      	b.n	80069ce <_dtoa_r+0xb26>
 80069fe:	9b02      	ldr	r3, [sp, #8]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	bfc8      	it	gt
 8006a04:	461d      	movgt	r5, r3
 8006a06:	9b01      	ldr	r3, [sp, #4]
 8006a08:	bfd8      	it	le
 8006a0a:	2501      	movle	r5, #1
 8006a0c:	441d      	add	r5, r3
 8006a0e:	f04f 0800 	mov.w	r8, #0
 8006a12:	ee18 1a10 	vmov	r1, s16
 8006a16:	2201      	movs	r2, #1
 8006a18:	4620      	mov	r0, r4
 8006a1a:	f000 fe2b 	bl	8007674 <__lshift>
 8006a1e:	4631      	mov	r1, r6
 8006a20:	ee08 0a10 	vmov	s16, r0
 8006a24:	f000 fe96 	bl	8007754 <__mcmp>
 8006a28:	2800      	cmp	r0, #0
 8006a2a:	dc91      	bgt.n	8006950 <_dtoa_r+0xaa8>
 8006a2c:	d102      	bne.n	8006a34 <_dtoa_r+0xb8c>
 8006a2e:	f01a 0f01 	tst.w	sl, #1
 8006a32:	d18d      	bne.n	8006950 <_dtoa_r+0xaa8>
 8006a34:	462b      	mov	r3, r5
 8006a36:	461d      	mov	r5, r3
 8006a38:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006a3c:	2a30      	cmp	r2, #48	; 0x30
 8006a3e:	d0fa      	beq.n	8006a36 <_dtoa_r+0xb8e>
 8006a40:	e6d7      	b.n	80067f2 <_dtoa_r+0x94a>
 8006a42:	9a01      	ldr	r2, [sp, #4]
 8006a44:	429a      	cmp	r2, r3
 8006a46:	d184      	bne.n	8006952 <_dtoa_r+0xaaa>
 8006a48:	9b00      	ldr	r3, [sp, #0]
 8006a4a:	3301      	adds	r3, #1
 8006a4c:	9300      	str	r3, [sp, #0]
 8006a4e:	2331      	movs	r3, #49	; 0x31
 8006a50:	7013      	strb	r3, [r2, #0]
 8006a52:	e6ce      	b.n	80067f2 <_dtoa_r+0x94a>
 8006a54:	4b09      	ldr	r3, [pc, #36]	; (8006a7c <_dtoa_r+0xbd4>)
 8006a56:	f7ff ba95 	b.w	8005f84 <_dtoa_r+0xdc>
 8006a5a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	f47f aa6e 	bne.w	8005f3e <_dtoa_r+0x96>
 8006a62:	4b07      	ldr	r3, [pc, #28]	; (8006a80 <_dtoa_r+0xbd8>)
 8006a64:	f7ff ba8e 	b.w	8005f84 <_dtoa_r+0xdc>
 8006a68:	9b02      	ldr	r3, [sp, #8]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	dcae      	bgt.n	80069cc <_dtoa_r+0xb24>
 8006a6e:	9b06      	ldr	r3, [sp, #24]
 8006a70:	2b02      	cmp	r3, #2
 8006a72:	f73f aea8 	bgt.w	80067c6 <_dtoa_r+0x91e>
 8006a76:	e7a9      	b.n	80069cc <_dtoa_r+0xb24>
 8006a78:	08008e48 	.word	0x08008e48
 8006a7c:	08008c4c 	.word	0x08008c4c
 8006a80:	08008dc9 	.word	0x08008dc9

08006a84 <rshift>:
 8006a84:	6903      	ldr	r3, [r0, #16]
 8006a86:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8006a8a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006a8e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8006a92:	f100 0414 	add.w	r4, r0, #20
 8006a96:	dd45      	ble.n	8006b24 <rshift+0xa0>
 8006a98:	f011 011f 	ands.w	r1, r1, #31
 8006a9c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8006aa0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8006aa4:	d10c      	bne.n	8006ac0 <rshift+0x3c>
 8006aa6:	f100 0710 	add.w	r7, r0, #16
 8006aaa:	4629      	mov	r1, r5
 8006aac:	42b1      	cmp	r1, r6
 8006aae:	d334      	bcc.n	8006b1a <rshift+0x96>
 8006ab0:	1a9b      	subs	r3, r3, r2
 8006ab2:	009b      	lsls	r3, r3, #2
 8006ab4:	1eea      	subs	r2, r5, #3
 8006ab6:	4296      	cmp	r6, r2
 8006ab8:	bf38      	it	cc
 8006aba:	2300      	movcc	r3, #0
 8006abc:	4423      	add	r3, r4
 8006abe:	e015      	b.n	8006aec <rshift+0x68>
 8006ac0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8006ac4:	f1c1 0820 	rsb	r8, r1, #32
 8006ac8:	40cf      	lsrs	r7, r1
 8006aca:	f105 0e04 	add.w	lr, r5, #4
 8006ace:	46a1      	mov	r9, r4
 8006ad0:	4576      	cmp	r6, lr
 8006ad2:	46f4      	mov	ip, lr
 8006ad4:	d815      	bhi.n	8006b02 <rshift+0x7e>
 8006ad6:	1a9a      	subs	r2, r3, r2
 8006ad8:	0092      	lsls	r2, r2, #2
 8006ada:	3a04      	subs	r2, #4
 8006adc:	3501      	adds	r5, #1
 8006ade:	42ae      	cmp	r6, r5
 8006ae0:	bf38      	it	cc
 8006ae2:	2200      	movcc	r2, #0
 8006ae4:	18a3      	adds	r3, r4, r2
 8006ae6:	50a7      	str	r7, [r4, r2]
 8006ae8:	b107      	cbz	r7, 8006aec <rshift+0x68>
 8006aea:	3304      	adds	r3, #4
 8006aec:	1b1a      	subs	r2, r3, r4
 8006aee:	42a3      	cmp	r3, r4
 8006af0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006af4:	bf08      	it	eq
 8006af6:	2300      	moveq	r3, #0
 8006af8:	6102      	str	r2, [r0, #16]
 8006afa:	bf08      	it	eq
 8006afc:	6143      	streq	r3, [r0, #20]
 8006afe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006b02:	f8dc c000 	ldr.w	ip, [ip]
 8006b06:	fa0c fc08 	lsl.w	ip, ip, r8
 8006b0a:	ea4c 0707 	orr.w	r7, ip, r7
 8006b0e:	f849 7b04 	str.w	r7, [r9], #4
 8006b12:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006b16:	40cf      	lsrs	r7, r1
 8006b18:	e7da      	b.n	8006ad0 <rshift+0x4c>
 8006b1a:	f851 cb04 	ldr.w	ip, [r1], #4
 8006b1e:	f847 cf04 	str.w	ip, [r7, #4]!
 8006b22:	e7c3      	b.n	8006aac <rshift+0x28>
 8006b24:	4623      	mov	r3, r4
 8006b26:	e7e1      	b.n	8006aec <rshift+0x68>

08006b28 <__hexdig_fun>:
 8006b28:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8006b2c:	2b09      	cmp	r3, #9
 8006b2e:	d802      	bhi.n	8006b36 <__hexdig_fun+0xe>
 8006b30:	3820      	subs	r0, #32
 8006b32:	b2c0      	uxtb	r0, r0
 8006b34:	4770      	bx	lr
 8006b36:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8006b3a:	2b05      	cmp	r3, #5
 8006b3c:	d801      	bhi.n	8006b42 <__hexdig_fun+0x1a>
 8006b3e:	3847      	subs	r0, #71	; 0x47
 8006b40:	e7f7      	b.n	8006b32 <__hexdig_fun+0xa>
 8006b42:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8006b46:	2b05      	cmp	r3, #5
 8006b48:	d801      	bhi.n	8006b4e <__hexdig_fun+0x26>
 8006b4a:	3827      	subs	r0, #39	; 0x27
 8006b4c:	e7f1      	b.n	8006b32 <__hexdig_fun+0xa>
 8006b4e:	2000      	movs	r0, #0
 8006b50:	4770      	bx	lr
	...

08006b54 <__gethex>:
 8006b54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b58:	ed2d 8b02 	vpush	{d8}
 8006b5c:	b089      	sub	sp, #36	; 0x24
 8006b5e:	ee08 0a10 	vmov	s16, r0
 8006b62:	9304      	str	r3, [sp, #16]
 8006b64:	4bb4      	ldr	r3, [pc, #720]	; (8006e38 <__gethex+0x2e4>)
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	9301      	str	r3, [sp, #4]
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	468b      	mov	fp, r1
 8006b6e:	4690      	mov	r8, r2
 8006b70:	f7f9 fb4e 	bl	8000210 <strlen>
 8006b74:	9b01      	ldr	r3, [sp, #4]
 8006b76:	f8db 2000 	ldr.w	r2, [fp]
 8006b7a:	4403      	add	r3, r0
 8006b7c:	4682      	mov	sl, r0
 8006b7e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8006b82:	9305      	str	r3, [sp, #20]
 8006b84:	1c93      	adds	r3, r2, #2
 8006b86:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8006b8a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8006b8e:	32fe      	adds	r2, #254	; 0xfe
 8006b90:	18d1      	adds	r1, r2, r3
 8006b92:	461f      	mov	r7, r3
 8006b94:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006b98:	9100      	str	r1, [sp, #0]
 8006b9a:	2830      	cmp	r0, #48	; 0x30
 8006b9c:	d0f8      	beq.n	8006b90 <__gethex+0x3c>
 8006b9e:	f7ff ffc3 	bl	8006b28 <__hexdig_fun>
 8006ba2:	4604      	mov	r4, r0
 8006ba4:	2800      	cmp	r0, #0
 8006ba6:	d13a      	bne.n	8006c1e <__gethex+0xca>
 8006ba8:	9901      	ldr	r1, [sp, #4]
 8006baa:	4652      	mov	r2, sl
 8006bac:	4638      	mov	r0, r7
 8006bae:	f001 fa33 	bl	8008018 <strncmp>
 8006bb2:	4605      	mov	r5, r0
 8006bb4:	2800      	cmp	r0, #0
 8006bb6:	d168      	bne.n	8006c8a <__gethex+0x136>
 8006bb8:	f817 000a 	ldrb.w	r0, [r7, sl]
 8006bbc:	eb07 060a 	add.w	r6, r7, sl
 8006bc0:	f7ff ffb2 	bl	8006b28 <__hexdig_fun>
 8006bc4:	2800      	cmp	r0, #0
 8006bc6:	d062      	beq.n	8006c8e <__gethex+0x13a>
 8006bc8:	4633      	mov	r3, r6
 8006bca:	7818      	ldrb	r0, [r3, #0]
 8006bcc:	2830      	cmp	r0, #48	; 0x30
 8006bce:	461f      	mov	r7, r3
 8006bd0:	f103 0301 	add.w	r3, r3, #1
 8006bd4:	d0f9      	beq.n	8006bca <__gethex+0x76>
 8006bd6:	f7ff ffa7 	bl	8006b28 <__hexdig_fun>
 8006bda:	2301      	movs	r3, #1
 8006bdc:	fab0 f480 	clz	r4, r0
 8006be0:	0964      	lsrs	r4, r4, #5
 8006be2:	4635      	mov	r5, r6
 8006be4:	9300      	str	r3, [sp, #0]
 8006be6:	463a      	mov	r2, r7
 8006be8:	4616      	mov	r6, r2
 8006bea:	3201      	adds	r2, #1
 8006bec:	7830      	ldrb	r0, [r6, #0]
 8006bee:	f7ff ff9b 	bl	8006b28 <__hexdig_fun>
 8006bf2:	2800      	cmp	r0, #0
 8006bf4:	d1f8      	bne.n	8006be8 <__gethex+0x94>
 8006bf6:	9901      	ldr	r1, [sp, #4]
 8006bf8:	4652      	mov	r2, sl
 8006bfa:	4630      	mov	r0, r6
 8006bfc:	f001 fa0c 	bl	8008018 <strncmp>
 8006c00:	b980      	cbnz	r0, 8006c24 <__gethex+0xd0>
 8006c02:	b94d      	cbnz	r5, 8006c18 <__gethex+0xc4>
 8006c04:	eb06 050a 	add.w	r5, r6, sl
 8006c08:	462a      	mov	r2, r5
 8006c0a:	4616      	mov	r6, r2
 8006c0c:	3201      	adds	r2, #1
 8006c0e:	7830      	ldrb	r0, [r6, #0]
 8006c10:	f7ff ff8a 	bl	8006b28 <__hexdig_fun>
 8006c14:	2800      	cmp	r0, #0
 8006c16:	d1f8      	bne.n	8006c0a <__gethex+0xb6>
 8006c18:	1bad      	subs	r5, r5, r6
 8006c1a:	00ad      	lsls	r5, r5, #2
 8006c1c:	e004      	b.n	8006c28 <__gethex+0xd4>
 8006c1e:	2400      	movs	r4, #0
 8006c20:	4625      	mov	r5, r4
 8006c22:	e7e0      	b.n	8006be6 <__gethex+0x92>
 8006c24:	2d00      	cmp	r5, #0
 8006c26:	d1f7      	bne.n	8006c18 <__gethex+0xc4>
 8006c28:	7833      	ldrb	r3, [r6, #0]
 8006c2a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006c2e:	2b50      	cmp	r3, #80	; 0x50
 8006c30:	d13b      	bne.n	8006caa <__gethex+0x156>
 8006c32:	7873      	ldrb	r3, [r6, #1]
 8006c34:	2b2b      	cmp	r3, #43	; 0x2b
 8006c36:	d02c      	beq.n	8006c92 <__gethex+0x13e>
 8006c38:	2b2d      	cmp	r3, #45	; 0x2d
 8006c3a:	d02e      	beq.n	8006c9a <__gethex+0x146>
 8006c3c:	1c71      	adds	r1, r6, #1
 8006c3e:	f04f 0900 	mov.w	r9, #0
 8006c42:	7808      	ldrb	r0, [r1, #0]
 8006c44:	f7ff ff70 	bl	8006b28 <__hexdig_fun>
 8006c48:	1e43      	subs	r3, r0, #1
 8006c4a:	b2db      	uxtb	r3, r3
 8006c4c:	2b18      	cmp	r3, #24
 8006c4e:	d82c      	bhi.n	8006caa <__gethex+0x156>
 8006c50:	f1a0 0210 	sub.w	r2, r0, #16
 8006c54:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006c58:	f7ff ff66 	bl	8006b28 <__hexdig_fun>
 8006c5c:	1e43      	subs	r3, r0, #1
 8006c5e:	b2db      	uxtb	r3, r3
 8006c60:	2b18      	cmp	r3, #24
 8006c62:	d91d      	bls.n	8006ca0 <__gethex+0x14c>
 8006c64:	f1b9 0f00 	cmp.w	r9, #0
 8006c68:	d000      	beq.n	8006c6c <__gethex+0x118>
 8006c6a:	4252      	negs	r2, r2
 8006c6c:	4415      	add	r5, r2
 8006c6e:	f8cb 1000 	str.w	r1, [fp]
 8006c72:	b1e4      	cbz	r4, 8006cae <__gethex+0x15a>
 8006c74:	9b00      	ldr	r3, [sp, #0]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	bf14      	ite	ne
 8006c7a:	2700      	movne	r7, #0
 8006c7c:	2706      	moveq	r7, #6
 8006c7e:	4638      	mov	r0, r7
 8006c80:	b009      	add	sp, #36	; 0x24
 8006c82:	ecbd 8b02 	vpop	{d8}
 8006c86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c8a:	463e      	mov	r6, r7
 8006c8c:	4625      	mov	r5, r4
 8006c8e:	2401      	movs	r4, #1
 8006c90:	e7ca      	b.n	8006c28 <__gethex+0xd4>
 8006c92:	f04f 0900 	mov.w	r9, #0
 8006c96:	1cb1      	adds	r1, r6, #2
 8006c98:	e7d3      	b.n	8006c42 <__gethex+0xee>
 8006c9a:	f04f 0901 	mov.w	r9, #1
 8006c9e:	e7fa      	b.n	8006c96 <__gethex+0x142>
 8006ca0:	230a      	movs	r3, #10
 8006ca2:	fb03 0202 	mla	r2, r3, r2, r0
 8006ca6:	3a10      	subs	r2, #16
 8006ca8:	e7d4      	b.n	8006c54 <__gethex+0x100>
 8006caa:	4631      	mov	r1, r6
 8006cac:	e7df      	b.n	8006c6e <__gethex+0x11a>
 8006cae:	1bf3      	subs	r3, r6, r7
 8006cb0:	3b01      	subs	r3, #1
 8006cb2:	4621      	mov	r1, r4
 8006cb4:	2b07      	cmp	r3, #7
 8006cb6:	dc0b      	bgt.n	8006cd0 <__gethex+0x17c>
 8006cb8:	ee18 0a10 	vmov	r0, s16
 8006cbc:	f000 fa7e 	bl	80071bc <_Balloc>
 8006cc0:	4604      	mov	r4, r0
 8006cc2:	b940      	cbnz	r0, 8006cd6 <__gethex+0x182>
 8006cc4:	4b5d      	ldr	r3, [pc, #372]	; (8006e3c <__gethex+0x2e8>)
 8006cc6:	4602      	mov	r2, r0
 8006cc8:	21de      	movs	r1, #222	; 0xde
 8006cca:	485d      	ldr	r0, [pc, #372]	; (8006e40 <__gethex+0x2ec>)
 8006ccc:	f001 f9c6 	bl	800805c <__assert_func>
 8006cd0:	3101      	adds	r1, #1
 8006cd2:	105b      	asrs	r3, r3, #1
 8006cd4:	e7ee      	b.n	8006cb4 <__gethex+0x160>
 8006cd6:	f100 0914 	add.w	r9, r0, #20
 8006cda:	f04f 0b00 	mov.w	fp, #0
 8006cde:	f1ca 0301 	rsb	r3, sl, #1
 8006ce2:	f8cd 9008 	str.w	r9, [sp, #8]
 8006ce6:	f8cd b000 	str.w	fp, [sp]
 8006cea:	9306      	str	r3, [sp, #24]
 8006cec:	42b7      	cmp	r7, r6
 8006cee:	d340      	bcc.n	8006d72 <__gethex+0x21e>
 8006cf0:	9802      	ldr	r0, [sp, #8]
 8006cf2:	9b00      	ldr	r3, [sp, #0]
 8006cf4:	f840 3b04 	str.w	r3, [r0], #4
 8006cf8:	eba0 0009 	sub.w	r0, r0, r9
 8006cfc:	1080      	asrs	r0, r0, #2
 8006cfe:	0146      	lsls	r6, r0, #5
 8006d00:	6120      	str	r0, [r4, #16]
 8006d02:	4618      	mov	r0, r3
 8006d04:	f000 fb4c 	bl	80073a0 <__hi0bits>
 8006d08:	1a30      	subs	r0, r6, r0
 8006d0a:	f8d8 6000 	ldr.w	r6, [r8]
 8006d0e:	42b0      	cmp	r0, r6
 8006d10:	dd63      	ble.n	8006dda <__gethex+0x286>
 8006d12:	1b87      	subs	r7, r0, r6
 8006d14:	4639      	mov	r1, r7
 8006d16:	4620      	mov	r0, r4
 8006d18:	f000 fef0 	bl	8007afc <__any_on>
 8006d1c:	4682      	mov	sl, r0
 8006d1e:	b1a8      	cbz	r0, 8006d4c <__gethex+0x1f8>
 8006d20:	1e7b      	subs	r3, r7, #1
 8006d22:	1159      	asrs	r1, r3, #5
 8006d24:	f003 021f 	and.w	r2, r3, #31
 8006d28:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8006d2c:	f04f 0a01 	mov.w	sl, #1
 8006d30:	fa0a f202 	lsl.w	r2, sl, r2
 8006d34:	420a      	tst	r2, r1
 8006d36:	d009      	beq.n	8006d4c <__gethex+0x1f8>
 8006d38:	4553      	cmp	r3, sl
 8006d3a:	dd05      	ble.n	8006d48 <__gethex+0x1f4>
 8006d3c:	1eb9      	subs	r1, r7, #2
 8006d3e:	4620      	mov	r0, r4
 8006d40:	f000 fedc 	bl	8007afc <__any_on>
 8006d44:	2800      	cmp	r0, #0
 8006d46:	d145      	bne.n	8006dd4 <__gethex+0x280>
 8006d48:	f04f 0a02 	mov.w	sl, #2
 8006d4c:	4639      	mov	r1, r7
 8006d4e:	4620      	mov	r0, r4
 8006d50:	f7ff fe98 	bl	8006a84 <rshift>
 8006d54:	443d      	add	r5, r7
 8006d56:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006d5a:	42ab      	cmp	r3, r5
 8006d5c:	da4c      	bge.n	8006df8 <__gethex+0x2a4>
 8006d5e:	ee18 0a10 	vmov	r0, s16
 8006d62:	4621      	mov	r1, r4
 8006d64:	f000 fa6a 	bl	800723c <_Bfree>
 8006d68:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	6013      	str	r3, [r2, #0]
 8006d6e:	27a3      	movs	r7, #163	; 0xa3
 8006d70:	e785      	b.n	8006c7e <__gethex+0x12a>
 8006d72:	1e73      	subs	r3, r6, #1
 8006d74:	9a05      	ldr	r2, [sp, #20]
 8006d76:	9303      	str	r3, [sp, #12]
 8006d78:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006d7c:	4293      	cmp	r3, r2
 8006d7e:	d019      	beq.n	8006db4 <__gethex+0x260>
 8006d80:	f1bb 0f20 	cmp.w	fp, #32
 8006d84:	d107      	bne.n	8006d96 <__gethex+0x242>
 8006d86:	9b02      	ldr	r3, [sp, #8]
 8006d88:	9a00      	ldr	r2, [sp, #0]
 8006d8a:	f843 2b04 	str.w	r2, [r3], #4
 8006d8e:	9302      	str	r3, [sp, #8]
 8006d90:	2300      	movs	r3, #0
 8006d92:	9300      	str	r3, [sp, #0]
 8006d94:	469b      	mov	fp, r3
 8006d96:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8006d9a:	f7ff fec5 	bl	8006b28 <__hexdig_fun>
 8006d9e:	9b00      	ldr	r3, [sp, #0]
 8006da0:	f000 000f 	and.w	r0, r0, #15
 8006da4:	fa00 f00b 	lsl.w	r0, r0, fp
 8006da8:	4303      	orrs	r3, r0
 8006daa:	9300      	str	r3, [sp, #0]
 8006dac:	f10b 0b04 	add.w	fp, fp, #4
 8006db0:	9b03      	ldr	r3, [sp, #12]
 8006db2:	e00d      	b.n	8006dd0 <__gethex+0x27c>
 8006db4:	9b03      	ldr	r3, [sp, #12]
 8006db6:	9a06      	ldr	r2, [sp, #24]
 8006db8:	4413      	add	r3, r2
 8006dba:	42bb      	cmp	r3, r7
 8006dbc:	d3e0      	bcc.n	8006d80 <__gethex+0x22c>
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	9901      	ldr	r1, [sp, #4]
 8006dc2:	9307      	str	r3, [sp, #28]
 8006dc4:	4652      	mov	r2, sl
 8006dc6:	f001 f927 	bl	8008018 <strncmp>
 8006dca:	9b07      	ldr	r3, [sp, #28]
 8006dcc:	2800      	cmp	r0, #0
 8006dce:	d1d7      	bne.n	8006d80 <__gethex+0x22c>
 8006dd0:	461e      	mov	r6, r3
 8006dd2:	e78b      	b.n	8006cec <__gethex+0x198>
 8006dd4:	f04f 0a03 	mov.w	sl, #3
 8006dd8:	e7b8      	b.n	8006d4c <__gethex+0x1f8>
 8006dda:	da0a      	bge.n	8006df2 <__gethex+0x29e>
 8006ddc:	1a37      	subs	r7, r6, r0
 8006dde:	4621      	mov	r1, r4
 8006de0:	ee18 0a10 	vmov	r0, s16
 8006de4:	463a      	mov	r2, r7
 8006de6:	f000 fc45 	bl	8007674 <__lshift>
 8006dea:	1bed      	subs	r5, r5, r7
 8006dec:	4604      	mov	r4, r0
 8006dee:	f100 0914 	add.w	r9, r0, #20
 8006df2:	f04f 0a00 	mov.w	sl, #0
 8006df6:	e7ae      	b.n	8006d56 <__gethex+0x202>
 8006df8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8006dfc:	42a8      	cmp	r0, r5
 8006dfe:	dd72      	ble.n	8006ee6 <__gethex+0x392>
 8006e00:	1b45      	subs	r5, r0, r5
 8006e02:	42ae      	cmp	r6, r5
 8006e04:	dc36      	bgt.n	8006e74 <__gethex+0x320>
 8006e06:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006e0a:	2b02      	cmp	r3, #2
 8006e0c:	d02a      	beq.n	8006e64 <__gethex+0x310>
 8006e0e:	2b03      	cmp	r3, #3
 8006e10:	d02c      	beq.n	8006e6c <__gethex+0x318>
 8006e12:	2b01      	cmp	r3, #1
 8006e14:	d11c      	bne.n	8006e50 <__gethex+0x2fc>
 8006e16:	42ae      	cmp	r6, r5
 8006e18:	d11a      	bne.n	8006e50 <__gethex+0x2fc>
 8006e1a:	2e01      	cmp	r6, #1
 8006e1c:	d112      	bne.n	8006e44 <__gethex+0x2f0>
 8006e1e:	9a04      	ldr	r2, [sp, #16]
 8006e20:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006e24:	6013      	str	r3, [r2, #0]
 8006e26:	2301      	movs	r3, #1
 8006e28:	6123      	str	r3, [r4, #16]
 8006e2a:	f8c9 3000 	str.w	r3, [r9]
 8006e2e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006e30:	2762      	movs	r7, #98	; 0x62
 8006e32:	601c      	str	r4, [r3, #0]
 8006e34:	e723      	b.n	8006c7e <__gethex+0x12a>
 8006e36:	bf00      	nop
 8006e38:	08008ec0 	.word	0x08008ec0
 8006e3c:	08008e48 	.word	0x08008e48
 8006e40:	08008e59 	.word	0x08008e59
 8006e44:	1e71      	subs	r1, r6, #1
 8006e46:	4620      	mov	r0, r4
 8006e48:	f000 fe58 	bl	8007afc <__any_on>
 8006e4c:	2800      	cmp	r0, #0
 8006e4e:	d1e6      	bne.n	8006e1e <__gethex+0x2ca>
 8006e50:	ee18 0a10 	vmov	r0, s16
 8006e54:	4621      	mov	r1, r4
 8006e56:	f000 f9f1 	bl	800723c <_Bfree>
 8006e5a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	6013      	str	r3, [r2, #0]
 8006e60:	2750      	movs	r7, #80	; 0x50
 8006e62:	e70c      	b.n	8006c7e <__gethex+0x12a>
 8006e64:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d1f2      	bne.n	8006e50 <__gethex+0x2fc>
 8006e6a:	e7d8      	b.n	8006e1e <__gethex+0x2ca>
 8006e6c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d1d5      	bne.n	8006e1e <__gethex+0x2ca>
 8006e72:	e7ed      	b.n	8006e50 <__gethex+0x2fc>
 8006e74:	1e6f      	subs	r7, r5, #1
 8006e76:	f1ba 0f00 	cmp.w	sl, #0
 8006e7a:	d131      	bne.n	8006ee0 <__gethex+0x38c>
 8006e7c:	b127      	cbz	r7, 8006e88 <__gethex+0x334>
 8006e7e:	4639      	mov	r1, r7
 8006e80:	4620      	mov	r0, r4
 8006e82:	f000 fe3b 	bl	8007afc <__any_on>
 8006e86:	4682      	mov	sl, r0
 8006e88:	117b      	asrs	r3, r7, #5
 8006e8a:	2101      	movs	r1, #1
 8006e8c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8006e90:	f007 071f 	and.w	r7, r7, #31
 8006e94:	fa01 f707 	lsl.w	r7, r1, r7
 8006e98:	421f      	tst	r7, r3
 8006e9a:	4629      	mov	r1, r5
 8006e9c:	4620      	mov	r0, r4
 8006e9e:	bf18      	it	ne
 8006ea0:	f04a 0a02 	orrne.w	sl, sl, #2
 8006ea4:	1b76      	subs	r6, r6, r5
 8006ea6:	f7ff fded 	bl	8006a84 <rshift>
 8006eaa:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8006eae:	2702      	movs	r7, #2
 8006eb0:	f1ba 0f00 	cmp.w	sl, #0
 8006eb4:	d048      	beq.n	8006f48 <__gethex+0x3f4>
 8006eb6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006eba:	2b02      	cmp	r3, #2
 8006ebc:	d015      	beq.n	8006eea <__gethex+0x396>
 8006ebe:	2b03      	cmp	r3, #3
 8006ec0:	d017      	beq.n	8006ef2 <__gethex+0x39e>
 8006ec2:	2b01      	cmp	r3, #1
 8006ec4:	d109      	bne.n	8006eda <__gethex+0x386>
 8006ec6:	f01a 0f02 	tst.w	sl, #2
 8006eca:	d006      	beq.n	8006eda <__gethex+0x386>
 8006ecc:	f8d9 0000 	ldr.w	r0, [r9]
 8006ed0:	ea4a 0a00 	orr.w	sl, sl, r0
 8006ed4:	f01a 0f01 	tst.w	sl, #1
 8006ed8:	d10e      	bne.n	8006ef8 <__gethex+0x3a4>
 8006eda:	f047 0710 	orr.w	r7, r7, #16
 8006ede:	e033      	b.n	8006f48 <__gethex+0x3f4>
 8006ee0:	f04f 0a01 	mov.w	sl, #1
 8006ee4:	e7d0      	b.n	8006e88 <__gethex+0x334>
 8006ee6:	2701      	movs	r7, #1
 8006ee8:	e7e2      	b.n	8006eb0 <__gethex+0x35c>
 8006eea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006eec:	f1c3 0301 	rsb	r3, r3, #1
 8006ef0:	9315      	str	r3, [sp, #84]	; 0x54
 8006ef2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d0f0      	beq.n	8006eda <__gethex+0x386>
 8006ef8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8006efc:	f104 0314 	add.w	r3, r4, #20
 8006f00:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8006f04:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8006f08:	f04f 0c00 	mov.w	ip, #0
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f12:	f1b2 3fff 	cmp.w	r2, #4294967295
 8006f16:	d01c      	beq.n	8006f52 <__gethex+0x3fe>
 8006f18:	3201      	adds	r2, #1
 8006f1a:	6002      	str	r2, [r0, #0]
 8006f1c:	2f02      	cmp	r7, #2
 8006f1e:	f104 0314 	add.w	r3, r4, #20
 8006f22:	d13f      	bne.n	8006fa4 <__gethex+0x450>
 8006f24:	f8d8 2000 	ldr.w	r2, [r8]
 8006f28:	3a01      	subs	r2, #1
 8006f2a:	42b2      	cmp	r2, r6
 8006f2c:	d10a      	bne.n	8006f44 <__gethex+0x3f0>
 8006f2e:	1171      	asrs	r1, r6, #5
 8006f30:	2201      	movs	r2, #1
 8006f32:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006f36:	f006 061f 	and.w	r6, r6, #31
 8006f3a:	fa02 f606 	lsl.w	r6, r2, r6
 8006f3e:	421e      	tst	r6, r3
 8006f40:	bf18      	it	ne
 8006f42:	4617      	movne	r7, r2
 8006f44:	f047 0720 	orr.w	r7, r7, #32
 8006f48:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006f4a:	601c      	str	r4, [r3, #0]
 8006f4c:	9b04      	ldr	r3, [sp, #16]
 8006f4e:	601d      	str	r5, [r3, #0]
 8006f50:	e695      	b.n	8006c7e <__gethex+0x12a>
 8006f52:	4299      	cmp	r1, r3
 8006f54:	f843 cc04 	str.w	ip, [r3, #-4]
 8006f58:	d8d8      	bhi.n	8006f0c <__gethex+0x3b8>
 8006f5a:	68a3      	ldr	r3, [r4, #8]
 8006f5c:	459b      	cmp	fp, r3
 8006f5e:	db19      	blt.n	8006f94 <__gethex+0x440>
 8006f60:	6861      	ldr	r1, [r4, #4]
 8006f62:	ee18 0a10 	vmov	r0, s16
 8006f66:	3101      	adds	r1, #1
 8006f68:	f000 f928 	bl	80071bc <_Balloc>
 8006f6c:	4681      	mov	r9, r0
 8006f6e:	b918      	cbnz	r0, 8006f78 <__gethex+0x424>
 8006f70:	4b1a      	ldr	r3, [pc, #104]	; (8006fdc <__gethex+0x488>)
 8006f72:	4602      	mov	r2, r0
 8006f74:	2184      	movs	r1, #132	; 0x84
 8006f76:	e6a8      	b.n	8006cca <__gethex+0x176>
 8006f78:	6922      	ldr	r2, [r4, #16]
 8006f7a:	3202      	adds	r2, #2
 8006f7c:	f104 010c 	add.w	r1, r4, #12
 8006f80:	0092      	lsls	r2, r2, #2
 8006f82:	300c      	adds	r0, #12
 8006f84:	f000 f90c 	bl	80071a0 <memcpy>
 8006f88:	4621      	mov	r1, r4
 8006f8a:	ee18 0a10 	vmov	r0, s16
 8006f8e:	f000 f955 	bl	800723c <_Bfree>
 8006f92:	464c      	mov	r4, r9
 8006f94:	6923      	ldr	r3, [r4, #16]
 8006f96:	1c5a      	adds	r2, r3, #1
 8006f98:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006f9c:	6122      	str	r2, [r4, #16]
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	615a      	str	r2, [r3, #20]
 8006fa2:	e7bb      	b.n	8006f1c <__gethex+0x3c8>
 8006fa4:	6922      	ldr	r2, [r4, #16]
 8006fa6:	455a      	cmp	r2, fp
 8006fa8:	dd0b      	ble.n	8006fc2 <__gethex+0x46e>
 8006faa:	2101      	movs	r1, #1
 8006fac:	4620      	mov	r0, r4
 8006fae:	f7ff fd69 	bl	8006a84 <rshift>
 8006fb2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006fb6:	3501      	adds	r5, #1
 8006fb8:	42ab      	cmp	r3, r5
 8006fba:	f6ff aed0 	blt.w	8006d5e <__gethex+0x20a>
 8006fbe:	2701      	movs	r7, #1
 8006fc0:	e7c0      	b.n	8006f44 <__gethex+0x3f0>
 8006fc2:	f016 061f 	ands.w	r6, r6, #31
 8006fc6:	d0fa      	beq.n	8006fbe <__gethex+0x46a>
 8006fc8:	4453      	add	r3, sl
 8006fca:	f1c6 0620 	rsb	r6, r6, #32
 8006fce:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8006fd2:	f000 f9e5 	bl	80073a0 <__hi0bits>
 8006fd6:	42b0      	cmp	r0, r6
 8006fd8:	dbe7      	blt.n	8006faa <__gethex+0x456>
 8006fda:	e7f0      	b.n	8006fbe <__gethex+0x46a>
 8006fdc:	08008e48 	.word	0x08008e48

08006fe0 <L_shift>:
 8006fe0:	f1c2 0208 	rsb	r2, r2, #8
 8006fe4:	0092      	lsls	r2, r2, #2
 8006fe6:	b570      	push	{r4, r5, r6, lr}
 8006fe8:	f1c2 0620 	rsb	r6, r2, #32
 8006fec:	6843      	ldr	r3, [r0, #4]
 8006fee:	6804      	ldr	r4, [r0, #0]
 8006ff0:	fa03 f506 	lsl.w	r5, r3, r6
 8006ff4:	432c      	orrs	r4, r5
 8006ff6:	40d3      	lsrs	r3, r2
 8006ff8:	6004      	str	r4, [r0, #0]
 8006ffa:	f840 3f04 	str.w	r3, [r0, #4]!
 8006ffe:	4288      	cmp	r0, r1
 8007000:	d3f4      	bcc.n	8006fec <L_shift+0xc>
 8007002:	bd70      	pop	{r4, r5, r6, pc}

08007004 <__match>:
 8007004:	b530      	push	{r4, r5, lr}
 8007006:	6803      	ldr	r3, [r0, #0]
 8007008:	3301      	adds	r3, #1
 800700a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800700e:	b914      	cbnz	r4, 8007016 <__match+0x12>
 8007010:	6003      	str	r3, [r0, #0]
 8007012:	2001      	movs	r0, #1
 8007014:	bd30      	pop	{r4, r5, pc}
 8007016:	f813 2b01 	ldrb.w	r2, [r3], #1
 800701a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800701e:	2d19      	cmp	r5, #25
 8007020:	bf98      	it	ls
 8007022:	3220      	addls	r2, #32
 8007024:	42a2      	cmp	r2, r4
 8007026:	d0f0      	beq.n	800700a <__match+0x6>
 8007028:	2000      	movs	r0, #0
 800702a:	e7f3      	b.n	8007014 <__match+0x10>

0800702c <__hexnan>:
 800702c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007030:	680b      	ldr	r3, [r1, #0]
 8007032:	115e      	asrs	r6, r3, #5
 8007034:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007038:	f013 031f 	ands.w	r3, r3, #31
 800703c:	b087      	sub	sp, #28
 800703e:	bf18      	it	ne
 8007040:	3604      	addne	r6, #4
 8007042:	2500      	movs	r5, #0
 8007044:	1f37      	subs	r7, r6, #4
 8007046:	4690      	mov	r8, r2
 8007048:	6802      	ldr	r2, [r0, #0]
 800704a:	9301      	str	r3, [sp, #4]
 800704c:	4682      	mov	sl, r0
 800704e:	f846 5c04 	str.w	r5, [r6, #-4]
 8007052:	46b9      	mov	r9, r7
 8007054:	463c      	mov	r4, r7
 8007056:	9502      	str	r5, [sp, #8]
 8007058:	46ab      	mov	fp, r5
 800705a:	7851      	ldrb	r1, [r2, #1]
 800705c:	1c53      	adds	r3, r2, #1
 800705e:	9303      	str	r3, [sp, #12]
 8007060:	b341      	cbz	r1, 80070b4 <__hexnan+0x88>
 8007062:	4608      	mov	r0, r1
 8007064:	9205      	str	r2, [sp, #20]
 8007066:	9104      	str	r1, [sp, #16]
 8007068:	f7ff fd5e 	bl	8006b28 <__hexdig_fun>
 800706c:	2800      	cmp	r0, #0
 800706e:	d14f      	bne.n	8007110 <__hexnan+0xe4>
 8007070:	9904      	ldr	r1, [sp, #16]
 8007072:	9a05      	ldr	r2, [sp, #20]
 8007074:	2920      	cmp	r1, #32
 8007076:	d818      	bhi.n	80070aa <__hexnan+0x7e>
 8007078:	9b02      	ldr	r3, [sp, #8]
 800707a:	459b      	cmp	fp, r3
 800707c:	dd13      	ble.n	80070a6 <__hexnan+0x7a>
 800707e:	454c      	cmp	r4, r9
 8007080:	d206      	bcs.n	8007090 <__hexnan+0x64>
 8007082:	2d07      	cmp	r5, #7
 8007084:	dc04      	bgt.n	8007090 <__hexnan+0x64>
 8007086:	462a      	mov	r2, r5
 8007088:	4649      	mov	r1, r9
 800708a:	4620      	mov	r0, r4
 800708c:	f7ff ffa8 	bl	8006fe0 <L_shift>
 8007090:	4544      	cmp	r4, r8
 8007092:	d950      	bls.n	8007136 <__hexnan+0x10a>
 8007094:	2300      	movs	r3, #0
 8007096:	f1a4 0904 	sub.w	r9, r4, #4
 800709a:	f844 3c04 	str.w	r3, [r4, #-4]
 800709e:	f8cd b008 	str.w	fp, [sp, #8]
 80070a2:	464c      	mov	r4, r9
 80070a4:	461d      	mov	r5, r3
 80070a6:	9a03      	ldr	r2, [sp, #12]
 80070a8:	e7d7      	b.n	800705a <__hexnan+0x2e>
 80070aa:	2929      	cmp	r1, #41	; 0x29
 80070ac:	d156      	bne.n	800715c <__hexnan+0x130>
 80070ae:	3202      	adds	r2, #2
 80070b0:	f8ca 2000 	str.w	r2, [sl]
 80070b4:	f1bb 0f00 	cmp.w	fp, #0
 80070b8:	d050      	beq.n	800715c <__hexnan+0x130>
 80070ba:	454c      	cmp	r4, r9
 80070bc:	d206      	bcs.n	80070cc <__hexnan+0xa0>
 80070be:	2d07      	cmp	r5, #7
 80070c0:	dc04      	bgt.n	80070cc <__hexnan+0xa0>
 80070c2:	462a      	mov	r2, r5
 80070c4:	4649      	mov	r1, r9
 80070c6:	4620      	mov	r0, r4
 80070c8:	f7ff ff8a 	bl	8006fe0 <L_shift>
 80070cc:	4544      	cmp	r4, r8
 80070ce:	d934      	bls.n	800713a <__hexnan+0x10e>
 80070d0:	f1a8 0204 	sub.w	r2, r8, #4
 80070d4:	4623      	mov	r3, r4
 80070d6:	f853 1b04 	ldr.w	r1, [r3], #4
 80070da:	f842 1f04 	str.w	r1, [r2, #4]!
 80070de:	429f      	cmp	r7, r3
 80070e0:	d2f9      	bcs.n	80070d6 <__hexnan+0xaa>
 80070e2:	1b3b      	subs	r3, r7, r4
 80070e4:	f023 0303 	bic.w	r3, r3, #3
 80070e8:	3304      	adds	r3, #4
 80070ea:	3401      	adds	r4, #1
 80070ec:	3e03      	subs	r6, #3
 80070ee:	42b4      	cmp	r4, r6
 80070f0:	bf88      	it	hi
 80070f2:	2304      	movhi	r3, #4
 80070f4:	4443      	add	r3, r8
 80070f6:	2200      	movs	r2, #0
 80070f8:	f843 2b04 	str.w	r2, [r3], #4
 80070fc:	429f      	cmp	r7, r3
 80070fe:	d2fb      	bcs.n	80070f8 <__hexnan+0xcc>
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	b91b      	cbnz	r3, 800710c <__hexnan+0xe0>
 8007104:	4547      	cmp	r7, r8
 8007106:	d127      	bne.n	8007158 <__hexnan+0x12c>
 8007108:	2301      	movs	r3, #1
 800710a:	603b      	str	r3, [r7, #0]
 800710c:	2005      	movs	r0, #5
 800710e:	e026      	b.n	800715e <__hexnan+0x132>
 8007110:	3501      	adds	r5, #1
 8007112:	2d08      	cmp	r5, #8
 8007114:	f10b 0b01 	add.w	fp, fp, #1
 8007118:	dd06      	ble.n	8007128 <__hexnan+0xfc>
 800711a:	4544      	cmp	r4, r8
 800711c:	d9c3      	bls.n	80070a6 <__hexnan+0x7a>
 800711e:	2300      	movs	r3, #0
 8007120:	f844 3c04 	str.w	r3, [r4, #-4]
 8007124:	2501      	movs	r5, #1
 8007126:	3c04      	subs	r4, #4
 8007128:	6822      	ldr	r2, [r4, #0]
 800712a:	f000 000f 	and.w	r0, r0, #15
 800712e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8007132:	6022      	str	r2, [r4, #0]
 8007134:	e7b7      	b.n	80070a6 <__hexnan+0x7a>
 8007136:	2508      	movs	r5, #8
 8007138:	e7b5      	b.n	80070a6 <__hexnan+0x7a>
 800713a:	9b01      	ldr	r3, [sp, #4]
 800713c:	2b00      	cmp	r3, #0
 800713e:	d0df      	beq.n	8007100 <__hexnan+0xd4>
 8007140:	f04f 32ff 	mov.w	r2, #4294967295
 8007144:	f1c3 0320 	rsb	r3, r3, #32
 8007148:	fa22 f303 	lsr.w	r3, r2, r3
 800714c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007150:	401a      	ands	r2, r3
 8007152:	f846 2c04 	str.w	r2, [r6, #-4]
 8007156:	e7d3      	b.n	8007100 <__hexnan+0xd4>
 8007158:	3f04      	subs	r7, #4
 800715a:	e7d1      	b.n	8007100 <__hexnan+0xd4>
 800715c:	2004      	movs	r0, #4
 800715e:	b007      	add	sp, #28
 8007160:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007164 <_localeconv_r>:
 8007164:	4800      	ldr	r0, [pc, #0]	; (8007168 <_localeconv_r+0x4>)
 8007166:	4770      	bx	lr
 8007168:	20000164 	.word	0x20000164

0800716c <malloc>:
 800716c:	4b02      	ldr	r3, [pc, #8]	; (8007178 <malloc+0xc>)
 800716e:	4601      	mov	r1, r0
 8007170:	6818      	ldr	r0, [r3, #0]
 8007172:	f000 bd67 	b.w	8007c44 <_malloc_r>
 8007176:	bf00      	nop
 8007178:	2000000c 	.word	0x2000000c

0800717c <__ascii_mbtowc>:
 800717c:	b082      	sub	sp, #8
 800717e:	b901      	cbnz	r1, 8007182 <__ascii_mbtowc+0x6>
 8007180:	a901      	add	r1, sp, #4
 8007182:	b142      	cbz	r2, 8007196 <__ascii_mbtowc+0x1a>
 8007184:	b14b      	cbz	r3, 800719a <__ascii_mbtowc+0x1e>
 8007186:	7813      	ldrb	r3, [r2, #0]
 8007188:	600b      	str	r3, [r1, #0]
 800718a:	7812      	ldrb	r2, [r2, #0]
 800718c:	1e10      	subs	r0, r2, #0
 800718e:	bf18      	it	ne
 8007190:	2001      	movne	r0, #1
 8007192:	b002      	add	sp, #8
 8007194:	4770      	bx	lr
 8007196:	4610      	mov	r0, r2
 8007198:	e7fb      	b.n	8007192 <__ascii_mbtowc+0x16>
 800719a:	f06f 0001 	mvn.w	r0, #1
 800719e:	e7f8      	b.n	8007192 <__ascii_mbtowc+0x16>

080071a0 <memcpy>:
 80071a0:	440a      	add	r2, r1
 80071a2:	4291      	cmp	r1, r2
 80071a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80071a8:	d100      	bne.n	80071ac <memcpy+0xc>
 80071aa:	4770      	bx	lr
 80071ac:	b510      	push	{r4, lr}
 80071ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80071b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80071b6:	4291      	cmp	r1, r2
 80071b8:	d1f9      	bne.n	80071ae <memcpy+0xe>
 80071ba:	bd10      	pop	{r4, pc}

080071bc <_Balloc>:
 80071bc:	b570      	push	{r4, r5, r6, lr}
 80071be:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80071c0:	4604      	mov	r4, r0
 80071c2:	460d      	mov	r5, r1
 80071c4:	b976      	cbnz	r6, 80071e4 <_Balloc+0x28>
 80071c6:	2010      	movs	r0, #16
 80071c8:	f7ff ffd0 	bl	800716c <malloc>
 80071cc:	4602      	mov	r2, r0
 80071ce:	6260      	str	r0, [r4, #36]	; 0x24
 80071d0:	b920      	cbnz	r0, 80071dc <_Balloc+0x20>
 80071d2:	4b18      	ldr	r3, [pc, #96]	; (8007234 <_Balloc+0x78>)
 80071d4:	4818      	ldr	r0, [pc, #96]	; (8007238 <_Balloc+0x7c>)
 80071d6:	2166      	movs	r1, #102	; 0x66
 80071d8:	f000 ff40 	bl	800805c <__assert_func>
 80071dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80071e0:	6006      	str	r6, [r0, #0]
 80071e2:	60c6      	str	r6, [r0, #12]
 80071e4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80071e6:	68f3      	ldr	r3, [r6, #12]
 80071e8:	b183      	cbz	r3, 800720c <_Balloc+0x50>
 80071ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80071ec:	68db      	ldr	r3, [r3, #12]
 80071ee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80071f2:	b9b8      	cbnz	r0, 8007224 <_Balloc+0x68>
 80071f4:	2101      	movs	r1, #1
 80071f6:	fa01 f605 	lsl.w	r6, r1, r5
 80071fa:	1d72      	adds	r2, r6, #5
 80071fc:	0092      	lsls	r2, r2, #2
 80071fe:	4620      	mov	r0, r4
 8007200:	f000 fc9d 	bl	8007b3e <_calloc_r>
 8007204:	b160      	cbz	r0, 8007220 <_Balloc+0x64>
 8007206:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800720a:	e00e      	b.n	800722a <_Balloc+0x6e>
 800720c:	2221      	movs	r2, #33	; 0x21
 800720e:	2104      	movs	r1, #4
 8007210:	4620      	mov	r0, r4
 8007212:	f000 fc94 	bl	8007b3e <_calloc_r>
 8007216:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007218:	60f0      	str	r0, [r6, #12]
 800721a:	68db      	ldr	r3, [r3, #12]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d1e4      	bne.n	80071ea <_Balloc+0x2e>
 8007220:	2000      	movs	r0, #0
 8007222:	bd70      	pop	{r4, r5, r6, pc}
 8007224:	6802      	ldr	r2, [r0, #0]
 8007226:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800722a:	2300      	movs	r3, #0
 800722c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007230:	e7f7      	b.n	8007222 <_Balloc+0x66>
 8007232:	bf00      	nop
 8007234:	08008dd6 	.word	0x08008dd6
 8007238:	08008ed4 	.word	0x08008ed4

0800723c <_Bfree>:
 800723c:	b570      	push	{r4, r5, r6, lr}
 800723e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007240:	4605      	mov	r5, r0
 8007242:	460c      	mov	r4, r1
 8007244:	b976      	cbnz	r6, 8007264 <_Bfree+0x28>
 8007246:	2010      	movs	r0, #16
 8007248:	f7ff ff90 	bl	800716c <malloc>
 800724c:	4602      	mov	r2, r0
 800724e:	6268      	str	r0, [r5, #36]	; 0x24
 8007250:	b920      	cbnz	r0, 800725c <_Bfree+0x20>
 8007252:	4b09      	ldr	r3, [pc, #36]	; (8007278 <_Bfree+0x3c>)
 8007254:	4809      	ldr	r0, [pc, #36]	; (800727c <_Bfree+0x40>)
 8007256:	218a      	movs	r1, #138	; 0x8a
 8007258:	f000 ff00 	bl	800805c <__assert_func>
 800725c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007260:	6006      	str	r6, [r0, #0]
 8007262:	60c6      	str	r6, [r0, #12]
 8007264:	b13c      	cbz	r4, 8007276 <_Bfree+0x3a>
 8007266:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007268:	6862      	ldr	r2, [r4, #4]
 800726a:	68db      	ldr	r3, [r3, #12]
 800726c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007270:	6021      	str	r1, [r4, #0]
 8007272:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007276:	bd70      	pop	{r4, r5, r6, pc}
 8007278:	08008dd6 	.word	0x08008dd6
 800727c:	08008ed4 	.word	0x08008ed4

08007280 <__multadd>:
 8007280:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007284:	690d      	ldr	r5, [r1, #16]
 8007286:	4607      	mov	r7, r0
 8007288:	460c      	mov	r4, r1
 800728a:	461e      	mov	r6, r3
 800728c:	f101 0c14 	add.w	ip, r1, #20
 8007290:	2000      	movs	r0, #0
 8007292:	f8dc 3000 	ldr.w	r3, [ip]
 8007296:	b299      	uxth	r1, r3
 8007298:	fb02 6101 	mla	r1, r2, r1, r6
 800729c:	0c1e      	lsrs	r6, r3, #16
 800729e:	0c0b      	lsrs	r3, r1, #16
 80072a0:	fb02 3306 	mla	r3, r2, r6, r3
 80072a4:	b289      	uxth	r1, r1
 80072a6:	3001      	adds	r0, #1
 80072a8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80072ac:	4285      	cmp	r5, r0
 80072ae:	f84c 1b04 	str.w	r1, [ip], #4
 80072b2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80072b6:	dcec      	bgt.n	8007292 <__multadd+0x12>
 80072b8:	b30e      	cbz	r6, 80072fe <__multadd+0x7e>
 80072ba:	68a3      	ldr	r3, [r4, #8]
 80072bc:	42ab      	cmp	r3, r5
 80072be:	dc19      	bgt.n	80072f4 <__multadd+0x74>
 80072c0:	6861      	ldr	r1, [r4, #4]
 80072c2:	4638      	mov	r0, r7
 80072c4:	3101      	adds	r1, #1
 80072c6:	f7ff ff79 	bl	80071bc <_Balloc>
 80072ca:	4680      	mov	r8, r0
 80072cc:	b928      	cbnz	r0, 80072da <__multadd+0x5a>
 80072ce:	4602      	mov	r2, r0
 80072d0:	4b0c      	ldr	r3, [pc, #48]	; (8007304 <__multadd+0x84>)
 80072d2:	480d      	ldr	r0, [pc, #52]	; (8007308 <__multadd+0x88>)
 80072d4:	21b5      	movs	r1, #181	; 0xb5
 80072d6:	f000 fec1 	bl	800805c <__assert_func>
 80072da:	6922      	ldr	r2, [r4, #16]
 80072dc:	3202      	adds	r2, #2
 80072de:	f104 010c 	add.w	r1, r4, #12
 80072e2:	0092      	lsls	r2, r2, #2
 80072e4:	300c      	adds	r0, #12
 80072e6:	f7ff ff5b 	bl	80071a0 <memcpy>
 80072ea:	4621      	mov	r1, r4
 80072ec:	4638      	mov	r0, r7
 80072ee:	f7ff ffa5 	bl	800723c <_Bfree>
 80072f2:	4644      	mov	r4, r8
 80072f4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80072f8:	3501      	adds	r5, #1
 80072fa:	615e      	str	r6, [r3, #20]
 80072fc:	6125      	str	r5, [r4, #16]
 80072fe:	4620      	mov	r0, r4
 8007300:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007304:	08008e48 	.word	0x08008e48
 8007308:	08008ed4 	.word	0x08008ed4

0800730c <__s2b>:
 800730c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007310:	460c      	mov	r4, r1
 8007312:	4615      	mov	r5, r2
 8007314:	461f      	mov	r7, r3
 8007316:	2209      	movs	r2, #9
 8007318:	3308      	adds	r3, #8
 800731a:	4606      	mov	r6, r0
 800731c:	fb93 f3f2 	sdiv	r3, r3, r2
 8007320:	2100      	movs	r1, #0
 8007322:	2201      	movs	r2, #1
 8007324:	429a      	cmp	r2, r3
 8007326:	db09      	blt.n	800733c <__s2b+0x30>
 8007328:	4630      	mov	r0, r6
 800732a:	f7ff ff47 	bl	80071bc <_Balloc>
 800732e:	b940      	cbnz	r0, 8007342 <__s2b+0x36>
 8007330:	4602      	mov	r2, r0
 8007332:	4b19      	ldr	r3, [pc, #100]	; (8007398 <__s2b+0x8c>)
 8007334:	4819      	ldr	r0, [pc, #100]	; (800739c <__s2b+0x90>)
 8007336:	21ce      	movs	r1, #206	; 0xce
 8007338:	f000 fe90 	bl	800805c <__assert_func>
 800733c:	0052      	lsls	r2, r2, #1
 800733e:	3101      	adds	r1, #1
 8007340:	e7f0      	b.n	8007324 <__s2b+0x18>
 8007342:	9b08      	ldr	r3, [sp, #32]
 8007344:	6143      	str	r3, [r0, #20]
 8007346:	2d09      	cmp	r5, #9
 8007348:	f04f 0301 	mov.w	r3, #1
 800734c:	6103      	str	r3, [r0, #16]
 800734e:	dd16      	ble.n	800737e <__s2b+0x72>
 8007350:	f104 0909 	add.w	r9, r4, #9
 8007354:	46c8      	mov	r8, r9
 8007356:	442c      	add	r4, r5
 8007358:	f818 3b01 	ldrb.w	r3, [r8], #1
 800735c:	4601      	mov	r1, r0
 800735e:	3b30      	subs	r3, #48	; 0x30
 8007360:	220a      	movs	r2, #10
 8007362:	4630      	mov	r0, r6
 8007364:	f7ff ff8c 	bl	8007280 <__multadd>
 8007368:	45a0      	cmp	r8, r4
 800736a:	d1f5      	bne.n	8007358 <__s2b+0x4c>
 800736c:	f1a5 0408 	sub.w	r4, r5, #8
 8007370:	444c      	add	r4, r9
 8007372:	1b2d      	subs	r5, r5, r4
 8007374:	1963      	adds	r3, r4, r5
 8007376:	42bb      	cmp	r3, r7
 8007378:	db04      	blt.n	8007384 <__s2b+0x78>
 800737a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800737e:	340a      	adds	r4, #10
 8007380:	2509      	movs	r5, #9
 8007382:	e7f6      	b.n	8007372 <__s2b+0x66>
 8007384:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007388:	4601      	mov	r1, r0
 800738a:	3b30      	subs	r3, #48	; 0x30
 800738c:	220a      	movs	r2, #10
 800738e:	4630      	mov	r0, r6
 8007390:	f7ff ff76 	bl	8007280 <__multadd>
 8007394:	e7ee      	b.n	8007374 <__s2b+0x68>
 8007396:	bf00      	nop
 8007398:	08008e48 	.word	0x08008e48
 800739c:	08008ed4 	.word	0x08008ed4

080073a0 <__hi0bits>:
 80073a0:	0c03      	lsrs	r3, r0, #16
 80073a2:	041b      	lsls	r3, r3, #16
 80073a4:	b9d3      	cbnz	r3, 80073dc <__hi0bits+0x3c>
 80073a6:	0400      	lsls	r0, r0, #16
 80073a8:	2310      	movs	r3, #16
 80073aa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80073ae:	bf04      	itt	eq
 80073b0:	0200      	lsleq	r0, r0, #8
 80073b2:	3308      	addeq	r3, #8
 80073b4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80073b8:	bf04      	itt	eq
 80073ba:	0100      	lsleq	r0, r0, #4
 80073bc:	3304      	addeq	r3, #4
 80073be:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80073c2:	bf04      	itt	eq
 80073c4:	0080      	lsleq	r0, r0, #2
 80073c6:	3302      	addeq	r3, #2
 80073c8:	2800      	cmp	r0, #0
 80073ca:	db05      	blt.n	80073d8 <__hi0bits+0x38>
 80073cc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80073d0:	f103 0301 	add.w	r3, r3, #1
 80073d4:	bf08      	it	eq
 80073d6:	2320      	moveq	r3, #32
 80073d8:	4618      	mov	r0, r3
 80073da:	4770      	bx	lr
 80073dc:	2300      	movs	r3, #0
 80073de:	e7e4      	b.n	80073aa <__hi0bits+0xa>

080073e0 <__lo0bits>:
 80073e0:	6803      	ldr	r3, [r0, #0]
 80073e2:	f013 0207 	ands.w	r2, r3, #7
 80073e6:	4601      	mov	r1, r0
 80073e8:	d00b      	beq.n	8007402 <__lo0bits+0x22>
 80073ea:	07da      	lsls	r2, r3, #31
 80073ec:	d423      	bmi.n	8007436 <__lo0bits+0x56>
 80073ee:	0798      	lsls	r0, r3, #30
 80073f0:	bf49      	itett	mi
 80073f2:	085b      	lsrmi	r3, r3, #1
 80073f4:	089b      	lsrpl	r3, r3, #2
 80073f6:	2001      	movmi	r0, #1
 80073f8:	600b      	strmi	r3, [r1, #0]
 80073fa:	bf5c      	itt	pl
 80073fc:	600b      	strpl	r3, [r1, #0]
 80073fe:	2002      	movpl	r0, #2
 8007400:	4770      	bx	lr
 8007402:	b298      	uxth	r0, r3
 8007404:	b9a8      	cbnz	r0, 8007432 <__lo0bits+0x52>
 8007406:	0c1b      	lsrs	r3, r3, #16
 8007408:	2010      	movs	r0, #16
 800740a:	b2da      	uxtb	r2, r3
 800740c:	b90a      	cbnz	r2, 8007412 <__lo0bits+0x32>
 800740e:	3008      	adds	r0, #8
 8007410:	0a1b      	lsrs	r3, r3, #8
 8007412:	071a      	lsls	r2, r3, #28
 8007414:	bf04      	itt	eq
 8007416:	091b      	lsreq	r3, r3, #4
 8007418:	3004      	addeq	r0, #4
 800741a:	079a      	lsls	r2, r3, #30
 800741c:	bf04      	itt	eq
 800741e:	089b      	lsreq	r3, r3, #2
 8007420:	3002      	addeq	r0, #2
 8007422:	07da      	lsls	r2, r3, #31
 8007424:	d403      	bmi.n	800742e <__lo0bits+0x4e>
 8007426:	085b      	lsrs	r3, r3, #1
 8007428:	f100 0001 	add.w	r0, r0, #1
 800742c:	d005      	beq.n	800743a <__lo0bits+0x5a>
 800742e:	600b      	str	r3, [r1, #0]
 8007430:	4770      	bx	lr
 8007432:	4610      	mov	r0, r2
 8007434:	e7e9      	b.n	800740a <__lo0bits+0x2a>
 8007436:	2000      	movs	r0, #0
 8007438:	4770      	bx	lr
 800743a:	2020      	movs	r0, #32
 800743c:	4770      	bx	lr
	...

08007440 <__i2b>:
 8007440:	b510      	push	{r4, lr}
 8007442:	460c      	mov	r4, r1
 8007444:	2101      	movs	r1, #1
 8007446:	f7ff feb9 	bl	80071bc <_Balloc>
 800744a:	4602      	mov	r2, r0
 800744c:	b928      	cbnz	r0, 800745a <__i2b+0x1a>
 800744e:	4b05      	ldr	r3, [pc, #20]	; (8007464 <__i2b+0x24>)
 8007450:	4805      	ldr	r0, [pc, #20]	; (8007468 <__i2b+0x28>)
 8007452:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007456:	f000 fe01 	bl	800805c <__assert_func>
 800745a:	2301      	movs	r3, #1
 800745c:	6144      	str	r4, [r0, #20]
 800745e:	6103      	str	r3, [r0, #16]
 8007460:	bd10      	pop	{r4, pc}
 8007462:	bf00      	nop
 8007464:	08008e48 	.word	0x08008e48
 8007468:	08008ed4 	.word	0x08008ed4

0800746c <__multiply>:
 800746c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007470:	4691      	mov	r9, r2
 8007472:	690a      	ldr	r2, [r1, #16]
 8007474:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007478:	429a      	cmp	r2, r3
 800747a:	bfb8      	it	lt
 800747c:	460b      	movlt	r3, r1
 800747e:	460c      	mov	r4, r1
 8007480:	bfbc      	itt	lt
 8007482:	464c      	movlt	r4, r9
 8007484:	4699      	movlt	r9, r3
 8007486:	6927      	ldr	r7, [r4, #16]
 8007488:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800748c:	68a3      	ldr	r3, [r4, #8]
 800748e:	6861      	ldr	r1, [r4, #4]
 8007490:	eb07 060a 	add.w	r6, r7, sl
 8007494:	42b3      	cmp	r3, r6
 8007496:	b085      	sub	sp, #20
 8007498:	bfb8      	it	lt
 800749a:	3101      	addlt	r1, #1
 800749c:	f7ff fe8e 	bl	80071bc <_Balloc>
 80074a0:	b930      	cbnz	r0, 80074b0 <__multiply+0x44>
 80074a2:	4602      	mov	r2, r0
 80074a4:	4b44      	ldr	r3, [pc, #272]	; (80075b8 <__multiply+0x14c>)
 80074a6:	4845      	ldr	r0, [pc, #276]	; (80075bc <__multiply+0x150>)
 80074a8:	f240 115d 	movw	r1, #349	; 0x15d
 80074ac:	f000 fdd6 	bl	800805c <__assert_func>
 80074b0:	f100 0514 	add.w	r5, r0, #20
 80074b4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80074b8:	462b      	mov	r3, r5
 80074ba:	2200      	movs	r2, #0
 80074bc:	4543      	cmp	r3, r8
 80074be:	d321      	bcc.n	8007504 <__multiply+0x98>
 80074c0:	f104 0314 	add.w	r3, r4, #20
 80074c4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80074c8:	f109 0314 	add.w	r3, r9, #20
 80074cc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80074d0:	9202      	str	r2, [sp, #8]
 80074d2:	1b3a      	subs	r2, r7, r4
 80074d4:	3a15      	subs	r2, #21
 80074d6:	f022 0203 	bic.w	r2, r2, #3
 80074da:	3204      	adds	r2, #4
 80074dc:	f104 0115 	add.w	r1, r4, #21
 80074e0:	428f      	cmp	r7, r1
 80074e2:	bf38      	it	cc
 80074e4:	2204      	movcc	r2, #4
 80074e6:	9201      	str	r2, [sp, #4]
 80074e8:	9a02      	ldr	r2, [sp, #8]
 80074ea:	9303      	str	r3, [sp, #12]
 80074ec:	429a      	cmp	r2, r3
 80074ee:	d80c      	bhi.n	800750a <__multiply+0x9e>
 80074f0:	2e00      	cmp	r6, #0
 80074f2:	dd03      	ble.n	80074fc <__multiply+0x90>
 80074f4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d05a      	beq.n	80075b2 <__multiply+0x146>
 80074fc:	6106      	str	r6, [r0, #16]
 80074fe:	b005      	add	sp, #20
 8007500:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007504:	f843 2b04 	str.w	r2, [r3], #4
 8007508:	e7d8      	b.n	80074bc <__multiply+0x50>
 800750a:	f8b3 a000 	ldrh.w	sl, [r3]
 800750e:	f1ba 0f00 	cmp.w	sl, #0
 8007512:	d024      	beq.n	800755e <__multiply+0xf2>
 8007514:	f104 0e14 	add.w	lr, r4, #20
 8007518:	46a9      	mov	r9, r5
 800751a:	f04f 0c00 	mov.w	ip, #0
 800751e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007522:	f8d9 1000 	ldr.w	r1, [r9]
 8007526:	fa1f fb82 	uxth.w	fp, r2
 800752a:	b289      	uxth	r1, r1
 800752c:	fb0a 110b 	mla	r1, sl, fp, r1
 8007530:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007534:	f8d9 2000 	ldr.w	r2, [r9]
 8007538:	4461      	add	r1, ip
 800753a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800753e:	fb0a c20b 	mla	r2, sl, fp, ip
 8007542:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007546:	b289      	uxth	r1, r1
 8007548:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800754c:	4577      	cmp	r7, lr
 800754e:	f849 1b04 	str.w	r1, [r9], #4
 8007552:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007556:	d8e2      	bhi.n	800751e <__multiply+0xb2>
 8007558:	9a01      	ldr	r2, [sp, #4]
 800755a:	f845 c002 	str.w	ip, [r5, r2]
 800755e:	9a03      	ldr	r2, [sp, #12]
 8007560:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007564:	3304      	adds	r3, #4
 8007566:	f1b9 0f00 	cmp.w	r9, #0
 800756a:	d020      	beq.n	80075ae <__multiply+0x142>
 800756c:	6829      	ldr	r1, [r5, #0]
 800756e:	f104 0c14 	add.w	ip, r4, #20
 8007572:	46ae      	mov	lr, r5
 8007574:	f04f 0a00 	mov.w	sl, #0
 8007578:	f8bc b000 	ldrh.w	fp, [ip]
 800757c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007580:	fb09 220b 	mla	r2, r9, fp, r2
 8007584:	4492      	add	sl, r2
 8007586:	b289      	uxth	r1, r1
 8007588:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800758c:	f84e 1b04 	str.w	r1, [lr], #4
 8007590:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007594:	f8be 1000 	ldrh.w	r1, [lr]
 8007598:	0c12      	lsrs	r2, r2, #16
 800759a:	fb09 1102 	mla	r1, r9, r2, r1
 800759e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80075a2:	4567      	cmp	r7, ip
 80075a4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80075a8:	d8e6      	bhi.n	8007578 <__multiply+0x10c>
 80075aa:	9a01      	ldr	r2, [sp, #4]
 80075ac:	50a9      	str	r1, [r5, r2]
 80075ae:	3504      	adds	r5, #4
 80075b0:	e79a      	b.n	80074e8 <__multiply+0x7c>
 80075b2:	3e01      	subs	r6, #1
 80075b4:	e79c      	b.n	80074f0 <__multiply+0x84>
 80075b6:	bf00      	nop
 80075b8:	08008e48 	.word	0x08008e48
 80075bc:	08008ed4 	.word	0x08008ed4

080075c0 <__pow5mult>:
 80075c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075c4:	4615      	mov	r5, r2
 80075c6:	f012 0203 	ands.w	r2, r2, #3
 80075ca:	4606      	mov	r6, r0
 80075cc:	460f      	mov	r7, r1
 80075ce:	d007      	beq.n	80075e0 <__pow5mult+0x20>
 80075d0:	4c25      	ldr	r4, [pc, #148]	; (8007668 <__pow5mult+0xa8>)
 80075d2:	3a01      	subs	r2, #1
 80075d4:	2300      	movs	r3, #0
 80075d6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80075da:	f7ff fe51 	bl	8007280 <__multadd>
 80075de:	4607      	mov	r7, r0
 80075e0:	10ad      	asrs	r5, r5, #2
 80075e2:	d03d      	beq.n	8007660 <__pow5mult+0xa0>
 80075e4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80075e6:	b97c      	cbnz	r4, 8007608 <__pow5mult+0x48>
 80075e8:	2010      	movs	r0, #16
 80075ea:	f7ff fdbf 	bl	800716c <malloc>
 80075ee:	4602      	mov	r2, r0
 80075f0:	6270      	str	r0, [r6, #36]	; 0x24
 80075f2:	b928      	cbnz	r0, 8007600 <__pow5mult+0x40>
 80075f4:	4b1d      	ldr	r3, [pc, #116]	; (800766c <__pow5mult+0xac>)
 80075f6:	481e      	ldr	r0, [pc, #120]	; (8007670 <__pow5mult+0xb0>)
 80075f8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80075fc:	f000 fd2e 	bl	800805c <__assert_func>
 8007600:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007604:	6004      	str	r4, [r0, #0]
 8007606:	60c4      	str	r4, [r0, #12]
 8007608:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800760c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007610:	b94c      	cbnz	r4, 8007626 <__pow5mult+0x66>
 8007612:	f240 2171 	movw	r1, #625	; 0x271
 8007616:	4630      	mov	r0, r6
 8007618:	f7ff ff12 	bl	8007440 <__i2b>
 800761c:	2300      	movs	r3, #0
 800761e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007622:	4604      	mov	r4, r0
 8007624:	6003      	str	r3, [r0, #0]
 8007626:	f04f 0900 	mov.w	r9, #0
 800762a:	07eb      	lsls	r3, r5, #31
 800762c:	d50a      	bpl.n	8007644 <__pow5mult+0x84>
 800762e:	4639      	mov	r1, r7
 8007630:	4622      	mov	r2, r4
 8007632:	4630      	mov	r0, r6
 8007634:	f7ff ff1a 	bl	800746c <__multiply>
 8007638:	4639      	mov	r1, r7
 800763a:	4680      	mov	r8, r0
 800763c:	4630      	mov	r0, r6
 800763e:	f7ff fdfd 	bl	800723c <_Bfree>
 8007642:	4647      	mov	r7, r8
 8007644:	106d      	asrs	r5, r5, #1
 8007646:	d00b      	beq.n	8007660 <__pow5mult+0xa0>
 8007648:	6820      	ldr	r0, [r4, #0]
 800764a:	b938      	cbnz	r0, 800765c <__pow5mult+0x9c>
 800764c:	4622      	mov	r2, r4
 800764e:	4621      	mov	r1, r4
 8007650:	4630      	mov	r0, r6
 8007652:	f7ff ff0b 	bl	800746c <__multiply>
 8007656:	6020      	str	r0, [r4, #0]
 8007658:	f8c0 9000 	str.w	r9, [r0]
 800765c:	4604      	mov	r4, r0
 800765e:	e7e4      	b.n	800762a <__pow5mult+0x6a>
 8007660:	4638      	mov	r0, r7
 8007662:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007666:	bf00      	nop
 8007668:	08009020 	.word	0x08009020
 800766c:	08008dd6 	.word	0x08008dd6
 8007670:	08008ed4 	.word	0x08008ed4

08007674 <__lshift>:
 8007674:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007678:	460c      	mov	r4, r1
 800767a:	6849      	ldr	r1, [r1, #4]
 800767c:	6923      	ldr	r3, [r4, #16]
 800767e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007682:	68a3      	ldr	r3, [r4, #8]
 8007684:	4607      	mov	r7, r0
 8007686:	4691      	mov	r9, r2
 8007688:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800768c:	f108 0601 	add.w	r6, r8, #1
 8007690:	42b3      	cmp	r3, r6
 8007692:	db0b      	blt.n	80076ac <__lshift+0x38>
 8007694:	4638      	mov	r0, r7
 8007696:	f7ff fd91 	bl	80071bc <_Balloc>
 800769a:	4605      	mov	r5, r0
 800769c:	b948      	cbnz	r0, 80076b2 <__lshift+0x3e>
 800769e:	4602      	mov	r2, r0
 80076a0:	4b2a      	ldr	r3, [pc, #168]	; (800774c <__lshift+0xd8>)
 80076a2:	482b      	ldr	r0, [pc, #172]	; (8007750 <__lshift+0xdc>)
 80076a4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80076a8:	f000 fcd8 	bl	800805c <__assert_func>
 80076ac:	3101      	adds	r1, #1
 80076ae:	005b      	lsls	r3, r3, #1
 80076b0:	e7ee      	b.n	8007690 <__lshift+0x1c>
 80076b2:	2300      	movs	r3, #0
 80076b4:	f100 0114 	add.w	r1, r0, #20
 80076b8:	f100 0210 	add.w	r2, r0, #16
 80076bc:	4618      	mov	r0, r3
 80076be:	4553      	cmp	r3, sl
 80076c0:	db37      	blt.n	8007732 <__lshift+0xbe>
 80076c2:	6920      	ldr	r0, [r4, #16]
 80076c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80076c8:	f104 0314 	add.w	r3, r4, #20
 80076cc:	f019 091f 	ands.w	r9, r9, #31
 80076d0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80076d4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80076d8:	d02f      	beq.n	800773a <__lshift+0xc6>
 80076da:	f1c9 0e20 	rsb	lr, r9, #32
 80076de:	468a      	mov	sl, r1
 80076e0:	f04f 0c00 	mov.w	ip, #0
 80076e4:	681a      	ldr	r2, [r3, #0]
 80076e6:	fa02 f209 	lsl.w	r2, r2, r9
 80076ea:	ea42 020c 	orr.w	r2, r2, ip
 80076ee:	f84a 2b04 	str.w	r2, [sl], #4
 80076f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80076f6:	4298      	cmp	r0, r3
 80076f8:	fa22 fc0e 	lsr.w	ip, r2, lr
 80076fc:	d8f2      	bhi.n	80076e4 <__lshift+0x70>
 80076fe:	1b03      	subs	r3, r0, r4
 8007700:	3b15      	subs	r3, #21
 8007702:	f023 0303 	bic.w	r3, r3, #3
 8007706:	3304      	adds	r3, #4
 8007708:	f104 0215 	add.w	r2, r4, #21
 800770c:	4290      	cmp	r0, r2
 800770e:	bf38      	it	cc
 8007710:	2304      	movcc	r3, #4
 8007712:	f841 c003 	str.w	ip, [r1, r3]
 8007716:	f1bc 0f00 	cmp.w	ip, #0
 800771a:	d001      	beq.n	8007720 <__lshift+0xac>
 800771c:	f108 0602 	add.w	r6, r8, #2
 8007720:	3e01      	subs	r6, #1
 8007722:	4638      	mov	r0, r7
 8007724:	612e      	str	r6, [r5, #16]
 8007726:	4621      	mov	r1, r4
 8007728:	f7ff fd88 	bl	800723c <_Bfree>
 800772c:	4628      	mov	r0, r5
 800772e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007732:	f842 0f04 	str.w	r0, [r2, #4]!
 8007736:	3301      	adds	r3, #1
 8007738:	e7c1      	b.n	80076be <__lshift+0x4a>
 800773a:	3904      	subs	r1, #4
 800773c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007740:	f841 2f04 	str.w	r2, [r1, #4]!
 8007744:	4298      	cmp	r0, r3
 8007746:	d8f9      	bhi.n	800773c <__lshift+0xc8>
 8007748:	e7ea      	b.n	8007720 <__lshift+0xac>
 800774a:	bf00      	nop
 800774c:	08008e48 	.word	0x08008e48
 8007750:	08008ed4 	.word	0x08008ed4

08007754 <__mcmp>:
 8007754:	b530      	push	{r4, r5, lr}
 8007756:	6902      	ldr	r2, [r0, #16]
 8007758:	690c      	ldr	r4, [r1, #16]
 800775a:	1b12      	subs	r2, r2, r4
 800775c:	d10e      	bne.n	800777c <__mcmp+0x28>
 800775e:	f100 0314 	add.w	r3, r0, #20
 8007762:	3114      	adds	r1, #20
 8007764:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007768:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800776c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007770:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007774:	42a5      	cmp	r5, r4
 8007776:	d003      	beq.n	8007780 <__mcmp+0x2c>
 8007778:	d305      	bcc.n	8007786 <__mcmp+0x32>
 800777a:	2201      	movs	r2, #1
 800777c:	4610      	mov	r0, r2
 800777e:	bd30      	pop	{r4, r5, pc}
 8007780:	4283      	cmp	r3, r0
 8007782:	d3f3      	bcc.n	800776c <__mcmp+0x18>
 8007784:	e7fa      	b.n	800777c <__mcmp+0x28>
 8007786:	f04f 32ff 	mov.w	r2, #4294967295
 800778a:	e7f7      	b.n	800777c <__mcmp+0x28>

0800778c <__mdiff>:
 800778c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007790:	460c      	mov	r4, r1
 8007792:	4606      	mov	r6, r0
 8007794:	4611      	mov	r1, r2
 8007796:	4620      	mov	r0, r4
 8007798:	4690      	mov	r8, r2
 800779a:	f7ff ffdb 	bl	8007754 <__mcmp>
 800779e:	1e05      	subs	r5, r0, #0
 80077a0:	d110      	bne.n	80077c4 <__mdiff+0x38>
 80077a2:	4629      	mov	r1, r5
 80077a4:	4630      	mov	r0, r6
 80077a6:	f7ff fd09 	bl	80071bc <_Balloc>
 80077aa:	b930      	cbnz	r0, 80077ba <__mdiff+0x2e>
 80077ac:	4b3a      	ldr	r3, [pc, #232]	; (8007898 <__mdiff+0x10c>)
 80077ae:	4602      	mov	r2, r0
 80077b0:	f240 2132 	movw	r1, #562	; 0x232
 80077b4:	4839      	ldr	r0, [pc, #228]	; (800789c <__mdiff+0x110>)
 80077b6:	f000 fc51 	bl	800805c <__assert_func>
 80077ba:	2301      	movs	r3, #1
 80077bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80077c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077c4:	bfa4      	itt	ge
 80077c6:	4643      	movge	r3, r8
 80077c8:	46a0      	movge	r8, r4
 80077ca:	4630      	mov	r0, r6
 80077cc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80077d0:	bfa6      	itte	ge
 80077d2:	461c      	movge	r4, r3
 80077d4:	2500      	movge	r5, #0
 80077d6:	2501      	movlt	r5, #1
 80077d8:	f7ff fcf0 	bl	80071bc <_Balloc>
 80077dc:	b920      	cbnz	r0, 80077e8 <__mdiff+0x5c>
 80077de:	4b2e      	ldr	r3, [pc, #184]	; (8007898 <__mdiff+0x10c>)
 80077e0:	4602      	mov	r2, r0
 80077e2:	f44f 7110 	mov.w	r1, #576	; 0x240
 80077e6:	e7e5      	b.n	80077b4 <__mdiff+0x28>
 80077e8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80077ec:	6926      	ldr	r6, [r4, #16]
 80077ee:	60c5      	str	r5, [r0, #12]
 80077f0:	f104 0914 	add.w	r9, r4, #20
 80077f4:	f108 0514 	add.w	r5, r8, #20
 80077f8:	f100 0e14 	add.w	lr, r0, #20
 80077fc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007800:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007804:	f108 0210 	add.w	r2, r8, #16
 8007808:	46f2      	mov	sl, lr
 800780a:	2100      	movs	r1, #0
 800780c:	f859 3b04 	ldr.w	r3, [r9], #4
 8007810:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007814:	fa1f f883 	uxth.w	r8, r3
 8007818:	fa11 f18b 	uxtah	r1, r1, fp
 800781c:	0c1b      	lsrs	r3, r3, #16
 800781e:	eba1 0808 	sub.w	r8, r1, r8
 8007822:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007826:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800782a:	fa1f f888 	uxth.w	r8, r8
 800782e:	1419      	asrs	r1, r3, #16
 8007830:	454e      	cmp	r6, r9
 8007832:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007836:	f84a 3b04 	str.w	r3, [sl], #4
 800783a:	d8e7      	bhi.n	800780c <__mdiff+0x80>
 800783c:	1b33      	subs	r3, r6, r4
 800783e:	3b15      	subs	r3, #21
 8007840:	f023 0303 	bic.w	r3, r3, #3
 8007844:	3304      	adds	r3, #4
 8007846:	3415      	adds	r4, #21
 8007848:	42a6      	cmp	r6, r4
 800784a:	bf38      	it	cc
 800784c:	2304      	movcc	r3, #4
 800784e:	441d      	add	r5, r3
 8007850:	4473      	add	r3, lr
 8007852:	469e      	mov	lr, r3
 8007854:	462e      	mov	r6, r5
 8007856:	4566      	cmp	r6, ip
 8007858:	d30e      	bcc.n	8007878 <__mdiff+0xec>
 800785a:	f10c 0203 	add.w	r2, ip, #3
 800785e:	1b52      	subs	r2, r2, r5
 8007860:	f022 0203 	bic.w	r2, r2, #3
 8007864:	3d03      	subs	r5, #3
 8007866:	45ac      	cmp	ip, r5
 8007868:	bf38      	it	cc
 800786a:	2200      	movcc	r2, #0
 800786c:	441a      	add	r2, r3
 800786e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007872:	b17b      	cbz	r3, 8007894 <__mdiff+0x108>
 8007874:	6107      	str	r7, [r0, #16]
 8007876:	e7a3      	b.n	80077c0 <__mdiff+0x34>
 8007878:	f856 8b04 	ldr.w	r8, [r6], #4
 800787c:	fa11 f288 	uxtah	r2, r1, r8
 8007880:	1414      	asrs	r4, r2, #16
 8007882:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007886:	b292      	uxth	r2, r2
 8007888:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800788c:	f84e 2b04 	str.w	r2, [lr], #4
 8007890:	1421      	asrs	r1, r4, #16
 8007892:	e7e0      	b.n	8007856 <__mdiff+0xca>
 8007894:	3f01      	subs	r7, #1
 8007896:	e7ea      	b.n	800786e <__mdiff+0xe2>
 8007898:	08008e48 	.word	0x08008e48
 800789c:	08008ed4 	.word	0x08008ed4

080078a0 <__ulp>:
 80078a0:	b082      	sub	sp, #8
 80078a2:	ed8d 0b00 	vstr	d0, [sp]
 80078a6:	9b01      	ldr	r3, [sp, #4]
 80078a8:	4912      	ldr	r1, [pc, #72]	; (80078f4 <__ulp+0x54>)
 80078aa:	4019      	ands	r1, r3
 80078ac:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80078b0:	2900      	cmp	r1, #0
 80078b2:	dd05      	ble.n	80078c0 <__ulp+0x20>
 80078b4:	2200      	movs	r2, #0
 80078b6:	460b      	mov	r3, r1
 80078b8:	ec43 2b10 	vmov	d0, r2, r3
 80078bc:	b002      	add	sp, #8
 80078be:	4770      	bx	lr
 80078c0:	4249      	negs	r1, r1
 80078c2:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80078c6:	ea4f 5021 	mov.w	r0, r1, asr #20
 80078ca:	f04f 0200 	mov.w	r2, #0
 80078ce:	f04f 0300 	mov.w	r3, #0
 80078d2:	da04      	bge.n	80078de <__ulp+0x3e>
 80078d4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80078d8:	fa41 f300 	asr.w	r3, r1, r0
 80078dc:	e7ec      	b.n	80078b8 <__ulp+0x18>
 80078de:	f1a0 0114 	sub.w	r1, r0, #20
 80078e2:	291e      	cmp	r1, #30
 80078e4:	bfda      	itte	le
 80078e6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80078ea:	fa20 f101 	lsrle.w	r1, r0, r1
 80078ee:	2101      	movgt	r1, #1
 80078f0:	460a      	mov	r2, r1
 80078f2:	e7e1      	b.n	80078b8 <__ulp+0x18>
 80078f4:	7ff00000 	.word	0x7ff00000

080078f8 <__b2d>:
 80078f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078fa:	6905      	ldr	r5, [r0, #16]
 80078fc:	f100 0714 	add.w	r7, r0, #20
 8007900:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8007904:	1f2e      	subs	r6, r5, #4
 8007906:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800790a:	4620      	mov	r0, r4
 800790c:	f7ff fd48 	bl	80073a0 <__hi0bits>
 8007910:	f1c0 0320 	rsb	r3, r0, #32
 8007914:	280a      	cmp	r0, #10
 8007916:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8007994 <__b2d+0x9c>
 800791a:	600b      	str	r3, [r1, #0]
 800791c:	dc14      	bgt.n	8007948 <__b2d+0x50>
 800791e:	f1c0 0e0b 	rsb	lr, r0, #11
 8007922:	fa24 f10e 	lsr.w	r1, r4, lr
 8007926:	42b7      	cmp	r7, r6
 8007928:	ea41 030c 	orr.w	r3, r1, ip
 800792c:	bf34      	ite	cc
 800792e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007932:	2100      	movcs	r1, #0
 8007934:	3015      	adds	r0, #21
 8007936:	fa04 f000 	lsl.w	r0, r4, r0
 800793a:	fa21 f10e 	lsr.w	r1, r1, lr
 800793e:	ea40 0201 	orr.w	r2, r0, r1
 8007942:	ec43 2b10 	vmov	d0, r2, r3
 8007946:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007948:	42b7      	cmp	r7, r6
 800794a:	bf3a      	itte	cc
 800794c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007950:	f1a5 0608 	subcc.w	r6, r5, #8
 8007954:	2100      	movcs	r1, #0
 8007956:	380b      	subs	r0, #11
 8007958:	d017      	beq.n	800798a <__b2d+0x92>
 800795a:	f1c0 0c20 	rsb	ip, r0, #32
 800795e:	fa04 f500 	lsl.w	r5, r4, r0
 8007962:	42be      	cmp	r6, r7
 8007964:	fa21 f40c 	lsr.w	r4, r1, ip
 8007968:	ea45 0504 	orr.w	r5, r5, r4
 800796c:	bf8c      	ite	hi
 800796e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8007972:	2400      	movls	r4, #0
 8007974:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8007978:	fa01 f000 	lsl.w	r0, r1, r0
 800797c:	fa24 f40c 	lsr.w	r4, r4, ip
 8007980:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007984:	ea40 0204 	orr.w	r2, r0, r4
 8007988:	e7db      	b.n	8007942 <__b2d+0x4a>
 800798a:	ea44 030c 	orr.w	r3, r4, ip
 800798e:	460a      	mov	r2, r1
 8007990:	e7d7      	b.n	8007942 <__b2d+0x4a>
 8007992:	bf00      	nop
 8007994:	3ff00000 	.word	0x3ff00000

08007998 <__d2b>:
 8007998:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800799c:	4689      	mov	r9, r1
 800799e:	2101      	movs	r1, #1
 80079a0:	ec57 6b10 	vmov	r6, r7, d0
 80079a4:	4690      	mov	r8, r2
 80079a6:	f7ff fc09 	bl	80071bc <_Balloc>
 80079aa:	4604      	mov	r4, r0
 80079ac:	b930      	cbnz	r0, 80079bc <__d2b+0x24>
 80079ae:	4602      	mov	r2, r0
 80079b0:	4b25      	ldr	r3, [pc, #148]	; (8007a48 <__d2b+0xb0>)
 80079b2:	4826      	ldr	r0, [pc, #152]	; (8007a4c <__d2b+0xb4>)
 80079b4:	f240 310a 	movw	r1, #778	; 0x30a
 80079b8:	f000 fb50 	bl	800805c <__assert_func>
 80079bc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80079c0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80079c4:	bb35      	cbnz	r5, 8007a14 <__d2b+0x7c>
 80079c6:	2e00      	cmp	r6, #0
 80079c8:	9301      	str	r3, [sp, #4]
 80079ca:	d028      	beq.n	8007a1e <__d2b+0x86>
 80079cc:	4668      	mov	r0, sp
 80079ce:	9600      	str	r6, [sp, #0]
 80079d0:	f7ff fd06 	bl	80073e0 <__lo0bits>
 80079d4:	9900      	ldr	r1, [sp, #0]
 80079d6:	b300      	cbz	r0, 8007a1a <__d2b+0x82>
 80079d8:	9a01      	ldr	r2, [sp, #4]
 80079da:	f1c0 0320 	rsb	r3, r0, #32
 80079de:	fa02 f303 	lsl.w	r3, r2, r3
 80079e2:	430b      	orrs	r3, r1
 80079e4:	40c2      	lsrs	r2, r0
 80079e6:	6163      	str	r3, [r4, #20]
 80079e8:	9201      	str	r2, [sp, #4]
 80079ea:	9b01      	ldr	r3, [sp, #4]
 80079ec:	61a3      	str	r3, [r4, #24]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	bf14      	ite	ne
 80079f2:	2202      	movne	r2, #2
 80079f4:	2201      	moveq	r2, #1
 80079f6:	6122      	str	r2, [r4, #16]
 80079f8:	b1d5      	cbz	r5, 8007a30 <__d2b+0x98>
 80079fa:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80079fe:	4405      	add	r5, r0
 8007a00:	f8c9 5000 	str.w	r5, [r9]
 8007a04:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007a08:	f8c8 0000 	str.w	r0, [r8]
 8007a0c:	4620      	mov	r0, r4
 8007a0e:	b003      	add	sp, #12
 8007a10:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007a14:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007a18:	e7d5      	b.n	80079c6 <__d2b+0x2e>
 8007a1a:	6161      	str	r1, [r4, #20]
 8007a1c:	e7e5      	b.n	80079ea <__d2b+0x52>
 8007a1e:	a801      	add	r0, sp, #4
 8007a20:	f7ff fcde 	bl	80073e0 <__lo0bits>
 8007a24:	9b01      	ldr	r3, [sp, #4]
 8007a26:	6163      	str	r3, [r4, #20]
 8007a28:	2201      	movs	r2, #1
 8007a2a:	6122      	str	r2, [r4, #16]
 8007a2c:	3020      	adds	r0, #32
 8007a2e:	e7e3      	b.n	80079f8 <__d2b+0x60>
 8007a30:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007a34:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007a38:	f8c9 0000 	str.w	r0, [r9]
 8007a3c:	6918      	ldr	r0, [r3, #16]
 8007a3e:	f7ff fcaf 	bl	80073a0 <__hi0bits>
 8007a42:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007a46:	e7df      	b.n	8007a08 <__d2b+0x70>
 8007a48:	08008e48 	.word	0x08008e48
 8007a4c:	08008ed4 	.word	0x08008ed4

08007a50 <__ratio>:
 8007a50:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a54:	4688      	mov	r8, r1
 8007a56:	4669      	mov	r1, sp
 8007a58:	4681      	mov	r9, r0
 8007a5a:	f7ff ff4d 	bl	80078f8 <__b2d>
 8007a5e:	a901      	add	r1, sp, #4
 8007a60:	4640      	mov	r0, r8
 8007a62:	ec55 4b10 	vmov	r4, r5, d0
 8007a66:	f7ff ff47 	bl	80078f8 <__b2d>
 8007a6a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007a6e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007a72:	eba3 0c02 	sub.w	ip, r3, r2
 8007a76:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007a7a:	1a9b      	subs	r3, r3, r2
 8007a7c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007a80:	ec51 0b10 	vmov	r0, r1, d0
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	bfd6      	itet	le
 8007a88:	460a      	movle	r2, r1
 8007a8a:	462a      	movgt	r2, r5
 8007a8c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007a90:	468b      	mov	fp, r1
 8007a92:	462f      	mov	r7, r5
 8007a94:	bfd4      	ite	le
 8007a96:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8007a9a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007a9e:	4620      	mov	r0, r4
 8007aa0:	ee10 2a10 	vmov	r2, s0
 8007aa4:	465b      	mov	r3, fp
 8007aa6:	4639      	mov	r1, r7
 8007aa8:	f7f8 fef0 	bl	800088c <__aeabi_ddiv>
 8007aac:	ec41 0b10 	vmov	d0, r0, r1
 8007ab0:	b003      	add	sp, #12
 8007ab2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007ab6 <__copybits>:
 8007ab6:	3901      	subs	r1, #1
 8007ab8:	b570      	push	{r4, r5, r6, lr}
 8007aba:	1149      	asrs	r1, r1, #5
 8007abc:	6914      	ldr	r4, [r2, #16]
 8007abe:	3101      	adds	r1, #1
 8007ac0:	f102 0314 	add.w	r3, r2, #20
 8007ac4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007ac8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007acc:	1f05      	subs	r5, r0, #4
 8007ace:	42a3      	cmp	r3, r4
 8007ad0:	d30c      	bcc.n	8007aec <__copybits+0x36>
 8007ad2:	1aa3      	subs	r3, r4, r2
 8007ad4:	3b11      	subs	r3, #17
 8007ad6:	f023 0303 	bic.w	r3, r3, #3
 8007ada:	3211      	adds	r2, #17
 8007adc:	42a2      	cmp	r2, r4
 8007ade:	bf88      	it	hi
 8007ae0:	2300      	movhi	r3, #0
 8007ae2:	4418      	add	r0, r3
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	4288      	cmp	r0, r1
 8007ae8:	d305      	bcc.n	8007af6 <__copybits+0x40>
 8007aea:	bd70      	pop	{r4, r5, r6, pc}
 8007aec:	f853 6b04 	ldr.w	r6, [r3], #4
 8007af0:	f845 6f04 	str.w	r6, [r5, #4]!
 8007af4:	e7eb      	b.n	8007ace <__copybits+0x18>
 8007af6:	f840 3b04 	str.w	r3, [r0], #4
 8007afa:	e7f4      	b.n	8007ae6 <__copybits+0x30>

08007afc <__any_on>:
 8007afc:	f100 0214 	add.w	r2, r0, #20
 8007b00:	6900      	ldr	r0, [r0, #16]
 8007b02:	114b      	asrs	r3, r1, #5
 8007b04:	4298      	cmp	r0, r3
 8007b06:	b510      	push	{r4, lr}
 8007b08:	db11      	blt.n	8007b2e <__any_on+0x32>
 8007b0a:	dd0a      	ble.n	8007b22 <__any_on+0x26>
 8007b0c:	f011 011f 	ands.w	r1, r1, #31
 8007b10:	d007      	beq.n	8007b22 <__any_on+0x26>
 8007b12:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007b16:	fa24 f001 	lsr.w	r0, r4, r1
 8007b1a:	fa00 f101 	lsl.w	r1, r0, r1
 8007b1e:	428c      	cmp	r4, r1
 8007b20:	d10b      	bne.n	8007b3a <__any_on+0x3e>
 8007b22:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007b26:	4293      	cmp	r3, r2
 8007b28:	d803      	bhi.n	8007b32 <__any_on+0x36>
 8007b2a:	2000      	movs	r0, #0
 8007b2c:	bd10      	pop	{r4, pc}
 8007b2e:	4603      	mov	r3, r0
 8007b30:	e7f7      	b.n	8007b22 <__any_on+0x26>
 8007b32:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007b36:	2900      	cmp	r1, #0
 8007b38:	d0f5      	beq.n	8007b26 <__any_on+0x2a>
 8007b3a:	2001      	movs	r0, #1
 8007b3c:	e7f6      	b.n	8007b2c <__any_on+0x30>

08007b3e <_calloc_r>:
 8007b3e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007b40:	fba1 2402 	umull	r2, r4, r1, r2
 8007b44:	b94c      	cbnz	r4, 8007b5a <_calloc_r+0x1c>
 8007b46:	4611      	mov	r1, r2
 8007b48:	9201      	str	r2, [sp, #4]
 8007b4a:	f000 f87b 	bl	8007c44 <_malloc_r>
 8007b4e:	9a01      	ldr	r2, [sp, #4]
 8007b50:	4605      	mov	r5, r0
 8007b52:	b930      	cbnz	r0, 8007b62 <_calloc_r+0x24>
 8007b54:	4628      	mov	r0, r5
 8007b56:	b003      	add	sp, #12
 8007b58:	bd30      	pop	{r4, r5, pc}
 8007b5a:	220c      	movs	r2, #12
 8007b5c:	6002      	str	r2, [r0, #0]
 8007b5e:	2500      	movs	r5, #0
 8007b60:	e7f8      	b.n	8007b54 <_calloc_r+0x16>
 8007b62:	4621      	mov	r1, r4
 8007b64:	f7fc fbc0 	bl	80042e8 <memset>
 8007b68:	e7f4      	b.n	8007b54 <_calloc_r+0x16>
	...

08007b6c <_free_r>:
 8007b6c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007b6e:	2900      	cmp	r1, #0
 8007b70:	d044      	beq.n	8007bfc <_free_r+0x90>
 8007b72:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b76:	9001      	str	r0, [sp, #4]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	f1a1 0404 	sub.w	r4, r1, #4
 8007b7e:	bfb8      	it	lt
 8007b80:	18e4      	addlt	r4, r4, r3
 8007b82:	f000 fab5 	bl	80080f0 <__malloc_lock>
 8007b86:	4a1e      	ldr	r2, [pc, #120]	; (8007c00 <_free_r+0x94>)
 8007b88:	9801      	ldr	r0, [sp, #4]
 8007b8a:	6813      	ldr	r3, [r2, #0]
 8007b8c:	b933      	cbnz	r3, 8007b9c <_free_r+0x30>
 8007b8e:	6063      	str	r3, [r4, #4]
 8007b90:	6014      	str	r4, [r2, #0]
 8007b92:	b003      	add	sp, #12
 8007b94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007b98:	f000 bab0 	b.w	80080fc <__malloc_unlock>
 8007b9c:	42a3      	cmp	r3, r4
 8007b9e:	d908      	bls.n	8007bb2 <_free_r+0x46>
 8007ba0:	6825      	ldr	r5, [r4, #0]
 8007ba2:	1961      	adds	r1, r4, r5
 8007ba4:	428b      	cmp	r3, r1
 8007ba6:	bf01      	itttt	eq
 8007ba8:	6819      	ldreq	r1, [r3, #0]
 8007baa:	685b      	ldreq	r3, [r3, #4]
 8007bac:	1949      	addeq	r1, r1, r5
 8007bae:	6021      	streq	r1, [r4, #0]
 8007bb0:	e7ed      	b.n	8007b8e <_free_r+0x22>
 8007bb2:	461a      	mov	r2, r3
 8007bb4:	685b      	ldr	r3, [r3, #4]
 8007bb6:	b10b      	cbz	r3, 8007bbc <_free_r+0x50>
 8007bb8:	42a3      	cmp	r3, r4
 8007bba:	d9fa      	bls.n	8007bb2 <_free_r+0x46>
 8007bbc:	6811      	ldr	r1, [r2, #0]
 8007bbe:	1855      	adds	r5, r2, r1
 8007bc0:	42a5      	cmp	r5, r4
 8007bc2:	d10b      	bne.n	8007bdc <_free_r+0x70>
 8007bc4:	6824      	ldr	r4, [r4, #0]
 8007bc6:	4421      	add	r1, r4
 8007bc8:	1854      	adds	r4, r2, r1
 8007bca:	42a3      	cmp	r3, r4
 8007bcc:	6011      	str	r1, [r2, #0]
 8007bce:	d1e0      	bne.n	8007b92 <_free_r+0x26>
 8007bd0:	681c      	ldr	r4, [r3, #0]
 8007bd2:	685b      	ldr	r3, [r3, #4]
 8007bd4:	6053      	str	r3, [r2, #4]
 8007bd6:	4421      	add	r1, r4
 8007bd8:	6011      	str	r1, [r2, #0]
 8007bda:	e7da      	b.n	8007b92 <_free_r+0x26>
 8007bdc:	d902      	bls.n	8007be4 <_free_r+0x78>
 8007bde:	230c      	movs	r3, #12
 8007be0:	6003      	str	r3, [r0, #0]
 8007be2:	e7d6      	b.n	8007b92 <_free_r+0x26>
 8007be4:	6825      	ldr	r5, [r4, #0]
 8007be6:	1961      	adds	r1, r4, r5
 8007be8:	428b      	cmp	r3, r1
 8007bea:	bf04      	itt	eq
 8007bec:	6819      	ldreq	r1, [r3, #0]
 8007bee:	685b      	ldreq	r3, [r3, #4]
 8007bf0:	6063      	str	r3, [r4, #4]
 8007bf2:	bf04      	itt	eq
 8007bf4:	1949      	addeq	r1, r1, r5
 8007bf6:	6021      	streq	r1, [r4, #0]
 8007bf8:	6054      	str	r4, [r2, #4]
 8007bfa:	e7ca      	b.n	8007b92 <_free_r+0x26>
 8007bfc:	b003      	add	sp, #12
 8007bfe:	bd30      	pop	{r4, r5, pc}
 8007c00:	20000298 	.word	0x20000298

08007c04 <sbrk_aligned>:
 8007c04:	b570      	push	{r4, r5, r6, lr}
 8007c06:	4e0e      	ldr	r6, [pc, #56]	; (8007c40 <sbrk_aligned+0x3c>)
 8007c08:	460c      	mov	r4, r1
 8007c0a:	6831      	ldr	r1, [r6, #0]
 8007c0c:	4605      	mov	r5, r0
 8007c0e:	b911      	cbnz	r1, 8007c16 <sbrk_aligned+0x12>
 8007c10:	f000 f9f2 	bl	8007ff8 <_sbrk_r>
 8007c14:	6030      	str	r0, [r6, #0]
 8007c16:	4621      	mov	r1, r4
 8007c18:	4628      	mov	r0, r5
 8007c1a:	f000 f9ed 	bl	8007ff8 <_sbrk_r>
 8007c1e:	1c43      	adds	r3, r0, #1
 8007c20:	d00a      	beq.n	8007c38 <sbrk_aligned+0x34>
 8007c22:	1cc4      	adds	r4, r0, #3
 8007c24:	f024 0403 	bic.w	r4, r4, #3
 8007c28:	42a0      	cmp	r0, r4
 8007c2a:	d007      	beq.n	8007c3c <sbrk_aligned+0x38>
 8007c2c:	1a21      	subs	r1, r4, r0
 8007c2e:	4628      	mov	r0, r5
 8007c30:	f000 f9e2 	bl	8007ff8 <_sbrk_r>
 8007c34:	3001      	adds	r0, #1
 8007c36:	d101      	bne.n	8007c3c <sbrk_aligned+0x38>
 8007c38:	f04f 34ff 	mov.w	r4, #4294967295
 8007c3c:	4620      	mov	r0, r4
 8007c3e:	bd70      	pop	{r4, r5, r6, pc}
 8007c40:	2000029c 	.word	0x2000029c

08007c44 <_malloc_r>:
 8007c44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c48:	1ccd      	adds	r5, r1, #3
 8007c4a:	f025 0503 	bic.w	r5, r5, #3
 8007c4e:	3508      	adds	r5, #8
 8007c50:	2d0c      	cmp	r5, #12
 8007c52:	bf38      	it	cc
 8007c54:	250c      	movcc	r5, #12
 8007c56:	2d00      	cmp	r5, #0
 8007c58:	4607      	mov	r7, r0
 8007c5a:	db01      	blt.n	8007c60 <_malloc_r+0x1c>
 8007c5c:	42a9      	cmp	r1, r5
 8007c5e:	d905      	bls.n	8007c6c <_malloc_r+0x28>
 8007c60:	230c      	movs	r3, #12
 8007c62:	603b      	str	r3, [r7, #0]
 8007c64:	2600      	movs	r6, #0
 8007c66:	4630      	mov	r0, r6
 8007c68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c6c:	4e2e      	ldr	r6, [pc, #184]	; (8007d28 <_malloc_r+0xe4>)
 8007c6e:	f000 fa3f 	bl	80080f0 <__malloc_lock>
 8007c72:	6833      	ldr	r3, [r6, #0]
 8007c74:	461c      	mov	r4, r3
 8007c76:	bb34      	cbnz	r4, 8007cc6 <_malloc_r+0x82>
 8007c78:	4629      	mov	r1, r5
 8007c7a:	4638      	mov	r0, r7
 8007c7c:	f7ff ffc2 	bl	8007c04 <sbrk_aligned>
 8007c80:	1c43      	adds	r3, r0, #1
 8007c82:	4604      	mov	r4, r0
 8007c84:	d14d      	bne.n	8007d22 <_malloc_r+0xde>
 8007c86:	6834      	ldr	r4, [r6, #0]
 8007c88:	4626      	mov	r6, r4
 8007c8a:	2e00      	cmp	r6, #0
 8007c8c:	d140      	bne.n	8007d10 <_malloc_r+0xcc>
 8007c8e:	6823      	ldr	r3, [r4, #0]
 8007c90:	4631      	mov	r1, r6
 8007c92:	4638      	mov	r0, r7
 8007c94:	eb04 0803 	add.w	r8, r4, r3
 8007c98:	f000 f9ae 	bl	8007ff8 <_sbrk_r>
 8007c9c:	4580      	cmp	r8, r0
 8007c9e:	d13a      	bne.n	8007d16 <_malloc_r+0xd2>
 8007ca0:	6821      	ldr	r1, [r4, #0]
 8007ca2:	3503      	adds	r5, #3
 8007ca4:	1a6d      	subs	r5, r5, r1
 8007ca6:	f025 0503 	bic.w	r5, r5, #3
 8007caa:	3508      	adds	r5, #8
 8007cac:	2d0c      	cmp	r5, #12
 8007cae:	bf38      	it	cc
 8007cb0:	250c      	movcc	r5, #12
 8007cb2:	4629      	mov	r1, r5
 8007cb4:	4638      	mov	r0, r7
 8007cb6:	f7ff ffa5 	bl	8007c04 <sbrk_aligned>
 8007cba:	3001      	adds	r0, #1
 8007cbc:	d02b      	beq.n	8007d16 <_malloc_r+0xd2>
 8007cbe:	6823      	ldr	r3, [r4, #0]
 8007cc0:	442b      	add	r3, r5
 8007cc2:	6023      	str	r3, [r4, #0]
 8007cc4:	e00e      	b.n	8007ce4 <_malloc_r+0xa0>
 8007cc6:	6822      	ldr	r2, [r4, #0]
 8007cc8:	1b52      	subs	r2, r2, r5
 8007cca:	d41e      	bmi.n	8007d0a <_malloc_r+0xc6>
 8007ccc:	2a0b      	cmp	r2, #11
 8007cce:	d916      	bls.n	8007cfe <_malloc_r+0xba>
 8007cd0:	1961      	adds	r1, r4, r5
 8007cd2:	42a3      	cmp	r3, r4
 8007cd4:	6025      	str	r5, [r4, #0]
 8007cd6:	bf18      	it	ne
 8007cd8:	6059      	strne	r1, [r3, #4]
 8007cda:	6863      	ldr	r3, [r4, #4]
 8007cdc:	bf08      	it	eq
 8007cde:	6031      	streq	r1, [r6, #0]
 8007ce0:	5162      	str	r2, [r4, r5]
 8007ce2:	604b      	str	r3, [r1, #4]
 8007ce4:	4638      	mov	r0, r7
 8007ce6:	f104 060b 	add.w	r6, r4, #11
 8007cea:	f000 fa07 	bl	80080fc <__malloc_unlock>
 8007cee:	f026 0607 	bic.w	r6, r6, #7
 8007cf2:	1d23      	adds	r3, r4, #4
 8007cf4:	1af2      	subs	r2, r6, r3
 8007cf6:	d0b6      	beq.n	8007c66 <_malloc_r+0x22>
 8007cf8:	1b9b      	subs	r3, r3, r6
 8007cfa:	50a3      	str	r3, [r4, r2]
 8007cfc:	e7b3      	b.n	8007c66 <_malloc_r+0x22>
 8007cfe:	6862      	ldr	r2, [r4, #4]
 8007d00:	42a3      	cmp	r3, r4
 8007d02:	bf0c      	ite	eq
 8007d04:	6032      	streq	r2, [r6, #0]
 8007d06:	605a      	strne	r2, [r3, #4]
 8007d08:	e7ec      	b.n	8007ce4 <_malloc_r+0xa0>
 8007d0a:	4623      	mov	r3, r4
 8007d0c:	6864      	ldr	r4, [r4, #4]
 8007d0e:	e7b2      	b.n	8007c76 <_malloc_r+0x32>
 8007d10:	4634      	mov	r4, r6
 8007d12:	6876      	ldr	r6, [r6, #4]
 8007d14:	e7b9      	b.n	8007c8a <_malloc_r+0x46>
 8007d16:	230c      	movs	r3, #12
 8007d18:	603b      	str	r3, [r7, #0]
 8007d1a:	4638      	mov	r0, r7
 8007d1c:	f000 f9ee 	bl	80080fc <__malloc_unlock>
 8007d20:	e7a1      	b.n	8007c66 <_malloc_r+0x22>
 8007d22:	6025      	str	r5, [r4, #0]
 8007d24:	e7de      	b.n	8007ce4 <_malloc_r+0xa0>
 8007d26:	bf00      	nop
 8007d28:	20000298 	.word	0x20000298

08007d2c <__ssputs_r>:
 8007d2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d30:	688e      	ldr	r6, [r1, #8]
 8007d32:	429e      	cmp	r6, r3
 8007d34:	4682      	mov	sl, r0
 8007d36:	460c      	mov	r4, r1
 8007d38:	4690      	mov	r8, r2
 8007d3a:	461f      	mov	r7, r3
 8007d3c:	d838      	bhi.n	8007db0 <__ssputs_r+0x84>
 8007d3e:	898a      	ldrh	r2, [r1, #12]
 8007d40:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007d44:	d032      	beq.n	8007dac <__ssputs_r+0x80>
 8007d46:	6825      	ldr	r5, [r4, #0]
 8007d48:	6909      	ldr	r1, [r1, #16]
 8007d4a:	eba5 0901 	sub.w	r9, r5, r1
 8007d4e:	6965      	ldr	r5, [r4, #20]
 8007d50:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007d54:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007d58:	3301      	adds	r3, #1
 8007d5a:	444b      	add	r3, r9
 8007d5c:	106d      	asrs	r5, r5, #1
 8007d5e:	429d      	cmp	r5, r3
 8007d60:	bf38      	it	cc
 8007d62:	461d      	movcc	r5, r3
 8007d64:	0553      	lsls	r3, r2, #21
 8007d66:	d531      	bpl.n	8007dcc <__ssputs_r+0xa0>
 8007d68:	4629      	mov	r1, r5
 8007d6a:	f7ff ff6b 	bl	8007c44 <_malloc_r>
 8007d6e:	4606      	mov	r6, r0
 8007d70:	b950      	cbnz	r0, 8007d88 <__ssputs_r+0x5c>
 8007d72:	230c      	movs	r3, #12
 8007d74:	f8ca 3000 	str.w	r3, [sl]
 8007d78:	89a3      	ldrh	r3, [r4, #12]
 8007d7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d7e:	81a3      	strh	r3, [r4, #12]
 8007d80:	f04f 30ff 	mov.w	r0, #4294967295
 8007d84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d88:	6921      	ldr	r1, [r4, #16]
 8007d8a:	464a      	mov	r2, r9
 8007d8c:	f7ff fa08 	bl	80071a0 <memcpy>
 8007d90:	89a3      	ldrh	r3, [r4, #12]
 8007d92:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007d96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d9a:	81a3      	strh	r3, [r4, #12]
 8007d9c:	6126      	str	r6, [r4, #16]
 8007d9e:	6165      	str	r5, [r4, #20]
 8007da0:	444e      	add	r6, r9
 8007da2:	eba5 0509 	sub.w	r5, r5, r9
 8007da6:	6026      	str	r6, [r4, #0]
 8007da8:	60a5      	str	r5, [r4, #8]
 8007daa:	463e      	mov	r6, r7
 8007dac:	42be      	cmp	r6, r7
 8007dae:	d900      	bls.n	8007db2 <__ssputs_r+0x86>
 8007db0:	463e      	mov	r6, r7
 8007db2:	6820      	ldr	r0, [r4, #0]
 8007db4:	4632      	mov	r2, r6
 8007db6:	4641      	mov	r1, r8
 8007db8:	f000 f980 	bl	80080bc <memmove>
 8007dbc:	68a3      	ldr	r3, [r4, #8]
 8007dbe:	1b9b      	subs	r3, r3, r6
 8007dc0:	60a3      	str	r3, [r4, #8]
 8007dc2:	6823      	ldr	r3, [r4, #0]
 8007dc4:	4433      	add	r3, r6
 8007dc6:	6023      	str	r3, [r4, #0]
 8007dc8:	2000      	movs	r0, #0
 8007dca:	e7db      	b.n	8007d84 <__ssputs_r+0x58>
 8007dcc:	462a      	mov	r2, r5
 8007dce:	f000 f99b 	bl	8008108 <_realloc_r>
 8007dd2:	4606      	mov	r6, r0
 8007dd4:	2800      	cmp	r0, #0
 8007dd6:	d1e1      	bne.n	8007d9c <__ssputs_r+0x70>
 8007dd8:	6921      	ldr	r1, [r4, #16]
 8007dda:	4650      	mov	r0, sl
 8007ddc:	f7ff fec6 	bl	8007b6c <_free_r>
 8007de0:	e7c7      	b.n	8007d72 <__ssputs_r+0x46>
	...

08007de4 <_svfiprintf_r>:
 8007de4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007de8:	4698      	mov	r8, r3
 8007dea:	898b      	ldrh	r3, [r1, #12]
 8007dec:	061b      	lsls	r3, r3, #24
 8007dee:	b09d      	sub	sp, #116	; 0x74
 8007df0:	4607      	mov	r7, r0
 8007df2:	460d      	mov	r5, r1
 8007df4:	4614      	mov	r4, r2
 8007df6:	d50e      	bpl.n	8007e16 <_svfiprintf_r+0x32>
 8007df8:	690b      	ldr	r3, [r1, #16]
 8007dfa:	b963      	cbnz	r3, 8007e16 <_svfiprintf_r+0x32>
 8007dfc:	2140      	movs	r1, #64	; 0x40
 8007dfe:	f7ff ff21 	bl	8007c44 <_malloc_r>
 8007e02:	6028      	str	r0, [r5, #0]
 8007e04:	6128      	str	r0, [r5, #16]
 8007e06:	b920      	cbnz	r0, 8007e12 <_svfiprintf_r+0x2e>
 8007e08:	230c      	movs	r3, #12
 8007e0a:	603b      	str	r3, [r7, #0]
 8007e0c:	f04f 30ff 	mov.w	r0, #4294967295
 8007e10:	e0d1      	b.n	8007fb6 <_svfiprintf_r+0x1d2>
 8007e12:	2340      	movs	r3, #64	; 0x40
 8007e14:	616b      	str	r3, [r5, #20]
 8007e16:	2300      	movs	r3, #0
 8007e18:	9309      	str	r3, [sp, #36]	; 0x24
 8007e1a:	2320      	movs	r3, #32
 8007e1c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007e20:	f8cd 800c 	str.w	r8, [sp, #12]
 8007e24:	2330      	movs	r3, #48	; 0x30
 8007e26:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007fd0 <_svfiprintf_r+0x1ec>
 8007e2a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007e2e:	f04f 0901 	mov.w	r9, #1
 8007e32:	4623      	mov	r3, r4
 8007e34:	469a      	mov	sl, r3
 8007e36:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e3a:	b10a      	cbz	r2, 8007e40 <_svfiprintf_r+0x5c>
 8007e3c:	2a25      	cmp	r2, #37	; 0x25
 8007e3e:	d1f9      	bne.n	8007e34 <_svfiprintf_r+0x50>
 8007e40:	ebba 0b04 	subs.w	fp, sl, r4
 8007e44:	d00b      	beq.n	8007e5e <_svfiprintf_r+0x7a>
 8007e46:	465b      	mov	r3, fp
 8007e48:	4622      	mov	r2, r4
 8007e4a:	4629      	mov	r1, r5
 8007e4c:	4638      	mov	r0, r7
 8007e4e:	f7ff ff6d 	bl	8007d2c <__ssputs_r>
 8007e52:	3001      	adds	r0, #1
 8007e54:	f000 80aa 	beq.w	8007fac <_svfiprintf_r+0x1c8>
 8007e58:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007e5a:	445a      	add	r2, fp
 8007e5c:	9209      	str	r2, [sp, #36]	; 0x24
 8007e5e:	f89a 3000 	ldrb.w	r3, [sl]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	f000 80a2 	beq.w	8007fac <_svfiprintf_r+0x1c8>
 8007e68:	2300      	movs	r3, #0
 8007e6a:	f04f 32ff 	mov.w	r2, #4294967295
 8007e6e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007e72:	f10a 0a01 	add.w	sl, sl, #1
 8007e76:	9304      	str	r3, [sp, #16]
 8007e78:	9307      	str	r3, [sp, #28]
 8007e7a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007e7e:	931a      	str	r3, [sp, #104]	; 0x68
 8007e80:	4654      	mov	r4, sl
 8007e82:	2205      	movs	r2, #5
 8007e84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e88:	4851      	ldr	r0, [pc, #324]	; (8007fd0 <_svfiprintf_r+0x1ec>)
 8007e8a:	f7f8 f9c9 	bl	8000220 <memchr>
 8007e8e:	9a04      	ldr	r2, [sp, #16]
 8007e90:	b9d8      	cbnz	r0, 8007eca <_svfiprintf_r+0xe6>
 8007e92:	06d0      	lsls	r0, r2, #27
 8007e94:	bf44      	itt	mi
 8007e96:	2320      	movmi	r3, #32
 8007e98:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007e9c:	0711      	lsls	r1, r2, #28
 8007e9e:	bf44      	itt	mi
 8007ea0:	232b      	movmi	r3, #43	; 0x2b
 8007ea2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007ea6:	f89a 3000 	ldrb.w	r3, [sl]
 8007eaa:	2b2a      	cmp	r3, #42	; 0x2a
 8007eac:	d015      	beq.n	8007eda <_svfiprintf_r+0xf6>
 8007eae:	9a07      	ldr	r2, [sp, #28]
 8007eb0:	4654      	mov	r4, sl
 8007eb2:	2000      	movs	r0, #0
 8007eb4:	f04f 0c0a 	mov.w	ip, #10
 8007eb8:	4621      	mov	r1, r4
 8007eba:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007ebe:	3b30      	subs	r3, #48	; 0x30
 8007ec0:	2b09      	cmp	r3, #9
 8007ec2:	d94e      	bls.n	8007f62 <_svfiprintf_r+0x17e>
 8007ec4:	b1b0      	cbz	r0, 8007ef4 <_svfiprintf_r+0x110>
 8007ec6:	9207      	str	r2, [sp, #28]
 8007ec8:	e014      	b.n	8007ef4 <_svfiprintf_r+0x110>
 8007eca:	eba0 0308 	sub.w	r3, r0, r8
 8007ece:	fa09 f303 	lsl.w	r3, r9, r3
 8007ed2:	4313      	orrs	r3, r2
 8007ed4:	9304      	str	r3, [sp, #16]
 8007ed6:	46a2      	mov	sl, r4
 8007ed8:	e7d2      	b.n	8007e80 <_svfiprintf_r+0x9c>
 8007eda:	9b03      	ldr	r3, [sp, #12]
 8007edc:	1d19      	adds	r1, r3, #4
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	9103      	str	r1, [sp, #12]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	bfbb      	ittet	lt
 8007ee6:	425b      	neglt	r3, r3
 8007ee8:	f042 0202 	orrlt.w	r2, r2, #2
 8007eec:	9307      	strge	r3, [sp, #28]
 8007eee:	9307      	strlt	r3, [sp, #28]
 8007ef0:	bfb8      	it	lt
 8007ef2:	9204      	strlt	r2, [sp, #16]
 8007ef4:	7823      	ldrb	r3, [r4, #0]
 8007ef6:	2b2e      	cmp	r3, #46	; 0x2e
 8007ef8:	d10c      	bne.n	8007f14 <_svfiprintf_r+0x130>
 8007efa:	7863      	ldrb	r3, [r4, #1]
 8007efc:	2b2a      	cmp	r3, #42	; 0x2a
 8007efe:	d135      	bne.n	8007f6c <_svfiprintf_r+0x188>
 8007f00:	9b03      	ldr	r3, [sp, #12]
 8007f02:	1d1a      	adds	r2, r3, #4
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	9203      	str	r2, [sp, #12]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	bfb8      	it	lt
 8007f0c:	f04f 33ff 	movlt.w	r3, #4294967295
 8007f10:	3402      	adds	r4, #2
 8007f12:	9305      	str	r3, [sp, #20]
 8007f14:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007fe0 <_svfiprintf_r+0x1fc>
 8007f18:	7821      	ldrb	r1, [r4, #0]
 8007f1a:	2203      	movs	r2, #3
 8007f1c:	4650      	mov	r0, sl
 8007f1e:	f7f8 f97f 	bl	8000220 <memchr>
 8007f22:	b140      	cbz	r0, 8007f36 <_svfiprintf_r+0x152>
 8007f24:	2340      	movs	r3, #64	; 0x40
 8007f26:	eba0 000a 	sub.w	r0, r0, sl
 8007f2a:	fa03 f000 	lsl.w	r0, r3, r0
 8007f2e:	9b04      	ldr	r3, [sp, #16]
 8007f30:	4303      	orrs	r3, r0
 8007f32:	3401      	adds	r4, #1
 8007f34:	9304      	str	r3, [sp, #16]
 8007f36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f3a:	4826      	ldr	r0, [pc, #152]	; (8007fd4 <_svfiprintf_r+0x1f0>)
 8007f3c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007f40:	2206      	movs	r2, #6
 8007f42:	f7f8 f96d 	bl	8000220 <memchr>
 8007f46:	2800      	cmp	r0, #0
 8007f48:	d038      	beq.n	8007fbc <_svfiprintf_r+0x1d8>
 8007f4a:	4b23      	ldr	r3, [pc, #140]	; (8007fd8 <_svfiprintf_r+0x1f4>)
 8007f4c:	bb1b      	cbnz	r3, 8007f96 <_svfiprintf_r+0x1b2>
 8007f4e:	9b03      	ldr	r3, [sp, #12]
 8007f50:	3307      	adds	r3, #7
 8007f52:	f023 0307 	bic.w	r3, r3, #7
 8007f56:	3308      	adds	r3, #8
 8007f58:	9303      	str	r3, [sp, #12]
 8007f5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f5c:	4433      	add	r3, r6
 8007f5e:	9309      	str	r3, [sp, #36]	; 0x24
 8007f60:	e767      	b.n	8007e32 <_svfiprintf_r+0x4e>
 8007f62:	fb0c 3202 	mla	r2, ip, r2, r3
 8007f66:	460c      	mov	r4, r1
 8007f68:	2001      	movs	r0, #1
 8007f6a:	e7a5      	b.n	8007eb8 <_svfiprintf_r+0xd4>
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	3401      	adds	r4, #1
 8007f70:	9305      	str	r3, [sp, #20]
 8007f72:	4619      	mov	r1, r3
 8007f74:	f04f 0c0a 	mov.w	ip, #10
 8007f78:	4620      	mov	r0, r4
 8007f7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f7e:	3a30      	subs	r2, #48	; 0x30
 8007f80:	2a09      	cmp	r2, #9
 8007f82:	d903      	bls.n	8007f8c <_svfiprintf_r+0x1a8>
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d0c5      	beq.n	8007f14 <_svfiprintf_r+0x130>
 8007f88:	9105      	str	r1, [sp, #20]
 8007f8a:	e7c3      	b.n	8007f14 <_svfiprintf_r+0x130>
 8007f8c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007f90:	4604      	mov	r4, r0
 8007f92:	2301      	movs	r3, #1
 8007f94:	e7f0      	b.n	8007f78 <_svfiprintf_r+0x194>
 8007f96:	ab03      	add	r3, sp, #12
 8007f98:	9300      	str	r3, [sp, #0]
 8007f9a:	462a      	mov	r2, r5
 8007f9c:	4b0f      	ldr	r3, [pc, #60]	; (8007fdc <_svfiprintf_r+0x1f8>)
 8007f9e:	a904      	add	r1, sp, #16
 8007fa0:	4638      	mov	r0, r7
 8007fa2:	f7fc fa49 	bl	8004438 <_printf_float>
 8007fa6:	1c42      	adds	r2, r0, #1
 8007fa8:	4606      	mov	r6, r0
 8007faa:	d1d6      	bne.n	8007f5a <_svfiprintf_r+0x176>
 8007fac:	89ab      	ldrh	r3, [r5, #12]
 8007fae:	065b      	lsls	r3, r3, #25
 8007fb0:	f53f af2c 	bmi.w	8007e0c <_svfiprintf_r+0x28>
 8007fb4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007fb6:	b01d      	add	sp, #116	; 0x74
 8007fb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fbc:	ab03      	add	r3, sp, #12
 8007fbe:	9300      	str	r3, [sp, #0]
 8007fc0:	462a      	mov	r2, r5
 8007fc2:	4b06      	ldr	r3, [pc, #24]	; (8007fdc <_svfiprintf_r+0x1f8>)
 8007fc4:	a904      	add	r1, sp, #16
 8007fc6:	4638      	mov	r0, r7
 8007fc8:	f7fc fcda 	bl	8004980 <_printf_i>
 8007fcc:	e7eb      	b.n	8007fa6 <_svfiprintf_r+0x1c2>
 8007fce:	bf00      	nop
 8007fd0:	0800902c 	.word	0x0800902c
 8007fd4:	08009036 	.word	0x08009036
 8007fd8:	08004439 	.word	0x08004439
 8007fdc:	08007d2d 	.word	0x08007d2d
 8007fe0:	08009032 	.word	0x08009032
 8007fe4:	00000000 	.word	0x00000000

08007fe8 <nan>:
 8007fe8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8007ff0 <nan+0x8>
 8007fec:	4770      	bx	lr
 8007fee:	bf00      	nop
 8007ff0:	00000000 	.word	0x00000000
 8007ff4:	7ff80000 	.word	0x7ff80000

08007ff8 <_sbrk_r>:
 8007ff8:	b538      	push	{r3, r4, r5, lr}
 8007ffa:	4d06      	ldr	r5, [pc, #24]	; (8008014 <_sbrk_r+0x1c>)
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	4604      	mov	r4, r0
 8008000:	4608      	mov	r0, r1
 8008002:	602b      	str	r3, [r5, #0]
 8008004:	f7f9 fb38 	bl	8001678 <_sbrk>
 8008008:	1c43      	adds	r3, r0, #1
 800800a:	d102      	bne.n	8008012 <_sbrk_r+0x1a>
 800800c:	682b      	ldr	r3, [r5, #0]
 800800e:	b103      	cbz	r3, 8008012 <_sbrk_r+0x1a>
 8008010:	6023      	str	r3, [r4, #0]
 8008012:	bd38      	pop	{r3, r4, r5, pc}
 8008014:	200002a0 	.word	0x200002a0

08008018 <strncmp>:
 8008018:	b510      	push	{r4, lr}
 800801a:	b17a      	cbz	r2, 800803c <strncmp+0x24>
 800801c:	4603      	mov	r3, r0
 800801e:	3901      	subs	r1, #1
 8008020:	1884      	adds	r4, r0, r2
 8008022:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008026:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800802a:	4290      	cmp	r0, r2
 800802c:	d101      	bne.n	8008032 <strncmp+0x1a>
 800802e:	42a3      	cmp	r3, r4
 8008030:	d101      	bne.n	8008036 <strncmp+0x1e>
 8008032:	1a80      	subs	r0, r0, r2
 8008034:	bd10      	pop	{r4, pc}
 8008036:	2800      	cmp	r0, #0
 8008038:	d1f3      	bne.n	8008022 <strncmp+0xa>
 800803a:	e7fa      	b.n	8008032 <strncmp+0x1a>
 800803c:	4610      	mov	r0, r2
 800803e:	e7f9      	b.n	8008034 <strncmp+0x1c>

08008040 <__ascii_wctomb>:
 8008040:	b149      	cbz	r1, 8008056 <__ascii_wctomb+0x16>
 8008042:	2aff      	cmp	r2, #255	; 0xff
 8008044:	bf85      	ittet	hi
 8008046:	238a      	movhi	r3, #138	; 0x8a
 8008048:	6003      	strhi	r3, [r0, #0]
 800804a:	700a      	strbls	r2, [r1, #0]
 800804c:	f04f 30ff 	movhi.w	r0, #4294967295
 8008050:	bf98      	it	ls
 8008052:	2001      	movls	r0, #1
 8008054:	4770      	bx	lr
 8008056:	4608      	mov	r0, r1
 8008058:	4770      	bx	lr
	...

0800805c <__assert_func>:
 800805c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800805e:	4614      	mov	r4, r2
 8008060:	461a      	mov	r2, r3
 8008062:	4b09      	ldr	r3, [pc, #36]	; (8008088 <__assert_func+0x2c>)
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	4605      	mov	r5, r0
 8008068:	68d8      	ldr	r0, [r3, #12]
 800806a:	b14c      	cbz	r4, 8008080 <__assert_func+0x24>
 800806c:	4b07      	ldr	r3, [pc, #28]	; (800808c <__assert_func+0x30>)
 800806e:	9100      	str	r1, [sp, #0]
 8008070:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008074:	4906      	ldr	r1, [pc, #24]	; (8008090 <__assert_func+0x34>)
 8008076:	462b      	mov	r3, r5
 8008078:	f000 f80e 	bl	8008098 <fiprintf>
 800807c:	f000 fa8c 	bl	8008598 <abort>
 8008080:	4b04      	ldr	r3, [pc, #16]	; (8008094 <__assert_func+0x38>)
 8008082:	461c      	mov	r4, r3
 8008084:	e7f3      	b.n	800806e <__assert_func+0x12>
 8008086:	bf00      	nop
 8008088:	2000000c 	.word	0x2000000c
 800808c:	0800903d 	.word	0x0800903d
 8008090:	0800904a 	.word	0x0800904a
 8008094:	08009078 	.word	0x08009078

08008098 <fiprintf>:
 8008098:	b40e      	push	{r1, r2, r3}
 800809a:	b503      	push	{r0, r1, lr}
 800809c:	4601      	mov	r1, r0
 800809e:	ab03      	add	r3, sp, #12
 80080a0:	4805      	ldr	r0, [pc, #20]	; (80080b8 <fiprintf+0x20>)
 80080a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80080a6:	6800      	ldr	r0, [r0, #0]
 80080a8:	9301      	str	r3, [sp, #4]
 80080aa:	f000 f885 	bl	80081b8 <_vfiprintf_r>
 80080ae:	b002      	add	sp, #8
 80080b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80080b4:	b003      	add	sp, #12
 80080b6:	4770      	bx	lr
 80080b8:	2000000c 	.word	0x2000000c

080080bc <memmove>:
 80080bc:	4288      	cmp	r0, r1
 80080be:	b510      	push	{r4, lr}
 80080c0:	eb01 0402 	add.w	r4, r1, r2
 80080c4:	d902      	bls.n	80080cc <memmove+0x10>
 80080c6:	4284      	cmp	r4, r0
 80080c8:	4623      	mov	r3, r4
 80080ca:	d807      	bhi.n	80080dc <memmove+0x20>
 80080cc:	1e43      	subs	r3, r0, #1
 80080ce:	42a1      	cmp	r1, r4
 80080d0:	d008      	beq.n	80080e4 <memmove+0x28>
 80080d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80080d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80080da:	e7f8      	b.n	80080ce <memmove+0x12>
 80080dc:	4402      	add	r2, r0
 80080de:	4601      	mov	r1, r0
 80080e0:	428a      	cmp	r2, r1
 80080e2:	d100      	bne.n	80080e6 <memmove+0x2a>
 80080e4:	bd10      	pop	{r4, pc}
 80080e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80080ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80080ee:	e7f7      	b.n	80080e0 <memmove+0x24>

080080f0 <__malloc_lock>:
 80080f0:	4801      	ldr	r0, [pc, #4]	; (80080f8 <__malloc_lock+0x8>)
 80080f2:	f000 bc11 	b.w	8008918 <__retarget_lock_acquire_recursive>
 80080f6:	bf00      	nop
 80080f8:	200002a4 	.word	0x200002a4

080080fc <__malloc_unlock>:
 80080fc:	4801      	ldr	r0, [pc, #4]	; (8008104 <__malloc_unlock+0x8>)
 80080fe:	f000 bc0c 	b.w	800891a <__retarget_lock_release_recursive>
 8008102:	bf00      	nop
 8008104:	200002a4 	.word	0x200002a4

08008108 <_realloc_r>:
 8008108:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800810c:	4680      	mov	r8, r0
 800810e:	4614      	mov	r4, r2
 8008110:	460e      	mov	r6, r1
 8008112:	b921      	cbnz	r1, 800811e <_realloc_r+0x16>
 8008114:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008118:	4611      	mov	r1, r2
 800811a:	f7ff bd93 	b.w	8007c44 <_malloc_r>
 800811e:	b92a      	cbnz	r2, 800812c <_realloc_r+0x24>
 8008120:	f7ff fd24 	bl	8007b6c <_free_r>
 8008124:	4625      	mov	r5, r4
 8008126:	4628      	mov	r0, r5
 8008128:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800812c:	f000 fc5c 	bl	80089e8 <_malloc_usable_size_r>
 8008130:	4284      	cmp	r4, r0
 8008132:	4607      	mov	r7, r0
 8008134:	d802      	bhi.n	800813c <_realloc_r+0x34>
 8008136:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800813a:	d812      	bhi.n	8008162 <_realloc_r+0x5a>
 800813c:	4621      	mov	r1, r4
 800813e:	4640      	mov	r0, r8
 8008140:	f7ff fd80 	bl	8007c44 <_malloc_r>
 8008144:	4605      	mov	r5, r0
 8008146:	2800      	cmp	r0, #0
 8008148:	d0ed      	beq.n	8008126 <_realloc_r+0x1e>
 800814a:	42bc      	cmp	r4, r7
 800814c:	4622      	mov	r2, r4
 800814e:	4631      	mov	r1, r6
 8008150:	bf28      	it	cs
 8008152:	463a      	movcs	r2, r7
 8008154:	f7ff f824 	bl	80071a0 <memcpy>
 8008158:	4631      	mov	r1, r6
 800815a:	4640      	mov	r0, r8
 800815c:	f7ff fd06 	bl	8007b6c <_free_r>
 8008160:	e7e1      	b.n	8008126 <_realloc_r+0x1e>
 8008162:	4635      	mov	r5, r6
 8008164:	e7df      	b.n	8008126 <_realloc_r+0x1e>

08008166 <__sfputc_r>:
 8008166:	6893      	ldr	r3, [r2, #8]
 8008168:	3b01      	subs	r3, #1
 800816a:	2b00      	cmp	r3, #0
 800816c:	b410      	push	{r4}
 800816e:	6093      	str	r3, [r2, #8]
 8008170:	da08      	bge.n	8008184 <__sfputc_r+0x1e>
 8008172:	6994      	ldr	r4, [r2, #24]
 8008174:	42a3      	cmp	r3, r4
 8008176:	db01      	blt.n	800817c <__sfputc_r+0x16>
 8008178:	290a      	cmp	r1, #10
 800817a:	d103      	bne.n	8008184 <__sfputc_r+0x1e>
 800817c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008180:	f000 b94a 	b.w	8008418 <__swbuf_r>
 8008184:	6813      	ldr	r3, [r2, #0]
 8008186:	1c58      	adds	r0, r3, #1
 8008188:	6010      	str	r0, [r2, #0]
 800818a:	7019      	strb	r1, [r3, #0]
 800818c:	4608      	mov	r0, r1
 800818e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008192:	4770      	bx	lr

08008194 <__sfputs_r>:
 8008194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008196:	4606      	mov	r6, r0
 8008198:	460f      	mov	r7, r1
 800819a:	4614      	mov	r4, r2
 800819c:	18d5      	adds	r5, r2, r3
 800819e:	42ac      	cmp	r4, r5
 80081a0:	d101      	bne.n	80081a6 <__sfputs_r+0x12>
 80081a2:	2000      	movs	r0, #0
 80081a4:	e007      	b.n	80081b6 <__sfputs_r+0x22>
 80081a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081aa:	463a      	mov	r2, r7
 80081ac:	4630      	mov	r0, r6
 80081ae:	f7ff ffda 	bl	8008166 <__sfputc_r>
 80081b2:	1c43      	adds	r3, r0, #1
 80081b4:	d1f3      	bne.n	800819e <__sfputs_r+0xa>
 80081b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080081b8 <_vfiprintf_r>:
 80081b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081bc:	460d      	mov	r5, r1
 80081be:	b09d      	sub	sp, #116	; 0x74
 80081c0:	4614      	mov	r4, r2
 80081c2:	4698      	mov	r8, r3
 80081c4:	4606      	mov	r6, r0
 80081c6:	b118      	cbz	r0, 80081d0 <_vfiprintf_r+0x18>
 80081c8:	6983      	ldr	r3, [r0, #24]
 80081ca:	b90b      	cbnz	r3, 80081d0 <_vfiprintf_r+0x18>
 80081cc:	f000 fb06 	bl	80087dc <__sinit>
 80081d0:	4b89      	ldr	r3, [pc, #548]	; (80083f8 <_vfiprintf_r+0x240>)
 80081d2:	429d      	cmp	r5, r3
 80081d4:	d11b      	bne.n	800820e <_vfiprintf_r+0x56>
 80081d6:	6875      	ldr	r5, [r6, #4]
 80081d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80081da:	07d9      	lsls	r1, r3, #31
 80081dc:	d405      	bmi.n	80081ea <_vfiprintf_r+0x32>
 80081de:	89ab      	ldrh	r3, [r5, #12]
 80081e0:	059a      	lsls	r2, r3, #22
 80081e2:	d402      	bmi.n	80081ea <_vfiprintf_r+0x32>
 80081e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80081e6:	f000 fb97 	bl	8008918 <__retarget_lock_acquire_recursive>
 80081ea:	89ab      	ldrh	r3, [r5, #12]
 80081ec:	071b      	lsls	r3, r3, #28
 80081ee:	d501      	bpl.n	80081f4 <_vfiprintf_r+0x3c>
 80081f0:	692b      	ldr	r3, [r5, #16]
 80081f2:	b9eb      	cbnz	r3, 8008230 <_vfiprintf_r+0x78>
 80081f4:	4629      	mov	r1, r5
 80081f6:	4630      	mov	r0, r6
 80081f8:	f000 f960 	bl	80084bc <__swsetup_r>
 80081fc:	b1c0      	cbz	r0, 8008230 <_vfiprintf_r+0x78>
 80081fe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008200:	07dc      	lsls	r4, r3, #31
 8008202:	d50e      	bpl.n	8008222 <_vfiprintf_r+0x6a>
 8008204:	f04f 30ff 	mov.w	r0, #4294967295
 8008208:	b01d      	add	sp, #116	; 0x74
 800820a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800820e:	4b7b      	ldr	r3, [pc, #492]	; (80083fc <_vfiprintf_r+0x244>)
 8008210:	429d      	cmp	r5, r3
 8008212:	d101      	bne.n	8008218 <_vfiprintf_r+0x60>
 8008214:	68b5      	ldr	r5, [r6, #8]
 8008216:	e7df      	b.n	80081d8 <_vfiprintf_r+0x20>
 8008218:	4b79      	ldr	r3, [pc, #484]	; (8008400 <_vfiprintf_r+0x248>)
 800821a:	429d      	cmp	r5, r3
 800821c:	bf08      	it	eq
 800821e:	68f5      	ldreq	r5, [r6, #12]
 8008220:	e7da      	b.n	80081d8 <_vfiprintf_r+0x20>
 8008222:	89ab      	ldrh	r3, [r5, #12]
 8008224:	0598      	lsls	r0, r3, #22
 8008226:	d4ed      	bmi.n	8008204 <_vfiprintf_r+0x4c>
 8008228:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800822a:	f000 fb76 	bl	800891a <__retarget_lock_release_recursive>
 800822e:	e7e9      	b.n	8008204 <_vfiprintf_r+0x4c>
 8008230:	2300      	movs	r3, #0
 8008232:	9309      	str	r3, [sp, #36]	; 0x24
 8008234:	2320      	movs	r3, #32
 8008236:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800823a:	f8cd 800c 	str.w	r8, [sp, #12]
 800823e:	2330      	movs	r3, #48	; 0x30
 8008240:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008404 <_vfiprintf_r+0x24c>
 8008244:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008248:	f04f 0901 	mov.w	r9, #1
 800824c:	4623      	mov	r3, r4
 800824e:	469a      	mov	sl, r3
 8008250:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008254:	b10a      	cbz	r2, 800825a <_vfiprintf_r+0xa2>
 8008256:	2a25      	cmp	r2, #37	; 0x25
 8008258:	d1f9      	bne.n	800824e <_vfiprintf_r+0x96>
 800825a:	ebba 0b04 	subs.w	fp, sl, r4
 800825e:	d00b      	beq.n	8008278 <_vfiprintf_r+0xc0>
 8008260:	465b      	mov	r3, fp
 8008262:	4622      	mov	r2, r4
 8008264:	4629      	mov	r1, r5
 8008266:	4630      	mov	r0, r6
 8008268:	f7ff ff94 	bl	8008194 <__sfputs_r>
 800826c:	3001      	adds	r0, #1
 800826e:	f000 80aa 	beq.w	80083c6 <_vfiprintf_r+0x20e>
 8008272:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008274:	445a      	add	r2, fp
 8008276:	9209      	str	r2, [sp, #36]	; 0x24
 8008278:	f89a 3000 	ldrb.w	r3, [sl]
 800827c:	2b00      	cmp	r3, #0
 800827e:	f000 80a2 	beq.w	80083c6 <_vfiprintf_r+0x20e>
 8008282:	2300      	movs	r3, #0
 8008284:	f04f 32ff 	mov.w	r2, #4294967295
 8008288:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800828c:	f10a 0a01 	add.w	sl, sl, #1
 8008290:	9304      	str	r3, [sp, #16]
 8008292:	9307      	str	r3, [sp, #28]
 8008294:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008298:	931a      	str	r3, [sp, #104]	; 0x68
 800829a:	4654      	mov	r4, sl
 800829c:	2205      	movs	r2, #5
 800829e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082a2:	4858      	ldr	r0, [pc, #352]	; (8008404 <_vfiprintf_r+0x24c>)
 80082a4:	f7f7 ffbc 	bl	8000220 <memchr>
 80082a8:	9a04      	ldr	r2, [sp, #16]
 80082aa:	b9d8      	cbnz	r0, 80082e4 <_vfiprintf_r+0x12c>
 80082ac:	06d1      	lsls	r1, r2, #27
 80082ae:	bf44      	itt	mi
 80082b0:	2320      	movmi	r3, #32
 80082b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80082b6:	0713      	lsls	r3, r2, #28
 80082b8:	bf44      	itt	mi
 80082ba:	232b      	movmi	r3, #43	; 0x2b
 80082bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80082c0:	f89a 3000 	ldrb.w	r3, [sl]
 80082c4:	2b2a      	cmp	r3, #42	; 0x2a
 80082c6:	d015      	beq.n	80082f4 <_vfiprintf_r+0x13c>
 80082c8:	9a07      	ldr	r2, [sp, #28]
 80082ca:	4654      	mov	r4, sl
 80082cc:	2000      	movs	r0, #0
 80082ce:	f04f 0c0a 	mov.w	ip, #10
 80082d2:	4621      	mov	r1, r4
 80082d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80082d8:	3b30      	subs	r3, #48	; 0x30
 80082da:	2b09      	cmp	r3, #9
 80082dc:	d94e      	bls.n	800837c <_vfiprintf_r+0x1c4>
 80082de:	b1b0      	cbz	r0, 800830e <_vfiprintf_r+0x156>
 80082e0:	9207      	str	r2, [sp, #28]
 80082e2:	e014      	b.n	800830e <_vfiprintf_r+0x156>
 80082e4:	eba0 0308 	sub.w	r3, r0, r8
 80082e8:	fa09 f303 	lsl.w	r3, r9, r3
 80082ec:	4313      	orrs	r3, r2
 80082ee:	9304      	str	r3, [sp, #16]
 80082f0:	46a2      	mov	sl, r4
 80082f2:	e7d2      	b.n	800829a <_vfiprintf_r+0xe2>
 80082f4:	9b03      	ldr	r3, [sp, #12]
 80082f6:	1d19      	adds	r1, r3, #4
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	9103      	str	r1, [sp, #12]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	bfbb      	ittet	lt
 8008300:	425b      	neglt	r3, r3
 8008302:	f042 0202 	orrlt.w	r2, r2, #2
 8008306:	9307      	strge	r3, [sp, #28]
 8008308:	9307      	strlt	r3, [sp, #28]
 800830a:	bfb8      	it	lt
 800830c:	9204      	strlt	r2, [sp, #16]
 800830e:	7823      	ldrb	r3, [r4, #0]
 8008310:	2b2e      	cmp	r3, #46	; 0x2e
 8008312:	d10c      	bne.n	800832e <_vfiprintf_r+0x176>
 8008314:	7863      	ldrb	r3, [r4, #1]
 8008316:	2b2a      	cmp	r3, #42	; 0x2a
 8008318:	d135      	bne.n	8008386 <_vfiprintf_r+0x1ce>
 800831a:	9b03      	ldr	r3, [sp, #12]
 800831c:	1d1a      	adds	r2, r3, #4
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	9203      	str	r2, [sp, #12]
 8008322:	2b00      	cmp	r3, #0
 8008324:	bfb8      	it	lt
 8008326:	f04f 33ff 	movlt.w	r3, #4294967295
 800832a:	3402      	adds	r4, #2
 800832c:	9305      	str	r3, [sp, #20]
 800832e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008414 <_vfiprintf_r+0x25c>
 8008332:	7821      	ldrb	r1, [r4, #0]
 8008334:	2203      	movs	r2, #3
 8008336:	4650      	mov	r0, sl
 8008338:	f7f7 ff72 	bl	8000220 <memchr>
 800833c:	b140      	cbz	r0, 8008350 <_vfiprintf_r+0x198>
 800833e:	2340      	movs	r3, #64	; 0x40
 8008340:	eba0 000a 	sub.w	r0, r0, sl
 8008344:	fa03 f000 	lsl.w	r0, r3, r0
 8008348:	9b04      	ldr	r3, [sp, #16]
 800834a:	4303      	orrs	r3, r0
 800834c:	3401      	adds	r4, #1
 800834e:	9304      	str	r3, [sp, #16]
 8008350:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008354:	482c      	ldr	r0, [pc, #176]	; (8008408 <_vfiprintf_r+0x250>)
 8008356:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800835a:	2206      	movs	r2, #6
 800835c:	f7f7 ff60 	bl	8000220 <memchr>
 8008360:	2800      	cmp	r0, #0
 8008362:	d03f      	beq.n	80083e4 <_vfiprintf_r+0x22c>
 8008364:	4b29      	ldr	r3, [pc, #164]	; (800840c <_vfiprintf_r+0x254>)
 8008366:	bb1b      	cbnz	r3, 80083b0 <_vfiprintf_r+0x1f8>
 8008368:	9b03      	ldr	r3, [sp, #12]
 800836a:	3307      	adds	r3, #7
 800836c:	f023 0307 	bic.w	r3, r3, #7
 8008370:	3308      	adds	r3, #8
 8008372:	9303      	str	r3, [sp, #12]
 8008374:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008376:	443b      	add	r3, r7
 8008378:	9309      	str	r3, [sp, #36]	; 0x24
 800837a:	e767      	b.n	800824c <_vfiprintf_r+0x94>
 800837c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008380:	460c      	mov	r4, r1
 8008382:	2001      	movs	r0, #1
 8008384:	e7a5      	b.n	80082d2 <_vfiprintf_r+0x11a>
 8008386:	2300      	movs	r3, #0
 8008388:	3401      	adds	r4, #1
 800838a:	9305      	str	r3, [sp, #20]
 800838c:	4619      	mov	r1, r3
 800838e:	f04f 0c0a 	mov.w	ip, #10
 8008392:	4620      	mov	r0, r4
 8008394:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008398:	3a30      	subs	r2, #48	; 0x30
 800839a:	2a09      	cmp	r2, #9
 800839c:	d903      	bls.n	80083a6 <_vfiprintf_r+0x1ee>
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d0c5      	beq.n	800832e <_vfiprintf_r+0x176>
 80083a2:	9105      	str	r1, [sp, #20]
 80083a4:	e7c3      	b.n	800832e <_vfiprintf_r+0x176>
 80083a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80083aa:	4604      	mov	r4, r0
 80083ac:	2301      	movs	r3, #1
 80083ae:	e7f0      	b.n	8008392 <_vfiprintf_r+0x1da>
 80083b0:	ab03      	add	r3, sp, #12
 80083b2:	9300      	str	r3, [sp, #0]
 80083b4:	462a      	mov	r2, r5
 80083b6:	4b16      	ldr	r3, [pc, #88]	; (8008410 <_vfiprintf_r+0x258>)
 80083b8:	a904      	add	r1, sp, #16
 80083ba:	4630      	mov	r0, r6
 80083bc:	f7fc f83c 	bl	8004438 <_printf_float>
 80083c0:	4607      	mov	r7, r0
 80083c2:	1c78      	adds	r0, r7, #1
 80083c4:	d1d6      	bne.n	8008374 <_vfiprintf_r+0x1bc>
 80083c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80083c8:	07d9      	lsls	r1, r3, #31
 80083ca:	d405      	bmi.n	80083d8 <_vfiprintf_r+0x220>
 80083cc:	89ab      	ldrh	r3, [r5, #12]
 80083ce:	059a      	lsls	r2, r3, #22
 80083d0:	d402      	bmi.n	80083d8 <_vfiprintf_r+0x220>
 80083d2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80083d4:	f000 faa1 	bl	800891a <__retarget_lock_release_recursive>
 80083d8:	89ab      	ldrh	r3, [r5, #12]
 80083da:	065b      	lsls	r3, r3, #25
 80083dc:	f53f af12 	bmi.w	8008204 <_vfiprintf_r+0x4c>
 80083e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80083e2:	e711      	b.n	8008208 <_vfiprintf_r+0x50>
 80083e4:	ab03      	add	r3, sp, #12
 80083e6:	9300      	str	r3, [sp, #0]
 80083e8:	462a      	mov	r2, r5
 80083ea:	4b09      	ldr	r3, [pc, #36]	; (8008410 <_vfiprintf_r+0x258>)
 80083ec:	a904      	add	r1, sp, #16
 80083ee:	4630      	mov	r0, r6
 80083f0:	f7fc fac6 	bl	8004980 <_printf_i>
 80083f4:	e7e4      	b.n	80083c0 <_vfiprintf_r+0x208>
 80083f6:	bf00      	nop
 80083f8:	0800909c 	.word	0x0800909c
 80083fc:	080090bc 	.word	0x080090bc
 8008400:	0800907c 	.word	0x0800907c
 8008404:	0800902c 	.word	0x0800902c
 8008408:	08009036 	.word	0x08009036
 800840c:	08004439 	.word	0x08004439
 8008410:	08008195 	.word	0x08008195
 8008414:	08009032 	.word	0x08009032

08008418 <__swbuf_r>:
 8008418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800841a:	460e      	mov	r6, r1
 800841c:	4614      	mov	r4, r2
 800841e:	4605      	mov	r5, r0
 8008420:	b118      	cbz	r0, 800842a <__swbuf_r+0x12>
 8008422:	6983      	ldr	r3, [r0, #24]
 8008424:	b90b      	cbnz	r3, 800842a <__swbuf_r+0x12>
 8008426:	f000 f9d9 	bl	80087dc <__sinit>
 800842a:	4b21      	ldr	r3, [pc, #132]	; (80084b0 <__swbuf_r+0x98>)
 800842c:	429c      	cmp	r4, r3
 800842e:	d12b      	bne.n	8008488 <__swbuf_r+0x70>
 8008430:	686c      	ldr	r4, [r5, #4]
 8008432:	69a3      	ldr	r3, [r4, #24]
 8008434:	60a3      	str	r3, [r4, #8]
 8008436:	89a3      	ldrh	r3, [r4, #12]
 8008438:	071a      	lsls	r2, r3, #28
 800843a:	d52f      	bpl.n	800849c <__swbuf_r+0x84>
 800843c:	6923      	ldr	r3, [r4, #16]
 800843e:	b36b      	cbz	r3, 800849c <__swbuf_r+0x84>
 8008440:	6923      	ldr	r3, [r4, #16]
 8008442:	6820      	ldr	r0, [r4, #0]
 8008444:	1ac0      	subs	r0, r0, r3
 8008446:	6963      	ldr	r3, [r4, #20]
 8008448:	b2f6      	uxtb	r6, r6
 800844a:	4283      	cmp	r3, r0
 800844c:	4637      	mov	r7, r6
 800844e:	dc04      	bgt.n	800845a <__swbuf_r+0x42>
 8008450:	4621      	mov	r1, r4
 8008452:	4628      	mov	r0, r5
 8008454:	f000 f92e 	bl	80086b4 <_fflush_r>
 8008458:	bb30      	cbnz	r0, 80084a8 <__swbuf_r+0x90>
 800845a:	68a3      	ldr	r3, [r4, #8]
 800845c:	3b01      	subs	r3, #1
 800845e:	60a3      	str	r3, [r4, #8]
 8008460:	6823      	ldr	r3, [r4, #0]
 8008462:	1c5a      	adds	r2, r3, #1
 8008464:	6022      	str	r2, [r4, #0]
 8008466:	701e      	strb	r6, [r3, #0]
 8008468:	6963      	ldr	r3, [r4, #20]
 800846a:	3001      	adds	r0, #1
 800846c:	4283      	cmp	r3, r0
 800846e:	d004      	beq.n	800847a <__swbuf_r+0x62>
 8008470:	89a3      	ldrh	r3, [r4, #12]
 8008472:	07db      	lsls	r3, r3, #31
 8008474:	d506      	bpl.n	8008484 <__swbuf_r+0x6c>
 8008476:	2e0a      	cmp	r6, #10
 8008478:	d104      	bne.n	8008484 <__swbuf_r+0x6c>
 800847a:	4621      	mov	r1, r4
 800847c:	4628      	mov	r0, r5
 800847e:	f000 f919 	bl	80086b4 <_fflush_r>
 8008482:	b988      	cbnz	r0, 80084a8 <__swbuf_r+0x90>
 8008484:	4638      	mov	r0, r7
 8008486:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008488:	4b0a      	ldr	r3, [pc, #40]	; (80084b4 <__swbuf_r+0x9c>)
 800848a:	429c      	cmp	r4, r3
 800848c:	d101      	bne.n	8008492 <__swbuf_r+0x7a>
 800848e:	68ac      	ldr	r4, [r5, #8]
 8008490:	e7cf      	b.n	8008432 <__swbuf_r+0x1a>
 8008492:	4b09      	ldr	r3, [pc, #36]	; (80084b8 <__swbuf_r+0xa0>)
 8008494:	429c      	cmp	r4, r3
 8008496:	bf08      	it	eq
 8008498:	68ec      	ldreq	r4, [r5, #12]
 800849a:	e7ca      	b.n	8008432 <__swbuf_r+0x1a>
 800849c:	4621      	mov	r1, r4
 800849e:	4628      	mov	r0, r5
 80084a0:	f000 f80c 	bl	80084bc <__swsetup_r>
 80084a4:	2800      	cmp	r0, #0
 80084a6:	d0cb      	beq.n	8008440 <__swbuf_r+0x28>
 80084a8:	f04f 37ff 	mov.w	r7, #4294967295
 80084ac:	e7ea      	b.n	8008484 <__swbuf_r+0x6c>
 80084ae:	bf00      	nop
 80084b0:	0800909c 	.word	0x0800909c
 80084b4:	080090bc 	.word	0x080090bc
 80084b8:	0800907c 	.word	0x0800907c

080084bc <__swsetup_r>:
 80084bc:	4b32      	ldr	r3, [pc, #200]	; (8008588 <__swsetup_r+0xcc>)
 80084be:	b570      	push	{r4, r5, r6, lr}
 80084c0:	681d      	ldr	r5, [r3, #0]
 80084c2:	4606      	mov	r6, r0
 80084c4:	460c      	mov	r4, r1
 80084c6:	b125      	cbz	r5, 80084d2 <__swsetup_r+0x16>
 80084c8:	69ab      	ldr	r3, [r5, #24]
 80084ca:	b913      	cbnz	r3, 80084d2 <__swsetup_r+0x16>
 80084cc:	4628      	mov	r0, r5
 80084ce:	f000 f985 	bl	80087dc <__sinit>
 80084d2:	4b2e      	ldr	r3, [pc, #184]	; (800858c <__swsetup_r+0xd0>)
 80084d4:	429c      	cmp	r4, r3
 80084d6:	d10f      	bne.n	80084f8 <__swsetup_r+0x3c>
 80084d8:	686c      	ldr	r4, [r5, #4]
 80084da:	89a3      	ldrh	r3, [r4, #12]
 80084dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80084e0:	0719      	lsls	r1, r3, #28
 80084e2:	d42c      	bmi.n	800853e <__swsetup_r+0x82>
 80084e4:	06dd      	lsls	r5, r3, #27
 80084e6:	d411      	bmi.n	800850c <__swsetup_r+0x50>
 80084e8:	2309      	movs	r3, #9
 80084ea:	6033      	str	r3, [r6, #0]
 80084ec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80084f0:	81a3      	strh	r3, [r4, #12]
 80084f2:	f04f 30ff 	mov.w	r0, #4294967295
 80084f6:	e03e      	b.n	8008576 <__swsetup_r+0xba>
 80084f8:	4b25      	ldr	r3, [pc, #148]	; (8008590 <__swsetup_r+0xd4>)
 80084fa:	429c      	cmp	r4, r3
 80084fc:	d101      	bne.n	8008502 <__swsetup_r+0x46>
 80084fe:	68ac      	ldr	r4, [r5, #8]
 8008500:	e7eb      	b.n	80084da <__swsetup_r+0x1e>
 8008502:	4b24      	ldr	r3, [pc, #144]	; (8008594 <__swsetup_r+0xd8>)
 8008504:	429c      	cmp	r4, r3
 8008506:	bf08      	it	eq
 8008508:	68ec      	ldreq	r4, [r5, #12]
 800850a:	e7e6      	b.n	80084da <__swsetup_r+0x1e>
 800850c:	0758      	lsls	r0, r3, #29
 800850e:	d512      	bpl.n	8008536 <__swsetup_r+0x7a>
 8008510:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008512:	b141      	cbz	r1, 8008526 <__swsetup_r+0x6a>
 8008514:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008518:	4299      	cmp	r1, r3
 800851a:	d002      	beq.n	8008522 <__swsetup_r+0x66>
 800851c:	4630      	mov	r0, r6
 800851e:	f7ff fb25 	bl	8007b6c <_free_r>
 8008522:	2300      	movs	r3, #0
 8008524:	6363      	str	r3, [r4, #52]	; 0x34
 8008526:	89a3      	ldrh	r3, [r4, #12]
 8008528:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800852c:	81a3      	strh	r3, [r4, #12]
 800852e:	2300      	movs	r3, #0
 8008530:	6063      	str	r3, [r4, #4]
 8008532:	6923      	ldr	r3, [r4, #16]
 8008534:	6023      	str	r3, [r4, #0]
 8008536:	89a3      	ldrh	r3, [r4, #12]
 8008538:	f043 0308 	orr.w	r3, r3, #8
 800853c:	81a3      	strh	r3, [r4, #12]
 800853e:	6923      	ldr	r3, [r4, #16]
 8008540:	b94b      	cbnz	r3, 8008556 <__swsetup_r+0x9a>
 8008542:	89a3      	ldrh	r3, [r4, #12]
 8008544:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008548:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800854c:	d003      	beq.n	8008556 <__swsetup_r+0x9a>
 800854e:	4621      	mov	r1, r4
 8008550:	4630      	mov	r0, r6
 8008552:	f000 fa09 	bl	8008968 <__smakebuf_r>
 8008556:	89a0      	ldrh	r0, [r4, #12]
 8008558:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800855c:	f010 0301 	ands.w	r3, r0, #1
 8008560:	d00a      	beq.n	8008578 <__swsetup_r+0xbc>
 8008562:	2300      	movs	r3, #0
 8008564:	60a3      	str	r3, [r4, #8]
 8008566:	6963      	ldr	r3, [r4, #20]
 8008568:	425b      	negs	r3, r3
 800856a:	61a3      	str	r3, [r4, #24]
 800856c:	6923      	ldr	r3, [r4, #16]
 800856e:	b943      	cbnz	r3, 8008582 <__swsetup_r+0xc6>
 8008570:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008574:	d1ba      	bne.n	80084ec <__swsetup_r+0x30>
 8008576:	bd70      	pop	{r4, r5, r6, pc}
 8008578:	0781      	lsls	r1, r0, #30
 800857a:	bf58      	it	pl
 800857c:	6963      	ldrpl	r3, [r4, #20]
 800857e:	60a3      	str	r3, [r4, #8]
 8008580:	e7f4      	b.n	800856c <__swsetup_r+0xb0>
 8008582:	2000      	movs	r0, #0
 8008584:	e7f7      	b.n	8008576 <__swsetup_r+0xba>
 8008586:	bf00      	nop
 8008588:	2000000c 	.word	0x2000000c
 800858c:	0800909c 	.word	0x0800909c
 8008590:	080090bc 	.word	0x080090bc
 8008594:	0800907c 	.word	0x0800907c

08008598 <abort>:
 8008598:	b508      	push	{r3, lr}
 800859a:	2006      	movs	r0, #6
 800859c:	f000 fa54 	bl	8008a48 <raise>
 80085a0:	2001      	movs	r0, #1
 80085a2:	f7f8 fff1 	bl	8001588 <_exit>
	...

080085a8 <__sflush_r>:
 80085a8:	898a      	ldrh	r2, [r1, #12]
 80085aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085ae:	4605      	mov	r5, r0
 80085b0:	0710      	lsls	r0, r2, #28
 80085b2:	460c      	mov	r4, r1
 80085b4:	d458      	bmi.n	8008668 <__sflush_r+0xc0>
 80085b6:	684b      	ldr	r3, [r1, #4]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	dc05      	bgt.n	80085c8 <__sflush_r+0x20>
 80085bc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80085be:	2b00      	cmp	r3, #0
 80085c0:	dc02      	bgt.n	80085c8 <__sflush_r+0x20>
 80085c2:	2000      	movs	r0, #0
 80085c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80085c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80085ca:	2e00      	cmp	r6, #0
 80085cc:	d0f9      	beq.n	80085c2 <__sflush_r+0x1a>
 80085ce:	2300      	movs	r3, #0
 80085d0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80085d4:	682f      	ldr	r7, [r5, #0]
 80085d6:	602b      	str	r3, [r5, #0]
 80085d8:	d032      	beq.n	8008640 <__sflush_r+0x98>
 80085da:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80085dc:	89a3      	ldrh	r3, [r4, #12]
 80085de:	075a      	lsls	r2, r3, #29
 80085e0:	d505      	bpl.n	80085ee <__sflush_r+0x46>
 80085e2:	6863      	ldr	r3, [r4, #4]
 80085e4:	1ac0      	subs	r0, r0, r3
 80085e6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80085e8:	b10b      	cbz	r3, 80085ee <__sflush_r+0x46>
 80085ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80085ec:	1ac0      	subs	r0, r0, r3
 80085ee:	2300      	movs	r3, #0
 80085f0:	4602      	mov	r2, r0
 80085f2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80085f4:	6a21      	ldr	r1, [r4, #32]
 80085f6:	4628      	mov	r0, r5
 80085f8:	47b0      	blx	r6
 80085fa:	1c43      	adds	r3, r0, #1
 80085fc:	89a3      	ldrh	r3, [r4, #12]
 80085fe:	d106      	bne.n	800860e <__sflush_r+0x66>
 8008600:	6829      	ldr	r1, [r5, #0]
 8008602:	291d      	cmp	r1, #29
 8008604:	d82c      	bhi.n	8008660 <__sflush_r+0xb8>
 8008606:	4a2a      	ldr	r2, [pc, #168]	; (80086b0 <__sflush_r+0x108>)
 8008608:	40ca      	lsrs	r2, r1
 800860a:	07d6      	lsls	r6, r2, #31
 800860c:	d528      	bpl.n	8008660 <__sflush_r+0xb8>
 800860e:	2200      	movs	r2, #0
 8008610:	6062      	str	r2, [r4, #4]
 8008612:	04d9      	lsls	r1, r3, #19
 8008614:	6922      	ldr	r2, [r4, #16]
 8008616:	6022      	str	r2, [r4, #0]
 8008618:	d504      	bpl.n	8008624 <__sflush_r+0x7c>
 800861a:	1c42      	adds	r2, r0, #1
 800861c:	d101      	bne.n	8008622 <__sflush_r+0x7a>
 800861e:	682b      	ldr	r3, [r5, #0]
 8008620:	b903      	cbnz	r3, 8008624 <__sflush_r+0x7c>
 8008622:	6560      	str	r0, [r4, #84]	; 0x54
 8008624:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008626:	602f      	str	r7, [r5, #0]
 8008628:	2900      	cmp	r1, #0
 800862a:	d0ca      	beq.n	80085c2 <__sflush_r+0x1a>
 800862c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008630:	4299      	cmp	r1, r3
 8008632:	d002      	beq.n	800863a <__sflush_r+0x92>
 8008634:	4628      	mov	r0, r5
 8008636:	f7ff fa99 	bl	8007b6c <_free_r>
 800863a:	2000      	movs	r0, #0
 800863c:	6360      	str	r0, [r4, #52]	; 0x34
 800863e:	e7c1      	b.n	80085c4 <__sflush_r+0x1c>
 8008640:	6a21      	ldr	r1, [r4, #32]
 8008642:	2301      	movs	r3, #1
 8008644:	4628      	mov	r0, r5
 8008646:	47b0      	blx	r6
 8008648:	1c41      	adds	r1, r0, #1
 800864a:	d1c7      	bne.n	80085dc <__sflush_r+0x34>
 800864c:	682b      	ldr	r3, [r5, #0]
 800864e:	2b00      	cmp	r3, #0
 8008650:	d0c4      	beq.n	80085dc <__sflush_r+0x34>
 8008652:	2b1d      	cmp	r3, #29
 8008654:	d001      	beq.n	800865a <__sflush_r+0xb2>
 8008656:	2b16      	cmp	r3, #22
 8008658:	d101      	bne.n	800865e <__sflush_r+0xb6>
 800865a:	602f      	str	r7, [r5, #0]
 800865c:	e7b1      	b.n	80085c2 <__sflush_r+0x1a>
 800865e:	89a3      	ldrh	r3, [r4, #12]
 8008660:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008664:	81a3      	strh	r3, [r4, #12]
 8008666:	e7ad      	b.n	80085c4 <__sflush_r+0x1c>
 8008668:	690f      	ldr	r7, [r1, #16]
 800866a:	2f00      	cmp	r7, #0
 800866c:	d0a9      	beq.n	80085c2 <__sflush_r+0x1a>
 800866e:	0793      	lsls	r3, r2, #30
 8008670:	680e      	ldr	r6, [r1, #0]
 8008672:	bf08      	it	eq
 8008674:	694b      	ldreq	r3, [r1, #20]
 8008676:	600f      	str	r7, [r1, #0]
 8008678:	bf18      	it	ne
 800867a:	2300      	movne	r3, #0
 800867c:	eba6 0807 	sub.w	r8, r6, r7
 8008680:	608b      	str	r3, [r1, #8]
 8008682:	f1b8 0f00 	cmp.w	r8, #0
 8008686:	dd9c      	ble.n	80085c2 <__sflush_r+0x1a>
 8008688:	6a21      	ldr	r1, [r4, #32]
 800868a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800868c:	4643      	mov	r3, r8
 800868e:	463a      	mov	r2, r7
 8008690:	4628      	mov	r0, r5
 8008692:	47b0      	blx	r6
 8008694:	2800      	cmp	r0, #0
 8008696:	dc06      	bgt.n	80086a6 <__sflush_r+0xfe>
 8008698:	89a3      	ldrh	r3, [r4, #12]
 800869a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800869e:	81a3      	strh	r3, [r4, #12]
 80086a0:	f04f 30ff 	mov.w	r0, #4294967295
 80086a4:	e78e      	b.n	80085c4 <__sflush_r+0x1c>
 80086a6:	4407      	add	r7, r0
 80086a8:	eba8 0800 	sub.w	r8, r8, r0
 80086ac:	e7e9      	b.n	8008682 <__sflush_r+0xda>
 80086ae:	bf00      	nop
 80086b0:	20400001 	.word	0x20400001

080086b4 <_fflush_r>:
 80086b4:	b538      	push	{r3, r4, r5, lr}
 80086b6:	690b      	ldr	r3, [r1, #16]
 80086b8:	4605      	mov	r5, r0
 80086ba:	460c      	mov	r4, r1
 80086bc:	b913      	cbnz	r3, 80086c4 <_fflush_r+0x10>
 80086be:	2500      	movs	r5, #0
 80086c0:	4628      	mov	r0, r5
 80086c2:	bd38      	pop	{r3, r4, r5, pc}
 80086c4:	b118      	cbz	r0, 80086ce <_fflush_r+0x1a>
 80086c6:	6983      	ldr	r3, [r0, #24]
 80086c8:	b90b      	cbnz	r3, 80086ce <_fflush_r+0x1a>
 80086ca:	f000 f887 	bl	80087dc <__sinit>
 80086ce:	4b14      	ldr	r3, [pc, #80]	; (8008720 <_fflush_r+0x6c>)
 80086d0:	429c      	cmp	r4, r3
 80086d2:	d11b      	bne.n	800870c <_fflush_r+0x58>
 80086d4:	686c      	ldr	r4, [r5, #4]
 80086d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d0ef      	beq.n	80086be <_fflush_r+0xa>
 80086de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80086e0:	07d0      	lsls	r0, r2, #31
 80086e2:	d404      	bmi.n	80086ee <_fflush_r+0x3a>
 80086e4:	0599      	lsls	r1, r3, #22
 80086e6:	d402      	bmi.n	80086ee <_fflush_r+0x3a>
 80086e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80086ea:	f000 f915 	bl	8008918 <__retarget_lock_acquire_recursive>
 80086ee:	4628      	mov	r0, r5
 80086f0:	4621      	mov	r1, r4
 80086f2:	f7ff ff59 	bl	80085a8 <__sflush_r>
 80086f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80086f8:	07da      	lsls	r2, r3, #31
 80086fa:	4605      	mov	r5, r0
 80086fc:	d4e0      	bmi.n	80086c0 <_fflush_r+0xc>
 80086fe:	89a3      	ldrh	r3, [r4, #12]
 8008700:	059b      	lsls	r3, r3, #22
 8008702:	d4dd      	bmi.n	80086c0 <_fflush_r+0xc>
 8008704:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008706:	f000 f908 	bl	800891a <__retarget_lock_release_recursive>
 800870a:	e7d9      	b.n	80086c0 <_fflush_r+0xc>
 800870c:	4b05      	ldr	r3, [pc, #20]	; (8008724 <_fflush_r+0x70>)
 800870e:	429c      	cmp	r4, r3
 8008710:	d101      	bne.n	8008716 <_fflush_r+0x62>
 8008712:	68ac      	ldr	r4, [r5, #8]
 8008714:	e7df      	b.n	80086d6 <_fflush_r+0x22>
 8008716:	4b04      	ldr	r3, [pc, #16]	; (8008728 <_fflush_r+0x74>)
 8008718:	429c      	cmp	r4, r3
 800871a:	bf08      	it	eq
 800871c:	68ec      	ldreq	r4, [r5, #12]
 800871e:	e7da      	b.n	80086d6 <_fflush_r+0x22>
 8008720:	0800909c 	.word	0x0800909c
 8008724:	080090bc 	.word	0x080090bc
 8008728:	0800907c 	.word	0x0800907c

0800872c <std>:
 800872c:	2300      	movs	r3, #0
 800872e:	b510      	push	{r4, lr}
 8008730:	4604      	mov	r4, r0
 8008732:	e9c0 3300 	strd	r3, r3, [r0]
 8008736:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800873a:	6083      	str	r3, [r0, #8]
 800873c:	8181      	strh	r1, [r0, #12]
 800873e:	6643      	str	r3, [r0, #100]	; 0x64
 8008740:	81c2      	strh	r2, [r0, #14]
 8008742:	6183      	str	r3, [r0, #24]
 8008744:	4619      	mov	r1, r3
 8008746:	2208      	movs	r2, #8
 8008748:	305c      	adds	r0, #92	; 0x5c
 800874a:	f7fb fdcd 	bl	80042e8 <memset>
 800874e:	4b05      	ldr	r3, [pc, #20]	; (8008764 <std+0x38>)
 8008750:	6263      	str	r3, [r4, #36]	; 0x24
 8008752:	4b05      	ldr	r3, [pc, #20]	; (8008768 <std+0x3c>)
 8008754:	62a3      	str	r3, [r4, #40]	; 0x28
 8008756:	4b05      	ldr	r3, [pc, #20]	; (800876c <std+0x40>)
 8008758:	62e3      	str	r3, [r4, #44]	; 0x2c
 800875a:	4b05      	ldr	r3, [pc, #20]	; (8008770 <std+0x44>)
 800875c:	6224      	str	r4, [r4, #32]
 800875e:	6323      	str	r3, [r4, #48]	; 0x30
 8008760:	bd10      	pop	{r4, pc}
 8008762:	bf00      	nop
 8008764:	08008a81 	.word	0x08008a81
 8008768:	08008aa3 	.word	0x08008aa3
 800876c:	08008adb 	.word	0x08008adb
 8008770:	08008aff 	.word	0x08008aff

08008774 <_cleanup_r>:
 8008774:	4901      	ldr	r1, [pc, #4]	; (800877c <_cleanup_r+0x8>)
 8008776:	f000 b8af 	b.w	80088d8 <_fwalk_reent>
 800877a:	bf00      	nop
 800877c:	080086b5 	.word	0x080086b5

08008780 <__sfmoreglue>:
 8008780:	b570      	push	{r4, r5, r6, lr}
 8008782:	2268      	movs	r2, #104	; 0x68
 8008784:	1e4d      	subs	r5, r1, #1
 8008786:	4355      	muls	r5, r2
 8008788:	460e      	mov	r6, r1
 800878a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800878e:	f7ff fa59 	bl	8007c44 <_malloc_r>
 8008792:	4604      	mov	r4, r0
 8008794:	b140      	cbz	r0, 80087a8 <__sfmoreglue+0x28>
 8008796:	2100      	movs	r1, #0
 8008798:	e9c0 1600 	strd	r1, r6, [r0]
 800879c:	300c      	adds	r0, #12
 800879e:	60a0      	str	r0, [r4, #8]
 80087a0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80087a4:	f7fb fda0 	bl	80042e8 <memset>
 80087a8:	4620      	mov	r0, r4
 80087aa:	bd70      	pop	{r4, r5, r6, pc}

080087ac <__sfp_lock_acquire>:
 80087ac:	4801      	ldr	r0, [pc, #4]	; (80087b4 <__sfp_lock_acquire+0x8>)
 80087ae:	f000 b8b3 	b.w	8008918 <__retarget_lock_acquire_recursive>
 80087b2:	bf00      	nop
 80087b4:	200002a5 	.word	0x200002a5

080087b8 <__sfp_lock_release>:
 80087b8:	4801      	ldr	r0, [pc, #4]	; (80087c0 <__sfp_lock_release+0x8>)
 80087ba:	f000 b8ae 	b.w	800891a <__retarget_lock_release_recursive>
 80087be:	bf00      	nop
 80087c0:	200002a5 	.word	0x200002a5

080087c4 <__sinit_lock_acquire>:
 80087c4:	4801      	ldr	r0, [pc, #4]	; (80087cc <__sinit_lock_acquire+0x8>)
 80087c6:	f000 b8a7 	b.w	8008918 <__retarget_lock_acquire_recursive>
 80087ca:	bf00      	nop
 80087cc:	200002a6 	.word	0x200002a6

080087d0 <__sinit_lock_release>:
 80087d0:	4801      	ldr	r0, [pc, #4]	; (80087d8 <__sinit_lock_release+0x8>)
 80087d2:	f000 b8a2 	b.w	800891a <__retarget_lock_release_recursive>
 80087d6:	bf00      	nop
 80087d8:	200002a6 	.word	0x200002a6

080087dc <__sinit>:
 80087dc:	b510      	push	{r4, lr}
 80087de:	4604      	mov	r4, r0
 80087e0:	f7ff fff0 	bl	80087c4 <__sinit_lock_acquire>
 80087e4:	69a3      	ldr	r3, [r4, #24]
 80087e6:	b11b      	cbz	r3, 80087f0 <__sinit+0x14>
 80087e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80087ec:	f7ff bff0 	b.w	80087d0 <__sinit_lock_release>
 80087f0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80087f4:	6523      	str	r3, [r4, #80]	; 0x50
 80087f6:	4b13      	ldr	r3, [pc, #76]	; (8008844 <__sinit+0x68>)
 80087f8:	4a13      	ldr	r2, [pc, #76]	; (8008848 <__sinit+0x6c>)
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	62a2      	str	r2, [r4, #40]	; 0x28
 80087fe:	42a3      	cmp	r3, r4
 8008800:	bf04      	itt	eq
 8008802:	2301      	moveq	r3, #1
 8008804:	61a3      	streq	r3, [r4, #24]
 8008806:	4620      	mov	r0, r4
 8008808:	f000 f820 	bl	800884c <__sfp>
 800880c:	6060      	str	r0, [r4, #4]
 800880e:	4620      	mov	r0, r4
 8008810:	f000 f81c 	bl	800884c <__sfp>
 8008814:	60a0      	str	r0, [r4, #8]
 8008816:	4620      	mov	r0, r4
 8008818:	f000 f818 	bl	800884c <__sfp>
 800881c:	2200      	movs	r2, #0
 800881e:	60e0      	str	r0, [r4, #12]
 8008820:	2104      	movs	r1, #4
 8008822:	6860      	ldr	r0, [r4, #4]
 8008824:	f7ff ff82 	bl	800872c <std>
 8008828:	68a0      	ldr	r0, [r4, #8]
 800882a:	2201      	movs	r2, #1
 800882c:	2109      	movs	r1, #9
 800882e:	f7ff ff7d 	bl	800872c <std>
 8008832:	68e0      	ldr	r0, [r4, #12]
 8008834:	2202      	movs	r2, #2
 8008836:	2112      	movs	r1, #18
 8008838:	f7ff ff78 	bl	800872c <std>
 800883c:	2301      	movs	r3, #1
 800883e:	61a3      	str	r3, [r4, #24]
 8008840:	e7d2      	b.n	80087e8 <__sinit+0xc>
 8008842:	bf00      	nop
 8008844:	08008c38 	.word	0x08008c38
 8008848:	08008775 	.word	0x08008775

0800884c <__sfp>:
 800884c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800884e:	4607      	mov	r7, r0
 8008850:	f7ff ffac 	bl	80087ac <__sfp_lock_acquire>
 8008854:	4b1e      	ldr	r3, [pc, #120]	; (80088d0 <__sfp+0x84>)
 8008856:	681e      	ldr	r6, [r3, #0]
 8008858:	69b3      	ldr	r3, [r6, #24]
 800885a:	b913      	cbnz	r3, 8008862 <__sfp+0x16>
 800885c:	4630      	mov	r0, r6
 800885e:	f7ff ffbd 	bl	80087dc <__sinit>
 8008862:	3648      	adds	r6, #72	; 0x48
 8008864:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008868:	3b01      	subs	r3, #1
 800886a:	d503      	bpl.n	8008874 <__sfp+0x28>
 800886c:	6833      	ldr	r3, [r6, #0]
 800886e:	b30b      	cbz	r3, 80088b4 <__sfp+0x68>
 8008870:	6836      	ldr	r6, [r6, #0]
 8008872:	e7f7      	b.n	8008864 <__sfp+0x18>
 8008874:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008878:	b9d5      	cbnz	r5, 80088b0 <__sfp+0x64>
 800887a:	4b16      	ldr	r3, [pc, #88]	; (80088d4 <__sfp+0x88>)
 800887c:	60e3      	str	r3, [r4, #12]
 800887e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008882:	6665      	str	r5, [r4, #100]	; 0x64
 8008884:	f000 f847 	bl	8008916 <__retarget_lock_init_recursive>
 8008888:	f7ff ff96 	bl	80087b8 <__sfp_lock_release>
 800888c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008890:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008894:	6025      	str	r5, [r4, #0]
 8008896:	61a5      	str	r5, [r4, #24]
 8008898:	2208      	movs	r2, #8
 800889a:	4629      	mov	r1, r5
 800889c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80088a0:	f7fb fd22 	bl	80042e8 <memset>
 80088a4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80088a8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80088ac:	4620      	mov	r0, r4
 80088ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80088b0:	3468      	adds	r4, #104	; 0x68
 80088b2:	e7d9      	b.n	8008868 <__sfp+0x1c>
 80088b4:	2104      	movs	r1, #4
 80088b6:	4638      	mov	r0, r7
 80088b8:	f7ff ff62 	bl	8008780 <__sfmoreglue>
 80088bc:	4604      	mov	r4, r0
 80088be:	6030      	str	r0, [r6, #0]
 80088c0:	2800      	cmp	r0, #0
 80088c2:	d1d5      	bne.n	8008870 <__sfp+0x24>
 80088c4:	f7ff ff78 	bl	80087b8 <__sfp_lock_release>
 80088c8:	230c      	movs	r3, #12
 80088ca:	603b      	str	r3, [r7, #0]
 80088cc:	e7ee      	b.n	80088ac <__sfp+0x60>
 80088ce:	bf00      	nop
 80088d0:	08008c38 	.word	0x08008c38
 80088d4:	ffff0001 	.word	0xffff0001

080088d8 <_fwalk_reent>:
 80088d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80088dc:	4606      	mov	r6, r0
 80088de:	4688      	mov	r8, r1
 80088e0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80088e4:	2700      	movs	r7, #0
 80088e6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80088ea:	f1b9 0901 	subs.w	r9, r9, #1
 80088ee:	d505      	bpl.n	80088fc <_fwalk_reent+0x24>
 80088f0:	6824      	ldr	r4, [r4, #0]
 80088f2:	2c00      	cmp	r4, #0
 80088f4:	d1f7      	bne.n	80088e6 <_fwalk_reent+0xe>
 80088f6:	4638      	mov	r0, r7
 80088f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088fc:	89ab      	ldrh	r3, [r5, #12]
 80088fe:	2b01      	cmp	r3, #1
 8008900:	d907      	bls.n	8008912 <_fwalk_reent+0x3a>
 8008902:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008906:	3301      	adds	r3, #1
 8008908:	d003      	beq.n	8008912 <_fwalk_reent+0x3a>
 800890a:	4629      	mov	r1, r5
 800890c:	4630      	mov	r0, r6
 800890e:	47c0      	blx	r8
 8008910:	4307      	orrs	r7, r0
 8008912:	3568      	adds	r5, #104	; 0x68
 8008914:	e7e9      	b.n	80088ea <_fwalk_reent+0x12>

08008916 <__retarget_lock_init_recursive>:
 8008916:	4770      	bx	lr

08008918 <__retarget_lock_acquire_recursive>:
 8008918:	4770      	bx	lr

0800891a <__retarget_lock_release_recursive>:
 800891a:	4770      	bx	lr

0800891c <__swhatbuf_r>:
 800891c:	b570      	push	{r4, r5, r6, lr}
 800891e:	460e      	mov	r6, r1
 8008920:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008924:	2900      	cmp	r1, #0
 8008926:	b096      	sub	sp, #88	; 0x58
 8008928:	4614      	mov	r4, r2
 800892a:	461d      	mov	r5, r3
 800892c:	da08      	bge.n	8008940 <__swhatbuf_r+0x24>
 800892e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008932:	2200      	movs	r2, #0
 8008934:	602a      	str	r2, [r5, #0]
 8008936:	061a      	lsls	r2, r3, #24
 8008938:	d410      	bmi.n	800895c <__swhatbuf_r+0x40>
 800893a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800893e:	e00e      	b.n	800895e <__swhatbuf_r+0x42>
 8008940:	466a      	mov	r2, sp
 8008942:	f000 f903 	bl	8008b4c <_fstat_r>
 8008946:	2800      	cmp	r0, #0
 8008948:	dbf1      	blt.n	800892e <__swhatbuf_r+0x12>
 800894a:	9a01      	ldr	r2, [sp, #4]
 800894c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008950:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008954:	425a      	negs	r2, r3
 8008956:	415a      	adcs	r2, r3
 8008958:	602a      	str	r2, [r5, #0]
 800895a:	e7ee      	b.n	800893a <__swhatbuf_r+0x1e>
 800895c:	2340      	movs	r3, #64	; 0x40
 800895e:	2000      	movs	r0, #0
 8008960:	6023      	str	r3, [r4, #0]
 8008962:	b016      	add	sp, #88	; 0x58
 8008964:	bd70      	pop	{r4, r5, r6, pc}
	...

08008968 <__smakebuf_r>:
 8008968:	898b      	ldrh	r3, [r1, #12]
 800896a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800896c:	079d      	lsls	r5, r3, #30
 800896e:	4606      	mov	r6, r0
 8008970:	460c      	mov	r4, r1
 8008972:	d507      	bpl.n	8008984 <__smakebuf_r+0x1c>
 8008974:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008978:	6023      	str	r3, [r4, #0]
 800897a:	6123      	str	r3, [r4, #16]
 800897c:	2301      	movs	r3, #1
 800897e:	6163      	str	r3, [r4, #20]
 8008980:	b002      	add	sp, #8
 8008982:	bd70      	pop	{r4, r5, r6, pc}
 8008984:	ab01      	add	r3, sp, #4
 8008986:	466a      	mov	r2, sp
 8008988:	f7ff ffc8 	bl	800891c <__swhatbuf_r>
 800898c:	9900      	ldr	r1, [sp, #0]
 800898e:	4605      	mov	r5, r0
 8008990:	4630      	mov	r0, r6
 8008992:	f7ff f957 	bl	8007c44 <_malloc_r>
 8008996:	b948      	cbnz	r0, 80089ac <__smakebuf_r+0x44>
 8008998:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800899c:	059a      	lsls	r2, r3, #22
 800899e:	d4ef      	bmi.n	8008980 <__smakebuf_r+0x18>
 80089a0:	f023 0303 	bic.w	r3, r3, #3
 80089a4:	f043 0302 	orr.w	r3, r3, #2
 80089a8:	81a3      	strh	r3, [r4, #12]
 80089aa:	e7e3      	b.n	8008974 <__smakebuf_r+0xc>
 80089ac:	4b0d      	ldr	r3, [pc, #52]	; (80089e4 <__smakebuf_r+0x7c>)
 80089ae:	62b3      	str	r3, [r6, #40]	; 0x28
 80089b0:	89a3      	ldrh	r3, [r4, #12]
 80089b2:	6020      	str	r0, [r4, #0]
 80089b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80089b8:	81a3      	strh	r3, [r4, #12]
 80089ba:	9b00      	ldr	r3, [sp, #0]
 80089bc:	6163      	str	r3, [r4, #20]
 80089be:	9b01      	ldr	r3, [sp, #4]
 80089c0:	6120      	str	r0, [r4, #16]
 80089c2:	b15b      	cbz	r3, 80089dc <__smakebuf_r+0x74>
 80089c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80089c8:	4630      	mov	r0, r6
 80089ca:	f000 f8d1 	bl	8008b70 <_isatty_r>
 80089ce:	b128      	cbz	r0, 80089dc <__smakebuf_r+0x74>
 80089d0:	89a3      	ldrh	r3, [r4, #12]
 80089d2:	f023 0303 	bic.w	r3, r3, #3
 80089d6:	f043 0301 	orr.w	r3, r3, #1
 80089da:	81a3      	strh	r3, [r4, #12]
 80089dc:	89a0      	ldrh	r0, [r4, #12]
 80089de:	4305      	orrs	r5, r0
 80089e0:	81a5      	strh	r5, [r4, #12]
 80089e2:	e7cd      	b.n	8008980 <__smakebuf_r+0x18>
 80089e4:	08008775 	.word	0x08008775

080089e8 <_malloc_usable_size_r>:
 80089e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80089ec:	1f18      	subs	r0, r3, #4
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	bfbc      	itt	lt
 80089f2:	580b      	ldrlt	r3, [r1, r0]
 80089f4:	18c0      	addlt	r0, r0, r3
 80089f6:	4770      	bx	lr

080089f8 <_raise_r>:
 80089f8:	291f      	cmp	r1, #31
 80089fa:	b538      	push	{r3, r4, r5, lr}
 80089fc:	4604      	mov	r4, r0
 80089fe:	460d      	mov	r5, r1
 8008a00:	d904      	bls.n	8008a0c <_raise_r+0x14>
 8008a02:	2316      	movs	r3, #22
 8008a04:	6003      	str	r3, [r0, #0]
 8008a06:	f04f 30ff 	mov.w	r0, #4294967295
 8008a0a:	bd38      	pop	{r3, r4, r5, pc}
 8008a0c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008a0e:	b112      	cbz	r2, 8008a16 <_raise_r+0x1e>
 8008a10:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008a14:	b94b      	cbnz	r3, 8008a2a <_raise_r+0x32>
 8008a16:	4620      	mov	r0, r4
 8008a18:	f000 f830 	bl	8008a7c <_getpid_r>
 8008a1c:	462a      	mov	r2, r5
 8008a1e:	4601      	mov	r1, r0
 8008a20:	4620      	mov	r0, r4
 8008a22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008a26:	f000 b817 	b.w	8008a58 <_kill_r>
 8008a2a:	2b01      	cmp	r3, #1
 8008a2c:	d00a      	beq.n	8008a44 <_raise_r+0x4c>
 8008a2e:	1c59      	adds	r1, r3, #1
 8008a30:	d103      	bne.n	8008a3a <_raise_r+0x42>
 8008a32:	2316      	movs	r3, #22
 8008a34:	6003      	str	r3, [r0, #0]
 8008a36:	2001      	movs	r0, #1
 8008a38:	e7e7      	b.n	8008a0a <_raise_r+0x12>
 8008a3a:	2400      	movs	r4, #0
 8008a3c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008a40:	4628      	mov	r0, r5
 8008a42:	4798      	blx	r3
 8008a44:	2000      	movs	r0, #0
 8008a46:	e7e0      	b.n	8008a0a <_raise_r+0x12>

08008a48 <raise>:
 8008a48:	4b02      	ldr	r3, [pc, #8]	; (8008a54 <raise+0xc>)
 8008a4a:	4601      	mov	r1, r0
 8008a4c:	6818      	ldr	r0, [r3, #0]
 8008a4e:	f7ff bfd3 	b.w	80089f8 <_raise_r>
 8008a52:	bf00      	nop
 8008a54:	2000000c 	.word	0x2000000c

08008a58 <_kill_r>:
 8008a58:	b538      	push	{r3, r4, r5, lr}
 8008a5a:	4d07      	ldr	r5, [pc, #28]	; (8008a78 <_kill_r+0x20>)
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	4604      	mov	r4, r0
 8008a60:	4608      	mov	r0, r1
 8008a62:	4611      	mov	r1, r2
 8008a64:	602b      	str	r3, [r5, #0]
 8008a66:	f7f8 fd7f 	bl	8001568 <_kill>
 8008a6a:	1c43      	adds	r3, r0, #1
 8008a6c:	d102      	bne.n	8008a74 <_kill_r+0x1c>
 8008a6e:	682b      	ldr	r3, [r5, #0]
 8008a70:	b103      	cbz	r3, 8008a74 <_kill_r+0x1c>
 8008a72:	6023      	str	r3, [r4, #0]
 8008a74:	bd38      	pop	{r3, r4, r5, pc}
 8008a76:	bf00      	nop
 8008a78:	200002a0 	.word	0x200002a0

08008a7c <_getpid_r>:
 8008a7c:	f7f8 bd6c 	b.w	8001558 <_getpid>

08008a80 <__sread>:
 8008a80:	b510      	push	{r4, lr}
 8008a82:	460c      	mov	r4, r1
 8008a84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a88:	f000 f894 	bl	8008bb4 <_read_r>
 8008a8c:	2800      	cmp	r0, #0
 8008a8e:	bfab      	itete	ge
 8008a90:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008a92:	89a3      	ldrhlt	r3, [r4, #12]
 8008a94:	181b      	addge	r3, r3, r0
 8008a96:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008a9a:	bfac      	ite	ge
 8008a9c:	6563      	strge	r3, [r4, #84]	; 0x54
 8008a9e:	81a3      	strhlt	r3, [r4, #12]
 8008aa0:	bd10      	pop	{r4, pc}

08008aa2 <__swrite>:
 8008aa2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008aa6:	461f      	mov	r7, r3
 8008aa8:	898b      	ldrh	r3, [r1, #12]
 8008aaa:	05db      	lsls	r3, r3, #23
 8008aac:	4605      	mov	r5, r0
 8008aae:	460c      	mov	r4, r1
 8008ab0:	4616      	mov	r6, r2
 8008ab2:	d505      	bpl.n	8008ac0 <__swrite+0x1e>
 8008ab4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ab8:	2302      	movs	r3, #2
 8008aba:	2200      	movs	r2, #0
 8008abc:	f000 f868 	bl	8008b90 <_lseek_r>
 8008ac0:	89a3      	ldrh	r3, [r4, #12]
 8008ac2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008ac6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008aca:	81a3      	strh	r3, [r4, #12]
 8008acc:	4632      	mov	r2, r6
 8008ace:	463b      	mov	r3, r7
 8008ad0:	4628      	mov	r0, r5
 8008ad2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008ad6:	f000 b817 	b.w	8008b08 <_write_r>

08008ada <__sseek>:
 8008ada:	b510      	push	{r4, lr}
 8008adc:	460c      	mov	r4, r1
 8008ade:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ae2:	f000 f855 	bl	8008b90 <_lseek_r>
 8008ae6:	1c43      	adds	r3, r0, #1
 8008ae8:	89a3      	ldrh	r3, [r4, #12]
 8008aea:	bf15      	itete	ne
 8008aec:	6560      	strne	r0, [r4, #84]	; 0x54
 8008aee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008af2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008af6:	81a3      	strheq	r3, [r4, #12]
 8008af8:	bf18      	it	ne
 8008afa:	81a3      	strhne	r3, [r4, #12]
 8008afc:	bd10      	pop	{r4, pc}

08008afe <__sclose>:
 8008afe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b02:	f000 b813 	b.w	8008b2c <_close_r>
	...

08008b08 <_write_r>:
 8008b08:	b538      	push	{r3, r4, r5, lr}
 8008b0a:	4d07      	ldr	r5, [pc, #28]	; (8008b28 <_write_r+0x20>)
 8008b0c:	4604      	mov	r4, r0
 8008b0e:	4608      	mov	r0, r1
 8008b10:	4611      	mov	r1, r2
 8008b12:	2200      	movs	r2, #0
 8008b14:	602a      	str	r2, [r5, #0]
 8008b16:	461a      	mov	r2, r3
 8008b18:	f7f8 fd5d 	bl	80015d6 <_write>
 8008b1c:	1c43      	adds	r3, r0, #1
 8008b1e:	d102      	bne.n	8008b26 <_write_r+0x1e>
 8008b20:	682b      	ldr	r3, [r5, #0]
 8008b22:	b103      	cbz	r3, 8008b26 <_write_r+0x1e>
 8008b24:	6023      	str	r3, [r4, #0]
 8008b26:	bd38      	pop	{r3, r4, r5, pc}
 8008b28:	200002a0 	.word	0x200002a0

08008b2c <_close_r>:
 8008b2c:	b538      	push	{r3, r4, r5, lr}
 8008b2e:	4d06      	ldr	r5, [pc, #24]	; (8008b48 <_close_r+0x1c>)
 8008b30:	2300      	movs	r3, #0
 8008b32:	4604      	mov	r4, r0
 8008b34:	4608      	mov	r0, r1
 8008b36:	602b      	str	r3, [r5, #0]
 8008b38:	f7f8 fd69 	bl	800160e <_close>
 8008b3c:	1c43      	adds	r3, r0, #1
 8008b3e:	d102      	bne.n	8008b46 <_close_r+0x1a>
 8008b40:	682b      	ldr	r3, [r5, #0]
 8008b42:	b103      	cbz	r3, 8008b46 <_close_r+0x1a>
 8008b44:	6023      	str	r3, [r4, #0]
 8008b46:	bd38      	pop	{r3, r4, r5, pc}
 8008b48:	200002a0 	.word	0x200002a0

08008b4c <_fstat_r>:
 8008b4c:	b538      	push	{r3, r4, r5, lr}
 8008b4e:	4d07      	ldr	r5, [pc, #28]	; (8008b6c <_fstat_r+0x20>)
 8008b50:	2300      	movs	r3, #0
 8008b52:	4604      	mov	r4, r0
 8008b54:	4608      	mov	r0, r1
 8008b56:	4611      	mov	r1, r2
 8008b58:	602b      	str	r3, [r5, #0]
 8008b5a:	f7f8 fd64 	bl	8001626 <_fstat>
 8008b5e:	1c43      	adds	r3, r0, #1
 8008b60:	d102      	bne.n	8008b68 <_fstat_r+0x1c>
 8008b62:	682b      	ldr	r3, [r5, #0]
 8008b64:	b103      	cbz	r3, 8008b68 <_fstat_r+0x1c>
 8008b66:	6023      	str	r3, [r4, #0]
 8008b68:	bd38      	pop	{r3, r4, r5, pc}
 8008b6a:	bf00      	nop
 8008b6c:	200002a0 	.word	0x200002a0

08008b70 <_isatty_r>:
 8008b70:	b538      	push	{r3, r4, r5, lr}
 8008b72:	4d06      	ldr	r5, [pc, #24]	; (8008b8c <_isatty_r+0x1c>)
 8008b74:	2300      	movs	r3, #0
 8008b76:	4604      	mov	r4, r0
 8008b78:	4608      	mov	r0, r1
 8008b7a:	602b      	str	r3, [r5, #0]
 8008b7c:	f7f8 fd63 	bl	8001646 <_isatty>
 8008b80:	1c43      	adds	r3, r0, #1
 8008b82:	d102      	bne.n	8008b8a <_isatty_r+0x1a>
 8008b84:	682b      	ldr	r3, [r5, #0]
 8008b86:	b103      	cbz	r3, 8008b8a <_isatty_r+0x1a>
 8008b88:	6023      	str	r3, [r4, #0]
 8008b8a:	bd38      	pop	{r3, r4, r5, pc}
 8008b8c:	200002a0 	.word	0x200002a0

08008b90 <_lseek_r>:
 8008b90:	b538      	push	{r3, r4, r5, lr}
 8008b92:	4d07      	ldr	r5, [pc, #28]	; (8008bb0 <_lseek_r+0x20>)
 8008b94:	4604      	mov	r4, r0
 8008b96:	4608      	mov	r0, r1
 8008b98:	4611      	mov	r1, r2
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	602a      	str	r2, [r5, #0]
 8008b9e:	461a      	mov	r2, r3
 8008ba0:	f7f8 fd5c 	bl	800165c <_lseek>
 8008ba4:	1c43      	adds	r3, r0, #1
 8008ba6:	d102      	bne.n	8008bae <_lseek_r+0x1e>
 8008ba8:	682b      	ldr	r3, [r5, #0]
 8008baa:	b103      	cbz	r3, 8008bae <_lseek_r+0x1e>
 8008bac:	6023      	str	r3, [r4, #0]
 8008bae:	bd38      	pop	{r3, r4, r5, pc}
 8008bb0:	200002a0 	.word	0x200002a0

08008bb4 <_read_r>:
 8008bb4:	b538      	push	{r3, r4, r5, lr}
 8008bb6:	4d07      	ldr	r5, [pc, #28]	; (8008bd4 <_read_r+0x20>)
 8008bb8:	4604      	mov	r4, r0
 8008bba:	4608      	mov	r0, r1
 8008bbc:	4611      	mov	r1, r2
 8008bbe:	2200      	movs	r2, #0
 8008bc0:	602a      	str	r2, [r5, #0]
 8008bc2:	461a      	mov	r2, r3
 8008bc4:	f7f8 fcea 	bl	800159c <_read>
 8008bc8:	1c43      	adds	r3, r0, #1
 8008bca:	d102      	bne.n	8008bd2 <_read_r+0x1e>
 8008bcc:	682b      	ldr	r3, [r5, #0]
 8008bce:	b103      	cbz	r3, 8008bd2 <_read_r+0x1e>
 8008bd0:	6023      	str	r3, [r4, #0]
 8008bd2:	bd38      	pop	{r3, r4, r5, pc}
 8008bd4:	200002a0 	.word	0x200002a0

08008bd8 <_init>:
 8008bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bda:	bf00      	nop
 8008bdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bde:	bc08      	pop	{r3}
 8008be0:	469e      	mov	lr, r3
 8008be2:	4770      	bx	lr

08008be4 <_fini>:
 8008be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008be6:	bf00      	nop
 8008be8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bea:	bc08      	pop	{r3}
 8008bec:	469e      	mov	lr, r3
 8008bee:	4770      	bx	lr
