// Seed: 1496335003
module module_0;
  wire id_1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output logic id_0,
    input uwire id_1,
    input wand id_2,
    inout uwire void id_3,
    output tri0 id_4,
    input wor id_5,
    input tri id_6,
    output wor id_7,
    input supply0 id_8,
    output tri id_9
    , id_12,
    input tri id_10
);
  if (1 - 1) assign id_4 = -1;
  assign id_12 = id_8(id_3, id_1, id_10, id_1, 1, -1'd0, -1, 1, -1) - -1 == "";
  nand primCall (id_0, id_1, id_10, id_12, id_2, id_3, id_5, id_6, id_8);
  module_0 modCall_1 ();
  initial if (1) @* id_0 <= 1;
  assign id_7 = 1;
endmodule
