#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x128e06190 .scope module, "gates_tb" "gates_tb" 2 4;
 .timescale -9 -9;
v0x128e16e40_0 .net "a", 0 0, L_0x128e173b0;  1 drivers
v0x128e16f00_0 .net "b", 0 0, L_0x128e17830;  1 drivers
v0x128e16f90_0 .net "c", 0 0, L_0x128e17920;  1 drivers
v0x128e17040_0 .net "d", 0 0, L_0x128e17a50;  1 drivers
v0x128e170f0_0 .var "w", 0 0;
v0x128e171c0_0 .var "x", 0 0;
v0x128e17270_0 .var "y", 0 0;
v0x128e17320_0 .var "z", 0 0;
S_0x128e06300 .scope module, "uut" "gates" 2 18, 3 1 0, S_0x128e06190;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "w";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /INPUT 1 "y";
    .port_info 3 /INPUT 1 "z";
    .port_info 4 /OUTPUT 1 "a";
    .port_info 5 /OUTPUT 1 "b";
    .port_info 6 /OUTPUT 1 "c";
    .port_info 7 /OUTPUT 1 "d";
L_0x128e173b0 .functor AND 1, v0x128e171c0_0, v0x128e17270_0, C4<1>, C4<1>;
L_0x128e17500 .functor NOT 1, v0x128e17270_0, C4<0>, C4<0>, C4<0>;
L_0x128e17570 .functor AND 1, v0x128e171c0_0, L_0x128e17500, C4<1>, C4<1>;
L_0x128e17620 .functor NOT 1, v0x128e171c0_0, C4<0>, C4<0>, C4<0>;
L_0x128e17730 .functor AND 1, v0x128e170f0_0, L_0x128e17620, C4<1>, C4<1>;
L_0x128e17830 .functor OR 1, L_0x128e17570, L_0x128e17730, C4<0>, C4<0>;
L_0x128e17920 .functor XOR 1, v0x128e170f0_0, v0x128e17270_0, C4<0>, C4<0>;
L_0x128e17a50 .functor BUFZ 1, v0x128e17320_0, C4<0>, C4<0>, C4<0>;
v0x128e06580_0 .net *"_ivl_2", 0 0, L_0x128e17500;  1 drivers
v0x128e16620_0 .net *"_ivl_4", 0 0, L_0x128e17570;  1 drivers
v0x128e166c0_0 .net *"_ivl_6", 0 0, L_0x128e17620;  1 drivers
v0x128e16770_0 .net *"_ivl_8", 0 0, L_0x128e17730;  1 drivers
v0x128e16820_0 .net "a", 0 0, L_0x128e173b0;  alias, 1 drivers
v0x128e16900_0 .net "b", 0 0, L_0x128e17830;  alias, 1 drivers
v0x128e169a0_0 .net "c", 0 0, L_0x128e17920;  alias, 1 drivers
v0x128e16a40_0 .net "d", 0 0, L_0x128e17a50;  alias, 1 drivers
v0x128e16ae0_0 .net "w", 0 0, v0x128e170f0_0;  1 drivers
v0x128e16bf0_0 .net "x", 0 0, v0x128e171c0_0;  1 drivers
v0x128e16c80_0 .net "y", 0 0, v0x128e17270_0;  1 drivers
v0x128e16d20_0 .net "z", 0 0, v0x128e17320_0;  1 drivers
    .scope S_0x128e06190;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128e170f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128e171c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128e17270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128e17320_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128e170f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128e171c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128e17270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128e17320_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128e170f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128e171c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128e17270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128e17320_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128e170f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128e171c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128e17270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128e17320_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128e170f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128e171c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128e17270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128e17320_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128e170f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128e171c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128e17270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128e17320_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128e170f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128e171c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128e17270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128e17320_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128e170f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128e171c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128e17270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128e17320_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128e170f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128e171c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128e17270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128e17320_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128e170f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128e171c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128e17270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128e17320_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128e170f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128e171c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128e17270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128e17320_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128e170f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128e171c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128e17270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128e17320_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128e170f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128e171c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128e17270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128e17320_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128e170f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128e171c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128e17270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128e17320_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128e170f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128e171c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128e17270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128e17320_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128e170f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128e171c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128e17270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128e17320_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x128e06190;
T_1 ;
    %vpi_call 2 56 "$dumpfile", "2421_8421_tb.vcd" {0 0 0};
    %vpi_call 2 57 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x128e06190 {0 0 0};
    %vpi_call 2 59 "$display", " 2  4  2  1 | 8   4   2   1" {0 0 0};
    %vpi_call 2 60 "$display", "------------|---------------" {0 0 0};
    %vpi_call 2 61 "$monitor", " %b, %b, %b, %b | %b, %b, %b, %b", v0x128e170f0_0, v0x128e171c0_0, v0x128e17270_0, v0x128e17320_0, v0x128e16e40_0, v0x128e16f00_0, v0x128e16f90_0, v0x128e17040_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "2421_8421_tb.v";
    "./2421_8421.v";
