$date
	Tue Jun  3 17:55:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module lcd_ctrl_tb $end
$var wire 1 ! rw_out $end
$var wire 1 " rs_out $end
$var wire 1 # enable $end
$var wire 4 $ dataout [3:0] $end
$var reg 1 % clk $end
$var reg 8 & datain [7:0] $end
$var reg 1 ' rs $end
$var reg 1 ( rst $end
$var reg 1 ) rw $end
$var reg 1 * start $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 8 + datain [7:0] $end
$var wire 1 ' rs $end
$var wire 1 ( rst $end
$var wire 1 ) rw $end
$var wire 1 * start $end
$var parameter 2 , IDLE $end
$var parameter 2 - S1 $end
$var parameter 2 . S2 $end
$var parameter 2 / S3 $end
$var reg 8 0 current_data [7:0] $end
$var reg 1 1 current_enable $end
$var reg 1 2 current_rs $end
$var reg 1 3 current_rw $end
$var reg 2 4 current_state [1:0] $end
$var reg 4 5 dataout [3:0] $end
$var reg 1 # enable $end
$var reg 8 6 next_data [7:0] $end
$var reg 1 7 next_enable $end
$var reg 1 8 next_rs $end
$var reg 1 9 next_rw $end
$var reg 2 : next_state [1:0] $end
$var reg 1 " rs_out $end
$var reg 1 ! rw_out $end
$var reg 2 ; state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 /
b10 .
b1 -
b0 ,
$end
#0
$dumpvars
bx ;
b0 :
x9
x8
07
bx 6
bx 5
bx 4
x3
x2
x1
bx 0
b0 +
0*
0)
0(
0'
b0 &
1%
bx $
x#
x"
x!
$end
#10
b0 ;
01
bx $
bx 5
0#
x!
x"
b0 4
1(
#50
0%
#100
b0 $
b0 5
0!
0"
1%
#150
0%
#200
1%
0(
#250
0%
#300
b1010 $
b1010 5
1!
1"
b1 ;
b10100000 0
13
12
b1 4
b10100000 6
19
18
b10 :
1%
1'
1)
1*
b10100000 &
b10100000 +
#350
0%
#400
b10 ;
17
b11 :
b10 4
1%
x'
x)
0*
bx &
bx +
#450
0%
#500
1#
b11 ;
07
b0 :
11
b11 4
1%
#550
0%
#600
0#
b0 ;
01
b0 4
1%
#650
0%
#700
1%
#750
0%
#800
1%
#850
0%
#900
1%
#950
0%
#1000
1%
#1050
0%
#1100
1%
#1150
0%
#1200
1%
