Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 14 23:45:17 2023
| Host         : RonaldRoyPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   685 |
|    Minimum number of control sets                        |   685 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1803 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   685 |
| >= 0 to < 4        |    45 |
| >= 4 to < 6        |   102 |
| >= 6 to < 8        |   116 |
| >= 8 to < 10       |    53 |
| >= 10 to < 12      |    27 |
| >= 12 to < 14      |    20 |
| >= 14 to < 16      |    15 |
| >= 16              |   307 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4583 |         1612 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1493 |          519 |
| Yes          | No                    | No                     |           11969 |         3639 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2992 |          775 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                Enable Signal                                                                                               |                                                                                Set/Reset Signal                                                                               | Slice Load Count | Bel Load Count |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                          |                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                          |                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                          |                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                          |                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[185]_i_1_n_0                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                          |                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                          |                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                               |                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_C_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push                                                                                                                |                                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                         |                                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                  |                                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                          |                                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_C_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                              | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                  | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.aw_split_state_reg_0                             |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                     |                                                                                                                                                                               |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                  | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[102]                                    |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                  | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.aw_split_state_reg_0                             |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                  | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[102]                                    |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                   |                                                                                                                                                                               |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                  | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[102]                                    |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                  | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.aw_split_state_reg_0                             |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                   |                                                                                                                                                                               |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                     |                                                                                                                                                                               |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                      |                                                                                                                                                                               |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                     |                                                                                                                                                                               |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/j_0_reg_10000                                                                                                                                                  |                                                                                                                                                                               |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                             |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/smartconnect_2/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                  | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                  | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[185]_i_1_n_0                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/icmp_ln231_1_reg_31130                                                                                                                                         |                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                  | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                             |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                             |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                  | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_2                                                                                                                 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                  | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                  | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/icmp_ln231_5_reg_31890                                                                                                                                         |                                                                                                                                                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/add_ln227_reg_32470                                                                                                                                            |                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/icmp_ln231_2_reg_31320                                                                                                                                         |                                                                                                                                                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                        |                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                         |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                         | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                  | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                  | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[185]_i_1_n_0                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__1_n_2                                                                                                                 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                        |                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/icmp_ln231_6_reg_32080                                                                                                                                         |                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/icmp_ln231_3_reg_31510                                                                                                                                         |                                                                                                                                                                               |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                          | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                         | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                  | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                  | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/icmp_ln231_7_reg_32330                                                                                                                                         |                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/icmp_ln231_4_reg_31700                                                                                                                                         |                                                                                                                                                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_C_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_2                                                                                                                   | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_NS_fsm1180_out                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                            | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                  | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                | design_1_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                        |                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                  | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/shl_ln262_reg_3517_reg0                                                                                                                                        |                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                         | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                        | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                              |                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                      |                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_C_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg_2[0]                                                                                              | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_C_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_CS_fsm_pp0_stage7                                                                                                                                         |                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                        | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                   | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_CS_fsm_pp1_stage7                                                                                                                                         |                                                                                                                                                                               |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/icmp_ln131_7_reg_30600                                                                                                                                       |                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_1                                                                                                              | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                      |                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/n_0_reg_1025[6]_i_1_n_2                                                                                                                                      |                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/icmp_ln159_7_reg_33730                                                                                                                                       |                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                              |                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_NS_fsm1166_out                                                                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                        | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/icmp_ln89_7_reg_35170                                                                                                                                     |                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/icmp_ln260_7_reg_35280                                                                                                                                         |                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                        | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                    |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_1                                                                                                              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_CS_fsm_pp1_stage7                                                                                                                                      |                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_CS_fsm_pp0_stage7                                                                                                                                      |                                                                                                                                                                               |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/icmp_ln260_3_reg_34460                                                                                                                                         |                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/add_ln256_reg_3542[7]_i_1_n_2                                                                                                                                  |                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                   | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/icmp_ln260_2_reg_34270                                                                                                                                         |                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/icmp_ln260_1_reg_34080                                                                                                                                         |                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/icmp_ln61_7_reg_31540                                                                                                                                     |                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                   | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                        | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                              |                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                      |                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                | design_1_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/icmp_ln260_6_reg_35030                                                                                                                                         |                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                | design_1_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                        | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/icmp_ln260_5_reg_34840                                                                                                                                         |                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/icmp_ln260_4_reg_34650                                                                                                                                         |                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                    |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_2[0]                                                                                                           | design_1_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift         |                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0 |                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                      | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                             |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/icmp_ln89_5_reg_34670                                                                                                                                     |                                                                                                                                                                               |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                          | design_1_i/smartconnect_2/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                      |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                             |                                                                                                                                                                               |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_C_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push                                                                                                                | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_C_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ap_rst_n_6[0]                                                                          |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                            |                                                                                                                                                                               |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/icmp_ln131_3_reg_29600                                                                                                                                       |                                                                                                                                                                               |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/icmp_ln131_6_reg_30350                                                                                                                                       |                                                                                                                                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_CS_fsm_pp1_stage5                                                                                                                                         |                                                                                                                                                                               |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_C_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push_0                                                                                                              |                                                                                                                                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                        |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/icmp_ln89_3_reg_34170                                                                                                                                     |                                                                                                                                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/icmp_ln89_6_reg_34920                                                                                                                                     |                                                                                                                                                                               |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_CS_fsm_pp1_stage3                                                                                                                                      |                                                                                                                                                                               |                5 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/icmp_ln131_5_reg_30100                                                                                                                                       |                                                                                                                                                                               |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/icmp_ln159_5_reg_33230                                                                                                                                       |                                                                                                                                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_CS_fsm_pp1_stage6                                                                                                                                         |                                                                                                                                                                               |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/icmp_ln159_6_reg_33480                                                                                                                                       |                                                                                                                                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                          | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                      |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/icmp_ln61_5_reg_31040                                                                                                                                     |                                                                                                                                                                               |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/fifo_rctl/push                                                                                                                               |                                                                                                                                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                          | design_1_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                      |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                         | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/bus_wide_gen.fifo_burst/SR[0]                                                                                   |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_CS_fsm_pp0_stage3                                                                                                                                         |                                                                                                                                                                               |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_CS_fsm_pp1_stage5                                                                                                                                      |                                                                                                                                                                               |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/icmp_ln159_3_reg_32730                                                                                                                                       |                                                                                                                                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_CTL_s_axi_U/waddr                                                                                                                                                    |                                                                                                                                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | design_1_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/fifo_rctl/push                                                                                                                               |                                                                                                                                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_CS_fsm_pp0_stage5                                                                                                                                      |                                                                                                                                                                               |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                         | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ap_rst_n_2[0]                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_CS_fsm_pp0_stage3                                                                                                                                      |                                                                                                                                                                               |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_CS_fsm_pp0_stage6                                                                                                                                      |                                                                                                                                                                               |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/icmp_ln61_6_reg_31290                                                                                                                                     |                                                                                                                                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                          |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/icmp_ln61_3_reg_30540                                                                                                                                     |                                                                                                                                                                               |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_CS_fsm_pp1_stage3                                                                                                                                         |                                                                                                                                                                               |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_CS_fsm_pp0_stage5                                                                                                                                         |                                                                                                                                                                               |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_CS_fsm_pp1_stage6                                                                                                                                      |                                                                                                                                                                               |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_CS_fsm_pp0_stage6                                                                                                                                         |                                                                                                                                                                               |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_NS_fsm1277_out                                                                                                               |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_NS_fsm1278_out                                                                                                            |                6 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_NS_fsm1266_out                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/tempc_U/DWT_color_tempc_ram_U/E[0]                                                                                                                        |                                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                  |                                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/tempc_U/DWT_color_tempc_ram_U/E[0]                                                                                                                           |                                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                  |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                         |                                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                  |                                                                                                                                                                               |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/p_172_in                                                                                                                                                       |                                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                         |                                                                                                                                                                               |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_CS_fsm_state12                                                                                                                                              | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_NS_fsm1181_out                                                                                                                 |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/add_ln163_7_reg_34020                                                                                                                                        |                                                                                                                                                                               |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/add_ln155_reg_33920                                                                                                                                          |                                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/add_ln127_reg_30790                                                                                                                                          |                                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/add_ln135_7_reg_30890                                                                                                                                        |                                                                                                                                                                               |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_CS_fsm_pp1_stage2                                                                                                                                         |                                                                                                                                                                               |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_CS_fsm_pp1_stage4                                                                                                                                         |                                                                                                                                                                               |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/icmp_ln159_4_reg_32980                                                                                                                                       |                                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/icmp_ln159_2_reg_32530                                                                                                                                       |                                                                                                                                                                               |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/icmp_ln159_1_reg_32330                                                                                                                                       |                                                                                                                                                                               |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/icmp_ln131_2_reg_29400                                                                                                                                       |                                                                                                                                                                               |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/add_ln57_reg_31730                                                                                                                                        |                                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/add_ln65_7_reg_31830                                                                                                                                      |                                                                                                                                                                               |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/add_ln85_reg_35360                                                                                                                                        |                                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_CS_fsm_pp1_stage4                                                                                                                                      |                                                                                                                                                                               |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_CS_fsm_pp0_stage4                                                                                                                                      |                                                                                                                                                                               |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_CS_fsm_pp1_stage1                                                                                                                                      |                                                                                                                                                                               |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_CS_fsm_pp0_stage1                                                                                                                                      |                                                                                                                                                                               |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_CS_fsm_pp0_stage2                                                                                                                                      |                                                                                                                                                                               |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_CS_fsm_pp1_stage2                                                                                                                                      |                                                                                                                                                                               |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_NS_fsm1272_out                                                                                                                                         | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/i_0_reg_989                                                                                                                  |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/icmp_ln131_4_reg_29850                                                                                                                                       |                                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_CS_fsm_state46                                                                                                                                              | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_CS_fsm_state42                                                                                                                 |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_CS_fsm_state3                                                                                                                                          |                                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_CS_fsm_state115                                                                                                                                        | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_CS_fsm_state111                                                                                                           |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_CS_fsm_state62                                                                                                                                         |                                                                                                                                                                               |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_CS_fsm_state78                                                                                                                                         | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dcmp_64g8j_U26/DWT_Accel_ap_dcmp_0_no_dsp_64_u/E[0]                                                                |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/A_0_ce0                                                                                                                                                      |                                                                                                                                                                               |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/p_254_in                                                                                                                                                     |                                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_CS_fsm_state70                                                                                                                                         |                                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_NS_fsm1261_out                                                                                                                                         | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_CS_fsm_state61                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/o_2_reg_35590                                                                                                                                             |                                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/icmp_ln61_1_reg_30140                                                                                                                                     |                                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/icmp_ln61_2_reg_30340                                                                                                                                     |                                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/icmp_ln61_4_reg_30790                                                                                                                                     |                                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/icmp_ln89_2_reg_33970                                                                                                                                     |                                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_CS_fsm_state4                                                                                                                                               |                                                                                                                                                                               |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/icmp_ln131_1_reg_29200                                                                                                                                       |                                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/C_0_ce0                                                                                                                                                      | design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/j_0_reg_4410                                                                                                                    |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/icmp_ln89_4_reg_34420                                                                                                                                     |                                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_CS_fsm_state59                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_NS_fsm1262_out                                                                                                               |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_CS_fsm_state50                                                                                                                                            |                                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_CS_fsm_state47                                                                                                                                              |                                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_read_IR_fu_294/ap_NS_fsm1                                                                                                                                                  | design_1_i/DWT_Accel_0/inst/grp_read_IR_fu_294/phi_ln30_reg_212                                                                                                               |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_write_image_fu_256/ap_NS_fsm1                                                                                                                                              | design_1_i/DWT_Accel_0/inst/grp_write_image_fu_256/phi_ln35_reg_216                                                                                                           |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_CS_fsm_state3                                                                                                                                             |                                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/icmp_ln89_1_reg_33770                                                                                                                                     |                                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_NS_fsm1160_out                                                                                                                                              | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/i1_0_reg_1046[6]_i_1_n_2                                                                                                          |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_CS_fsm_pp0_stage2                                                                                                                                         |                                                                                                                                                                               |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_NS_fsm1255_out                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/n_0_reg_1025[6]_i_1_n_2                                                                                                         |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_NS_fsm1269_out                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/i_0_reg_979                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_CS_fsm_state96                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_CS_fsm_state92                                                                                                               |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_CS_fsm_state51                                                                                                                                            |                                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_NS_fsm1262_out                                                                                                                                            |                                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_CS_fsm_pp1_stage1                                                                                                                                         |                                                                                                                                                                               |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_read_color_fu_271/ap_NS_fsm1                                                                                                                                               | design_1_i/DWT_Accel_0/inst/grp_read_color_fu_271/phi_ln25_reg_212                                                                                                            |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0_0                                                                                                               | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_CS_fsm_pp0_stage4                                                                                                                                         |                                                                                                                                                                               |                5 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dcmp_64g8j_U26/DWT_Accel_ap_dcmp_0_no_dsp_64_u/E[0]                                                                                             |                                                                                                                                                                               |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0_0                                                                                                               | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/tempc_U/DWT_color_tempc_ram_U/icmp_ln89_7_reg_3517_pp1_iter1_reg_reg[0][0]                                                                                |                                                                                                                                                                               |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_C_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_i_1__0_n_2                                                                                                  | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_NS_fsm1261_out                                                                                                               |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_CS_fsm_pp0_stage1                                                                                                                                         |                                                                                                                                                                               |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/ap_NS_fsm1                                                                                                                                                   | design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/i_0_reg_430                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | design_1_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                        |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_CS_fsm_pp0_stage4                                                                                                                                           |                                                                                                                                                                               |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                   | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_read_color_fu_271/phi_ln25_1_reg_224[7]_i_2_n_2                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_read_color_fu_271/phi_ln25_1_reg_224_0                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                             |                                                                                                                                                                               |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                           |                                                                                                                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_CS_fsm_state49                                                                                                                                         | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_CS_fsm_state45                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_write_image_fu_256/grp_write_image_fu_256_C_buffer_7_ce0                                                                                                                   |                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                             |                                                                                                                                                                               |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/p_267_in                                                                                                                                                     |                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_NS_fsm1181_out                                                                                                                                              |                                                                                                                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_CS_fsm_pp0_stage2                                                                                                                                           |                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_CS_fsm_state56                                                                                                                                              | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_NS_fsm1167_out                                                                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_CS_fsm_state12                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_NS_fsm1278_out                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/j_0_reg_4410                                                                                                                                                 |                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_CS_fsm_state4                                                                                                                                             |                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_CS_fsm_pp0_stage5                                                                                                                                           |                                                                                                                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_C_m_axi_U/bus_write/E[0]                                                                                                                                        | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_CS_fsm_state48                                                                                                                                              |                                                                                                                                                                               |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/o_reg_31910                                                                                                                                               |                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                         | design_1_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__1_n_2                                                                                                               | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__2_n_2                                                                                                               | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                              | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[8]_0[0]                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_CS_fsm_state49                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_CS_fsm_state45                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_CS_fsm_state3                                                                                                                                               |                                                                                                                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_NS_fsm1174_out                                                                                                                                              | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/j_0_reg_1000                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_CS_fsm_state90                                                                                                                                              | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_CS_fsm_state86                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/p_158_in                                                                                                                                                       |                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/ap_CS_fsm_state2                                                                                                                                             |                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                 |                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_CS_fsm_pp0_stage1                                                                                                                                           |                                                                                                                                                                               |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_CS_fsm_state12                                                                                                                                         | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_NS_fsm1281_out                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                              | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[8]_1[0]                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_CS_fsm_pp0_stage3                                                                                                                                           |                                                                                                                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_CS_fsm_pp0_stage6                                                                                                                                           |                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                          | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                    |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_CS_fsm_state4                                                                                                                                          |                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_C_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1_n_2                                                                                                                  | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_C_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1__0_n_2                                                                                                              | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_read_IR_fu_294/phi_ln30_1_reg_224[7]_i_2_n_2                                                                                                                               | design_1_i/DWT_Accel_0/inst/grp_read_IR_fu_294/phi_ln30_1_reg_224_0                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_C_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_C_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ap_rst_n_5[0]                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                         | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dmul_64fYi_U25/din0_buf1[28]_i_1__6_n_2                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_write_image_fu_256/ap_NS_fsm12_out                                                                                                                                         | design_1_i/DWT_Accel_0/inst/grp_write_image_fu_256/phi_ln35_1_reg_228_0                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_CS_fsm_pp0_stage0                                                                                                                                      |                                                                                                                                                                               |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                        | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                         |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_CS_fsm_pp0_stage0                                                                                                                                         |                                                                                                                                                                               |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                        | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                         |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                        | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                         |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                          | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                    |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_NS_fsm1281_out                                                                                                                                         |                                                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/i_0_reg_9890                                                                                                                                              |                                                                                                                                                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_CS_fsm_pp1_stage1                                                                                                                                           |                                                                                                                                                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_CS_fsm_pp1_stage2                                                                                                                                           |                                                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_CS_fsm_pp1_stage3                                                                                                                                           |                                                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_CS_fsm_pp1_stage6                                                                                                                                           |                                                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_NS_fsm1167_out                                                                                                                                              |                                                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                        |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_NS_fsm1278_out                                                                                                                                            |                                                                                                                                                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/i_0_reg_9790                                                                                                                                                 |                                                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_CS_fsm_pp1_stage4                                                                                                                                           |                                                                                                                                                                               |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_CS_fsm_pp1_stage5                                                                                                                                           |                                                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U107/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]       |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U106/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]       |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]       |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]       |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_CS_fsm_pp0_stage7                                                                                                                                           |                                                                                                                                                                               |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/bus_wide_gen.fifo_burst/p_21_in                                                                                                              | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ap_rst_n_2[0]                                                                           |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                    |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                  |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/DWT_Accel_dmul_64fYi_U54/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]      |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                      |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dmul_64fYi_U67/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]      |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_C_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg[0]                                                                             | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_C_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ap_rst_n_7[0]                                                                          |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dmul_64fYi_U25/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]   |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/bus_wide_gen.fifo_burst/p_21_in                                                                                                              | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ap_rst_n_3[0]                                                                           |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dmul_64fYi_U66/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]      |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                            |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_NS_fsm[30]                                                                                                                                                |                                                                                                                                                                               |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                    | design_1_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                             |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                            | design_1_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                             |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/add_ln271_reg_35590                                                                                                                                            |                                                                                                                                                                               |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                             |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                             |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                             |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                            |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/add_ln72_reg_32000                                                                                                                                        |                                                                                                                                                                               |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                            | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                             |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | design_1_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                            |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | design_1_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                            |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                            |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                            |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                    | design_1_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                             |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                    | design_1_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                             |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                    | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                             |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/ap_CS_fsm_state22                                                                                                                                            |                                                                                                                                                                               |                7 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                       |                                                                                                                                                                               |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_CS_fsm_state47                                                                                                                                         |                                                                                                                                                                               |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                               |                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_CS_fsm_state113                                                                                                                                        |                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                        |                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_CS_fsm_state94                                                                                                                                            |                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_CS_fsm_pp1_stage7                                                                                                                                           |                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_CS_fsm_state47                                                                                                                                            |                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/add_ln242_1_reg_32730                                                                                                                                          |                                                                                                                                                                               |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_NS_fsm[61]                                                                                                                                                |                                                                                                                                                                               |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/add_ln100_1_reg_35770                                                                                                                                     |                                                                                                                                                                               |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awid_d                                                                             |                                                                                                                                                                               |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awid_d                                                                             |                                                                                                                                                                               |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awid_d                                                                             |                                                                                                                                                                               |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/trunc_ln186_reg_7640                                                                                                                                         |                                                                                                                                                                               |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/ap_CS_fsm_state22                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/val_V_reg_952[15]                                                                                                               |               15 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_CS_fsm_state49                                                                                                                                              |                                                                                                                                                                               |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_C_m_axi_U/bus_write/bus_wide_gen.fifo_burst/m_axi_DATA_C_WREADY_0[0]                                                                                            | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_C_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[8]_0[0]                                                                          |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_C_m_axi_U/bus_write/bus_wide_gen.fifo_burst/m_axi_DATA_C_WREADY_1[0]                                                                                            | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_C_m_axi_U/bus_write/bus_wide_gen.fifo_burst/SR[0]                                                                                  |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/buff_rdata/dout_valid_reg_0                                                                                                                  |                                                                                                                                                                               |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_CS_fsm_state71                                                                                                                                         |                                                                                                                                                                               |               12 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_CS_fsm_state61                                                                                                                                         |                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arid_d                                                                             |                                                                                                                                                                               |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/buff_rdata/dout_valid_reg_0                                                                                                                  | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/bus_wide_gen.fifo_burst/dout_valid_reg                                                                          |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                             |                                                                                                                                                                               |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/ap_CS_fsm_state5                                                                                                                                          |                                                                                                                                                                               |               14 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                                               |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                           |                                                                                                                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                             |                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_write_image_fu_256/ap_CS_fsm_state5__0                                                                                                                                     |                                                                                                                                                                               |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/dout_valid_reg_0                                                                                                                  |                                                                                                                                                                               |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/dout_valid_reg_0                                                                                                                  | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/bus_wide_gen.fifo_burst/dout_valid_reg                                                                          |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_CS_fsm_state5                                                                                                                                               |                                                                                                                                                                               |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_CS_fsm_state52                                                                                                                                            |                                                                                                                                                                               |               15 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/ap_CS_fsm_state5                                                                                                                                             |                                                                                                                                                                               |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                             |                                                                                                                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                             |                                                                                                                                                                               |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_write_image_fu_256/grp_write_image_fu_256_m_axi_c_AWVALID                                                                                                                  |                                                                                                                                                                               |                3 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                  |                                                                                                                                                                               |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                  |                                                                                                                                                                               |                8 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_C_m_axi_U/bus_write/buff_wdata/pop                                                                                                                              | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/fifo_rreq/rreq_handling_reg[0]                                                                                                               | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/fifo_rreq/rreq_handling_reg[0]                                                                                                               | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_C_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]                                                                                                | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arid_d                                                                             |                                                                                                                                                                               |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arid_d                                                                             |                                                                                                                                                                               |                7 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                      |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/DWT_Accel_uitofp_bkb_U50/DWT_Accel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]    |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_C_m_axi_U/bus_write/buff_wdata/push                                                                                                                             | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_uitofp_bkb_U21/DWT_Accel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0] |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_uitofp_bkb_U97/DWT_Accel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]      |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_read_color_fu_271/ap_CS_fsm_state2                                                                                                                                         |                                                                                                                                                                               |                6 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_read_IR_fu_294/ap_CS_fsm_state2                                                                                                                                            |                                                                                                                                                                               |                6 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                  |                                                                                                                                                                               |               10 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                  |                                                                                                                                                                               |               10 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                  |                                                                                                                                                                               |               10 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                  |                                                                                                                                                                               |               11 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                  |                                                                                                                                                                               |               10 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                  |                                                                                                                                                                               |               11 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                              |                                                                                                                                                                               |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_sitodp_hbi_U69/DWT_Accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]    |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_sitodp_hbi_U27/DWT_Accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0] |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/bus_wide_gen.fifo_burst/p_21_in                                                                                                              | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/bus_wide_gen.fifo_burst/p_21_in                                                                                                              | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_write_image_fu_256/ap_NS_fsm15_out                                                                                                                                         |                                                                                                                                                                               |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/reg_10930                                                                                                                                                    |                                                                                                                                                                               |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_read_color_fu_271/ap_CS_fsm_state3                                                                                                                                         |                                                                                                                                                                               |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                              |                                                                                                                                                                               |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_read_color_fu_271/E[0]                                                                                                                                                     |                                                                                                                                                                               |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_read_color_fu_271/ap_NS_fsm10_out                                                                                                                                          |                                                                                                                                                                               |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_C_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg_2[0]                                                                                              | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |               10 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_read_IR_fu_294/ap_CS_fsm_reg[3]_0[0]                                                                                                                                       |                                                                                                                                                                               |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_sitodp_hbi_U68/DWT_Accel_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]    |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_11110                                                                                                                                                 |                                                                                                                                                                               |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_read_IR_fu_294/ap_NS_fsm10_out                                                                                                                                             |                                                                                                                                                                               |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_read_IR_fu_294/ap_CS_fsm_state3                                                                                                                                            |                                                                                                                                                                               |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_C_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                             |                                                                                                                                                                               |               11 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_C_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                             |                                                                                                                                                                               |               12 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/reg_11470                                                                                                                                                      |                                                                                                                                                                               |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_1272                                                                                                                                                  |                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/reg_11052                                                                                                                                                    |                                                                                                                                                                               |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_12670                                                                                                                                                 |                                                                                                                                                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_CTL_s_axi_U/int_b[31]_i_1_n_2                                                                                                                                        | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/reg_1126                                                                                                                                                     |                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_CTL_s_axi_U/int_a[31]_i_1_n_2                                                                                                                                        | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_CTL_s_axi_U/ar_hs                                                                                                                                                    |                                                                                                                                                                               |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_CTL_s_axi_U/int_c[31]_i_1_n_2                                                                                                                                        | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_12613246_out                                                                                                                                          |                                                                                                                                                                               |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/reg_1245                                                                                                                                                     |                                                                                                                                                                               |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/reg_12400                                                                                                                                                    |                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                     | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                  |               32 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/column_load_32_reg_33620                                                                                                                                     |                                                                                                                                                                               |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/column_load_31_reg_33370                                                                                                                                     |                                                                                                                                                                               |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_1133                                                                                                                                                  |                                                                                                                                                                               |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/column_load_30_reg_33120                                                                                                                                     |                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_11173258_out                                                                                                                                          |                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_CS_fsm_state44                                                                                                                                              |                                                                                                                                                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_11230                                                                                                                                                 |                                                                                                                                                                               |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_1117[31]_i_1_n_2                                                                                                                                      |                                                                                                                                                                               |               24 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/fifo_rreq/push                                                                                                                               |                                                                                                                                                                               |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/column_load_22_reg_34810                                                                                                                                  |                                                                                                                                                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_11232                                                                                                                                                 |                                                                                                                                                                               |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_12613                                                                                                                                                 |                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_1144                                                                                                                                                  |                                                                                                                                                                               |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_11173                                                                                                                                                 |                                                                                                                                                                               |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/column_load_21_reg_34560                                                                                                                                  |                                                                                                                                                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/column_load_23_reg_35060                                                                                                                                  |                                                                                                                                                                               |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                     | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                    |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/reg_10993251_out                                                                                                                                             |                                                                                                                                                                               |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/reg_1115                                                                                                                                                     |                                                                                                                                                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/reg_11050                                                                                                                                                    |                                                                                                                                                                               |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/reg_1099[31]_i_1_n_2                                                                                                                                         |                                                                                                                                                                               |               23 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                   | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                    |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/generateOutPre0_reg                                                                                                                 | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/row_load_32_reg_30490                                                                                                                                        |                                                                                                                                                                               |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_C_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.sect_handling_reg[0]                                                                             | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                       | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/row_load_30_reg_29990                                                                                                                                        |                                                                                                                                                                               |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/reg_1251                                                                                                                                                     |                                                                                                                                                                               |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/fifo_rreq/push                                                                                                                               |                                                                                                                                                                               |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/ap_CS_fsm_state4                                                                                                                                             |                                                                                                                                                                               |               19 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/reg_1234[31]_i_1_n_2                                                                                                                                         |                                                                                                                                                                               |               26 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/reg_12343240_out                                                                                                                                             |                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/row_load_21_reg_30930                                                                                                                                     |                                                                                                                                                                               |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/row_load_23_reg_31430                                                                                                                                     |                                                                                                                                                                               |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/ap_CS_fsm_state88                                                                                                                                              |                                                                                                                                                                               |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_1261[31]_i_1_n_2                                                                                                                                      |                                                                                                                                                                               |               22 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_1278                                                                                                                                                  |                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/reg_12343                                                                                                                                                    |                                                                                                                                                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/reg_10993                                                                                                                                                    |                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/reg_12140                                                                                                                                                    |                                                                                                                                                                               |               11 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/reg_12090                                                                                                                                                    |                                                                                                                                                                               |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/reg_11420                                                                                                                                                    |                                                                                                                                                                               |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/reg_11990                                                                                                                                                    |                                                                                                                                                                               |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/reg_12190                                                                                                                                                    |                                                                                                                                                                               |                7 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/reg_11100                                                                                                                                                    |                                                                                                                                                                               |               10 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/reg_11210                                                                                                                                                    |                                                                                                                                                                               |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/reg_11370                                                                                                                                                    |                                                                                                                                                                               |               11 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                               | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |                7 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_11280                                                                                                                                                 |                                                                                                                                                                               |               11 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_11390                                                                                                                                                 |                                                                                                                                                                               |               13 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_11600                                                                                                                                                 |                                                                                                                                                                               |               10 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/pop                                                                                                                               | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_11650                                                                                                                                                 |                                                                                                                                                                               |               10 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_11500                                                                                                                                                 |                                                                                                                                                                               |               12 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_11550                                                                                                                                                 |                                                                                                                                                                               |               11 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_12330                                                                                                                                                 |                                                                                                                                                                               |               15 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_C_m_axi_U/bus_write/rs_wreq/push                                                                                                                                |                                                                                                                                                                               |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                               | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_12380                                                                                                                                                 |                                                                                                                                                                               |                7 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_12280                                                                                                                                                 |                                                                                                                                                                               |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_12180                                                                                                                                                 |                                                                                                                                                                               |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/reg_11320                                                                                                                                                    |                                                                                                                                                                               |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/buff_rdata/pop                                                                                                                               | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/reg_11470                                                                                                                                                    |                                                                                                                                                                               |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_C_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push                                                                                                                | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |                6 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                          |                                                                                                                                                                               |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                         | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |                6 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_C_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg_1                                                                                                 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |                6 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                               |                7 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                            | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                               |                8 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                         | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |                7 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                           |                                                                                                                                                                               |               12 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                    |                                                                                                                                                                               |                7 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                           |                                                                                                                                                                               |               13 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                |                                                                                                                                                                               |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                           |                                                                                                                                                                               |                8 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                            |                                                                                                                                                                               |                8 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/rs_rdata/ap_NS_fsm[0]                                                                                                                        |                                                                                                                                                                               |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                            |                                                                                                                                                                               |                6 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                           |                                                                                                                                                                               |                5 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                     |                                                                                                                                                                               |                9 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                      |                                                                                                                                                                               |                7 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                     |                                                                                                                                                                               |                8 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                   |                                                                                                                                                                               |                8 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                      |                                                                                                                                                                               |                8 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                     |                                                                                                                                                                               |                7 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                               |                7 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                        |                                                                                                                                                                               |                8 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                               |                7 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                        |                                                                                                                                                                               |                6 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                        |                                                                                                                                                                               |                8 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                               |                7 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_write_image_fu_256/ap_CS_fsm_state2                                                                                                                                        |                                                                                                                                                                               |               12 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                         |               17 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                         |               15 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/smartconnect_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                         |               19 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/push                                                                                                                              | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |                7 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/buff_rdata/push                                                                                                                              | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |                6 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_12550                                                                                                                                                 |                                                                                                                                                                               |                7 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                                               |                8 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                               |                                                                                                                                                                               |               10 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                             |                                                                                                                                                                               |               11 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                 |                                                                                                                                                                               |                8 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                        |                                                                                                                                                                               |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                               |                                                                                                                                                                               |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                           |                                                                                                                                                                               |                8 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                         |                                                                                                                                                                               |                9 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                         |                                                                                                                                                                               |               11 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                           |                                                                                                                                                                               |                7 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                         |                                                                                                                                                                               |               11 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                           |                                                                                                                                                                               |                9 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                           |                                                                                                                                                                               |                8 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                         |                                                                                                                                                                               |                8 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                         |                                                                                                                                                                               |               11 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                           |                                                                                                                                                                               |               10 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                         |                                                                                                                                                                               |                9 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                           |                                                                                                                                                                               |                7 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dmul_64fYi_U25/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]     |                9 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dmul_64fYi_U66/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]        |                8 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dmul_64fYi_U67/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]        |                9 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U107/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]         |               14 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U106/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]         |               11 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/DWT_Accel_dmul_64fYi_U54/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]        |               10 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]         |               13 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]         |               19 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                   |                                                                                                                                                                               |                9 |             53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                   |                                                                                                                                                                               |               13 |             53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                |                                                                                                                                                                               |               12 |             53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                   |                                                                                                                                                                               |               12 |             53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                         |               21 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                         |               20 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                         |               23 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                |                                                                                                                                                                               |               13 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                |                                                                                                                                                                               |               10 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                  |                                                                                                                                                                               |               20 |             58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                  |                                                                                                                                                                               |               21 |             58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                  |                                                                                                                                                                               |               18 |             58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                  |                                                                                                                                                                               |               17 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/ap_CS_fsm_state21                                                                                                                                            |                                                                                                                                                                               |               13 |             63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                  |                                                                                                                                                                               |               24 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/reg_11930                                                                                                                                                    |                                                                                                                                                                               |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/reg_11640                                                                                                                                                    |                                                                                                                                                                               |               22 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/reg_11820                                                                                                                                                    |                                                                                                                                                                               |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_11830                                                                                                                                                 |                                                                                                                                                                               |               34 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/reg_12290                                                                                                                                                    |                                                                                                                                                                               |               24 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/reg_12240                                                                                                                                                    |                                                                                                                                                                               |               22 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/reg_11880                                                                                                                                                    |                                                                                                                                                                               |               20 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_12010                                                                                                                                                 |                                                                                                                                                                               |               20 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/reg_11520                                                                                                                                                    |                                                                                                                                                                               |               20 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/tmp_60_7_reg_35460                                                                                                                                        |                                                                                                                                                                               |               22 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/reg_11760                                                                                                                                                    |                                                                                                                                                                               |               19 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_12230                                                                                                                                                 |                                                                                                                                                                               |               22 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                  |                                                                                                                                                                               |               21 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_12070                                                                                                                                                 |                                                                                                                                                                               |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_11770                                                                                                                                                 |                                                                                                                                                                               |               23 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_11890                                                                                                                                                 |                                                                                                                                                                               |               20 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_12490                                                                                                                                                 |                                                                                                                                                                               |               22 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_12430                                                                                                                                                 |                                                                                                                                                                               |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_11950                                                                                                                                                 |                                                                                                                                                                               |               21 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/reg_11580                                                                                                                                                    |                                                                                                                                                                               |               19 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_11700                                                                                                                                                 |                                                                                                                                                                               |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/reg_12120                                                                                                                                                 |                                                                                                                                                                               |               22 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/reg_12040                                                                                                                                                    |                                                                                                                                                                               |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/reg_11700                                                                                                                                                    |                                                                                                                                                                               |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/reg_12050                                                                                                                                                      |                                                                                                                                                                               |               25 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/reg_12590                                                                                                                                                      |                                                                                                                                                                               |               24 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/reg_11650                                                                                                                                                      |                                                                                                                                                                               |               26 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/reg_12370                                                                                                                                                      |                                                                                                                                                                               |               28 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/reg_11750                                                                                                                                                      |                                                                                                                                                                               |               19 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/reg_11950                                                                                                                                                      |                                                                                                                                                                               |               33 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/reg_12150                                                                                                                                                      |                                                                                                                                                                               |               19 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/reg_11850                                                                                                                                                      |                                                                                                                                                                               |               21 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                             |                                                                                                                                                                               |               16 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                            |                                                                                                                                                                               |               13 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                            |                                                                                                                                                                               |               10 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                             |                                                                                                                                                                               |               11 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                       |               14 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                       |               14 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                       |               14 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                       |               15 |             69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                             |                                                                                                                                                                               |               14 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                            |                                                                                                                                                                               |               13 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                             |                                                                                                                                                                               |               12 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                            |                                                                                                                                                                               |               11 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                             |                                                                                                                                                                               |               18 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                            |                                                                                                                                                                               |               17 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                       |               16 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                       |               16 |             74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                        |               16 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                          | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |               18 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                        |               15 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_C_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                         | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |               21 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                          | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |               17 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                        |               15 |             78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | design_1_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                        |               16 |             78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                        |               16 |             78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/ap_CS_fsm_state10                                                                                                                                            |                                                                                                                                                                               |               21 |             84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/DWT_Accel_CTL_s_axi_U/E[0]                                                                                                                                                     |                                                                                                                                                                               |               22 |             93 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                               |               12 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                               |               12 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                               |               12 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                                               |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                                               |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                                               |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                               |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                                               |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                                               |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                               |               14 |            112 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                               |               14 |            112 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/ap_CS_fsm_state16                                                                                                                                            |                                                                                                                                                                               |               32 |            126 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/reg_13370                                                                                                                                                      |                                                                                                                                                                               |               33 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/reg_12810                                                                                                                                                      |                                                                                                                                                                               |               45 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/reg_12690                                                                                                                                                      |                                                                                                                                                                               |               52 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/reg_12930                                                                                                                                                      |                                                                                                                                                                               |               54 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/reg_12250                                                                                                                                                      |                                                                                                                                                                               |               50 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/reg_14010                                                                                                                                                      |                                                                                                                                                                               |               34 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/reg_13910                                                                                                                                                      |                                                                                                                                                                               |               42 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/reg_13810                                                                                                                                                      |                                                                                                                                                                               |               50 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/reg_13270                                                                                                                                                      |                                                                                                                                                                               |               50 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/reg_13050                                                                                                                                                      |                                                                                                                                                                               |               46 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/reg_12470                                                                                                                                                      |                                                                                                                                                                               |               48 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/reg_13710                                                                                                                                                      |                                                                                                                                                                               |               42 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/reg_13490                                                                                                                                                      |                                                                                                                                                                               |               52 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/reg_13590                                                                                                                                                      |                                                                                                                                                                               |               40 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/reg_14210                                                                                                                                                      |                                                                                                                                                                               |               39 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/reg_14310                                                                                                                                                      |                                                                                                                                                                               |               40 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/reg_14110                                                                                                                                                      |                                                                                                                                                                               |               36 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/reg_13150                                                                                                                                                      |                                                                                                                                                                               |               46 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            | design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_A_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                |              157 |            396 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                            |                                                                                                                                                                               |             1616 |           4684 |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


