
---------- Begin Simulation Statistics ----------
final_tick                                18456378000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  83369                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725100                       # Number of bytes of host memory used
host_op_rate                                   146975                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   320.63                       # Real time elapsed on the host
host_tick_rate                               57562987                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    26730641                       # Number of instructions simulated
sim_ops                                      47124438                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.018456                       # Number of seconds simulated
sim_ticks                                 18456378000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  72665614                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 45268758                       # number of cc regfile writes
system.cpu.committedInsts                    26730641                       # Number of Instructions Simulated
system.cpu.committedOps                      47124438                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.380916                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.380916                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    161199                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   102236                       # number of floating regfile writes
system.cpu.idleCycles                          288793                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1872655                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  9970172                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.346846                       # Inst execution rate
system.cpu.iew.exec_refs                      7322921                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     491721                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 8813072                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               8998783                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                188                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             15039                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               671107                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           119683860                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               6831200                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2235858                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              86628557                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 109787                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                196468                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1443332                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                337274                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            286                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       970603                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         902052                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 121025353                       # num instructions consuming a value
system.cpu.iew.wb_count                      85502673                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.569390                       # average fanout of values written-back
system.cpu.iew.wb_producers                  68910640                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.316345                       # insts written-back per cycle
system.cpu.iew.wb_sent                       85935629                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                105760169                       # number of integer regfile reads
system.cpu.int_regfile_writes                77192949                       # number of integer regfile writes
system.cpu.ipc                               0.724157                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.724157                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            264097      0.30%      0.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              79633343     89.61%     89.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                36272      0.04%     89.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                933898      1.05%     91.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 331      0.00%     91.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     91.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     91.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     91.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     91.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     91.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     91.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     91.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2450      0.00%     91.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     91.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                27971      0.03%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 9717      0.01%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2816      0.00%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1235      0.00%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             159      0.00%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              53      0.00%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              7390997      8.32%     99.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              484298      0.54%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           51359      0.06%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25403      0.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               88864415                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  149898                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              291220                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       125405                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             238481                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4465118                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.050246                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 4450512     99.67%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    174      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     80      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   109      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3034      0.07%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1521      0.03%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              6460      0.14%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3228      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               92915538                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          222978865                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     85377268                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         192005038                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  119681639                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  88864415                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2221                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        72559416                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           4452173                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2022                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    116809679                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      36623964                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.426401                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.640145                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            15954227     43.56%     43.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2333500      6.37%     49.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3641413      9.94%     59.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2134127      5.83%     65.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1799131      4.91%     70.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2131310      5.82%     76.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             5566372     15.20%     91.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2916670      7.96%     99.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              147214      0.40%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        36623964                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.407417                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            340742                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           237218                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              8998783                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              671107                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                31214119                       # number of misc regfile reads
system.cpu.numCycles                         36912757                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            4095                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    67                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8386                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         18883                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       180558                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2764                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       361628                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2764                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               6290                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3489                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4897                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4207                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4207                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6290                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        29380                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        29380                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  29380                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       895104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       895104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  895104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10497                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10497    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10497                       # Request fanout histogram
system.membus.reqLayer2.occupancy            35410500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           55684000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  18456378000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            164582                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       117132                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         6356                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           67865                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16488                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16488                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6612                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       157970                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        19580                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       523118                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                542698                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       829952                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     18438464                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               19268416                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           10795                       # Total snoops (count)
system.tol2bus.snoopTraffic                    223296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           191865                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014422                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.119221                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 189098     98.56%     98.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2767      1.44%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             191865                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          300813000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         261688497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9925984                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  18456378000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 3550                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               167023                       # number of demand (read+write) hits
system.l2.demand_hits::total                   170573                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                3550                       # number of overall hits
system.l2.overall_hits::.cpu.data              167023                       # number of overall hits
system.l2.overall_hits::total                  170573                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3062                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               7435                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10497                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3062                       # number of overall misses
system.l2.overall_misses::.cpu.data              7435                       # number of overall misses
system.l2.overall_misses::total                 10497                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    250256000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    582435000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        832691000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    250256000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    582435000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       832691000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             6612                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           174458                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               181070                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            6612                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          174458                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              181070                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.463097                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.042618                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.057972                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.463097                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.042618                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.057972                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81729.588504                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78336.919973                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79326.569496                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81729.588504                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78336.919973                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79326.569496                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3489                       # number of writebacks
system.l2.writebacks::total                      3489                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          3062                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          7435                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10497                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3062                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         7435                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10497                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    219636000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    508085000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    727721000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    219636000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    508085000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    727721000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.463097                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.042618                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.057972                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.463097                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.042618                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.057972                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71729.588504                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68336.919973                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69326.569496                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71729.588504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68336.919973                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69326.569496                       # average overall mshr miss latency
system.l2.replacements                          10795                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       113643                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           113643                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       113643                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       113643                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         6354                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6354                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         6354                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6354                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          355                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           355                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             12281                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12281                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            4207                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4207                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    314869000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     314869000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         16488                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16488                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.255155                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.255155                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74844.069408                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74844.069408                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         4207                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4207                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    272799000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    272799000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.255155                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.255155                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64844.069408                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64844.069408                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           3550                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3550                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3062                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3062                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    250256000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    250256000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         6612                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           6612                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.463097                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.463097                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81729.588504                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81729.588504                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3062                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3062                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    219636000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    219636000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.463097                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.463097                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71729.588504                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71729.588504                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        154742                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            154742                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3228                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3228                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    267566000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    267566000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       157970                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        157970                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.020434                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.020434                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82889.095415                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82889.095415                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3228                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3228                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    235286000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    235286000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.020434                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.020434                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72889.095415                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72889.095415                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  18456378000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2029.161884                       # Cycle average of tags in use
system.l2.tags.total_refs                      361270                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     12843                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.129720                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     217.461609                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       175.077220                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1636.623055                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.106182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.085487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.799132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990802                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1696                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    736093                       # Number of tag accesses
system.l2.tags.data_accesses                   736093                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18456378000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      3457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3062.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6965.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002495069750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          203                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          203                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               27759                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3237                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10497                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3489                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10497                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3489                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    470                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    32                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.73                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 10497                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3489                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          203                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.354680                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.224773                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    143.309201                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            175     86.21%     86.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           12      5.91%     92.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           13      6.40%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.49%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.49%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            1      0.49%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           203                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          203                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.906404                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.860624                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.284372                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              124     61.08%     61.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      3.45%     64.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               52     25.62%     90.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      6.40%     96.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.99%     97.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      1.97%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           203                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   30080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  671808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               223296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     36.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   18456360500                       # Total gap between requests
system.mem_ctrls.avgGap                    1319631.10                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       195968                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       445760                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       219648                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 10617901.302194830030                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 24152084.444737751037                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 11900926.606509685516                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3062                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         7435                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         3489                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     93539000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    207409000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 431516765500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30548.33                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27896.30                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 123679210.52                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       195968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       475840                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        671808                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       195968                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       195968                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       223296                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       223296                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3062                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         7435                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          10497                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         3489                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          3489                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     10617901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     25781873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         36399775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     10617901                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     10617901                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     12098582                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        12098582                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     12098582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     10617901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     25781873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        48498357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                10027                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                3432                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          526                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1375                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          595                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1331                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          231                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          203                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          571                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          637                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          893                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          238                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          642                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          649                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          339                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          301                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          253                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          124                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          151                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          350                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6           53                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           15                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          135                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           92                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          104                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           65                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          534                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          249                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          147                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          110                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               112941750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              50135000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          300948000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11263.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30013.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                7422                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2785                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.02                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           81.15                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3241                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   265.142857                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   170.489955                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   271.982238                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1141     35.21%     35.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          912     28.14%     63.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          398     12.28%     75.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          251      7.74%     83.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          136      4.20%     87.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           85      2.62%     90.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           88      2.72%     92.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           47      1.45%     94.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          183      5.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3241                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                641728                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             219648                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               34.769986                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               11.900927                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.36                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               75.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy        11252640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         5958150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       30487800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       7495920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1456696800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1844239560                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   5534205600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    8890336470                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   481.694538                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  14369973750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    616200000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3470204250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy        11966640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         6341445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       41104980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      10419120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1456696800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1160154060                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   6110277600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    8796960645                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   476.635266                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  15873995500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    616200000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1966182500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  18456378000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  18456378000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                1443332                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  5490803                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 9674229                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            579                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  16826132                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               3188889                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              140531225                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  6095                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1153016                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  51844                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 460419                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           31196                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           201265345                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   380558985                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                188331054                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    200720                       # Number of floating rename lookups
system.cpu.rename.committedMaps              66982464                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                134282875                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       8                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   8                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  13931746                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  18456378000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18456378000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1629884                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1629884                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1629884                       # number of overall hits
system.cpu.icache.overall_hits::total         1629884                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7751                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7751                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7751                       # number of overall misses
system.cpu.icache.overall_misses::total          7751                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    358291499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    358291499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    358291499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    358291499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1637635                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1637635                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1637635                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1637635                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004733                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004733                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004733                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004733                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46225.196620                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46225.196620                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46225.196620                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46225.196620                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1288                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           46                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         6356                       # number of writebacks
system.cpu.icache.writebacks::total              6356                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1139                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1139                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1139                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1139                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         6612                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6612                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6612                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6612                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    298051499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    298051499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    298051499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    298051499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004038                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004038                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004038                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004038                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 45077.359195                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45077.359195                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 45077.359195                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45077.359195                       # average overall mshr miss latency
system.cpu.icache.replacements                   6356                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1629884                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1629884                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7751                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7751                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    358291499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    358291499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1637635                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1637635                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004733                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004733                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46225.196620                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46225.196620                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1139                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1139                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6612                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6612                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    298051499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    298051499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004038                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004038                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 45077.359195                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45077.359195                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  18456378000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.820875                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1636496                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6612                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            247.503932                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.820875                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999300                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999300                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           69                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6557152                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6557152                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18456378000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       96253                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 5205747                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1232                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 286                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 290370                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  470                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    482                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     6831470                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      492394                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           239                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           249                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18456378000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  18456378000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18456378000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1638347                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           865                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18456378000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  3820179                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              11546608                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  16570125                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               3243720                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1443332                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              9378191                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 11405                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              151276452                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 47494                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                        143594297                       # The number of ROB reads
system.cpu.rob.writes                       249020259                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      6526575                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6526575                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6528575                       # number of overall hits
system.cpu.dcache.overall_hits::total         6528575                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       586522                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         586522                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       587194                       # number of overall misses
system.cpu.dcache.overall_misses::total        587194                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7418448497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7418448497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7418448497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7418448497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7113097                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7113097                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7115769                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7115769                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.082457                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.082457                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.082520                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.082520                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 12648.201597                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12648.201597                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 12633.726668                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12633.726668                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12720                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          169                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               609                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.886700                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    28.166667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       113643                       # number of writebacks
system.cpu.dcache.writebacks::total            113643                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       412465                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       412465                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       412465                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       412465                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       174057                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       174057                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       174458                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       174458                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2597716998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2597716998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2608199998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2608199998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.024470                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024470                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024517                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024517                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14924.518968                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14924.518968                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14950.303213                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14950.303213                       # average overall mshr miss latency
system.cpu.dcache.replacements                 174202                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      6161668                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6161668                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       570028                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        570028                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6931857500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6931857500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6731696                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6731696                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.084678                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.084678                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 12160.556148                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12160.556148                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       412459                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       412459                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       157569                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       157569                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2127945000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2127945000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023407                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023407                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13504.845496                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13504.845496                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       364907                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         364907                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        16494                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16494                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    486590997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    486590997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       381401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       381401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.043246                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.043246                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 29501.091124                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29501.091124                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        16488                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16488                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    469771998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    469771998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.043230                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.043230                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 28491.751456                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28491.751456                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2000                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2000                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          672                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          672                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2672                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2672                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.251497                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.251497                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          401                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          401                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     10483000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     10483000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.150075                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.150075                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 26142.144638                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 26142.144638                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  18456378000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.738284                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6703033                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            174458                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             38.422044                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.738284                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998978                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998978                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28637534                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28637534                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18456378000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  18456378000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                24690214                       # Number of BP lookups
system.cpu.branchPred.condPredicted          24197920                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1452031                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11319823                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                11284562                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.688502                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   45883                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            8185                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               5801                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2384                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          397                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        72510513                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1441718                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     26889978                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.752491                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.591425                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        12681889     47.16%     47.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         6510545     24.21%     71.37% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          488558      1.82%     73.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         2543782      9.46%     82.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          907870      3.38%     86.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          200839      0.75%     86.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          438011      1.63%     88.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          206182      0.77%     89.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2912302     10.83%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     26889978                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             26730641                       # Number of instructions committed
system.cpu.commit.opsCommitted               47124438                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4173773                       # Number of memory references committed
system.cpu.commit.loads                       3793036                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    6602947                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      98711                       # Number of committed floating point instructions.
system.cpu.commit.integer                    46834514                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 32164                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       219960      0.47%      0.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     41801317     88.70%     89.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        36032      0.08%     89.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       850221      1.80%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          199      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     91.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     91.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        26582      0.06%     91.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         9706      0.02%     91.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2796      0.01%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          121      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           51      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      3770089      8.00%     99.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       366421      0.78%     99.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        22947      0.05%     99.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        14316      0.03%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     47124438                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2912302                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  26730641                       # Number of Instructions committed
system.cpu.thread0.numOps                    47124438                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1886883                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      102137488                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    24690214                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11336246                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      33277790                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 2908576                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  731                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4180                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           90                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1637636                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 70116                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           36623964                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              4.855934                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.410180                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  9708808     26.51%     26.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1001436      2.73%     29.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   493217      1.35%     30.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   903076      2.47%     33.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  3269724      8.93%     41.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2404175      6.56%     48.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   262078      0.72%     49.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2177401      5.95%     55.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 16404049     44.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             36623964                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.668880                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.766997                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
