INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/assign_2/assign_2.srcs/sources_1/imports/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/assign_2/assign_2.srcs/sources_1/imports/new/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_projects/assign_2/assign_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
