INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 12:11:35 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : iir
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 muli1/multiply_unit/q2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            muli0/multiply_unit/q1_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 1.168ns (40.643%)  route 1.706ns (59.357%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.158ns = ( 5.158 - 4.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=896, unset)          1.406     1.406    muli1/multiply_unit/clk
    SLICE_X44Y99         FDRE                                         r  muli1/multiply_unit/q2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.236     1.642 r  muli1/multiply_unit/q2_reg[1]/Q
                         net (fo=1, routed)           0.398     2.040    muli0/multiply_unit/q2_reg__0_0[1]
    SLICE_X44Y101        LUT2 (Prop_lut2_I1_O)        0.126     2.166 r  muli0/multiply_unit/dataOutArray[0]_carry_i_3/O
                         net (fo=1, routed)           0.000     2.166    addi0/S[1]
    SLICE_X44Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.422 r  addi0/dataOutArray[0]_carry/CO[3]
                         net (fo=1, routed)           0.000     2.422    addi0/dataOutArray[0]_carry_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.476 r  addi0/dataOutArray[0]_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.476    addi0/dataOutArray[0]_carry__0_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.530 r  addi0/dataOutArray[0]_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.530    addi0/dataOutArray[0]_carry__1_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.584 r  addi0/dataOutArray[0]_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.584    addi0/dataOutArray[0]_carry__2_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.638 r  addi0/dataOutArray[0]_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.638    addi0/dataOutArray[0]_carry__3_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.692 r  addi0/dataOutArray[0]_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.692    addi0/dataOutArray[0]_carry__4_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     2.806 r  addi0/dataOutArray[0]_carry__5/O[0]
                         net (fo=5, routed)           0.483     3.288    mc_load0/Buffer_2/in_data[0][24]
    SLICE_X51Y107        LUT6 (Prop_lut6_I3_O)        0.123     3.411 r  mc_load0/Buffer_2/q1_reg_i_23/O
                         net (fo=1, routed)           0.259     3.670    oehb2/q1_reg_13
    SLICE_X51Y108        LUT6 (Prop_lut6_I0_O)        0.043     3.713 r  oehb2/q1_reg_i_8/O
                         net (fo=1, routed)           0.567     4.280    muli0/multiply_unit/b[24]
    DSP48_X2Y44          DSP48E1                                      r  muli0/multiply_unit/q1_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=896, unset)          1.158     5.158    muli0/multiply_unit/clk
    DSP48_X2Y44          DSP48E1                                      r  muli0/multiply_unit/q1_reg/CLK
                         clock pessimism              0.013     5.171    
                         clock uncertainty           -0.035     5.135    
    DSP48_X2Y44          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.317     4.818    muli0/multiply_unit/q1_reg
  -------------------------------------------------------------------
                         required time                          4.818    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                  0.539    




