<profile>
    <ReportVersion>
        <Version>2020.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu37p-fsvh2892-2L-e</Part>
        <TopModelName>decode_rs</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>none</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.625</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_20_1>
                <TripCount>8</TripCount>
                <Latency>16</Latency>
                <AbsoluteTimeLatency>160</AbsoluteTimeLatency>
                <PipelineII>2</PipelineII>
                <PipelineDepth>2</PipelineDepth>
            </VITIS_LOOP_20_1>
            <VITIS_LOOP_30_2>
                <TripCount>246</TripCount>
                <Latency>492</Latency>
                <AbsoluteTimeLatency>4920</AbsoluteTimeLatency>
                <PipelineII>2</PipelineII>
                <PipelineDepth>2</PipelineDepth>
            </VITIS_LOOP_30_2>
            <VITIS_LOOP_39_3>
                <TripCount>255</TripCount>
                <Latency>255</Latency>
                <AbsoluteTimeLatency>2550</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>2</PipelineDepth>
            </VITIS_LOOP_39_3>
            <VITIS_LOOP_50_1>
                <TripCount>19</TripCount>
                <Latency>
                    <range>
                        <min>665</min>
                        <max>6080</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>6650</min>
                        <max>60800</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>35</min>
                        <max>320</max>
                    </range>
                </IterationLatency>
                <VITIS_LOOP_53_2>
                    <TripCount>
                        <range>
                            <min>1</min>
                            <max>20</max>
                        </range>
                    </TripCount>
                    <Latency>
                        <range>
                            <min>16</min>
                            <max>301</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>160</min>
                            <max>3010</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <PipelineII>15</PipelineII>
                    <PipelineDepth>17</PipelineDepth>
                </VITIS_LOOP_53_2>
            </VITIS_LOOP_50_1>
            <VITIS_LOOP_65_3>
                <TripCount>21</TripCount>
                <Latency>22</Latency>
                <AbsoluteTimeLatency>220</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>3</PipelineDepth>
            </VITIS_LOOP_65_3>
            <VITIS_LOOP_67_4>
                <TripCount>21</TripCount>
                <Latency>21</Latency>
                <AbsoluteTimeLatency>210</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>2</PipelineDepth>
            </VITIS_LOOP_67_4>
            <VITIS_LOOP_85_1>
                <TripCount>255</TripCount>
                <Latency>255</Latency>
                <AbsoluteTimeLatency>2550</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>1</PipelineDepth>
            </VITIS_LOOP_85_1>
            <VITIS_LOOP_87_2>
                <TripCount>255</TripCount>
                <Latency>256</Latency>
                <AbsoluteTimeLatency>2560</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>3</PipelineDepth>
            </VITIS_LOOP_87_2>
            <VITIS_LOOP_92_3>
                <TripCount>255</TripCount>
                <Latency>255</Latency>
                <AbsoluteTimeLatency>2550</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>2</PipelineDepth>
            </VITIS_LOOP_92_3>
            <VITIS_LOOP_93_4>
                <TripCount>20</TripCount>
                <Latency>5920</Latency>
                <AbsoluteTimeLatency>59200</AbsoluteTimeLatency>
                <IterationLatency>296</IterationLatency>
                <VITIS_LOOP_96_5>
                    <TripCount>255</TripCount>
                    <Latency>292</Latency>
                    <AbsoluteTimeLatency>2920</AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>38</PipelineDepth>
                </VITIS_LOOP_96_5>
            </VITIS_LOOP_93_4>
            <VITIS_LOOP_120_6>
                <TripCount>19</TripCount>
                <Latency>19</Latency>
                <AbsoluteTimeLatency>190</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>1</PipelineDepth>
            </VITIS_LOOP_120_6>
            <VITIS_LOOP_130_7>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <VITIS_LOOP_136_8>
                    <TripCount>undef</TripCount>
                    <Latency>
                        <range>
                            <min>2</min>
                            <max>-1</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>20</min>
                            <max>-10</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <PipelineII>2</PipelineII>
                    <PipelineDepth>3</PipelineDepth>
                </VITIS_LOOP_136_8>
                <VITIS_LOOP_146_9>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <PipelineII>2</PipelineII>
                    <PipelineDepth>2</PipelineDepth>
                </VITIS_LOOP_146_9>
                <VITIS_LOOP_152_10>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>2</PipelineDepth>
                </VITIS_LOOP_152_10>
                <VITIS_LOOP_166_11>
                    <TripCount>20</TripCount>
                    <Latency>20</Latency>
                    <AbsoluteTimeLatency>200</AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>1</PipelineDepth>
                </VITIS_LOOP_166_11>
                <VITIS_LOOP_168_12>
                    <TripCount>undef</TripCount>
                    <Latency>
                        <range>
                            <min>38</min>
                            <max>-1</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>380</min>
                            <max>-10</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <PipelineII>38</PipelineII>
                    <PipelineDepth>38</PipelineDepth>
                </VITIS_LOOP_168_12>
                <VITIS_LOOP_171_13>
                    <TripCount>undef</TripCount>
                    <Latency>
                        <range>
                            <min>3</min>
                            <max>-1</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>30</min>
                            <max>-10</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <PipelineII>2</PipelineII>
                    <PipelineDepth>4</PipelineDepth>
                </VITIS_LOOP_171_13>
                <VITIS_LOOP_185_14>
                    <TripCount>undef</TripCount>
                    <Latency>
                        <range>
                            <min>18</min>
                            <max>-1</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>180</min>
                            <max>-10</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>18</PipelineDepth>
                </VITIS_LOOP_185_14>
            </VITIS_LOOP_130_7>
            <VITIS_LOOP_195_15>
                <TripCount>
                    <range>
                        <min>1</min>
                        <max>11</max>
                    </range>
                </TripCount>
                <Latency>
                    <range>
                        <min>2</min>
                        <max>12</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>20</min>
                        <max>120</max>
                    </range>
                </AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>3</PipelineDepth>
            </VITIS_LOOP_195_15>
            <VITIS_LOOP_199_16>
                <TripCount>
                    <range>
                        <min>1</min>
                        <max>10</max>
                    </range>
                </TripCount>
                <Latency>
                    <range>
                        <min>1</min>
                        <max>10</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>10</min>
                        <max>100</max>
                    </range>
                </AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>2</PipelineDepth>
            </VITIS_LOOP_199_16>
            <VITIS_LOOP_202_17>
                <TripCount>255</TripCount>
                <Latency>
                    <range>
                        <min>510</min>
                        <max>-1</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>5100</min>
                        <max>-10</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>2</min>
                        <max>-1</max>
                    </range>
                </IterationLatency>
                <VITIS_LOOP_205_18>
                    <TripCount>undef</TripCount>
                    <Latency>
                        <range>
                            <min>38</min>
                            <max>-1</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>380</min>
                            <max>-10</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>38</PipelineDepth>
                </VITIS_LOOP_205_18>
            </VITIS_LOOP_202_17>
            <VITIS_LOOP_221_19>
                <TripCount>
                    <range>
                        <min>1</min>
                        <max>10</max>
                    </range>
                </TripCount>
                <Latency>
                    <range>
                        <min>45</min>
                        <max>540</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>450</min>
                        <max>5400</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>45</min>
                        <max>54</max>
                    </range>
                </IterationLatency>
                <VITIS_LOOP_231_20>
                    <TripCount>
                        <range>
                            <min>0</min>
                            <max>9</max>
                        </range>
                    </TripCount>
                    <Latency>
                        <range>
                            <min>38</min>
                            <max>47</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>380</min>
                            <max>470</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>39</PipelineDepth>
                </VITIS_LOOP_231_20>
            </VITIS_LOOP_221_19>
            <VITIS_LOOP_238_21>
                <TripCount>255</TripCount>
                <Latency>256</Latency>
                <AbsoluteTimeLatency>2560</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>3</PipelineDepth>
            </VITIS_LOOP_238_21>
            <VITIS_LOOP_246_22>
                <TripCount>undef</TripCount>
                <Latency>
                    <range>
                        <min>28</min>
                        <max>-1</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>280</min>
                        <max>-10</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>28</min>
                        <max>-1</max>
                    </range>
                </IterationLatency>
                <VITIS_LOOP_249_23>
                    <TripCount>undef</TripCount>
                    <Latency>
                        <range>
                            <min>23</min>
                            <max>-1</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>230</min>
                            <max>-10</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>23</PipelineDepth>
                </VITIS_LOOP_249_23>
                <VITIS_LOOP_256_24>
                    <TripCount>undef</TripCount>
                    <Latency>
                        <range>
                            <min>17</min>
                            <max>-1</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>170</min>
                            <max>-10</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>17</PipelineDepth>
                </VITIS_LOOP_256_24>
            </VITIS_LOOP_246_22>
            <VITIS_LOOP_267_25>
                <TripCount>255</TripCount>
                <Latency>256</Latency>
                <AbsoluteTimeLatency>2560</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>3</PipelineDepth>
            </VITIS_LOOP_267_25>
            <VITIS_LOOP_276_26>
                <TripCount>255</TripCount>
                <Latency>256</Latency>
                <AbsoluteTimeLatency>2560</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>3</PipelineDepth>
            </VITIS_LOOP_276_26>
            <VITIS_LOOP_284_27>
                <TripCount>255</TripCount>
                <Latency>256</Latency>
                <AbsoluteTimeLatency>2560</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>3</PipelineDepth>
            </VITIS_LOOP_284_27>
            <VITIS_LOOP_293_28>
                <TripCount>255</TripCount>
                <Latency>256</Latency>
                <AbsoluteTimeLatency>2560</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>3</PipelineDepth>
            </VITIS_LOOP_293_28>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>4</BRAM_18K>
            <DSP>1</DSP>
            <FF>15035</FF>
            <LUT>16152</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>decode_rs</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>decode_rs</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>decode_rs</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>decode_rs</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>decode_rs</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>decode_rs</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>recd_in_TDATA</name>
            <Object>recd_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>recd_in_TVALID</name>
            <Object>recd_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>recd_in_TREADY</name>
            <Object>recd_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>recd_out_TDATA</name>
            <Object>recd_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>recd_out_TVALID</name>
            <Object>recd_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>recd_out_TREADY</name>
            <Object>recd_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>recd_gf_out_address0</name>
            <Object>recd_gf_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>recd_gf_out_ce0</name>
            <Object>recd_gf_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>recd_gf_out_we0</name>
            <Object>recd_gf_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>recd_gf_out_d0</name>
            <Object>recd_gf_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>syn_error_out</name>
            <Object>syn_error_out</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>alpha_to_out_address0</name>
            <Object>alpha_to_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>alpha_to_out_ce0</name>
            <Object>alpha_to_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>alpha_to_out_we0</name>
            <Object>alpha_to_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>alpha_to_out_d0</name>
            <Object>alpha_to_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>index_of_out_address0</name>
            <Object>index_of_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>index_of_out_ce0</name>
            <Object>index_of_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>index_of_out_we0</name>
            <Object>index_of_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>index_of_out_d0</name>
            <Object>index_of_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gg_out_address0</name>
            <Object>gg_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gg_out_ce0</name>
            <Object>gg_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gg_out_we0</name>
            <Object>gg_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gg_out_d0</name>
            <Object>gg_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule>
            <ModuleName>decode_rs</ModuleName>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>decode_rs</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.625</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_20_1>
                        <Name>VITIS_LOOP_20_1</Name>
                        <TripCount>8</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </VITIS_LOOP_20_1>
                    <VITIS_LOOP_30_2>
                        <Name>VITIS_LOOP_30_2</Name>
                        <TripCount>246</TripCount>
                        <Latency>492</Latency>
                        <AbsoluteTimeLatency>4.920 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </VITIS_LOOP_30_2>
                    <VITIS_LOOP_39_3>
                        <Name>VITIS_LOOP_39_3</Name>
                        <TripCount>255</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </VITIS_LOOP_39_3>
                    <VITIS_LOOP_50_1>
                        <Name>VITIS_LOOP_50_1</Name>
                        <TripCount>19</TripCount>
                        <Latency>665 ~ 6080</Latency>
                        <AbsoluteTimeLatency>6.650 us ~ 60.800 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>35</min>
                                <max>320</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>35 ~ 320</PipelineDepth>
                        <VITIS_LOOP_53_2>
                            <Name>VITIS_LOOP_53_2</Name>
                            <TripCount>
                                <range>
                                    <min>1</min>
                                    <max>20</max>
                                </range>
                            </TripCount>
                            <Latency>16 ~ 301</Latency>
                            <AbsoluteTimeLatency>0.160 us ~ 3.010 us</AbsoluteTimeLatency>
                            <PipelineII>15</PipelineII>
                            <PipelineDepth>17</PipelineDepth>
                        </VITIS_LOOP_53_2>
                    </VITIS_LOOP_50_1>
                    <VITIS_LOOP_65_3>
                        <Name>VITIS_LOOP_65_3</Name>
                        <TripCount>21</TripCount>
                        <Latency>22</Latency>
                        <AbsoluteTimeLatency>0.220 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                    </VITIS_LOOP_65_3>
                    <VITIS_LOOP_67_4>
                        <Name>VITIS_LOOP_67_4</Name>
                        <TripCount>21</TripCount>
                        <Latency>21</Latency>
                        <AbsoluteTimeLatency>0.210 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </VITIS_LOOP_67_4>
                    <VITIS_LOOP_85_1>
                        <Name>VITIS_LOOP_85_1</Name>
                        <TripCount>255</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                    </VITIS_LOOP_85_1>
                    <VITIS_LOOP_87_2>
                        <Name>VITIS_LOOP_87_2</Name>
                        <TripCount>255</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                    </VITIS_LOOP_87_2>
                    <VITIS_LOOP_92_3>
                        <Name>VITIS_LOOP_92_3</Name>
                        <TripCount>255</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </VITIS_LOOP_92_3>
                    <VITIS_LOOP_93_4>
                        <Name>VITIS_LOOP_93_4</Name>
                        <TripCount>20</TripCount>
                        <Latency>5920</Latency>
                        <AbsoluteTimeLatency>59.200 us</AbsoluteTimeLatency>
                        <IterationLatency>296</IterationLatency>
                        <PipelineDepth>296</PipelineDepth>
                        <VITIS_LOOP_96_5>
                            <Name>VITIS_LOOP_96_5</Name>
                            <TripCount>255</TripCount>
                            <Latency>292</Latency>
                            <AbsoluteTimeLatency>2.920 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>38</PipelineDepth>
                        </VITIS_LOOP_96_5>
                    </VITIS_LOOP_93_4>
                    <VITIS_LOOP_120_6>
                        <Name>VITIS_LOOP_120_6</Name>
                        <TripCount>19</TripCount>
                        <Latency>19</Latency>
                        <AbsoluteTimeLatency>0.190 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                    </VITIS_LOOP_120_6>
                    <VITIS_LOOP_130_7>
                        <Name>VITIS_LOOP_130_7</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <VITIS_LOOP_136_8>
                            <Name>VITIS_LOOP_136_8</Name>
                            <TripCount>undef</TripCount>
                            <Latency>2 ~ ?</Latency>
                            <AbsoluteTimeLatency>20.000 ns ~ ?</AbsoluteTimeLatency>
                            <PipelineII>2</PipelineII>
                            <PipelineDepth>3</PipelineDepth>
                        </VITIS_LOOP_136_8>
                        <VITIS_LOOP_146_9>
                            <Name>VITIS_LOOP_146_9</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <PipelineII>2</PipelineII>
                            <PipelineDepth>2</PipelineDepth>
                        </VITIS_LOOP_146_9>
                        <VITIS_LOOP_152_10>
                            <Name>VITIS_LOOP_152_10</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>2</PipelineDepth>
                        </VITIS_LOOP_152_10>
                        <VITIS_LOOP_166_11>
                            <Name>VITIS_LOOP_166_11</Name>
                            <TripCount>20</TripCount>
                            <Latency>20</Latency>
                            <AbsoluteTimeLatency>0.200 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>1</PipelineDepth>
                        </VITIS_LOOP_166_11>
                        <VITIS_LOOP_168_12>
                            <Name>VITIS_LOOP_168_12</Name>
                            <TripCount>undef</TripCount>
                            <Latency>38 ~ ?</Latency>
                            <AbsoluteTimeLatency>0.380 us ~ ?</AbsoluteTimeLatency>
                            <PipelineII>38</PipelineII>
                            <PipelineDepth>38</PipelineDepth>
                        </VITIS_LOOP_168_12>
                        <VITIS_LOOP_171_13>
                            <Name>VITIS_LOOP_171_13</Name>
                            <TripCount>undef</TripCount>
                            <Latency>3 ~ ?</Latency>
                            <AbsoluteTimeLatency>30.000 ns ~ ?</AbsoluteTimeLatency>
                            <PipelineII>2</PipelineII>
                            <PipelineDepth>4</PipelineDepth>
                        </VITIS_LOOP_171_13>
                        <VITIS_LOOP_185_14>
                            <Name>VITIS_LOOP_185_14</Name>
                            <TripCount>undef</TripCount>
                            <Latency>18 ~ ?</Latency>
                            <AbsoluteTimeLatency>0.180 us ~ ?</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>18</PipelineDepth>
                        </VITIS_LOOP_185_14>
                    </VITIS_LOOP_130_7>
                    <VITIS_LOOP_195_15>
                        <Name>VITIS_LOOP_195_15</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>11</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 12</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ 0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                    </VITIS_LOOP_195_15>
                    <VITIS_LOOP_199_16>
                        <Name>VITIS_LOOP_199_16</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>10</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 10</Latency>
                        <AbsoluteTimeLatency>10.000 ns ~ 0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </VITIS_LOOP_199_16>
                    <VITIS_LOOP_202_17>
                        <Name>VITIS_LOOP_202_17</Name>
                        <TripCount>255</TripCount>
                        <Latency>510 ~ ?</Latency>
                        <AbsoluteTimeLatency>5.100 us ~ ?</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>-1</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ ?</PipelineDepth>
                        <VITIS_LOOP_205_18>
                            <Name>VITIS_LOOP_205_18</Name>
                            <TripCount>undef</TripCount>
                            <Latency>38 ~ ?</Latency>
                            <AbsoluteTimeLatency>0.380 us ~ ?</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>38</PipelineDepth>
                        </VITIS_LOOP_205_18>
                    </VITIS_LOOP_202_17>
                    <VITIS_LOOP_221_19>
                        <Name>VITIS_LOOP_221_19</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>10</max>
                            </range>
                        </TripCount>
                        <Latency>45 ~ 540</Latency>
                        <AbsoluteTimeLatency>0.450 us ~ 5.400 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>45</min>
                                <max>54</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>45 ~ 54</PipelineDepth>
                        <VITIS_LOOP_231_20>
                            <Name>VITIS_LOOP_231_20</Name>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>9</max>
                                </range>
                            </TripCount>
                            <Latency>38 ~ 47</Latency>
                            <AbsoluteTimeLatency>0.380 us ~ 0.470 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>39</PipelineDepth>
                        </VITIS_LOOP_231_20>
                    </VITIS_LOOP_221_19>
                    <VITIS_LOOP_238_21>
                        <Name>VITIS_LOOP_238_21</Name>
                        <TripCount>255</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                    </VITIS_LOOP_238_21>
                    <VITIS_LOOP_246_22>
                        <Name>VITIS_LOOP_246_22</Name>
                        <TripCount>undef</TripCount>
                        <Latency>28 ~ ?</Latency>
                        <AbsoluteTimeLatency>0.280 us ~ ?</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>28</min>
                                <max>-1</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>28 ~ ?</PipelineDepth>
                        <VITIS_LOOP_249_23>
                            <Name>VITIS_LOOP_249_23</Name>
                            <TripCount>undef</TripCount>
                            <Latency>23 ~ ?</Latency>
                            <AbsoluteTimeLatency>0.230 us ~ ?</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>23</PipelineDepth>
                        </VITIS_LOOP_249_23>
                        <VITIS_LOOP_256_24>
                            <Name>VITIS_LOOP_256_24</Name>
                            <TripCount>undef</TripCount>
                            <Latency>17 ~ ?</Latency>
                            <AbsoluteTimeLatency>0.170 us ~ ?</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>17</PipelineDepth>
                        </VITIS_LOOP_256_24>
                    </VITIS_LOOP_246_22>
                    <VITIS_LOOP_267_25>
                        <Name>VITIS_LOOP_267_25</Name>
                        <TripCount>255</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                    </VITIS_LOOP_267_25>
                    <VITIS_LOOP_276_26>
                        <Name>VITIS_LOOP_276_26</Name>
                        <TripCount>255</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                    </VITIS_LOOP_276_26>
                    <VITIS_LOOP_284_27>
                        <Name>VITIS_LOOP_284_27</Name>
                        <TripCount>255</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                    </VITIS_LOOP_284_27>
                    <VITIS_LOOP_293_28>
                        <Name>VITIS_LOOP_293_28</Name>
                        <TripCount>255</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                    </VITIS_LOOP_293_28>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>15035</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>16152</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>decode_rs</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst_n</name>
                    <Object>decode_rs</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>decode_rs</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>decode_rs</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>decode_rs</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>decode_rs</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>recd_in_TDATA</name>
                    <Object>recd_in</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>recd_in_TVALID</name>
                    <Object>recd_in</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>recd_in_TREADY</name>
                    <Object>recd_in</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>recd_out_TDATA</name>
                    <Object>recd_out</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>recd_out_TVALID</name>
                    <Object>recd_out</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>recd_out_TREADY</name>
                    <Object>recd_out</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>recd_gf_out_address0</name>
                    <Object>recd_gf_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>8</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>recd_gf_out_ce0</name>
                    <Object>recd_gf_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>recd_gf_out_we0</name>
                    <Object>recd_gf_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>recd_gf_out_d0</name>
                    <Object>recd_gf_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>syn_error_out</name>
                    <Object>syn_error_out</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>alpha_to_out_address0</name>
                    <Object>alpha_to_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>8</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>alpha_to_out_ce0</name>
                    <Object>alpha_to_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>alpha_to_out_we0</name>
                    <Object>alpha_to_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>alpha_to_out_d0</name>
                    <Object>alpha_to_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>index_of_out_address0</name>
                    <Object>index_of_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>8</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>index_of_out_ce0</name>
                    <Object>index_of_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>index_of_out_we0</name>
                    <Object>index_of_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>index_of_out_d0</name>
                    <Object>index_of_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>gg_out_address0</name>
                    <Object>gg_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>5</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>gg_out_ce0</name>
                    <Object>gg_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>gg_out_we0</name>
                    <Object>gg_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>gg_out_d0</name>
                    <Object>gg_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <Args>
        <Arg ArgName="recd_in" index="0" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="recd_in" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="recd_out" index="1" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="recd_out" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="recd_gf_out" index="2" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="recd_gf_out_address0" name="recd_gf_out_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="recd_gf_out_ce0" name="recd_gf_out_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="recd_gf_out_we0" name="recd_gf_out_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="recd_gf_out_d0" name="recd_gf_out_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="syn_error_out" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="syn_error_out" name="syn_error_out" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="alpha_to_out" index="4" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="alpha_to_out_address0" name="alpha_to_out_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="alpha_to_out_ce0" name="alpha_to_out_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="alpha_to_out_we0" name="alpha_to_out_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="alpha_to_out_d0" name="alpha_to_out_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="index_of_out" index="5" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="index_of_out_address0" name="index_of_out_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="index_of_out_ce0" name="index_of_out_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="index_of_out_we0" name="index_of_out_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="index_of_out_d0" name="index_of_out_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="gg_out" index="6" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="gg_out_address0" name="gg_out_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="gg_out_ce0" name="gg_out_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="gg_out_we0" name="gg_out_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="gg_out_d0" name="gg_out_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="alpha_to_out_address0" type="data" busTypeName="data" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="alpha_to_out_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>alpha_to_out_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="alpha_to_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="alpha_to_out_d0" type="data" busTypeName="data" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="alpha_to_out_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>alpha_to_out_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="alpha_to_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">recd_in:recd_out</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="gg_out_address0" type="data" busTypeName="data" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="gg_out_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>gg_out_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="gg_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="gg_out_d0" type="data" busTypeName="data" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="gg_out_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>gg_out_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="gg_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="index_of_out_address0" type="data" busTypeName="data" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="index_of_out_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>index_of_out_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="index_of_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="index_of_out_d0" type="data" busTypeName="data" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="index_of_out_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>index_of_out_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="index_of_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="recd_gf_out_address0" type="data" busTypeName="data" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="recd_gf_out_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>recd_gf_out_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="recd_gf_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="recd_gf_out_d0" type="data" busTypeName="data" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="recd_gf_out_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>recd_gf_out_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="recd_gf_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="recd_in" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="recd_in_">
            <ports>
                <port>recd_in_TDATA</port>
                <port>recd_in_TREADY</port>
                <port>recd_in_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="recd_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="recd_out" type="axi4stream" busTypeName="axis" mode="master" dataWidth="32" portPrefix="recd_out_">
            <ports>
                <port>recd_out_TDATA</port>
                <port>recd_out_TREADY</port>
                <port>recd_out_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="recd_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="syn_error_out" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="syn_error_out">DATA</portMap>
            </portMaps>
            <ports>
                <port>syn_error_out</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="syn_error_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table>
                    <keys size="5">Interface, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="recd_in">both, 32, 1, 1</column>
                    <column name="recd_out">both, 32, 1, 1</column>
                </table>
            </item>
            <item name="AP_MEMORY">
                <table>
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="alpha_to_out_address0">8</column>
                    <column name="alpha_to_out_d0">32</column>
                    <column name="gg_out_address0">5</column>
                    <column name="gg_out_d0">32</column>
                    <column name="index_of_out_address0">8</column>
                    <column name="index_of_out_d0">32</column>
                    <column name="recd_gf_out_address0">8</column>
                    <column name="recd_gf_out_d0">32</column>
                </table>
            </item>
            <item name="REGISTER">
                <table>
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="syn_error_out">ap_none, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="recd_in">in, int*</column>
                    <column name="recd_out">out, int*</column>
                    <column name="recd_gf_out">out, int*</column>
                    <column name="syn_error_out">in, int</column>
                    <column name="alpha_to_out">out, int*</column>
                    <column name="index_of_out">out, int*</column>
                    <column name="gg_out">out, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Name, HW Type, HW Usage</keys>
                    <column name="recd_in">recd_in, interface, </column>
                    <column name="recd_out">recd_out, interface, </column>
                    <column name="recd_gf_out">recd_gf_out_address0, port, offset</column>
                    <column name="recd_gf_out">recd_gf_out_ce0, port, </column>
                    <column name="recd_gf_out">recd_gf_out_we0, port, </column>
                    <column name="recd_gf_out">recd_gf_out_d0, port, </column>
                    <column name="syn_error_out">syn_error_out, port, </column>
                    <column name="alpha_to_out">alpha_to_out_address0, port, offset</column>
                    <column name="alpha_to_out">alpha_to_out_ce0, port, </column>
                    <column name="alpha_to_out">alpha_to_out_we0, port, </column>
                    <column name="alpha_to_out">alpha_to_out_d0, port, </column>
                    <column name="index_of_out">index_of_out_address0, port, offset</column>
                    <column name="index_of_out">index_of_out_ce0, port, </column>
                    <column name="index_of_out">index_of_out_we0, port, </column>
                    <column name="index_of_out">index_of_out_d0, port, </column>
                    <column name="gg_out">gg_out_address0, port, offset</column>
                    <column name="gg_out">gg_out_ce0, port, </column>
                    <column name="gg_out">gg_out_we0, port, </column>
                    <column name="gg_out">gg_out_d0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0">
            <item name="Burst Missed">
                <table>
                    <keys size="4">Variable, Problem, Resolution, Location</keys>
                    <column name="">Cannot analyze the loop bounds of 'VITIS_LOOP_146_9', 214-252, rsdecode.cpp:146:24</column>
                </table>
            </item>
        </section>
    </ReportBurst>
</profile>

