INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmet/Desktop/Digital System Design/DigitalDesign_week1/DigitalDesign_week1.srcs/sources_1/new/findsum_sena.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exercise
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmet/Desktop/Digital System Design/DigitalDesign_week1/DigitalDesign_week1.srcs/sim_1/new/findsum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module findsum_tb
