#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 25 15:43:27 2021
# Process ID: 9232
# Current directory: Y:/Programs/vivado_project/DIO_v2/DIO_v2.runs/synth_1
# Command line: vivado.exe -log DIO.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DIO.tcl
# Log file: Y:/Programs/vivado_project/DIO_v2/DIO_v2.runs/synth_1/DIO.vds
# Journal file: Y:/Programs/vivado_project/DIO_v2/DIO_v2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DIO.tcl -notrace
Command: synth_design -top DIO -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6644 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 689.422 ; gain = 178.742
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DIO' [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/new/DIO.v:23]
INFO: [Synth 8-6157] synthesizing module 'db' [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/new/db.v:23]
INFO: [Synth 8-6155] done synthesizing module 'db' (1#1) [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/new/db.v:23]
INFO: [Synth 8-6157] synthesizing module 'PS' [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/new/PS.v:24]
INFO: [Synth 8-6157] synthesizing module 'd_trigger' [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/new/d_trigger.v:23]
INFO: [Synth 8-6155] done synthesizing module 'd_trigger' (2#1) [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/new/d_trigger.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PS' (3#1) [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/new/PS.v:24]
INFO: [Synth 8-6157] synthesizing module 'PS2' [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/new/PS2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PS2' (4#1) [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/new/PS2.v:23]
INFO: [Synth 8-6157] synthesizing module 'EDC' [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/new/EDC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EDC' (5#1) [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/new/EDC.v:23]
INFO: [Synth 8-6157] synthesizing module 'fsm' [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/new/fsm.v:23]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/new/fsm.v:48]
INFO: [Synth 8-6155] done synthesizing module 'fsm' (6#1) [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/new/fsm.v:23]
INFO: [Synth 8-6157] synthesizing module 'DR' [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/new/DR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DR' (7#1) [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/new/DR.v:23]
INFO: [Synth 8-6157] synthesizing module 'AR' [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/new/AR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AR' (8#1) [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/new/AR.v:23]
INFO: [Synth 8-6157] synthesizing module 'RF' [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/new/RF.v:24]
	Parameter AW bound to: 5 - type: integer 
	Parameter DW bound to: 16 - type: integer 
WARNING: [Synth 8-4767] Trying to implement RAM 'rf_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "rf_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'RF' (9#1) [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/new/RF.v:24]
WARNING: [Synth 8-689] width (32) of port connection 'ra0' does not match port width (5) of module 'RF' [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/new/DIO.v:72]
INFO: [Synth 8-6157] synthesizing module 'getall' [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/imports/new/getall.v:23]
INFO: [Synth 8-6157] synthesizing module 'fpq' [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/imports/new/fpq.v:23]
	Parameter N bound to: 8000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fpq' (10#1) [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/imports/new/fpq.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/imports/new/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (11#1) [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/imports/new/counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'decodercnt' [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/imports/new/decodercnt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decodercnt' (12#1) [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/imports/new/decodercnt.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux' [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/imports/new/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux' (13#1) [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/imports/new/mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoder7' [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/imports/new/decoder7.v:23]
INFO: [Synth 8-226] default block is never used [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/imports/new/decoder7.v:28]
INFO: [Synth 8-6155] done synthesizing module 'decoder7' (14#1) [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/imports/new/decoder7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'getall' (15#1) [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/imports/new/getall.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DIO' (16#1) [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/new/DIO.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 753.223 ; gain = 242.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 754.691 ; gain = 244.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 754.691 ; gain = 244.012
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/constrs_1/imports/Programs/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/constrs_1/imports/Programs/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/constrs_1/imports/Programs/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DIO_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DIO_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 880.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 880.402 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 880.402 ; gain = 369.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 880.402 ; gain = 369.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 880.402 ; gain = 369.723
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
INFO: [Synth 8-5544] ROM "busy" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "en7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "en4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "en3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "en2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/new/AR.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg' [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/new/db.v:43]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                             0000 |                             0000
                 iSTATE2 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE0 |                             0011 |                             0011
                 iSTATE7 |                             0100 |                             0101
                 iSTATE5 |                             0101 |                             0110
                  iSTATE |                             0110 |                             0100
                 iSTATE4 |                             0111 |                             0111
                 iSTATE6 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm'
WARNING: [Synth 8-327] inferring latch for variable 'busy_reg' [Y:/Programs/vivado_project/DIO_v2/DIO_v2.srcs/sources_1/imports/sources_1/new/fsm.v:53]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 880.402 ; gain = 369.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 33    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 73    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 18    
	   7 Input      8 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   9 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DIO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
Module db 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module d_trigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module EDC 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      4 Bit        Muxes := 1     
Module fsm 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 10    
Module DR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module AR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RF 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 32    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 16    
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module decodercnt 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "q3/data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design DIO has port a[5] driven by constant 1
WARNING: [Synth 8-3917] design DIO has port a[4] driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (q7/i_0/\de_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (q7/i_0/\de_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 880.402 ; gain = 369.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 880.402 ; gain = 369.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 939.246 ; gain = 428.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 953.656 ; gain = 442.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 960.137 ; gain = 449.457
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 960.137 ; gain = 449.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 960.137 ; gain = 449.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 960.137 ; gain = 449.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 960.137 ; gain = 449.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 960.137 ; gain = 449.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    82|
|3     |LUT1   |   109|
|4     |LUT2   |   205|
|5     |LUT3   |   277|
|6     |LUT4   |    60|
|7     |LUT5   |   199|
|8     |LUT6   |  1586|
|9     |MUXF7  |   528|
|10    |MUXF8  |    16|
|11    |FDCE   |     4|
|12    |FDRE   |   816|
|13    |FDSE   |    21|
|14    |LD     |     1|
|15    |LDP    |     3|
|16    |IBUF   |    22|
|17    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |  3962|
|2     |  a0     |PS           |     5|
|3     |    a0   |d_trigger_88 |     1|
|4     |    a1   |d_trigger_89 |     1|
|5     |    a2   |d_trigger_90 |     3|
|6     |  a1     |PS_0         |     5|
|7     |    a0   |d_trigger_85 |     1|
|8     |    a1   |d_trigger_86 |     2|
|9     |    a2   |d_trigger_87 |     2|
|10    |  a2     |PS_1         |     5|
|11    |    a0   |d_trigger_82 |     1|
|12    |    a1   |d_trigger_83 |     2|
|13    |    a2   |d_trigger_84 |     2|
|14    |  c1     |PS2          |     5|
|15    |    a0   |d_trigger_78 |     1|
|16    |    a1   |d_trigger_79 |     1|
|17    |    a2   |d_trigger_80 |     1|
|18    |    a3   |d_trigger_81 |     2|
|19    |  c10    |PS2_2        |     8|
|20    |    a0   |d_trigger_74 |     1|
|21    |    a1   |d_trigger_75 |     2|
|22    |    a2   |d_trigger_76 |     1|
|23    |    a3   |d_trigger_77 |     4|
|24    |  c11    |PS2_3        |     7|
|25    |    a0   |d_trigger_70 |     1|
|26    |    a1   |d_trigger_71 |     2|
|27    |    a2   |d_trigger_72 |     1|
|28    |    a3   |d_trigger_73 |     3|
|29    |  c12    |PS2_4        |     5|
|30    |    a0   |d_trigger_66 |     1|
|31    |    a1   |d_trigger_67 |     2|
|32    |    a2   |d_trigger_68 |     1|
|33    |    a3   |d_trigger_69 |     1|
|34    |  c13    |PS2_5        |    10|
|35    |    a0   |d_trigger_62 |     1|
|36    |    a1   |d_trigger_63 |     2|
|37    |    a2   |d_trigger_64 |     1|
|38    |    a3   |d_trigger_65 |     6|
|39    |  c14    |PS2_6        |     5|
|40    |    a0   |d_trigger_58 |     1|
|41    |    a1   |d_trigger_59 |     2|
|42    |    a2   |d_trigger_60 |     1|
|43    |    a3   |d_trigger_61 |     1|
|44    |  c15    |PS2_7        |     6|
|45    |    a0   |d_trigger_54 |     1|
|46    |    a1   |d_trigger_55 |     3|
|47    |    a2   |d_trigger_56 |     1|
|48    |    a3   |d_trigger_57 |     1|
|49    |  c16    |PS2_8        |     6|
|50    |    a0   |d_trigger_50 |     1|
|51    |    a1   |d_trigger_51 |     3|
|52    |    a2   |d_trigger_52 |     1|
|53    |    a3   |d_trigger_53 |     1|
|54    |  c2     |PS2_9        |     6|
|55    |    a0   |d_trigger_46 |     1|
|56    |    a1   |d_trigger_47 |     2|
|57    |    a2   |d_trigger_48 |     1|
|58    |    a3   |d_trigger_49 |     2|
|59    |  c3     |PS2_10       |     5|
|60    |    a0   |d_trigger_42 |     1|
|61    |    a1   |d_trigger_43 |     2|
|62    |    a2   |d_trigger_44 |     1|
|63    |    a3   |d_trigger_45 |     1|
|64    |  c4     |PS2_11       |     8|
|65    |    a0   |d_trigger_38 |     1|
|66    |    a1   |d_trigger_39 |     5|
|67    |    a2   |d_trigger_40 |     1|
|68    |    a3   |d_trigger_41 |     1|
|69    |  c5     |PS2_12       |     7|
|70    |    a0   |d_trigger_34 |     1|
|71    |    a1   |d_trigger_35 |     2|
|72    |    a2   |d_trigger_36 |     1|
|73    |    a3   |d_trigger_37 |     3|
|74    |  c6     |PS2_13       |     5|
|75    |    a0   |d_trigger_30 |     1|
|76    |    a1   |d_trigger_31 |     2|
|77    |    a2   |d_trigger_32 |     1|
|78    |    a3   |d_trigger_33 |     1|
|79    |  c7     |PS2_14       |     6|
|80    |    a0   |d_trigger_26 |     1|
|81    |    a1   |d_trigger_27 |     2|
|82    |    a2   |d_trigger_28 |     1|
|83    |    a3   |d_trigger_29 |     2|
|84    |  c8     |PS2_15       |     6|
|85    |    a0   |d_trigger_22 |     1|
|86    |    a1   |d_trigger_23 |     2|
|87    |    a2   |d_trigger_24 |     1|
|88    |    a3   |d_trigger_25 |     2|
|89    |  c9     |PS2_16       |     6|
|90    |    a0   |d_trigger    |     1|
|91    |    a1   |d_trigger_19 |     3|
|92    |    a2   |d_trigger_20 |     1|
|93    |    a3   |d_trigger_21 |     1|
|94    |  q0     |db           |   199|
|95    |  q1     |db_17        |   199|
|96    |  q2     |db_18        |   199|
|97    |  q4     |fsm          |    56|
|98    |  q5     |DR           |    16|
|99    |  q6     |AR           |  1789|
|100   |  q7     |RF           |  1284|
|101   |  q8     |getall       |    49|
|102   |    a0   |fpq          |    21|
|103   |    a1   |counter      |    28|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 960.137 ; gain = 449.457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 960.137 ; gain = 323.746
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 960.137 ; gain = 449.457
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 630 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 960.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 1 instances
  LDP => LDPE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 960.137 ; gain = 668.594
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 960.137 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'Y:/Programs/vivado_project/DIO_v2/DIO_v2.runs/synth_1/DIO.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DIO_utilization_synth.rpt -pb DIO_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 25 15:44:24 2021...
