$date
	Sun Aug 09 10:25:17 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! out8 $end
$var wire 1 " out7 $end
$var wire 1 # out6 $end
$var wire 1 $ out5 $end
$var wire 1 % out4 $end
$var wire 1 & out3 $end
$var wire 1 ' out2 $end
$var wire 1 ( out1 $end
$var reg 1 ) in1A $end
$var reg 1 * in1B $end
$var reg 1 + in1C $end
$var reg 1 , in2A $end
$var reg 1 - in2B $end
$var reg 1 . in2C $end
$var reg 1 / in3A $end
$var reg 1 0 in3B $end
$var reg 1 1 in3C $end
$var reg 1 2 in3D $end
$var reg 1 3 in4A $end
$var reg 1 4 in4B $end
$var reg 1 5 in4C $end
$var reg 1 6 in4D $end
$var reg 1 7 in5A $end
$var reg 1 8 in5B $end
$var reg 1 9 in5C $end
$var reg 1 : in5D $end
$var reg 1 ; in6A $end
$var reg 1 < in6B $end
$var reg 1 = in6C $end
$var reg 1 > in7A $end
$var reg 1 ? in7B $end
$var reg 1 @ in7C $end
$var reg 1 A in7D $end
$var reg 1 B in8A $end
$var reg 1 C in8B $end
$var reg 1 D in8C $end
$scope module G1 $end
$var wire 1 ) A $end
$var wire 1 * B $end
$var wire 1 + C $end
$var wire 1 ( Y1 $end
$var wire 1 E notA $end
$var wire 1 F notB $end
$var wire 1 G notC $end
$var wire 1 H w1 $end
$var wire 1 I w2 $end
$var wire 1 J w3 $end
$upscope $end
$scope module G2 $end
$var wire 1 , A $end
$var wire 1 - B $end
$var wire 1 . C $end
$var wire 1 ' Y2 $end
$upscope $end
$scope module G6 $end
$var wire 1 ; A $end
$var wire 1 < B $end
$var wire 1 = C $end
$var wire 1 # Y6 $end
$var wire 1 K notB $end
$upscope $end
$scope module G8 $end
$var wire 1 B A $end
$var wire 1 C B $end
$var wire 1 D C $end
$var wire 1 ! Y8 $end
$var wire 1 L notA $end
$var wire 1 M notC $end
$var wire 1 N w1 $end
$upscope $end
$scope module OP3 $end
$var wire 1 / A $end
$var wire 1 0 B $end
$var wire 1 1 C $end
$var wire 1 2 D $end
$var wire 1 & Y3 $end
$upscope $end
$scope module OP4 $end
$var wire 1 3 A $end
$var wire 1 4 B $end
$var wire 1 5 C $end
$var wire 1 6 D $end
$var wire 1 % Y4 $end
$upscope $end
$scope module OP5 $end
$var wire 1 7 A $end
$var wire 1 8 B $end
$var wire 1 9 C $end
$var wire 1 : D $end
$var wire 1 $ Y5 $end
$upscope $end
$scope module OP7 $end
$var wire 1 > A $end
$var wire 1 ? B $end
$var wire 1 @ C $end
$var wire 1 A D $end
$var wire 1 " Y7 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xN
xM
xL
xK
1J
0I
0H
1G
1F
1E
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
0+
0*
0)
1(
x'
x&
x%
x$
x#
x"
x!
$end
#1
0(
0J
0G
1+
#2
1(
1J
1G
0F
0+
1*
#3
0(
0J
0G
1+
#4
1(
1I
1G
1F
0E
0+
0*
1)
#5
0G
1H
1+
#6
0(
0I
1G
0H
0F
0+
1*
#7
1(
0G
1H
1+
#9
1'
0.
0-
0,
#10
1.
#11
0'
0.
1-
#12
1.
#13
1'
0.
0-
1,
#14
1.
#15
0'
0.
1-
#16
1.
#17
1&
02
01
00
0/
#18
0&
12
#19
02
11
#20
1&
12
#21
0&
02
01
10
#22
1&
12
#23
02
11
#24
0&
12
#25
02
01
00
1/
#26
1&
12
#27
02
11
#28
0&
12
#29
1&
02
01
10
#30
0&
12
#31
02
11
#32
1&
12
#33
0%
06
05
04
03
#34
16
#35
06
15
#36
16
#37
06
05
14
#38
16
#39
06
15
#40
16
#41
1%
06
05
04
13
#42
0%
16
#43
06
15
#44
1%
16
#45
06
05
14
#46
16
#47
06
15
#48
16
#49
1$
0:
09
08
07
#50
0$
1:
#51
0:
19
#52
1:
#53
0:
09
18
#54
1:
#55
0:
19
#56
1:
#57
1$
0:
09
08
17
#58
1:
#59
0:
19
#60
1:
#61
1$
0:
09
18
#62
1:
#63
0:
19
#64
0$
1:
#65
1#
1K
0=
0<
0;
#66
1=
#67
0#
0K
0=
1<
#68
1#
1=
#69
1K
0=
0<
1;
#70
1=
#71
0#
0K
0=
1<
#72
1#
1=
#73
0"
0A
0@
0?
0>
#74
1"
1A
#75
0"
0A
1@
#76
1A
#77
1"
0A
0@
1?
#78
1A
#79
0A
1@
#80
1A
#81
0"
0A
0@
0?
1>
#82
1"
1A
#83
0"
0A
1@
#84
1"
1A
#85
0A
0@
1?
#86
1A
#87
0A
1@
#88
1A
#89
1!
1N
1M
1L
0D
0C
0B
#90
0!
0N
0M
1D
#91
1N
1M
1!
0D
1C
#92
0N
0M
1D
#93
1M
0!
0L
0D
0C
1B
#94
0M
1D
#95
1M
1!
0D
1C
#96
0M
1D
