Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 29 13:02:49 2021
| Host         : DESKTOP-34H42IU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file testbench_control_sets_placed.rpt
| Design       : testbench
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    47 |
|    Minimum number of control sets                        |    47 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    47 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    45 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              33 |           12 |
| Yes          | No                    | No                     |            1214 |          446 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              64 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+--------------------------------------------+------------------+------------------+----------------+--------------+
|    Clock Signal   |                Enable Signal               | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+--------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG    |                                            |                  |                1 |              2 |         2.00 |
|  clk100_IBUF_BUFG |                                            |                  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/FSM_onehot_state_reg[0][0] |                  |                6 |             30 |         5.00 |
|  clk_IBUF_BUFG    | rsrc1/rsrccontrol/Q[2]                     |                  |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG    | rsrc1/rsrccontrol/E[0]                     |                  |               28 |             32 |         1.14 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/read                       |                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/FSM_onehot_state_reg[6][0] |                  |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/FSM_onehot_state_reg[7][0] | pins1/SR[0]      |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/E[0]                       |                  |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/FSM_onehot_state_reg[1][0] | pins1/SR[0]      |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/FSM_onehot_state_reg[3][0] |                  |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/ir_reg[23]_22[0]           |                  |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/ir_reg[23]_14[0]           |                  |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/ir_reg[23]_19[0]           |                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/ir_reg[23]_1[0]            |                  |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/ir_reg[23]_23[0]           |                  |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/ir_reg[23]_4[0]            |                  |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/ir_reg[23]_6[0]            |                  |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/ir_reg[22]_3[0]            |                  |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/ir_reg[25]_3[0]            |                  |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/ir_reg[25]_5[0]            |                  |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/ir_reg[25]_1[0]            |                  |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/ir_reg[23]_15[0]           |                  |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/ir_reg[23]_10[0]           |                  |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/ir_reg[23]_7[0]            |                  |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/ir_reg[23]_5[0]            |                  |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/ir_reg[23]_12[0]           |                  |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/ir_reg[23]_9[0]            |                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/ir_reg[23]_24[0]           |                  |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/ir_reg[23]_0[0]            |                  |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/ir_reg[23]_2[0]            |                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/ir_reg[22]_5[0]            |                  |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/ir_reg[23]_16[0]           |                  |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/ir_reg[23]_13[0]           |                  |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/ir_reg[23]_11[0]           |                  |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/ir_reg[23]_8[0]            |                  |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/ir_reg[23]_21[0]           |                  |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/ir_reg[22]_2[0]            |                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/ir_reg[25]_2[0]            |                  |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/ir_reg[22]_4[0]            |                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/ir_reg[23]_3[0]            |                  |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG    | rsrc1/rsrcirreg/ir_reg[25]_4[0]            |                  |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG    |                                            | pins1/SR[0]      |               12 |             33 |         2.75 |
|  clk_IBUF_BUFG    | rsrc1/rsrcmareg/address_reg[10]_1          |                  |               32 |            128 |         4.00 |
|  clk_IBUF_BUFG    | rsrc1/rsrcmareg/address_reg[10]_0          |                  |               32 |            128 |         4.00 |
|  clk_IBUF_BUFG    | rsrc1/rsrcmareg/address_reg[10]_2          |                  |               32 |            128 |         4.00 |
|  clk_IBUF_BUFG    | rsrc1/rsrcmareg/address_reg[11]_0          |                  |               32 |            128 |         4.00 |
+-------------------+--------------------------------------------+------------------+------------------+----------------+--------------+


