// Seed: 1929981928
module module_0 (
    input wand id_0,
    output supply0 id_1
);
  wire id_3;
  ;
endmodule
program module_1 (
    input  tri  id_0,
    input  tri0 id_1,
    input  wor  id_2,
    output wor  id_3["" : 1]
);
  logic id_5;
  reg [1 : -1  /  -1] id_6 = ~"", id_7 = ~-1, id_8 = id_1;
  wire  id_9 = id_2 + id_1;
  logic id_10;
  parameter id_11 = 1;
  supply1 id_12 = id_8;
  assign id_7 = -1'b0;
  wire id_13 = id_8;
  assign id_12 = -1;
  always assume (1'b0) id_6 <= !-1;
  uwire id_14 = id_14, id_15 = 1 - 1, id_16 = 1, id_17 = -1, id_18 = -1'b0;
  assign id_14 = id_12;
  always begin : LABEL_0
    id_3 += id_6 - id_2;
  end
  tri1 [-1 : ""] id_19 = -1;
  assign id_9  = 1;
  assign id_17 = id_15;
  logic id_20;
  wire  id_21;
  module_0 modCall_1 (
      id_0,
      id_3
  );
  logic id_22;
  assign id_18 = id_16;
endprogram
