Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/tdk302/engr-ece/Documents/CME495/project/CME495/monitor_fpga/uart.qsys --block-symbol-file --output-directory=/home/tdk302/engr-ece/Documents/CME495/project/CME495/monitor_fpga/uart --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading monitor_fpga/uart.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding uart_0 [altera_avalon_uart 20.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/tdk302/engr-ece/Documents/CME495/project/CME495/monitor_fpga/uart.qsys --synthesis=VERILOG --output-directory=/home/tdk302/engr-ece/Documents/CME495/project/CME495/monitor_fpga/uart/synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading monitor_fpga/uart.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding uart_0 [altera_avalon_uart 20.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: uart: Generating uart "uart" for QUARTUS_SYNTH
Info: uart_0: Starting RTL generation for module 'uart_uart_0'
Info: uart_0:   Generation command is [exec /opt/intelFPGA/20.1.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/20.1.1/quartus/linux64/perl/lib -I /opt/intelFPGA/20.1.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/20.1.1/quartus/sopc_builder/bin -I /opt/intelFPGA/20.1.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/20.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /opt/intelFPGA/20.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=uart_uart_0 --dir=/tmp/alt9027_2729110770509843693.dir/0002_uart_0_gen/ --quartus_dir=/opt/intelFPGA/20.1.1/quartus --verilog --config=/tmp/alt9027_2729110770509843693.dir/0002_uart_0_gen//uart_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'uart_uart_0'
Info: uart_0: "uart" instantiated altera_avalon_uart "uart_0"
Info: rst_controller: "uart" instantiated altera_reset_controller "rst_controller"
Info: uart: Done "uart" with 3 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
