{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 11:43:24 2015 " "Info: Processing started: Fri Nov 20 11:43:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Trabalho_VHDL -c Trabalho_VHDL " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Trabalho_VHDL -c Trabalho_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Trabalho_VHDL EPM1270F256C5 " "Info: Selected device EPM1270F256C5 for design \"Trabalho_VHDL\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570F256C5 " "Info: Device EPM570F256C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570F256I5 " "Info: Device EPM570F256I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270F256I5 " "Info: Device EPM1270F256I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270F256A5 " "Info: Device EPM1270F256A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM2210F256C5 " "Info: Device EPM2210F256C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM2210F256I5 " "Info: Device EPM2210F256I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM2210F256A5 " "Info: Device EPM2210F256A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN H5 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN H5" {  } { { "Trabalho_VHDL.vhd" "" { Text "D:/AFFLz/Trabalho ISL/Trabalho_VHDL.vhd" 12 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "contador_clk:ISL1\|led_state Global clock " "Info: Automatically promoted some destinations of signal \"contador_clk:ISL1\|led_state\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CLK_ADC " "Info: Destination \"CLK_ADC\" may be non-global or may not use global clock" {  } { { "Trabalho_VHDL.vhd" "" { Text "D:/AFFLz/Trabalho ISL/Trabalho_VHDL.vhd" 13 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "contador_clk:ISL1\|led_state " "Info: Destination \"contador_clk:ISL1\|led_state\" may be non-global or may not use global clock" {  } { { "contador_clk.vhd" "" { Text "D:/AFFLz/Trabalho ISL/contador_clk.vhd" 21 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "contador_clk.vhd" "" { Text "D:/AFFLz/Trabalho ISL/contador_clk.vhd" 21 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "BUTTON_PRESS:BTP1\|ONS Global clock " "Info: Automatically promoted some destinations of signal \"BUTTON_PRESS:BTP1\|ONS\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BUTTON_PRESS:BTP1\|count_A\[1\] " "Info: Destination \"BUTTON_PRESS:BTP1\|count_A\[1\]\" may be non-global or may not use global clock" {  } { { "BUTTON_PRESS.vhd" "" { Text "D:/AFFLz/Trabalho ISL/BUTTON_PRESS.vhd" 23 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BUTTON_PRESS:BTP1\|count_A\[0\] " "Info: Destination \"BUTTON_PRESS:BTP1\|count_A\[0\]\" may be non-global or may not use global clock" {  } { { "BUTTON_PRESS.vhd" "" { Text "D:/AFFLz/Trabalho ISL/BUTTON_PRESS.vhd" 23 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BUTTON_PRESS:BTP1\|count_A\[2\] " "Info: Destination \"BUTTON_PRESS:BTP1\|count_A\[2\]\" may be non-global or may not use global clock" {  } { { "BUTTON_PRESS.vhd" "" { Text "D:/AFFLz/Trabalho ISL/BUTTON_PRESS.vhd" 23 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BUTTON_PRESS:BTP1\|count_A\[3\] " "Info: Destination \"BUTTON_PRESS:BTP1\|count_A\[3\]\" may be non-global or may not use global clock" {  } { { "BUTTON_PRESS.vhd" "" { Text "D:/AFFLz/Trabalho ISL/BUTTON_PRESS.vhd" 23 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BUTTON_PRESS:BTP1\|count_A\[4\] " "Info: Destination \"BUTTON_PRESS:BTP1\|count_A\[4\]\" may be non-global or may not use global clock" {  } { { "BUTTON_PRESS.vhd" "" { Text "D:/AFFLz/Trabalho ISL/BUTTON_PRESS.vhd" 23 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BUTTON_PRESS:BTP1\|count_A\[5\] " "Info: Destination \"BUTTON_PRESS:BTP1\|count_A\[5\]\" may be non-global or may not use global clock" {  } { { "BUTTON_PRESS.vhd" "" { Text "D:/AFFLz/Trabalho ISL/BUTTON_PRESS.vhd" 23 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BUTTON_PRESS:BTP1\|count_A\[6\] " "Info: Destination \"BUTTON_PRESS:BTP1\|count_A\[6\]\" may be non-global or may not use global clock" {  } { { "BUTTON_PRESS.vhd" "" { Text "D:/AFFLz/Trabalho ISL/BUTTON_PRESS.vhd" 23 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BUTTON_PRESS:BTP1\|count_A\[7\] " "Info: Destination \"BUTTON_PRESS:BTP1\|count_A\[7\]\" may be non-global or may not use global clock" {  } { { "BUTTON_PRESS.vhd" "" { Text "D:/AFFLz/Trabalho ISL/BUTTON_PRESS.vhd" 23 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BUTTON_PRESS:BTP1\|count_A\[8\] " "Info: Destination \"BUTTON_PRESS:BTP1\|count_A\[8\]\" may be non-global or may not use global clock" {  } { { "BUTTON_PRESS.vhd" "" { Text "D:/AFFLz/Trabalho ISL/BUTTON_PRESS.vhd" 23 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BUTTON_PRESS:BTP1\|count_A\[9\] " "Info: Destination \"BUTTON_PRESS:BTP1\|count_A\[9\]\" may be non-global or may not use global clock" {  } { { "BUTTON_PRESS.vhd" "" { Text "D:/AFFLz/Trabalho ISL/BUTTON_PRESS.vhd" 23 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 -1}  } { { "BUTTON_PRESS.vhd" "" { Text "D:/AFFLz/Trabalho ISL/BUTTON_PRESS.vhd" 17 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "19.830 ns register register " "Info: Estimated most critical path is register to register delay of 19.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUTO_PULSE_MOD:APM1\|PULSE_W_I\[0\] 1 REG LAB_X8_Y5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X8_Y5; Fanout = 3; REG Node = 'AUTO_PULSE_MOD:APM1\|PULSE_W_I\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUTO_PULSE_MOD:APM1|PULSE_W_I[0] } "NODE_NAME" } } { "auto_pulse_mod.vhd" "" { Text "D:/AFFLz/Trabalho ISL/auto_pulse_mod.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(1.244 ns) 2.194 ns PWM:PWM1\|Add1~107 2 COMB LAB_X8_Y5 6 " "Info: 2: + IC(0.950 ns) + CELL(1.244 ns) = 2.194 ns; Loc. = LAB_X8_Y5; Fanout = 6; COMB Node = 'PWM:PWM1\|Add1~107'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.194 ns" { AUTO_PULSE_MOD:APM1|PULSE_W_I[0] PWM:PWM1|Add1~107 } "NODE_NAME" } } { "pwm.vhd" "" { Text "D:/AFFLz/Trabalho ISL/pwm.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 3.428 ns PWM:PWM1\|Add1~100 3 COMB LAB_X8_Y5 1 " "Info: 3: + IC(0.000 ns) + CELL(1.234 ns) = 3.428 ns; Loc. = LAB_X8_Y5; Fanout = 1; COMB Node = 'PWM:PWM1\|Add1~100'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { PWM:PWM1|Add1~107 PWM:PWM1|Add1~100 } "NODE_NAME" } } { "pwm.vhd" "" { Text "D:/AFFLz/Trabalho ISL/pwm.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.914 ns) 5.730 ns PWM:PWM1\|LessThan2~22 4 COMB LAB_X7_Y4 1 " "Info: 4: + IC(1.388 ns) + CELL(0.914 ns) = 5.730 ns; Loc. = LAB_X7_Y4; Fanout = 1; COMB Node = 'PWM:PWM1\|LessThan2~22'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { PWM:PWM1|Add1~100 PWM:PWM1|LessThan2~22 } "NODE_NAME" } } { "pwm.vhd" "" { Text "D:/AFFLz/Trabalho ISL/pwm.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.511 ns) 6.913 ns PWM:PWM1\|LessThan2~23 5 COMB LAB_X7_Y4 1 " "Info: 5: + IC(0.672 ns) + CELL(0.511 ns) = 6.913 ns; Loc. = LAB_X7_Y4; Fanout = 1; COMB Node = 'PWM:PWM1\|LessThan2~23'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { PWM:PWM1|LessThan2~22 PWM:PWM1|LessThan2~23 } "NODE_NAME" } } { "pwm.vhd" "" { Text "D:/AFFLz/Trabalho ISL/pwm.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.511 ns) 8.096 ns PWM:PWM1\|LessThan2~24 6 COMB LAB_X7_Y4 1 " "Info: 6: + IC(0.672 ns) + CELL(0.511 ns) = 8.096 ns; Loc. = LAB_X7_Y4; Fanout = 1; COMB Node = 'PWM:PWM1\|LessThan2~24'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { PWM:PWM1|LessThan2~23 PWM:PWM1|LessThan2~24 } "NODE_NAME" } } { "pwm.vhd" "" { Text "D:/AFFLz/Trabalho ISL/pwm.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.914 ns) 10.329 ns PWM:PWM1\|LessThan2~40 7 COMB LAB_X9_Y4 1 " "Info: 7: + IC(1.319 ns) + CELL(0.914 ns) = 10.329 ns; Loc. = LAB_X9_Y4; Fanout = 1; COMB Node = 'PWM:PWM1\|LessThan2~40'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.233 ns" { PWM:PWM1|LessThan2~24 PWM:PWM1|LessThan2~40 } "NODE_NAME" } } { "pwm.vhd" "" { Text "D:/AFFLz/Trabalho ISL/pwm.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.740 ns) 11.512 ns PWM:PWM1\|LessThan2~41 8 COMB LAB_X9_Y4 1 " "Info: 8: + IC(0.443 ns) + CELL(0.740 ns) = 11.512 ns; Loc. = LAB_X9_Y4; Fanout = 1; COMB Node = 'PWM:PWM1\|LessThan2~41'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { PWM:PWM1|LessThan2~40 PWM:PWM1|LessThan2~41 } "NODE_NAME" } } { "pwm.vhd" "" { Text "D:/AFFLz/Trabalho ISL/pwm.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 12.695 ns PWM:PWM1\|LessThan2~38 9 COMB LAB_X9_Y4 1 " "Info: 9: + IC(0.983 ns) + CELL(0.200 ns) = 12.695 ns; Loc. = LAB_X9_Y4; Fanout = 1; COMB Node = 'PWM:PWM1\|LessThan2~38'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { PWM:PWM1|LessThan2~41 PWM:PWM1|LessThan2~38 } "NODE_NAME" } } { "pwm.vhd" "" { Text "D:/AFFLz/Trabalho ISL/pwm.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.740 ns) 14.278 ns PWM:PWM1\|LessThan2~39 10 COMB LAB_X8_Y4 1 " "Info: 10: + IC(0.843 ns) + CELL(0.740 ns) = 14.278 ns; Loc. = LAB_X8_Y4; Fanout = 1; COMB Node = 'PWM:PWM1\|LessThan2~39'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { PWM:PWM1|LessThan2~38 PWM:PWM1|LessThan2~39 } "NODE_NAME" } } { "pwm.vhd" "" { Text "D:/AFFLz/Trabalho ISL/pwm.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.406 ns) + CELL(0.511 ns) 17.195 ns PWM:PWM1\|LessThan2~34 11 COMB LAB_X11_Y6 1 " "Info: 11: + IC(2.406 ns) + CELL(0.511 ns) = 17.195 ns; Loc. = LAB_X11_Y6; Fanout = 1; COMB Node = 'PWM:PWM1\|LessThan2~34'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.917 ns" { PWM:PWM1|LessThan2~39 PWM:PWM1|LessThan2~34 } "NODE_NAME" } } { "pwm.vhd" "" { Text "D:/AFFLz/Trabalho ISL/pwm.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.511 ns) 18.378 ns PWM:PWM1\|CLK1~2 12 COMB LAB_X11_Y6 1 " "Info: 12: + IC(0.672 ns) + CELL(0.511 ns) = 18.378 ns; Loc. = LAB_X11_Y6; Fanout = 1; COMB Node = 'PWM:PWM1\|CLK1~2'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { PWM:PWM1|LessThan2~34 PWM:PWM1|CLK1~2 } "NODE_NAME" } } { "pwm.vhd" "" { Text "D:/AFFLz/Trabalho ISL/pwm.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(1.183 ns) 19.830 ns PWM:PWM1\|CLK1 13 REG LAB_X11_Y6 6 " "Info: 13: + IC(0.269 ns) + CELL(1.183 ns) = 19.830 ns; Loc. = LAB_X11_Y6; Fanout = 6; REG Node = 'PWM:PWM1\|CLK1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.452 ns" { PWM:PWM1|CLK1~2 PWM:PWM1|CLK1 } "NODE_NAME" } } { "pwm.vhd" "" { Text "D:/AFFLz/Trabalho ISL/pwm.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.213 ns ( 46.46 % ) " "Info: Total cell delay = 9.213 ns ( 46.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.617 ns ( 53.54 % ) " "Info: Total interconnect delay = 10.617 ns ( 53.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.830 ns" { AUTO_PULSE_MOD:APM1|PULSE_W_I[0] PWM:PWM1|Add1~107 PWM:PWM1|Add1~100 PWM:PWM1|LessThan2~22 PWM:PWM1|LessThan2~23 PWM:PWM1|LessThan2~24 PWM:PWM1|LessThan2~40 PWM:PWM1|LessThan2~41 PWM:PWM1|LessThan2~38 PWM:PWM1|LessThan2~39 PWM:PWM1|LessThan2~34 PWM:PWM1|CLK1~2 PWM:PWM1|CLK1 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Info: Average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X9_Y0 X17_Y11 " "Info: Peak interconnect usage is 10% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/AFFLz/Trabalho ISL/Trabalho_VHDL.fit.smsg " "Info: Generated suppressed messages file D:/AFFLz/Trabalho ISL/Trabalho_VHDL.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 20 11:43:25 2015 " "Info: Processing ended: Fri Nov 20 11:43:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
