Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Lab05_tb_behav xil_defaultlib.Lab05_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'clk_freq' [D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/lab05.v:16]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'wrdata' [D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/lab05.v:20]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'dina' [D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/lab05.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Regfile
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.Bcd7seg
Compiling module xil_defaultlib.SelectLed
Compiling module xil_defaultlib.Lab05
Compiling module xil_defaultlib.Lab05_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab05_tb_behav
