// Seed: 482289804
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input wor id_2,
    input supply0 id_3
);
  bit id_5;
  always_latch begin : LABEL_0
    id_6 <= -1 != id_1;
    id_5 <= -1;
    id_5 <= -1;
  end
  id_7(
      -1, 1
  );
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input tri0 id_2,
    input supply0 id_3,
    input supply0 id_4,
    output supply0 id_5,
    input wor id_6,
    output wire id_7
);
  assign id_5 = id_3(id_6, -1);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_4,
      id_0
  );
  assign id_7 = -1 == 1 & -1;
endmodule
