# CPU-Design
5 stage pipelined CPU design (instruction fetch, instruction decode, instruction execute, memory, writeback) 
![CPU design layout](https://github.com/user-attachments/assets/3eef19b2-7404-4e44-a19e-d02d2ae232ce)
