{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1443673909467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443673909467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 01 00:31:49 2015 " "Processing started: Thu Oct 01 00:31:49 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443673909467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1443673909467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off EggTimer -c EggTimer " "Command: quartus_drc --read_settings_files=off --write_settings_files=off EggTimer -c EggTimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1443673909467 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "TimeQuest Timing Analyzer is analyzing 17 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Design Assistant" 0 -1 1443673909690 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EggTimer.sdc " "Synopsys Design Constraints File file not found: 'EggTimer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1443673909691 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1443673909691 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datab  to: combout " "Cell: Mux1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443673909694 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux21~0  from: datab  to: combout " "Cell: Mux21~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443673909694 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1443673909694 ""}
{ "Critical Warning" "WDRC_UNIDENTIFIED_LATCH" "Rule A108: Design should not contain latches 17 " "(High) Rule A108: Design should not contain latches. Found 17 latch(es) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " r3\[0\] " "Node  \"r3\[0\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909714 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " r3\[2\] " "Node  \"r3\[2\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909714 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " r3\[1\] " "Node  \"r3\[1\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909714 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " r2\[0\] " "Node  \"r2\[0\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 340 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909714 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " r2\[2\] " "Node  \"r2\[2\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909714 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " r2\[1\] " "Node  \"r2\[1\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909714 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " r2\[3\] " "Node  \"r2\[3\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909714 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " en1 " "Node  \"en1\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909714 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " r1\[0\] " "Node  \"r1\[0\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909714 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " r1\[2\] " "Node  \"r1\[2\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909714 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " r1\[1\] " "Node  \"r1\[1\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909714 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " r0\[0\] " "Node  \"r0\[0\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909714 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " r0\[2\] " "Node  \"r0\[2\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909714 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " r0\[1\] " "Node  \"r0\[1\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909714 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " r0\[3\] " "Node  \"r0\[3\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909714 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " LEDR\[0\]\$latch " "Node  \"LEDR\[0\]\$latch\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909714 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " en3 " "Node  \"en3\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909714 ""}  } {  } 1 308055 "(High) %1!s!. Found %2!d! latch(es) related to this rule." 0 0 "Design Assistant" 0 -1 1443673909714 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Controller:fsm\|state\[2\] " "Node  \"Controller:fsm\|state\[2\]\"" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909718 ""} { "Info" "IDRC_NODES_INFO" " Controller:fsm\|state\[0\] " "Node  \"Controller:fsm\|state\[0\]\"" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909718 ""} { "Info" "IDRC_NODES_INFO" " Controller:fsm\|state\[1\] " "Node  \"Controller:fsm\|state\[1\]\"" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909718 ""} { "Info" "IDRC_NODES_INFO" " CLOCK_50~clkctrl " "Node  \"CLOCK_50~clkctrl\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 483 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909718 ""} { "Info" "IDRC_NODES_INFO" " LEDR\[0\]\$latch " "Node  \"LEDR\[0\]\$latch\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909718 ""} { "Info" "IDRC_NODES_INFO" " en3 " "Node  \"en3\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909718 ""} { "Info" "IDRC_NODES_INFO" " en1 " "Node  \"en1\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909718 ""} { "Info" "IDRC_NODES_INFO" " Mux1~0clkctrl " "Node  \"Mux1~0clkctrl\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 481 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909718 ""} { "Info" "IDRC_NODES_INFO" " nBitRegister:LoMin\|out\[1\] " "Node  \"nBitRegister:LoMin\|out\[1\]\"" {  } { { "nBitRegister.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/nBitRegister.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909718 ""} { "Info" "IDRC_NODES_INFO" " nBitRegister:HiMin\|out\[2\] " "Node  \"nBitRegister:HiMin\|out\[2\]\"" {  } { { "nBitRegister.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/nBitRegister.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909718 ""} { "Info" "IDRC_NODES_INFO" " nBitRegister:HiSec\|out\[1\] " "Node  \"nBitRegister:HiSec\|out\[1\]\"" {  } { { "nBitRegister.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/nBitRegister.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909718 ""} { "Info" "IDRC_NODES_INFO" " nBitRegister:LoSec\|out\[3\] " "Node  \"nBitRegister:LoSec\|out\[3\]\"" {  } { { "nBitRegister.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/nBitRegister.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909718 ""} { "Info" "IDRC_NODES_INFO" " nBitRegister:HiSec\|out\[0\] " "Node  \"nBitRegister:HiSec\|out\[0\]\"" {  } { { "nBitRegister.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/nBitRegister.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909718 ""} { "Info" "IDRC_NODES_INFO" " nBitRegister:LoSec\|out\[1\] " "Node  \"nBitRegister:LoSec\|out\[1\]\"" {  } { { "nBitRegister.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/nBitRegister.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909718 ""} { "Info" "IDRC_NODES_INFO" " nBitRegister:LoMin\|out\[3\] " "Node  \"nBitRegister:LoMin\|out\[3\]\"" {  } { { "nBitRegister.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/nBitRegister.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909718 ""} { "Info" "IDRC_NODES_INFO" " nBitRegister:LoMin\|out\[0\] " "Node  \"nBitRegister:LoMin\|out\[0\]\"" {  } { { "nBitRegister.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/nBitRegister.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909718 ""} { "Info" "IDRC_NODES_INFO" " nBitRegister:LoMin\|out\[2\] " "Node  \"nBitRegister:LoMin\|out\[2\]\"" {  } { { "nBitRegister.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/nBitRegister.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909718 ""} { "Info" "IDRC_NODES_INFO" " Mux10~0clkctrl " "Node  \"Mux10~0clkctrl\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 482 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909718 ""} { "Info" "IDRC_NODES_INFO" " nBitRegister:LoSec\|out\[2\] " "Node  \"nBitRegister:LoSec\|out\[2\]\"" {  } { { "nBitRegister.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/nBitRegister.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 326 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909718 ""} { "Info" "IDRC_NODES_INFO" " nBitRegister:HiMin\|out\[0\] " "Node  \"nBitRegister:HiMin\|out\[0\]\"" {  } { { "nBitRegister.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/nBitRegister.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 394 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909718 ""} { "Info" "IDRC_NODES_INFO" " nBitRegister:LoSec\|out\[0\] " "Node  \"nBitRegister:LoSec\|out\[0\]\"" {  } { { "nBitRegister.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/nBitRegister.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909718 ""} { "Info" "IDRC_NODES_INFO" " nBitRegister:HiMin\|out\[1\] " "Node  \"nBitRegister:HiMin\|out\[1\]\"" {  } { { "nBitRegister.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/nBitRegister.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909718 ""} { "Info" "IDRC_NODES_INFO" " nBitRegister:HiSec\|out\[2\] " "Node  \"nBitRegister:HiSec\|out\[2\]\"" {  } { { "nBitRegister.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/nBitRegister.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 405 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909718 ""} { "Info" "IDRC_NODES_INFO" " SW\[3\] " "Node  \"SW\[3\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909718 ""} { "Info" "IDRC_NODES_INFO" " KEY\[0\] " "Node  \"KEY\[0\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909718 ""} { "Info" "IDRC_NODES_INFO" " SW\[6\] " "Node  \"SW\[6\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909718 ""} { "Info" "IDRC_NODES_INFO" " CLOCK_50 " "Node  \"CLOCK_50\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909718 ""} { "Info" "IDRC_NODES_INFO" " SW\[7\] " "Node  \"SW\[7\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909718 ""} { "Info" "IDRC_NODES_INFO" " Mux2~0 " "Node  \"Mux2~0\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 453 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909718 ""} { "Info" "IDRC_NODES_INFO" " r1\[2\] " "Node  \"r1\[2\]\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443673909718 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1443673909718 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1443673909718 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "50 17 " "Design Assistant information: finished post-fitting analysis of current design -- generated 50 information messages and 17 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1443673909721 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "420 " "Peak virtual memory: 420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443673909768 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 01 00:31:49 2015 " "Processing ended: Thu Oct 01 00:31:49 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443673909768 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443673909768 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443673909768 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1443673909768 ""}
