---
title: "TasarÄ±m Kustomizasyonu"
description: "Ceres RISC-V TasarÄ±mÄ±nÄ±n Parametrik Kustomizasyonu Rehberi"
date: 2025-12-01
draft: false
weight: 200
---

# Ceres RISC-V TasarÄ±m Kustomizasyonu

Bu rehber, Ceres RISC-V procesÃ¶rÃ¼nÃ¼n parametrik sistemini kullanarak tasarÄ±mÄ± Ã¶zelleÅŸtirmeyi aÃ§Ä±klamaktadÄ±r.

---

## 1. GiriÅŸ

Ceres, tamamen parametrik bir tasarÄ±mdÄ±r. Komut seti uzantÄ±larÄ±ndan exception priority'sine kadar hemen hemen her ÅŸey konfigÃ¼re edilebilir.

### KonfigÃ¼rasyon Seviyeleri

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚     1. Rtl/pkg/ceres_param.sv (Temel)           â”‚
â”‚        - ISA uzantÄ±larÄ± (M, C, V, vb)           â”‚
â”‚        - Bellek boyutlarÄ±                       â”‚
â”‚        - Cache parametreleri                    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                      â”‚
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  2. Rtl/include/exception_priority.svh         â”‚
â”‚     (Exception Priority ÅablonlarÄ±)           â”‚
â”‚     - VarsayÄ±lan (RISC-V Spec)                â”‚
â”‚     - Custom kombinasyonlar                   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                      â”‚
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  3. Verilator Config (sim/tb/verilator.vlt)  â”‚
â”‚     - Simulation parametreleri                â”‚
â”‚     - Trace ayarlarÄ±                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                      â”‚
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  4. Makefile & Build Scripts                  â”‚
â”‚     - Compile flags                           â”‚
â”‚     - Test seÃ§enekleri                        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 2. Temel Parametreler (ceres_param.sv)

### 2.1 Dosya Konumu

```
rtl/pkg/ceres_param.sv
```

### 2.2 ISA UzantÄ±larÄ±

#### RV32M (Multiply/Divide) Devre DÄ±ÅŸÄ± BÄ±rakma

**VarsayÄ±lan**:
```systemverilog
localparam bit ENABLE_RV32M = 1'b1;
```

**Devre dÄ±ÅŸÄ±**:
```systemverilog
localparam bit ENABLE_RV32M = 1'b0;  // MUL/DIV komutlarÄ± disable
```

**Etki**:
- Multiplier hardware kaldÄ±rÄ±lÄ±r (alan tasarrufu)
- DIV komutlarÄ± `ILLEGAL_INSTRUCTION` exception oluÅŸturur
- Performans: Biraz artabilir (MUL hazard'Ä± yok)

#### RV32C (Compressed Instructions) Devre DÄ±ÅŸÄ± BÄ±rakma

**VarsayÄ±lan**:
```systemverilog
localparam bit ENABLE_RV32C = 1'b1;
```

**Devre dÄ±ÅŸÄ±**:
```systemverilog
localparam bit ENABLE_RV32C = 1'b0;  // 16-bit komutlar disable
```

**Etki**:
- Compressed instruction decoder kaldÄ±rÄ±lÄ±r
- Dekoder daha basit olur
- Code size artar (~30% fazla bellek)

### 2.3 Bellek Parametreleri

#### Instruction Memory Boyutu

```systemverilog
localparam int INSTR_MEM_SIZE = 32'h10000;  // 64 KB (varsayÄ±lan)

// Alternatif boyutlar:
// 16 KB:    32'h4000
// 32 KB:    32'h8000
// 64 KB:    32'h10000    <- VarsayÄ±lan
// 128 KB:   32'h20000
// 256 KB:   32'h40000
// 512 KB:   32'h80000
// 1 MB:     32'h100000
```

**Not**: Boyutlar 2'nin kuvveti olmalÄ±dÄ±r!

#### Data Memory Boyutu

```systemverilog
localparam int DATA_MEM_SIZE = 32'h4000;  // 16 KB (varsayÄ±lan)

// Alternatif boyutlar:
// 4 KB:    32'h1000
// 8 KB:    32'h2000
// 16 KB:   32'h4000    <- VarsayÄ±lan
// 32 KB:   32'h8000
// 64 KB:   32'h10000
```

#### Reset Vector (BaÅŸlama Adresi)

```systemverilog
localparam logic [31:0] PC_RESET_VALUE = 32'h8000_0000;

// Alternatifler:
// 0x00000000:  Internal ROM
// 0x80000000:  External Flash (RISC-V Standard)
```

### 2.4 Cache Parametreleri

#### Cache Line Size (Cacheline Boyutu)

```systemverilog
localparam int CACHE_LINE_SIZE = 16;  // bytes (varsayÄ±lan)

// Alternatif boyutlar:
// 8 bytes:     16-bit access
// 16 bytes:    32-bit cache line    <- VarsayÄ±lan
// 32 bytes:    64-bit cache line
// 64 bytes:    128-bit cache line
```

**Not**: Bellek hizalanmasÄ± otomatik ayarlanÄ±r.

#### Cache Set SayÄ±sÄ±

```systemverilog
localparam int CACHE_SETS = 128;  // (varsayÄ±lan)

// Alternatif:
// 64 sets:     256 bytes total
// 128 sets:    2 KB total         <- VarsayÄ±lan
// 256 sets:    4 KB total
// 512 sets:    8 KB total
```

#### Cache Associativity (Yol SayÄ±sÄ±)

```systemverilog
localparam int CACHE_WAYS = 2;  // 2-way (varsayÄ±lan)

// Alternatif:
// 1:   Direct-mapped
// 2:   2-way associative          <- VarsayÄ±lan
// 4:   4-way associative
// 8:   8-way associative
```

**Toplam Cache Boyutu** = `CACHE_SETS Ã— CACHE_WAYS Ã— CACHE_LINE_SIZE`

**Ã–rnek**:
```
128 Ã— 2 Ã— 16 = 4 KB cache
```

#### Replacement Policy

```systemverilog
localparam cache_policy_t CACHE_POLICY = CACHE_POLICY_LRU;

// Alternatif:
// CACHE_POLICY_LRU:   Least Recently Used    <- VarsayÄ±lan
// CACHE_POLICY_FIFO:  First In First Out
// CACHE_POLICY_RANDOM: Rastgele
```

### 2.5 Multiplier/Divider KonfigÃ¼rasyonu

#### Multiplier Radix Seviyesi

```systemverilog
localparam int MUL_RADIX = 4;  // Radix-4 (varsayÄ±lan)

// Alternatif:
// 2:   Radix-2  (yavaÅŸ, 32 cycle)
// 4:   Radix-4  (orta, 2 cycle)      <- VarsayÄ±lan
// 8:   Radix-8  (hÄ±zlÄ±, 1 cycle) [Verilog version yok]
```

#### Divider AlgoritmasÄ±

```systemverilog
localparam divider_type_t DIV_TYPE = DIVIDER_NON_RESTORING;

// Alternatif:
// DIVIDER_NON_RESTORING:  Non-restoring (34 cycle)    <- VarsayÄ±lan
// DIVIDER_RESTORING:      Restoring (daha hÄ±zlÄ±)
// DIVIDER_SRT:            SRT algorithm (en hÄ±zlÄ±)
```

### 2.6 Pipeline YapÄ±landÄ±rmasÄ±

#### Pipeline AÅŸama SayÄ±sÄ±

```systemverilog
localparam int PIPELINE_STAGES = 5;  // 5-stage (varsayÄ±lan)

// Alternatif:
// 3:   IF -> ID/EX -> MEM/WB (daha basit)
// 5:   IF -> ID -> EX -> MEM -> WB (varsayÄ±lan)
// 7:   Daha uzun (advanced)
```

---

## 3. Exception Priority KonfigÃ¼rasyonu

### 3.1 Dosya Konumu

```
rtl/include/exception_priority.svh
```

### 3.2 VarsayÄ±lan KonfigÃ¼rasyon (RISC-V Spec)

```systemverilog
`ifdef EXCEPTION_PRIORITY_DEBUG_FIRST
    // Debug Breakpoint first (default RISC-V)
    localparam exc_priority_t EXC_PRIORITY_DEBUG_BREAKPOINT = PRIORITY_1;
    localparam exc_priority_t EXC_PRIORITY_INSTR_MISALIGNED = PRIORITY_2;
    localparam exc_priority_t EXC_PRIORITY_INSTR_ACCESS_FAULT = PRIORITY_3;
    localparam exc_priority_t EXC_PRIORITY_ILLEGAL = PRIORITY_4;
    localparam exc_priority_t EXC_PRIORITY_EBREAK = PRIORITY_5;
    localparam exc_priority_t EXC_PRIORITY_ECALL = PRIORITY_6;
`endif
```

### 3.3 Custom Priority TanÄ±mÄ±

Yeni bir konfigÃ¼rasyon eklemek iÃ§in:

```systemverilog
// exception_priority.svh dosyasÄ±nda

`else ifdef EXCEPTION_PRIORITY_CUSTOM_TEST_1
    // Custom test: Misaligned first
    localparam exc_priority_t EXC_PRIORITY_INSTR_MISALIGNED = PRIORITY_1;
    localparam exc_priority_t EXC_PRIORITY_DEBUG_BREAKPOINT = PRIORITY_2;
    localparam exc_priority_t EXC_PRIORITY_INSTR_ACCESS_FAULT = PRIORITY_3;
    localparam exc_priority_t EXC_PRIORITY_ILLEGAL = PRIORITY_4;
    localparam exc_priority_t EXC_PRIORITY_EBREAK = PRIORITY_5;
    localparam exc_priority_t EXC_PRIORITY_ECALL = PRIORITY_6;
`else ifdef EXCEPTION_PRIORITY_CUSTOM_TEST_2
    // Custom test: Illegal first
    localparam exc_priority_t EXC_PRIORITY_ILLEGAL = PRIORITY_1;
    localparam exc_priority_t EXC_PRIORITY_DEBUG_BREAKPOINT = PRIORITY_2;
    // ... diÄŸerleri
`else
    // VarsayÄ±lan
    localparam exc_priority_t EXC_PRIORITY_DEBUG_BREAKPOINT = PRIORITY_1;
    // ... (varsayÄ±lan olarak)
`endif
```

### 3.4 Makefile'dan KonfigÃ¼rasyon SeÃ§me

**Makefile'de**:

```makefile
# VarsayÄ±lan (RISC-V Spec)
SIM_FLAGS ?= -DEXCEPTION_PRIORITY_DEBUG_FIRST

# Custom iÃ§in
SIM_FLAGS = -DEXCEPTION_PRIORITY_CUSTOM_TEST_1

# Veya variable olarak
EXCEPTION_PRIORITY ?= EXCEPTION_PRIORITY_DEBUG_FIRST
SIM_FLAGS = -D$(EXCEPTION_PRIORITY)
```

**Komut satÄ±rÄ±ndan**:

```bash
# Custom priority ile derle
make SIM_FLAGS=-DEXCEPTION_PRIORITY_CUSTOM_TEST_1 verilator_build

# Test Ã§alÄ±ÅŸtÄ±r
make SIM_FLAGS=-DEXCEPTION_PRIORITY_CUSTOM_TEST_1 quick
```

---

## 4. Verilator KonfigÃ¼rasyonu

### 4.1 Dosya Konumu

```
sim/tb/verilator.vlt
```

### 4.2 Trace AyarlarÄ±

```systemverilog
// Trace buffer boyutu
`define VL_DEBUG_LEVEL 10

// VCD dump ayarlarÄ±
--trace --trace-depth 5

// Trace file boyutu limiti
--trace-max-size 1000000
```

### 4.3 Optimization AyarlarÄ±

```systemverilog
// Faster compilation (daha az optimization)
--O0

// Balanced (varsayÄ±lan)
--O1

// Aggressive optimization
--O2

// Maximum optimization
--O3
```

### 4.4 Warning Kontrolleri

```systemverilog
// TÃ¼m warning'leri gÃ¶ster
--Wall

// Specific warning'leri kapat
--Wno-UNOPTFLAT
--Wno-WIDTH

// Strict mode (tÃ¼m warning'ler hata gibi)
--Werror
```

---

## 5. Build System KonfigÃ¼rasyonu

### 5.1 Makefile Parametreleri

```bash
# Parallelizasyon seviyesi
make -j4 build     # 4 parallel jobs

# Verbose mode (detaylÄ± Ã§Ä±ktÄ±)
make V=1 build

# Debug symbols (GDB debugging)
make DEBUG=1 build

# Coverage etkinleÅŸtir
make COVERAGE=1 build
```

### 5.2 Test KonfigÃ¼rasyonu

```bash
# Test timeout (saniye)
make TEST_TIMEOUT=120 quick

# Verbose test output
make TEST_VERBOSE=1 quick

# Specific test Ã§alÄ±ÅŸtÄ±r
make TEST_FILTER=test_add quick

# Repeat count
make TEST_REPEAT=5 quick
```

---

## 6. Pratik Ã–rnekler

### Ã–rnek 1: Minimal TasarÄ±m (Ã–ÄŸrenme)

```systemverilog
// rtl/pkg/ceres_param.sv
// Maksimum alan tasarrufu

localparam bit ENABLE_RV32M = 1'b0;    // No multiply/divide
localparam bit ENABLE_RV32C = 1'b1;    // Compressed ok
localparam int INSTR_MEM_SIZE = 32'h4000;  // 16 KB
localparam int DATA_MEM_SIZE = 32'h1000;   // 4 KB
localparam int CACHE_SETS = 32;       // Minimal cache
localparam int CACHE_WAYS = 1;        // Direct mapped
```

**Avantajlar**:
- Minimum area
- Basit tasarÄ±m
- AnlaÅŸÄ±lmasÄ± kolay

**Dezavantajlar**:
- Slow MUL (emulated)
- Limited memory

### Ã–rnek 2: Performans TasarÄ±mÄ±

```systemverilog
// rtl/pkg/ceres_param.sv
// Maksimum performans

localparam bit ENABLE_RV32M = 1'b1;    // Full M extension
localparam bit ENABLE_RV32C = 1'b1;    // Compressed too
localparam int INSTR_MEM_SIZE = 32'h100000;  // 1 MB
localparam int DATA_MEM_SIZE = 32'h80000;    // 512 KB
localparam int CACHE_SETS = 512;      // Large cache
localparam int CACHE_WAYS = 4;        // 4-way associative
localparam int MUL_RADIX = 4;         // Fast multiplier
```

**Avantajlar**:
- HÄ±zlÄ± MUL/DIV
- GeniÅŸ bellek
- BÃ¼yÃ¼k cache

**Dezavantajlar**:
- Large area
- Higher power

### Ã–rnek 3: FPGA Deployment

```systemverilog
// rtl/pkg/ceres_param.sv
// Balanced FPGA tasarÄ±m

localparam bit ENABLE_RV32M = 1'b1;
localparam bit ENABLE_RV32C = 1'b1;
localparam int INSTR_MEM_SIZE = 32'h8000;   // 32 KB
localparam int DATA_MEM_SIZE = 32'h4000;    // 16 KB
localparam int CACHE_SETS = 128;
localparam int CACHE_WAYS = 2;
```

---

## 7. Derleme ve Test

### 7.1 Ã–zel KonfigÃ¼rasyon ile Derleme

```bash
# 1. Parametreleri dÃ¼zenle
nano rtl/pkg/ceres_param.sv

# 2. Exception priority konfigÃ¼rasyonunu seÃ§
nano rtl/include/exception_priority.svh

# 3. Clean build yap
make distclean

# 4. Verilator modelini derle
make verilator_build

# 5. HÄ±zlÄ± test
make quick
```

### 7.2 Validation

```bash
# Coverage raporu oluÅŸtur (design validation)
make coverage

# Waveform analiz
make wave

# Performance benchmark
make coremark
```

### 7.3 Regression Testing (FarklÄ± KonfigÃ¼rasyonlar)

```bash
#!/bin/bash
# test_all_configs.sh

configs=(
    "MINIMAL"
    "BALANCED"
    "PERFORMANCE"
)

for config in "${configs[@]}"; do
    echo "Testing $config configuration..."
    
    # Update config
    # (... dÃ¼zen kodu ...)
    
    # Build and test
    make distclean
    make verilator_build
    make quick
    
    # Check results
    if [ $? -ne 0 ]; then
        echo "FAILED: $config"
        exit 1
    fi
done

echo "All configurations passed!"
```

---

## 8. Advanced Kustomizasyon

### 8.1 Yeni ISA UzantÄ±sÄ± Ekleme

VarsayalÄ±m RV32F (Floating-Point) eklemek istiyorsunuz:

1. **Parameter ekle**:
```systemverilog
localparam bit ENABLE_RV32F = 1'b1;
```

2. **Decoder'Ä± gÃ¼ncelle**:
```systemverilog
// rtl/core/stage02_decode/decoder.sv
if (ENABLE_RV32F && opcode == 7'b0010011) begin
    // Float operations
    instr_type = FADD;
    // ...
end
```

3. **ALU'yu geniÅŸlet**:
```systemverilog
// rtl/core/stage03_execute/alu.sv
if (ENABLE_RV32F) begin
    float_add_unit fadd(
        .a(operand1_float),
        .b(operand2_float),
        .result(fadd_result)
    );
end
```

4. **Test et**:
```bash
make clean
make verilator_build
make quick
```

### 8.2 Yeni Exception Tipi Ekleme

1. **Exception tanÄ±mÄ±nÄ± ekle**:
```systemverilog
// rtl/pkg/ceres_param.sv
typedef enum logic [3:0] {
    // ... existing
    CUSTOM_TRAP = 4'h0A  // Yeni
} exception_code_t;
```

2. **Priority atama**:
```systemverilog
// rtl/include/exception_priority.svh
localparam exc_priority_t EXC_PRIORITY_CUSTOM_TRAP = PRIORITY_7;
```

3. **Detection logic**:
```systemverilog
// Uygun aÅŸamada
has_custom_trap = /* your condition */;

// Priority check ile
if (has_custom_trap && check_exc_priority(EXC_PRIORITY_CUSTOM_TRAP, PRIORITY_7)) begin
    exc_type = CUSTOM_TRAP;
end
```

---

## 9. Ä°ÅŸler Ters Giderse

### Debug Tips

```bash
# 1. Verilator hata mesajÄ±nÄ± oku
cat build/logs/verilator_build.log | tail -50

# 2. Simulation sÄ±rasÄ±nda stall
# Waveform'u gÃ¶rÃ¼ntÃ¼le
gtkwave build/work/waveform.vcd &

# 3. Specific signal trace et
./sim/tb/run_with_trace.sh signal_name

# 4. KÄ±sa test Ã§alÄ±ÅŸtÄ±r
make TEST_TIMEOUT=5 quick
```

### Common Issues

| Sorun | Sebep | Ã‡Ã¶zÃ¼m |
|-------|-------|-------|
| Derleme hatasÄ± | Syntax error | `nano rtl/pkg/ceres_param.sv` - kontrol et |
| Simulation crash | Memory issue | `make -j1 quick` - sÄ±rayla Ã§alÄ±ÅŸtÄ±r |
| Test timeout | Sonsuz loop | Waveform'u kontrol et, logic hatasÄ± |
| Coverage dÃ¼ÅŸÃ¼k | Parametre test edilmedi | Test case ekle |

---

## 10. Kontrol Listesi

Kustomizasyon Ã¶ncesi:

- [ ] VarsayÄ±lan konfigÃ¼rasyon `make quick` ile Ã§alÄ±ÅŸÄ±yor
- [ ] Parametreleri anladÄ±m
- [ ] Backup kopya oluÅŸturdum (`git commit -am "backup"`)
- [ ] DeÄŸiÅŸiklikleri dokumente ettim

Kustomizasyon sonrasÄ±:

- [ ] DeÄŸiÅŸiklikleri yaptÄ±m
- [ ] `make distclean && make verilator_build` baÅŸarÄ±lÄ±
- [ ] `make quick` testleri pass
- [ ] Coverage raporu kontrol ettim
- [ ] Waveform sonuÃ§larÄ± makul

---

## ğŸ“ Referanslar

- [Ceres Mimari TasarÄ±m](./architecture.md) - DetaylÄ± parametre aÃ§Ä±klamalarÄ±
- [Exception Priority](./PARAMETRIC_EXCEPTION_PRIORITY.md) - Priority sistemi
- [RISC-V ISA Spec](https://riscv.org/specifications/) - Ä°se uzantÄ± tanÄ±mlarÄ±

---

**Versiyon**: 1.0  
**Son GÃ¼ncelleme**: 1 AralÄ±k 2025

