#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Feb 18 17:55:38 2023
# Process ID: 814124
# Current directory: /media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.runs/ebaz4205_axis_mux_0_0_synth_1
# Command line: vivado -log ebaz4205_axis_mux_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ebaz4205_axis_mux_0_0.tcl
# Log file: /media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.runs/ebaz4205_axis_mux_0_0_synth_1/ebaz4205_axis_mux_0_0.vds
# Journal file: /media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.runs/ebaz4205_axis_mux_0_0_synth_1/vivado.jou
# Running On: guido-UM690, OS: Linux, CPU Frequency: 4130.827 MHz, CPU Physical cores: 16, Host memory: 31270 MB
#-----------------------------------------------------------
source ebaz4205_axis_mux_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1399.484 ; gain = 0.023 ; free physical = 9761 ; free virtual = 16581
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/guido/Acer/EBAZ4205_SDR_HDMI/Zynq/axis-capture'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/guido/Acer/PS2_mouse_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/guido/Acer/EBAZ4205_SDR_HDMI/Zynq/axi_dynclk_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/guido/Acer/EBAZ4205_SDR_HDMI/Zynq/rgb2dvi'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/guido/Xilinx-tools/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ebaz4205_axis_mux_0_0
Command: synth_design -top ebaz4205_axis_mux_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 814856
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/guido/Xilinx-tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2047.684 ; gain = 368.801 ; free physical = 472 ; free virtual = 3635
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.005; parent = 1118.981; children = 122.023
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3060.062; parent = 2053.625; children = 1006.438
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ebaz4205_axis_mux_0_0' [/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axis_mux_0_0/synth/ebaz4205_axis_mux_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'axis_mux' [/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.srcs/sources_1/new/axis_mux_v_1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'axis_mux' (0#1) [/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.srcs/sources_1/new/axis_mux_v_1_0.vhd:49]
INFO: [Synth 8-6155] done synthesizing module 'ebaz4205_axis_mux_0_0' (0#1) [/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axis_mux_0_0/synth/ebaz4205_axis_mux_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2120.590 ; gain = 441.707 ; free physical = 770 ; free virtual = 3713
Synthesis current peak Physical Memory [PSS] (MB): peak = 1244.320; parent = 1122.296; children = 122.024
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3127.031; parent = 2120.594; children = 1006.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2138.402 ; gain = 459.520 ; free physical = 899 ; free virtual = 3843
Synthesis current peak Physical Memory [PSS] (MB): peak = 1244.320; parent = 1122.296; children = 122.024
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3144.844; parent = 2138.406; children = 1006.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2138.402 ; gain = 459.520 ; free physical = 960 ; free virtual = 3908
Synthesis current peak Physical Memory [PSS] (MB): peak = 1244.320; parent = 1122.296; children = 122.024
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3144.844; parent = 2138.406; children = 1006.438
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2138.402 ; gain = 0.000 ; free physical = 1062 ; free virtual = 4013
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2255.152 ; gain = 0.000 ; free physical = 738 ; free virtual = 3783
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2255.152 ; gain = 0.000 ; free physical = 715 ; free virtual = 3760
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/guido/Xilinx-tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2255.152 ; gain = 576.270 ; free physical = 1179 ; free virtual = 4621
Synthesis current peak Physical Memory [PSS] (MB): peak = 1244.320; parent = 1122.296; children = 122.024
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3229.578; parent = 2223.141; children = 1006.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2255.152 ; gain = 576.270 ; free physical = 1425 ; free virtual = 4891
Synthesis current peak Physical Memory [PSS] (MB): peak = 1244.320; parent = 1122.296; children = 122.024
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3229.578; parent = 2223.141; children = 1006.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2255.152 ; gain = 576.270 ; free physical = 2069 ; free virtual = 5905
Synthesis current peak Physical Memory [PSS] (MB): peak = 1244.320; parent = 1122.296; children = 122.024
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3229.578; parent = 2223.141; children = 1006.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 2255.152 ; gain = 576.270 ; free physical = 1995 ; free virtual = 5872
Synthesis current peak Physical Memory [PSS] (MB): peak = 1244.320; parent = 1122.296; children = 122.024
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3229.578; parent = 2223.141; children = 1006.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 2255.152 ; gain = 576.270 ; free physical = 2338 ; free virtual = 6554
Synthesis current peak Physical Memory [PSS] (MB): peak = 1244.320; parent = 1122.296; children = 122.024
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3229.578; parent = 2223.141; children = 1006.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 2255.152 ; gain = 576.270 ; free physical = 1489 ; free virtual = 5810
Synthesis current peak Physical Memory [PSS] (MB): peak = 1314.224; parent = 1192.236; children = 122.024
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3229.578; parent = 2223.141; children = 1006.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 2255.152 ; gain = 576.270 ; free physical = 1475 ; free virtual = 5796
Synthesis current peak Physical Memory [PSS] (MB): peak = 1314.260; parent = 1192.272; children = 122.024
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3229.578; parent = 2223.141; children = 1006.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 2255.152 ; gain = 576.270 ; free physical = 1490 ; free virtual = 5816
Synthesis current peak Physical Memory [PSS] (MB): peak = 1314.406; parent = 1192.419; children = 122.024
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3229.578; parent = 2223.141; children = 1006.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 2255.152 ; gain = 576.270 ; free physical = 1936 ; free virtual = 6310
Synthesis current peak Physical Memory [PSS] (MB): peak = 1316.351; parent = 1193.414; children = 122.937
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3229.578; parent = 2223.141; children = 1006.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 2255.152 ; gain = 576.270 ; free physical = 1902 ; free virtual = 6286
Synthesis current peak Physical Memory [PSS] (MB): peak = 1316.351; parent = 1193.426; children = 122.937
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3229.578; parent = 2223.141; children = 1006.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 2255.152 ; gain = 576.270 ; free physical = 1883 ; free virtual = 6267
Synthesis current peak Physical Memory [PSS] (MB): peak = 1316.368; parent = 1193.432; children = 122.937
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3229.578; parent = 2223.141; children = 1006.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 2255.152 ; gain = 576.270 ; free physical = 1868 ; free virtual = 6253
Synthesis current peak Physical Memory [PSS] (MB): peak = 1316.387; parent = 1193.450; children = 122.937
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3229.578; parent = 2223.141; children = 1006.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 2255.152 ; gain = 576.270 ; free physical = 1872 ; free virtual = 6257
Synthesis current peak Physical Memory [PSS] (MB): peak = 1316.387; parent = 1193.451; children = 122.937
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3229.578; parent = 2223.141; children = 1006.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 2255.152 ; gain = 576.270 ; free physical = 1875 ; free virtual = 6260
Synthesis current peak Physical Memory [PSS] (MB): peak = 1316.387; parent = 1193.451; children = 122.937
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3229.578; parent = 2223.141; children = 1006.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |    17|
|2     |FDRE |    19|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 2255.152 ; gain = 576.270 ; free physical = 1851 ; free virtual = 6236
Synthesis current peak Physical Memory [PSS] (MB): peak = 1316.536; parent = 1193.462; children = 123.074
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3229.578; parent = 2223.141; children = 1006.438
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 2255.152 ; gain = 459.520 ; free physical = 1981 ; free virtual = 6366
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 2255.152 ; gain = 576.270 ; free physical = 2011 ; free virtual = 6396
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2255.152 ; gain = 0.000 ; free physical = 2173 ; free virtual = 6558
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2255.152 ; gain = 0.000 ; free physical = 2460 ; free virtual = 6849
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8cd060db
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 2255.152 ; gain = 855.668 ; free physical = 2941 ; free virtual = 7332
INFO: [Common 17-1381] The checkpoint '/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.runs/ebaz4205_axis_mux_0_0_synth_1/ebaz4205_axis_mux_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ebaz4205_axis_mux_0_0, cache-ID = ff9a63a8585fee11
INFO: [Common 17-1381] The checkpoint '/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.runs/ebaz4205_axis_mux_0_0_synth_1/ebaz4205_axis_mux_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ebaz4205_axis_mux_0_0_utilization_synth.rpt -pb ebaz4205_axis_mux_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 18 17:56:36 2023...
