module system_vga_pll_0_0(
    clk_100,  
    clk_50,   
    clk_25,   
    clk_12_5, 
    clk_6_25  
)
  input clk_100;  
  output clk_50;  
  output clk_25;  
  output clk_12_5;
  output clk_6_25;
endmodule 